Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Thu Oct  4 22:01:55 2018
| Host         : tansell.pao.corp.google.com running 64-bit Debian GNU/Linux rodete (upgraded from: Ubuntu 14.04.5 LTS)
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: $auto$simplemap.cc:442:simplemap_dffe$41219/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 27 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 52 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.012        0.000                      0                10388        0.036        0.000                      0                10388        0.264        0.000                       0                  4269  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)         Period(ns)      Frequency(MHz)
-----            ------------         ----------      --------------
clk100           {0.000 5.000}        10.000          100.000         
  eth_clk        {0.000 20.000}       40.000          25.000          
  pll_clk200     {0.000 2.500}        5.000           200.000         
  pll_fb         {0.000 5.000}        10.000          100.000         
  pll_sys        {0.000 5.000}        10.000          100.000         
  pll_sys4x      {0.000 1.250}        2.500           400.000         
  pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
sys_clk          {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                             3.000        0.000                       0                     2  
  eth_clk                                                                                                                                                         37.845        0.000                       0                     1  
  pll_clk200           1.734        0.000                      0                   10        0.264        0.000                      0                   10        0.264        0.000                       0                    10  
  pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
sys_clk                0.012        0.000                      0                10378        0.036        0.000                      0                10378        3.750        0.000                       0                  4171  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFR/I            n/a            1.666         10.000      8.334      BUFR_X1Y5       BUFR/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  eth_clk
  To Clock:  eth_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { BUFR/O }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y20  BUFG_6/I



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk200
  To Clock:  pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        1.734ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.734ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            $auto$simplemap.cc:442:simplemap_dffe$39140/CE
                            (rising edge-triggered cell FDRE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        2.957ns  (logic 0.642ns (21.711%)  route 2.315ns (78.289%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.860ns = ( 10.860 - 5.000 ) 
    Source Clock Delay      (SCD):    6.222ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.640     6.222    clk200_clk
    SLICE_X64Y43         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDPE (Prop_fdpe_C_Q)         0.518     6.740 r  FDPE_3/Q
                         net (fo=6, routed)           1.583     8.322    clk200_rst
    SLICE_X63Y22         LUT5 (Prop_lut5_I4_O)        0.124     8.446 r  $abc$62932$auto$blifparse.cc:492:parse_blif$63459/O
                         net (fo=5, routed)           0.732     9.179    $abc$62932$n1674
    SLICE_X62Y21         FDRE                                         r  $auto$simplemap.cc:442:simplemap_dffe$39140/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.510    10.860    clk200_clk
    SLICE_X62Y21         FDRE                                         r  $auto$simplemap.cc:442:simplemap_dffe$39140/C
                         clock pessimism              0.311    11.171    
                         clock uncertainty           -0.053    11.118    
    SLICE_X62Y21         FDRE (Setup_fdre_C_CE)      -0.205    10.913    $auto$simplemap.cc:442:simplemap_dffe$39140
  -------------------------------------------------------------------
                         required time                         10.913    
                         arrival time                          -9.179    
  -------------------------------------------------------------------
                         slack                                  1.734    

Slack (MET) :             1.842ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            $auto$simplemap.cc:442:simplemap_dffe$39140/D
                            (rising edge-triggered cell FDRE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        3.083ns  (logic 0.642ns (20.822%)  route 2.441ns (79.178%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.860ns = ( 10.860 - 5.000 ) 
    Source Clock Delay      (SCD):    6.222ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.640     6.222    clk200_clk
    SLICE_X64Y43         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDPE (Prop_fdpe_C_Q)         0.518     6.740 r  FDPE_3/Q
                         net (fo=6, routed)           2.441     9.181    clk200_rst
    SLICE_X62Y21         LUT2 (Prop_lut2_I0_O)        0.124     9.305 r  $abc$62932$auto$blifparse.cc:492:parse_blif$66063/O
                         net (fo=1, routed)           0.000     9.305    $0reset_counter[3:0][3]
    SLICE_X62Y21         FDRE                                         r  $auto$simplemap.cc:442:simplemap_dffe$39140/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.510    10.860    clk200_clk
    SLICE_X62Y21         FDRE                                         r  $auto$simplemap.cc:442:simplemap_dffe$39140/C
                         clock pessimism              0.311    11.171    
                         clock uncertainty           -0.053    11.118    
    SLICE_X62Y21         FDRE (Setup_fdre_C_D)        0.029    11.147    $auto$simplemap.cc:442:simplemap_dffe$39140
  -------------------------------------------------------------------
                         required time                         11.147    
                         arrival time                          -9.305    
  -------------------------------------------------------------------
                         slack                                  1.842    

Slack (MET) :             2.046ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            $auto$simplemap.cc:420:simplemap_dff$43682/D
                            (rising edge-triggered cell FDRE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        2.922ns  (logic 0.766ns (26.212%)  route 2.156ns (73.788%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.222ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.640     6.222    clk200_clk
    SLICE_X64Y43         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDPE (Prop_fdpe_C_Q)         0.518     6.740 r  FDPE_3/Q
                         net (fo=6, routed)           1.583     8.322    clk200_rst
    SLICE_X63Y22         LUT5 (Prop_lut5_I4_O)        0.124     8.446 r  $abc$62932$auto$blifparse.cc:492:parse_blif$63459/O
                         net (fo=5, routed)           0.574     9.020    $abc$62932$n1674
    SLICE_X64Y24         LUT3 (Prop_lut3_I2_O)        0.124     9.144 r  $abc$62932$auto$blifparse.cc:492:parse_blif$66775/O
                         net (fo=1, routed)           0.000     9.144    $0ic_reset[0:0]
    SLICE_X64Y24         FDRE                                         r  $auto$simplemap.cc:420:simplemap_dff$43682/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y24         FDRE                                         r  $auto$simplemap.cc:420:simplemap_dff$43682/C
                         clock pessimism              0.311    11.166    
                         clock uncertainty           -0.053    11.113    
    SLICE_X64Y24         FDRE (Setup_fdre_C_D)        0.077    11.190    $auto$simplemap.cc:420:simplemap_dff$43682
  -------------------------------------------------------------------
                         required time                         11.190    
                         arrival time                          -9.144    
  -------------------------------------------------------------------
                         slack                                  2.046    

Slack (MET) :             2.062ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            $auto$simplemap.cc:442:simplemap_dffe$39137/CE
                            (rising edge-triggered cell FDRE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 0.642ns (24.432%)  route 1.986ns (75.568%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.858ns = ( 10.858 - 5.000 ) 
    Source Clock Delay      (SCD):    6.222ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.640     6.222    clk200_clk
    SLICE_X64Y43         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDPE (Prop_fdpe_C_Q)         0.518     6.740 r  FDPE_3/Q
                         net (fo=6, routed)           1.583     8.322    clk200_rst
    SLICE_X63Y22         LUT5 (Prop_lut5_I4_O)        0.124     8.446 r  $abc$62932$auto$blifparse.cc:492:parse_blif$63459/O
                         net (fo=5, routed)           0.403     8.850    $abc$62932$n1674
    SLICE_X63Y22         FDRE                                         r  $auto$simplemap.cc:442:simplemap_dffe$39137/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.508    10.858    clk200_clk
    SLICE_X63Y22         FDRE                                         r  $auto$simplemap.cc:442:simplemap_dffe$39137/C
                         clock pessimism              0.311    11.169    
                         clock uncertainty           -0.053    11.116    
    SLICE_X63Y22         FDRE (Setup_fdre_C_CE)      -0.205    10.911    $auto$simplemap.cc:442:simplemap_dffe$39137
  -------------------------------------------------------------------
                         required time                         10.911    
                         arrival time                          -8.850    
  -------------------------------------------------------------------
                         slack                                  2.062    

Slack (MET) :             2.062ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            $auto$simplemap.cc:442:simplemap_dffe$39138/CE
                            (rising edge-triggered cell FDRE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 0.642ns (24.432%)  route 1.986ns (75.568%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.858ns = ( 10.858 - 5.000 ) 
    Source Clock Delay      (SCD):    6.222ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.640     6.222    clk200_clk
    SLICE_X64Y43         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDPE (Prop_fdpe_C_Q)         0.518     6.740 r  FDPE_3/Q
                         net (fo=6, routed)           1.583     8.322    clk200_rst
    SLICE_X63Y22         LUT5 (Prop_lut5_I4_O)        0.124     8.446 r  $abc$62932$auto$blifparse.cc:492:parse_blif$63459/O
                         net (fo=5, routed)           0.403     8.850    $abc$62932$n1674
    SLICE_X63Y22         FDRE                                         r  $auto$simplemap.cc:442:simplemap_dffe$39138/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.508    10.858    clk200_clk
    SLICE_X63Y22         FDRE                                         r  $auto$simplemap.cc:442:simplemap_dffe$39138/C
                         clock pessimism              0.311    11.169    
                         clock uncertainty           -0.053    11.116    
    SLICE_X63Y22         FDRE (Setup_fdre_C_CE)      -0.205    10.911    $auto$simplemap.cc:442:simplemap_dffe$39138
  -------------------------------------------------------------------
                         required time                         10.911    
                         arrival time                          -8.850    
  -------------------------------------------------------------------
                         slack                                  2.062    

Slack (MET) :             2.062ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            $auto$simplemap.cc:442:simplemap_dffe$39139/CE
                            (rising edge-triggered cell FDRE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 0.642ns (24.432%)  route 1.986ns (75.568%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.858ns = ( 10.858 - 5.000 ) 
    Source Clock Delay      (SCD):    6.222ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.640     6.222    clk200_clk
    SLICE_X64Y43         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDPE (Prop_fdpe_C_Q)         0.518     6.740 r  FDPE_3/Q
                         net (fo=6, routed)           1.583     8.322    clk200_rst
    SLICE_X63Y22         LUT5 (Prop_lut5_I4_O)        0.124     8.446 r  $abc$62932$auto$blifparse.cc:492:parse_blif$63459/O
                         net (fo=5, routed)           0.403     8.850    $abc$62932$n1674
    SLICE_X63Y22         FDRE                                         r  $auto$simplemap.cc:442:simplemap_dffe$39139/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.508    10.858    clk200_clk
    SLICE_X63Y22         FDRE                                         r  $auto$simplemap.cc:442:simplemap_dffe$39139/C
                         clock pessimism              0.311    11.169    
                         clock uncertainty           -0.053    11.116    
    SLICE_X63Y22         FDRE (Setup_fdre_C_CE)      -0.205    10.911    $auto$simplemap.cc:442:simplemap_dffe$39139
  -------------------------------------------------------------------
                         required time                         10.911    
                         arrival time                          -8.850    
  -------------------------------------------------------------------
                         slack                                  2.062    

Slack (MET) :             2.197ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            $auto$simplemap.cc:442:simplemap_dffe$39138/D
                            (rising edge-triggered cell FDRE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        2.727ns  (logic 0.642ns (23.545%)  route 2.085ns (76.455%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.858ns = ( 10.858 - 5.000 ) 
    Source Clock Delay      (SCD):    6.222ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.640     6.222    clk200_clk
    SLICE_X64Y43         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDPE (Prop_fdpe_C_Q)         0.518     6.740 r  FDPE_3/Q
                         net (fo=6, routed)           2.085     8.824    clk200_rst
    SLICE_X63Y22         LUT2 (Prop_lut2_I0_O)        0.124     8.948 r  $abc$62932$auto$blifparse.cc:492:parse_blif$66061/O
                         net (fo=1, routed)           0.000     8.948    $0reset_counter[3:0][1]
    SLICE_X63Y22         FDRE                                         r  $auto$simplemap.cc:442:simplemap_dffe$39138/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.508    10.858    clk200_clk
    SLICE_X63Y22         FDRE                                         r  $auto$simplemap.cc:442:simplemap_dffe$39138/C
                         clock pessimism              0.311    11.169    
                         clock uncertainty           -0.053    11.116    
    SLICE_X63Y22         FDRE (Setup_fdre_C_D)        0.029    11.145    $auto$simplemap.cc:442:simplemap_dffe$39138
  -------------------------------------------------------------------
                         required time                         11.145    
                         arrival time                          -8.948    
  -------------------------------------------------------------------
                         slack                                  2.197    

Slack (MET) :             2.200ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            $auto$simplemap.cc:442:simplemap_dffe$39139/D
                            (rising edge-triggered cell FDRE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        2.726ns  (logic 0.642ns (23.554%)  route 2.084ns (76.446%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.858ns = ( 10.858 - 5.000 ) 
    Source Clock Delay      (SCD):    6.222ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.640     6.222    clk200_clk
    SLICE_X64Y43         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDPE (Prop_fdpe_C_Q)         0.518     6.740 r  FDPE_3/Q
                         net (fo=6, routed)           2.084     8.823    clk200_rst
    SLICE_X63Y22         LUT2 (Prop_lut2_I0_O)        0.124     8.947 r  $abc$62932$auto$blifparse.cc:492:parse_blif$66062/O
                         net (fo=1, routed)           0.000     8.947    $0reset_counter[3:0][2]
    SLICE_X63Y22         FDRE                                         r  $auto$simplemap.cc:442:simplemap_dffe$39139/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.508    10.858    clk200_clk
    SLICE_X63Y22         FDRE                                         r  $auto$simplemap.cc:442:simplemap_dffe$39139/C
                         clock pessimism              0.311    11.169    
                         clock uncertainty           -0.053    11.116    
    SLICE_X63Y22         FDRE (Setup_fdre_C_D)        0.031    11.147    $auto$simplemap.cc:442:simplemap_dffe$39139
  -------------------------------------------------------------------
                         required time                         11.147    
                         arrival time                          -8.947    
  -------------------------------------------------------------------
                         slack                                  2.200    

Slack (MET) :             2.706ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            $auto$simplemap.cc:442:simplemap_dffe$39137/D
                            (rising edge-triggered cell FDRE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        2.220ns  (logic 0.642ns (28.923%)  route 1.578ns (71.077%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.858ns = ( 10.858 - 5.000 ) 
    Source Clock Delay      (SCD):    6.222ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.640     6.222    clk200_clk
    SLICE_X64Y43         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDPE (Prop_fdpe_C_Q)         0.518     6.740 r  FDPE_3/Q
                         net (fo=6, routed)           1.578     8.317    clk200_rst
    SLICE_X63Y22         LUT2 (Prop_lut2_I0_O)        0.124     8.441 r  $abc$62932$auto$blifparse.cc:492:parse_blif$66060/O
                         net (fo=1, routed)           0.000     8.441    $0reset_counter[3:0][0]
    SLICE_X63Y22         FDRE                                         r  $auto$simplemap.cc:442:simplemap_dffe$39137/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.508    10.858    clk200_clk
    SLICE_X63Y22         FDRE                                         r  $auto$simplemap.cc:442:simplemap_dffe$39137/C
                         clock pessimism              0.311    11.169    
                         clock uncertainty           -0.053    11.116    
    SLICE_X63Y22         FDRE (Setup_fdre_C_D)        0.031    11.147    $auto$simplemap.cc:442:simplemap_dffe$39137
  -------------------------------------------------------------------
                         required time                         11.147    
                         arrival time                          -8.441    
  -------------------------------------------------------------------
                         slack                                  2.706    

Slack (MET) :             3.864ns  (required time - arrival time)
  Source:                 FDPE_2/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.038ns  (logic 0.518ns (49.891%)  route 0.520ns (50.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.872ns = ( 10.872 - 5.000 ) 
    Source Clock Delay      (SCD):    6.222ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.640     6.222    clk200_clk
    SLICE_X64Y43         FDPE                                         r  FDPE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDPE (Prop_fdpe_C_Q)         0.518     6.740 r  FDPE_2/Q
                         net (fo=1, routed)           0.520     7.260    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X64Y43         FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.522    10.872    clk200_clk
    SLICE_X64Y43         FDPE                                         r  FDPE_3/C
                         clock pessimism              0.350    11.222    
                         clock uncertainty           -0.053    11.169    
    SLICE_X64Y43         FDPE (Setup_fdpe_C_D)       -0.045    11.124    FDPE_3
  -------------------------------------------------------------------
                         required time                         11.124    
                         arrival time                          -7.260    
  -------------------------------------------------------------------
                         slack                                  3.864    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 $auto$simplemap.cc:420:simplemap_dff$43682/C
                            (rising edge-triggered cell FDRE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            $auto$simplemap.cc:420:simplemap_dff$43682/D
                            (rising edge-triggered cell FDRE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X64Y24         FDRE                                         r  $auto$simplemap.cc:420:simplemap_dff$43682/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     2.021 r  $auto$simplemap.cc:420:simplemap_dff$43682/Q
                         net (fo=2, routed)           0.175     2.197    ic_reset
    SLICE_X64Y24         LUT3 (Prop_lut3_I0_O)        0.045     2.242 r  $abc$62932$auto$blifparse.cc:492:parse_blif$66775/O
                         net (fo=1, routed)           0.000     2.242    $0ic_reset[0:0]
    SLICE_X64Y24         FDRE                                         r  $auto$simplemap.cc:420:simplemap_dff$43682/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y24         FDRE                                         r  $auto$simplemap.cc:420:simplemap_dff$43682/C
                         clock pessimism             -0.548     1.857    
    SLICE_X64Y24         FDRE (Hold_fdre_C_D)         0.120     1.977    $auto$simplemap.cc:420:simplemap_dff$43682
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           2.242    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 FDPE_2/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.597     1.870    clk200_clk
    SLICE_X64Y43         FDPE                                         r  FDPE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDPE (Prop_fdpe_C_Q)         0.164     2.034 r  FDPE_2/Q
                         net (fo=1, routed)           0.170     2.205    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X64Y43         FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.868     2.421    clk200_clk
    SLICE_X64Y43         FDPE                                         r  FDPE_3/C
                         clock pessimism             -0.551     1.870    
    SLICE_X64Y43         FDPE (Hold_fdpe_C_D)         0.052     1.922    FDPE_3
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 $auto$simplemap.cc:442:simplemap_dffe$39139/C
                            (rising edge-triggered cell FDRE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            $auto$simplemap.cc:442:simplemap_dffe$39139/D
                            (rising edge-triggered cell FDRE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.360ns (60.972%)  route 0.230ns (39.028%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.860    clk200_clk
    SLICE_X63Y22         FDRE                                         r  $auto$simplemap.cc:442:simplemap_dffe$39139/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     2.001 f  $auto$simplemap.cc:442:simplemap_dffe$39139/Q
                         net (fo=3, routed)           0.069     2.071    reset_counter[2]
    SLICE_X62Y22         LUT1 (Prop_lut1_I0_O)        0.045     2.116 r  $abc$62932$auto$blifparse.cc:492:parse_blif$66938/O
                         net (fo=1, routed)           0.000     2.116    $abc$62932$n13858
    SLICE_X62Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.182 r  $auto$alumacc.cc:474:replace_alu$14634.slice[0].muxcy_CARRY4/O[2]
                         net (fo=1, routed)           0.161     2.343    $abc$62932$n9591
    SLICE_X63Y22         LUT2 (Prop_lut2_I1_O)        0.108     2.451 r  $abc$62932$auto$blifparse.cc:492:parse_blif$66062/O
                         net (fo=1, routed)           0.000     2.451    $0reset_counter[3:0][2]
    SLICE_X63Y22         FDRE                                         r  $auto$simplemap.cc:442:simplemap_dffe$39139/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.855     2.408    clk200_clk
    SLICE_X63Y22         FDRE                                         r  $auto$simplemap.cc:442:simplemap_dffe$39139/C
                         clock pessimism             -0.548     1.860    
    SLICE_X63Y22         FDRE (Hold_fdre_C_D)         0.092     1.952    $auto$simplemap.cc:442:simplemap_dffe$39139
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           2.451    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 $auto$simplemap.cc:442:simplemap_dffe$39138/C
                            (rising edge-triggered cell FDRE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            $auto$simplemap.cc:442:simplemap_dffe$39137/CE
                            (rising edge-triggered cell FDRE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.186ns (38.577%)  route 0.296ns (61.423%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.860    clk200_clk
    SLICE_X63Y22         FDRE                                         r  $auto$simplemap.cc:442:simplemap_dffe$39138/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     2.001 r  $auto$simplemap.cc:442:simplemap_dffe$39138/Q
                         net (fo=3, routed)           0.156     2.158    reset_counter[1]
    SLICE_X63Y22         LUT5 (Prop_lut5_I1_O)        0.045     2.203 r  $abc$62932$auto$blifparse.cc:492:parse_blif$63459/O
                         net (fo=5, routed)           0.140     2.343    $abc$62932$n1674
    SLICE_X63Y22         FDRE                                         r  $auto$simplemap.cc:442:simplemap_dffe$39137/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.855     2.408    clk200_clk
    SLICE_X63Y22         FDRE                                         r  $auto$simplemap.cc:442:simplemap_dffe$39137/C
                         clock pessimism             -0.548     1.860    
    SLICE_X63Y22         FDRE (Hold_fdre_C_CE)       -0.039     1.821    $auto$simplemap.cc:442:simplemap_dffe$39137
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 $auto$simplemap.cc:442:simplemap_dffe$39138/C
                            (rising edge-triggered cell FDRE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            $auto$simplemap.cc:442:simplemap_dffe$39138/CE
                            (rising edge-triggered cell FDRE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.186ns (38.577%)  route 0.296ns (61.423%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.860    clk200_clk
    SLICE_X63Y22         FDRE                                         r  $auto$simplemap.cc:442:simplemap_dffe$39138/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     2.001 r  $auto$simplemap.cc:442:simplemap_dffe$39138/Q
                         net (fo=3, routed)           0.156     2.158    reset_counter[1]
    SLICE_X63Y22         LUT5 (Prop_lut5_I1_O)        0.045     2.203 r  $abc$62932$auto$blifparse.cc:492:parse_blif$63459/O
                         net (fo=5, routed)           0.140     2.343    $abc$62932$n1674
    SLICE_X63Y22         FDRE                                         r  $auto$simplemap.cc:442:simplemap_dffe$39138/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.855     2.408    clk200_clk
    SLICE_X63Y22         FDRE                                         r  $auto$simplemap.cc:442:simplemap_dffe$39138/C
                         clock pessimism             -0.548     1.860    
    SLICE_X63Y22         FDRE (Hold_fdre_C_CE)       -0.039     1.821    $auto$simplemap.cc:442:simplemap_dffe$39138
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 $auto$simplemap.cc:442:simplemap_dffe$39138/C
                            (rising edge-triggered cell FDRE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            $auto$simplemap.cc:442:simplemap_dffe$39139/CE
                            (rising edge-triggered cell FDRE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.186ns (38.577%)  route 0.296ns (61.423%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.860    clk200_clk
    SLICE_X63Y22         FDRE                                         r  $auto$simplemap.cc:442:simplemap_dffe$39138/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     2.001 r  $auto$simplemap.cc:442:simplemap_dffe$39138/Q
                         net (fo=3, routed)           0.156     2.158    reset_counter[1]
    SLICE_X63Y22         LUT5 (Prop_lut5_I1_O)        0.045     2.203 r  $abc$62932$auto$blifparse.cc:492:parse_blif$63459/O
                         net (fo=5, routed)           0.140     2.343    $abc$62932$n1674
    SLICE_X63Y22         FDRE                                         r  $auto$simplemap.cc:442:simplemap_dffe$39139/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.855     2.408    clk200_clk
    SLICE_X63Y22         FDRE                                         r  $auto$simplemap.cc:442:simplemap_dffe$39139/C
                         clock pessimism             -0.548     1.860    
    SLICE_X63Y22         FDRE (Hold_fdre_C_CE)       -0.039     1.821    $auto$simplemap.cc:442:simplemap_dffe$39139
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 $auto$simplemap.cc:442:simplemap_dffe$39137/C
                            (rising edge-triggered cell FDRE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            $auto$simplemap.cc:442:simplemap_dffe$39137/D
                            (rising edge-triggered cell FDRE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.363ns (55.336%)  route 0.293ns (44.664%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.860    clk200_clk
    SLICE_X63Y22         FDRE                                         r  $auto$simplemap.cc:442:simplemap_dffe$39137/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     2.001 r  $auto$simplemap.cc:442:simplemap_dffe$39137/Q
                         net (fo=2, routed)           0.070     2.071    reset_counter[0]
    SLICE_X62Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.186 r  $auto$alumacc.cc:474:replace_alu$14634.slice[0].muxcy_CARRY4/O[0]
                         net (fo=1, routed)           0.223     2.409    $abc$62932$n9587
    SLICE_X63Y22         LUT2 (Prop_lut2_I1_O)        0.107     2.516 r  $abc$62932$auto$blifparse.cc:492:parse_blif$66060/O
                         net (fo=1, routed)           0.000     2.516    $0reset_counter[3:0][0]
    SLICE_X63Y22         FDRE                                         r  $auto$simplemap.cc:442:simplemap_dffe$39137/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.855     2.408    clk200_clk
    SLICE_X63Y22         FDRE                                         r  $auto$simplemap.cc:442:simplemap_dffe$39137/C
                         clock pessimism             -0.548     1.860    
    SLICE_X63Y22         FDRE (Hold_fdre_C_D)         0.092     1.952    $auto$simplemap.cc:442:simplemap_dffe$39137
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           2.516    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 $auto$simplemap.cc:442:simplemap_dffe$39138/C
                            (rising edge-triggered cell FDRE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            $auto$simplemap.cc:442:simplemap_dffe$39138/D
                            (rising edge-triggered cell FDRE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.358ns (53.635%)  route 0.309ns (46.365%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.860    clk200_clk
    SLICE_X63Y22         FDRE                                         r  $auto$simplemap.cc:442:simplemap_dffe$39138/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     2.001 f  $auto$simplemap.cc:442:simplemap_dffe$39138/Q
                         net (fo=3, routed)           0.110     2.111    reset_counter[1]
    SLICE_X62Y22         LUT1 (Prop_lut1_I0_O)        0.045     2.156 r  $abc$62932$auto$blifparse.cc:492:parse_blif$66937/O
                         net (fo=1, routed)           0.000     2.156    $abc$62932$n13856
    SLICE_X62Y22         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.221 r  $auto$alumacc.cc:474:replace_alu$14634.slice[0].muxcy_CARRY4/O[1]
                         net (fo=1, routed)           0.199     2.421    $abc$62932$n9589
    SLICE_X63Y22         LUT2 (Prop_lut2_I1_O)        0.107     2.528 r  $abc$62932$auto$blifparse.cc:492:parse_blif$66061/O
                         net (fo=1, routed)           0.000     2.528    $0reset_counter[3:0][1]
    SLICE_X63Y22         FDRE                                         r  $auto$simplemap.cc:442:simplemap_dffe$39138/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.855     2.408    clk200_clk
    SLICE_X63Y22         FDRE                                         r  $auto$simplemap.cc:442:simplemap_dffe$39138/C
                         clock pessimism             -0.548     1.860    
    SLICE_X63Y22         FDRE (Hold_fdre_C_D)         0.091     1.951    $auto$simplemap.cc:442:simplemap_dffe$39138
  -------------------------------------------------------------------
                         required time                         -1.951    
                         arrival time                           2.528    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.625ns  (arrival time - required time)
  Source:                 $auto$simplemap.cc:442:simplemap_dffe$39138/C
                            (rising edge-triggered cell FDRE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            $auto$simplemap.cc:442:simplemap_dffe$39140/CE
                            (rising edge-triggered cell FDRE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.186ns (30.976%)  route 0.414ns (69.024%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.860    clk200_clk
    SLICE_X63Y22         FDRE                                         r  $auto$simplemap.cc:442:simplemap_dffe$39138/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     2.001 r  $auto$simplemap.cc:442:simplemap_dffe$39138/Q
                         net (fo=3, routed)           0.156     2.158    reset_counter[1]
    SLICE_X63Y22         LUT5 (Prop_lut5_I1_O)        0.045     2.203 r  $abc$62932$auto$blifparse.cc:492:parse_blif$63459/O
                         net (fo=5, routed)           0.258     2.461    $abc$62932$n1674
    SLICE_X62Y21         FDRE                                         r  $auto$simplemap.cc:442:simplemap_dffe$39140/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.856     2.409    clk200_clk
    SLICE_X62Y21         FDRE                                         r  $auto$simplemap.cc:442:simplemap_dffe$39140/C
                         clock pessimism             -0.535     1.874    
    SLICE_X62Y21         FDRE (Hold_fdre_C_CE)       -0.039     1.835    $auto$simplemap.cc:442:simplemap_dffe$39140
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           2.461    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 $auto$simplemap.cc:442:simplemap_dffe$39139/C
                            (rising edge-triggered cell FDRE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            $auto$simplemap.cc:442:simplemap_dffe$39140/D
                            (rising edge-triggered cell FDRE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.395ns (49.037%)  route 0.411ns (50.963%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.860    clk200_clk
    SLICE_X63Y22         FDRE                                         r  $auto$simplemap.cc:442:simplemap_dffe$39139/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     2.001 f  $auto$simplemap.cc:442:simplemap_dffe$39139/Q
                         net (fo=3, routed)           0.069     2.071    reset_counter[2]
    SLICE_X62Y22         LUT1 (Prop_lut1_I0_O)        0.045     2.116 r  $abc$62932$auto$blifparse.cc:492:parse_blif$66938/O
                         net (fo=1, routed)           0.000     2.116    $abc$62932$n13858
    SLICE_X62Y22         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     2.215 r  $auto$alumacc.cc:474:replace_alu$14634.slice[0].muxcy_CARRY4/O[3]
                         net (fo=1, routed)           0.341     2.556    $abc$62932$n9593
    SLICE_X62Y21         LUT2 (Prop_lut2_I1_O)        0.110     2.666 r  $abc$62932$auto$blifparse.cc:492:parse_blif$66063/O
                         net (fo=1, routed)           0.000     2.666    $0reset_counter[3:0][3]
    SLICE_X62Y21         FDRE                                         r  $auto$simplemap.cc:442:simplemap_dffe$39140/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.856     2.409    clk200_clk
    SLICE_X62Y21         FDRE                                         r  $auto$simplemap.cc:442:simplemap_dffe$39140/C
                         clock pessimism             -0.535     1.874    
    SLICE_X62Y21         FDRE (Hold_fdre_C_D)         0.091     1.965    $auto$simplemap.cc:442:simplemap_dffe$39140
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           2.666    
  -------------------------------------------------------------------
                         slack                                  0.701    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X63Y22     $auto$simplemap.cc:442:simplemap_dffe$39137/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X63Y22     $auto$simplemap.cc:442:simplemap_dffe$39138/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X63Y22     $auto$simplemap.cc:442:simplemap_dffe$39139/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X62Y21     $auto$simplemap.cc:442:simplemap_dffe$39140/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X64Y24     $auto$simplemap.cc:420:simplemap_dff$43682/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X64Y43     FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X64Y43     FDPE_3/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y43     FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y43     FDPE_3/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X64Y24     $auto$simplemap.cc:420:simplemap_dff$43682/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y43     FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y43     FDPE_3/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X63Y22     $auto$simplemap.cc:442:simplemap_dffe$39137/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X63Y22     $auto$simplemap.cc:442:simplemap_dffe$39138/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X63Y22     $auto$simplemap.cc:442:simplemap_dffe$39139/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X62Y21     $auto$simplemap.cc:442:simplemap_dffe$39140/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X62Y21     $auto$simplemap.cc:442:simplemap_dffe$39140/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X63Y22     $auto$simplemap.cc:442:simplemap_dffe$39137/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X63Y22     $auto$simplemap.cc:442:simplemap_dffe$39137/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X63Y22     $auto$simplemap.cc:442:simplemap_dffe$39138/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X63Y22     $auto$simplemap.cc:442:simplemap_dffe$39138/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X63Y22     $auto$simplemap.cc:442:simplemap_dffe$39139/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X63Y22     $auto$simplemap.cc:442:simplemap_dffe$39139/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X62Y21     $auto$simplemap.cc:442:simplemap_dffe$39140/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X64Y24     $auto$simplemap.cc:420:simplemap_dff$43682/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y43     FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y43     FDPE_3/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_fb
  To Clock:  pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys
  To Clock:  pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys4x
  To Clock:  pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y17  BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y28    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y28    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y33    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y33    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y47    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y47    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y42    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y42    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y38    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys4x_dqs
  To Clock:  pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y19  BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y32    OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y44    OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (required time - arrival time)
  Source:                 lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$20041/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$20089/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.924ns  (logic 3.296ns (33.212%)  route 6.628ns (66.788%))
  Logic Levels:           13  (CARRY4=2 LUT2=2 LUT6=5 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.428ns = ( 11.428 - 10.000 ) 
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4171, routed)        1.545     1.545    lm32_cpu/multiplier/clk_i
    SLICE_X52Y69         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$20041/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y69         FDRE (Prop_fdre_C_Q)         0.518     2.063 r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$20041/Q
                         net (fo=30, routed)          1.598     3.661    lm32_cpu/multiplier/muliplicand[20]
    SLICE_X39Y68         LUT6 (Prop_lut6_I1_O)        0.124     3.785 r  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62319/O
                         net (fo=6, routed)           1.226     5.011    lm32_cpu/multiplier/$abc$61753$n947
    SLICE_X35Y69         LUT6 (Prop_lut6_I0_O)        0.124     5.135 r  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62357.fpga_lut_2/O
                         net (fo=1, routed)           0.000     5.135    lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62357.T2
    SLICE_X35Y69         MUXF7 (Prop_muxf7_I0_O)      0.212     5.347 r  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62357.fpga_mux_1/O
                         net (fo=1, routed)           0.000     5.347    lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62357.T5
    SLICE_X35Y69         MUXF8 (Prop_muxf8_I1_O)      0.094     5.441 r  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62357.fpga_mux_2/O
                         net (fo=6, routed)           1.126     6.567    lm32_cpu/multiplier/$abc$61753$n985
    SLICE_X36Y67         LUT6 (Prop_lut6_I3_O)        0.316     6.883 f  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62393.fpga_lut_2/O
                         net (fo=1, routed)           0.000     6.883    lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62393.T2
    SLICE_X36Y67         MUXF7 (Prop_muxf7_I0_O)      0.212     7.095 f  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62393.fpga_mux_1/O
                         net (fo=1, routed)           0.000     7.095    lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62393.T5
    SLICE_X36Y67         MUXF8 (Prop_muxf8_I1_O)      0.094     7.189 f  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62393.fpga_mux_2/O
                         net (fo=2, routed)           0.647     7.836    lm32_cpu/multiplier/$abc$61753$n1021
    SLICE_X41Y67         LUT6 (Prop_lut6_I0_O)        0.316     8.152 f  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62430/O
                         net (fo=4, routed)           0.674     8.826    lm32_cpu/multiplier/$abc$61753$n1058
    SLICE_X42Y68         LUT6 (Prop_lut6_I2_O)        0.124     8.950 r  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62509/O
                         net (fo=2, routed)           1.058    10.008    lm32_cpu/multiplier/$abc$61753$n1137
    SLICE_X44Y65         LUT2 (Prop_lut2_I0_O)        0.124    10.132 r  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62727/O
                         net (fo=1, routed)           0.000    10.132    lm32_cpu/multiplier/$abc$61753$n1866
    SLICE_X44Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.533 r  lm32_cpu/multiplier/$auto$maccmap.cc:240:synth$19978.slice[24].muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.533    lm32_cpu/multiplier/$auto$maccmap.cc:240:synth$19978.C[28]
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.867 r  lm32_cpu/multiplier/$auto$maccmap.cc:240:synth$19978.slice[28].muxcy_CARRY4/O[1]
                         net (fo=1, routed)           0.299    11.166    lm32_cpu/multiplier/$abc$61753$n128
    SLICE_X45Y66         LUT2 (Prop_lut2_I1_O)        0.303    11.469 r  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$61817/O
                         net (fo=1, routed)           0.000    11.469    lm32_cpu/multiplier/$0product[31:0][29]
    SLICE_X45Y66         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$20089/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4171, routed)        1.428    11.428    lm32_cpu/multiplier/clk_i
    SLICE_X45Y66         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$20089/C
                         clock pessimism              0.079    11.507    
                         clock uncertainty           -0.057    11.450    
    SLICE_X45Y66         FDRE (Setup_fdre_C_D)        0.031    11.481    lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$20089
  -------------------------------------------------------------------
                         required time                         11.481    
                         arrival time                         -11.469    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.020ns  (required time - arrival time)
  Source:                 lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$20039/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$20091/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.913ns  (logic 3.977ns (40.120%)  route 5.936ns (59.880%))
  Logic Levels:           13  (CARRY4=1 LUT2=2 LUT6=4 MUXF7=4 MUXF8=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.429ns = ( 11.429 - 10.000 ) 
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4171, routed)        1.549     1.549    lm32_cpu/multiplier/clk_i
    SLICE_X52Y66         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$20039/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.518     2.067 r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$20039/Q
                         net (fo=34, routed)          1.760     3.827    lm32_cpu/multiplier/muliplicand[18]
    SLICE_X37Y72         LUT6 (Prop_lut6_I1_O)        0.124     3.951 r  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62444.fpga_lut_1/O
                         net (fo=1, routed)           0.000     3.951    lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62444.T1
    SLICE_X37Y72         MUXF7 (Prop_muxf7_I1_O)      0.217     4.168 r  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62444.fpga_mux_0/O
                         net (fo=4, routed)           0.907     5.075    lm32_cpu/multiplier/$abc$61753$n1072
    SLICE_X38Y72         MUXF7 (Prop_muxf7_S_O)       0.467     5.542 f  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62441.fpga_mux_1/O
                         net (fo=1, routed)           0.000     5.542    lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62441.T5
    SLICE_X38Y72         MUXF8 (Prop_muxf8_I1_O)      0.088     5.630 f  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62441.fpga_mux_2/O
                         net (fo=10, routed)          0.873     6.503    lm32_cpu/multiplier/$abc$61753$n1069
    SLICE_X39Y71         LUT6 (Prop_lut6_I2_O)        0.319     6.822 r  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62514.fpga_lut_1/O
                         net (fo=1, routed)           0.000     6.822    lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62514.T1
    SLICE_X39Y71         MUXF7 (Prop_muxf7_I1_O)      0.245     7.067 r  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62514.fpga_mux_0/O
                         net (fo=1, routed)           0.000     7.067    lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62514.T4
    SLICE_X39Y71         MUXF8 (Prop_muxf8_I0_O)      0.104     7.171 r  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62514.fpga_mux_2/O
                         net (fo=2, routed)           0.455     7.626    lm32_cpu/multiplier/$abc$61753$n1142
    SLICE_X41Y69         LUT6 (Prop_lut6_I0_O)        0.316     7.942 r  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62513/O
                         net (fo=6, routed)           0.842     8.784    lm32_cpu/multiplier/$abc$61753$n1141
    SLICE_X40Y68         LUT6 (Prop_lut6_I2_O)        0.124     8.908 r  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62551.fpga_lut_1/O
                         net (fo=1, routed)           0.000     8.908    lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62551.T1
    SLICE_X40Y68         MUXF7 (Prop_muxf7_I1_O)      0.245     9.153 r  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62551.fpga_mux_0/O
                         net (fo=2, routed)           0.803     9.956    lm32_cpu/multiplier/$abc$61753$n1179
    SLICE_X44Y66         LUT2 (Prop_lut2_I1_O)        0.298    10.254 r  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62728/O
                         net (fo=1, routed)           0.000    10.254    lm32_cpu/multiplier/$abc$61753$n1867
    SLICE_X44Y66         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    10.860 r  lm32_cpu/multiplier/$auto$maccmap.cc:240:synth$19978.slice[28].muxcy_CARRY4/O[3]
                         net (fo=1, routed)           0.296    11.156    lm32_cpu/multiplier/$abc$61753$n132
    SLICE_X45Y65         LUT2 (Prop_lut2_I1_O)        0.306    11.462 r  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$61819/O
                         net (fo=1, routed)           0.000    11.462    lm32_cpu/multiplier/$0product[31:0][31]
    SLICE_X45Y65         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$20091/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4171, routed)        1.429    11.429    lm32_cpu/multiplier/clk_i
    SLICE_X45Y65         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$20091/C
                         clock pessimism              0.079    11.508    
                         clock uncertainty           -0.057    11.451    
    SLICE_X45Y65         FDRE (Setup_fdre_C_D)        0.031    11.482    lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$20091
  -------------------------------------------------------------------
                         required time                         11.482    
                         arrival time                         -11.462    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.076ns  (required time - arrival time)
  Source:                 lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$20039/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$20090/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.856ns  (logic 3.914ns (39.713%)  route 5.942ns (60.287%))
  Logic Levels:           13  (CARRY4=1 LUT2=2 LUT6=4 MUXF7=4 MUXF8=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.427ns = ( 11.427 - 10.000 ) 
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4171, routed)        1.549     1.549    lm32_cpu/multiplier/clk_i
    SLICE_X52Y66         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$20039/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.518     2.067 r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$20039/Q
                         net (fo=34, routed)          1.760     3.827    lm32_cpu/multiplier/muliplicand[18]
    SLICE_X37Y72         LUT6 (Prop_lut6_I1_O)        0.124     3.951 r  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62444.fpga_lut_1/O
                         net (fo=1, routed)           0.000     3.951    lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62444.T1
    SLICE_X37Y72         MUXF7 (Prop_muxf7_I1_O)      0.217     4.168 r  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62444.fpga_mux_0/O
                         net (fo=4, routed)           0.907     5.075    lm32_cpu/multiplier/$abc$61753$n1072
    SLICE_X38Y72         MUXF7 (Prop_muxf7_S_O)       0.467     5.542 f  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62441.fpga_mux_1/O
                         net (fo=1, routed)           0.000     5.542    lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62441.T5
    SLICE_X38Y72         MUXF8 (Prop_muxf8_I1_O)      0.088     5.630 f  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62441.fpga_mux_2/O
                         net (fo=10, routed)          0.873     6.503    lm32_cpu/multiplier/$abc$61753$n1069
    SLICE_X39Y71         LUT6 (Prop_lut6_I2_O)        0.319     6.822 r  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62514.fpga_lut_1/O
                         net (fo=1, routed)           0.000     6.822    lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62514.T1
    SLICE_X39Y71         MUXF7 (Prop_muxf7_I1_O)      0.245     7.067 r  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62514.fpga_mux_0/O
                         net (fo=1, routed)           0.000     7.067    lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62514.T4
    SLICE_X39Y71         MUXF8 (Prop_muxf8_I0_O)      0.104     7.171 r  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62514.fpga_mux_2/O
                         net (fo=2, routed)           0.455     7.626    lm32_cpu/multiplier/$abc$61753$n1142
    SLICE_X41Y69         LUT6 (Prop_lut6_I0_O)        0.316     7.942 r  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62513/O
                         net (fo=6, routed)           0.842     8.784    lm32_cpu/multiplier/$abc$61753$n1141
    SLICE_X40Y68         LUT6 (Prop_lut6_I2_O)        0.124     8.908 r  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62551.fpga_lut_1/O
                         net (fo=1, routed)           0.000     8.908    lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62551.T1
    SLICE_X40Y68         MUXF7 (Prop_muxf7_I1_O)      0.245     9.153 r  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62551.fpga_mux_0/O
                         net (fo=2, routed)           0.803     9.956    lm32_cpu/multiplier/$abc$61753$n1179
    SLICE_X44Y66         LUT2 (Prop_lut2_I1_O)        0.298    10.254 r  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62728/O
                         net (fo=1, routed)           0.000    10.254    lm32_cpu/multiplier/$abc$61753$n1867
    SLICE_X44Y66         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    10.801 r  lm32_cpu/multiplier/$auto$maccmap.cc:240:synth$19978.slice[28].muxcy_CARRY4/O[2]
                         net (fo=1, routed)           0.302    11.103    lm32_cpu/multiplier/$abc$61753$n130
    SLICE_X43Y66         LUT2 (Prop_lut2_I1_O)        0.302    11.405 r  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$61818/O
                         net (fo=1, routed)           0.000    11.405    lm32_cpu/multiplier/$0product[31:0][30]
    SLICE_X43Y66         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$20090/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4171, routed)        1.427    11.427    lm32_cpu/multiplier/clk_i
    SLICE_X43Y66         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$20090/C
                         clock pessimism              0.079    11.506    
                         clock uncertainty           -0.057    11.449    
    SLICE_X43Y66         FDRE (Setup_fdre_C_D)        0.031    11.480    lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$20090
  -------------------------------------------------------------------
                         required time                         11.480    
                         arrival time                         -11.405    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.122ns  (required time - arrival time)
  Source:                 lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$20041/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$20088/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.815ns  (logic 3.180ns (32.400%)  route 6.635ns (67.600%))
  Logic Levels:           13  (CARRY4=2 LUT2=2 LUT6=5 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.427ns = ( 11.427 - 10.000 ) 
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4171, routed)        1.545     1.545    lm32_cpu/multiplier/clk_i
    SLICE_X52Y69         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$20041/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y69         FDRE (Prop_fdre_C_Q)         0.518     2.063 r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$20041/Q
                         net (fo=30, routed)          1.598     3.661    lm32_cpu/multiplier/muliplicand[20]
    SLICE_X39Y68         LUT6 (Prop_lut6_I1_O)        0.124     3.785 r  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62319/O
                         net (fo=6, routed)           1.226     5.011    lm32_cpu/multiplier/$abc$61753$n947
    SLICE_X35Y69         LUT6 (Prop_lut6_I0_O)        0.124     5.135 r  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62357.fpga_lut_2/O
                         net (fo=1, routed)           0.000     5.135    lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62357.T2
    SLICE_X35Y69         MUXF7 (Prop_muxf7_I0_O)      0.212     5.347 r  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62357.fpga_mux_1/O
                         net (fo=1, routed)           0.000     5.347    lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62357.T5
    SLICE_X35Y69         MUXF8 (Prop_muxf8_I1_O)      0.094     5.441 r  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62357.fpga_mux_2/O
                         net (fo=6, routed)           1.126     6.567    lm32_cpu/multiplier/$abc$61753$n985
    SLICE_X36Y67         LUT6 (Prop_lut6_I3_O)        0.316     6.883 f  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62393.fpga_lut_2/O
                         net (fo=1, routed)           0.000     6.883    lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62393.T2
    SLICE_X36Y67         MUXF7 (Prop_muxf7_I0_O)      0.212     7.095 f  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62393.fpga_mux_1/O
                         net (fo=1, routed)           0.000     7.095    lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62393.T5
    SLICE_X36Y67         MUXF8 (Prop_muxf8_I1_O)      0.094     7.189 f  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62393.fpga_mux_2/O
                         net (fo=2, routed)           0.647     7.836    lm32_cpu/multiplier/$abc$61753$n1021
    SLICE_X41Y67         LUT6 (Prop_lut6_I0_O)        0.316     8.152 f  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62430/O
                         net (fo=4, routed)           0.674     8.826    lm32_cpu/multiplier/$abc$61753$n1058
    SLICE_X42Y68         LUT6 (Prop_lut6_I2_O)        0.124     8.950 r  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62509/O
                         net (fo=2, routed)           1.058    10.008    lm32_cpu/multiplier/$abc$61753$n1137
    SLICE_X44Y65         LUT2 (Prop_lut2_I0_O)        0.124    10.132 r  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62727/O
                         net (fo=1, routed)           0.000    10.132    lm32_cpu/multiplier/$abc$61753$n1866
    SLICE_X44Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.533 r  lm32_cpu/multiplier/$auto$maccmap.cc:240:synth$19978.slice[24].muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.533    lm32_cpu/multiplier/$auto$maccmap.cc:240:synth$19978.C[28]
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.755 r  lm32_cpu/multiplier/$auto$maccmap.cc:240:synth$19978.slice[28].muxcy_CARRY4/O[0]
                         net (fo=1, routed)           0.306    11.061    lm32_cpu/multiplier/$abc$61753$n126
    SLICE_X43Y66         LUT2 (Prop_lut2_I1_O)        0.299    11.360 r  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$61816/O
                         net (fo=1, routed)           0.000    11.360    lm32_cpu/multiplier/$0product[31:0][28]
    SLICE_X43Y66         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$20088/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4171, routed)        1.427    11.427    lm32_cpu/multiplier/clk_i
    SLICE_X43Y66         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$20088/C
                         clock pessimism              0.079    11.506    
                         clock uncertainty           -0.057    11.449    
    SLICE_X43Y66         FDRE (Setup_fdre_C_D)        0.032    11.481    lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$20088
  -------------------------------------------------------------------
                         required time                         11.481    
                         arrival time                         -11.360    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.157ns  (required time - arrival time)
  Source:                 lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$20031/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$20087/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.775ns  (logic 3.785ns (38.720%)  route 5.990ns (61.280%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT6=6 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.429ns = ( 11.429 - 10.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4171, routed)        1.550     1.550    lm32_cpu/multiplier/clk_i
    SLICE_X52Y65         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$20031/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y65         FDRE (Prop_fdre_C_Q)         0.518     2.068 r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$20031/Q
                         net (fo=55, routed)          0.951     3.019    lm32_cpu/multiplier/muliplicand[10]
    SLICE_X51Y65         LUT6 (Prop_lut6_I0_O)        0.124     3.143 r  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62218/O
                         net (fo=8, routed)           1.325     4.468    lm32_cpu/multiplier/$abc$61753$n846
    SLICE_X52Y68         LUT6 (Prop_lut6_I3_O)        0.124     4.592 r  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62216.fpga_lut_1/O
                         net (fo=1, routed)           0.000     4.592    lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62216.T1
    SLICE_X52Y68         MUXF7 (Prop_muxf7_I1_O)      0.247     4.839 r  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62216.fpga_mux_0/O
                         net (fo=1, routed)           0.000     4.839    lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62216.T4
    SLICE_X52Y68         MUXF8 (Prop_muxf8_I0_O)      0.098     4.937 r  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62216.fpga_mux_2/O
                         net (fo=4, routed)           0.710     5.647    lm32_cpu/multiplier/$abc$61753$n844
    SLICE_X48Y68         LUT6 (Prop_lut6_I5_O)        0.319     5.966 r  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62207/O
                         net (fo=4, routed)           1.097     7.063    lm32_cpu/multiplier/$abc$61753$n835
    SLICE_X45Y68         LUT6 (Prop_lut6_I0_O)        0.124     7.187 r  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62239/O
                         net (fo=5, routed)           0.329     7.516    lm32_cpu/multiplier/$abc$61753$n867
    SLICE_X43Y68         LUT6 (Prop_lut6_I5_O)        0.124     7.640 f  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62270.fpga_lut_1/O
                         net (fo=1, routed)           0.000     7.640    lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62270.T1
    SLICE_X43Y68         MUXF7 (Prop_muxf7_I1_O)      0.245     7.885 f  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62270.fpga_mux_0/O
                         net (fo=4, routed)           0.756     8.641    lm32_cpu/multiplier/$abc$61753$n898_1
    SLICE_X41Y69         LUT6 (Prop_lut6_I2_O)        0.298     8.939 r  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62236.fpga_lut_1/O
                         net (fo=1, routed)           0.000     8.939    lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62236.T1
    SLICE_X41Y69         MUXF7 (Prop_muxf7_I1_O)      0.245     9.184 r  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62236.fpga_mux_0/O
                         net (fo=1, routed)           0.534     9.717    lm32_cpu/multiplier/$abc$61753$n286
    SLICE_X44Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.700    10.417 r  lm32_cpu/multiplier/$auto$maccmap.cc:240:synth$19978.slice[20].muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.417    lm32_cpu/multiplier/$auto$maccmap.cc:240:synth$19978.C[24]
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.730 r  lm32_cpu/multiplier/$auto$maccmap.cc:240:synth$19978.slice[24].muxcy_CARRY4/O[3]
                         net (fo=1, routed)           0.289    11.019    lm32_cpu/multiplier/$abc$61753$n124
    SLICE_X47Y65         LUT2 (Prop_lut2_I1_O)        0.306    11.325 r  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$61815/O
                         net (fo=1, routed)           0.000    11.325    lm32_cpu/multiplier/$0product[31:0][27]
    SLICE_X47Y65         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$20087/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4171, routed)        1.429    11.429    lm32_cpu/multiplier/clk_i
    SLICE_X47Y65         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$20087/C
                         clock pessimism              0.079    11.508    
                         clock uncertainty           -0.057    11.451    
    SLICE_X47Y65         FDRE (Setup_fdre_C_D)        0.031    11.482    lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$20087
  -------------------------------------------------------------------
                         required time                         11.482    
                         arrival time                         -11.325    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.174ns  (required time - arrival time)
  Source:                 lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$20031/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$20085/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.807ns  (logic 3.803ns (38.780%)  route 6.004ns (61.220%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT6=6 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.429ns = ( 11.429 - 10.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4171, routed)        1.550     1.550    lm32_cpu/multiplier/clk_i
    SLICE_X52Y65         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$20031/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y65         FDRE (Prop_fdre_C_Q)         0.518     2.068 r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$20031/Q
                         net (fo=55, routed)          0.951     3.019    lm32_cpu/multiplier/muliplicand[10]
    SLICE_X51Y65         LUT6 (Prop_lut6_I0_O)        0.124     3.143 r  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62218/O
                         net (fo=8, routed)           1.325     4.468    lm32_cpu/multiplier/$abc$61753$n846
    SLICE_X52Y68         LUT6 (Prop_lut6_I3_O)        0.124     4.592 r  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62216.fpga_lut_1/O
                         net (fo=1, routed)           0.000     4.592    lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62216.T1
    SLICE_X52Y68         MUXF7 (Prop_muxf7_I1_O)      0.247     4.839 r  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62216.fpga_mux_0/O
                         net (fo=1, routed)           0.000     4.839    lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62216.T4
    SLICE_X52Y68         MUXF8 (Prop_muxf8_I0_O)      0.098     4.937 r  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62216.fpga_mux_2/O
                         net (fo=4, routed)           0.710     5.647    lm32_cpu/multiplier/$abc$61753$n844
    SLICE_X48Y68         LUT6 (Prop_lut6_I5_O)        0.319     5.966 r  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62207/O
                         net (fo=4, routed)           1.097     7.063    lm32_cpu/multiplier/$abc$61753$n835
    SLICE_X45Y68         LUT6 (Prop_lut6_I0_O)        0.124     7.187 r  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62239/O
                         net (fo=5, routed)           0.329     7.516    lm32_cpu/multiplier/$abc$61753$n867
    SLICE_X43Y68         LUT6 (Prop_lut6_I5_O)        0.124     7.640 f  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62270.fpga_lut_1/O
                         net (fo=1, routed)           0.000     7.640    lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62270.T1
    SLICE_X43Y68         MUXF7 (Prop_muxf7_I1_O)      0.245     7.885 f  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62270.fpga_mux_0/O
                         net (fo=4, routed)           0.756     8.641    lm32_cpu/multiplier/$abc$61753$n898_1
    SLICE_X41Y69         LUT6 (Prop_lut6_I2_O)        0.298     8.939 r  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62236.fpga_lut_1/O
                         net (fo=1, routed)           0.000     8.939    lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62236.T1
    SLICE_X41Y69         MUXF7 (Prop_muxf7_I1_O)      0.245     9.184 r  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62236.fpga_mux_0/O
                         net (fo=1, routed)           0.534     9.717    lm32_cpu/multiplier/$abc$61753$n286
    SLICE_X44Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.700    10.417 r  lm32_cpu/multiplier/$auto$maccmap.cc:240:synth$19978.slice[20].muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.417    lm32_cpu/multiplier/$auto$maccmap.cc:240:synth$19978.C[24]
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.751 r  lm32_cpu/multiplier/$auto$maccmap.cc:240:synth$19978.slice[24].muxcy_CARRY4/O[1]
                         net (fo=1, routed)           0.302    11.054    lm32_cpu/multiplier/$abc$61753$n120
    SLICE_X46Y65         LUT2 (Prop_lut2_I1_O)        0.303    11.357 r  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$61813/O
                         net (fo=1, routed)           0.000    11.357    lm32_cpu/multiplier/$0product[31:0][25]
    SLICE_X46Y65         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$20085/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4171, routed)        1.429    11.429    lm32_cpu/multiplier/clk_i
    SLICE_X46Y65         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$20085/C
                         clock pessimism              0.079    11.508    
                         clock uncertainty           -0.057    11.451    
    SLICE_X46Y65         FDRE (Setup_fdre_C_D)        0.079    11.530    lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$20085
  -------------------------------------------------------------------
                         required time                         11.530    
                         arrival time                         -11.357    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.178ns  (required time - arrival time)
  Source:                 lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$19984/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$20077/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.757ns  (logic 3.185ns (32.643%)  route 6.572ns (67.357%))
  Logic Levels:           12  (CARRY4=3 LUT2=3 LUT3=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 11.430 - 10.000 ) 
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4171, routed)        1.548     1.548    lm32_cpu/multiplier/clk_i
    SLICE_X50Y67         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$19984/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y67         FDRE (Prop_fdre_C_Q)         0.518     2.066 f  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$19984/Q
                         net (fo=62, routed)          1.625     3.691    lm32_cpu/multiplier/multiplier[2]
    SLICE_X33Y60         LUT6 (Prop_lut6_I3_O)        0.124     3.815 r  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$61889/O
                         net (fo=2, routed)           0.444     4.259    lm32_cpu/multiplier/$abc$61753$n517
    SLICE_X30Y60         LUT2 (Prop_lut2_I0_O)        0.124     4.383 r  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$61888/O
                         net (fo=4, routed)           0.508     4.892    lm32_cpu/multiplier/$abc$61753$n516
    SLICE_X31Y60         LUT2 (Prop_lut2_I0_O)        0.124     5.016 r  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$61887/O
                         net (fo=2, routed)           0.819     5.835    lm32_cpu/multiplier/$abc$61753$n515
    SLICE_X31Y60         LUT3 (Prop_lut3_I0_O)        0.124     5.959 f  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$61899/O
                         net (fo=8, routed)           1.147     7.106    lm32_cpu/multiplier/$abc$61753$n527
    SLICE_X37Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.230 r  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$61917.fpga_lut_0/O
                         net (fo=1, routed)           0.000     7.230    lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$61917.T0
    SLICE_X37Y60         MUXF7 (Prop_muxf7_I0_O)      0.212     7.442 r  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$61917.fpga_mux_0/O
                         net (fo=8, routed)           0.835     8.277    lm32_cpu/multiplier/$abc$61753$n545
    SLICE_X39Y60         LUT6 (Prop_lut6_I0_O)        0.299     8.576 r  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$61962.fpga_lut_0/O
                         net (fo=1, routed)           0.000     8.576    lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$61962.T0
    SLICE_X39Y60         MUXF7 (Prop_muxf7_I0_O)      0.212     8.788 r  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$61962.fpga_mux_0/O
                         net (fo=1, routed)           0.631     9.419    lm32_cpu/multiplier/$abc$61753$n266
    SLICE_X44Y61         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.573     9.992 r  lm32_cpu/multiplier/$auto$maccmap.cc:240:synth$19978.slice[8].muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.992    lm32_cpu/multiplier/$auto$maccmap.cc:240:synth$19978.C[12]
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.106 r  lm32_cpu/multiplier/$auto$maccmap.cc:240:synth$19978.slice[12].muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.106    lm32_cpu/multiplier/$auto$maccmap.cc:240:synth$19978.C[16]
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.440 r  lm32_cpu/multiplier/$auto$maccmap.cc:240:synth$19978.slice[16].muxcy_CARRY4/O[1]
                         net (fo=1, routed)           0.562    11.002    lm32_cpu/multiplier/$abc$61753$n104
    SLICE_X47Y63         LUT2 (Prop_lut2_I1_O)        0.303    11.305 r  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$61805/O
                         net (fo=1, routed)           0.000    11.305    lm32_cpu/multiplier/$0product[31:0][17]
    SLICE_X47Y63         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$20077/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4171, routed)        1.430    11.430    lm32_cpu/multiplier/clk_i
    SLICE_X47Y63         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$20077/C
                         clock pessimism              0.079    11.509    
                         clock uncertainty           -0.057    11.452    
    SLICE_X47Y63         FDRE (Setup_fdre_C_D)        0.031    11.483    lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$20077
  -------------------------------------------------------------------
                         required time                         11.483    
                         arrival time                         -11.305    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.215ns  (required time - arrival time)
  Source:                 lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$19984/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$20073/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.721ns  (logic 3.071ns (31.590%)  route 6.650ns (68.410%))
  Logic Levels:           11  (CARRY4=2 LUT2=3 LUT3=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 11.431 - 10.000 ) 
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4171, routed)        1.548     1.548    lm32_cpu/multiplier/clk_i
    SLICE_X50Y67         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$19984/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y67         FDRE (Prop_fdre_C_Q)         0.518     2.066 f  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$19984/Q
                         net (fo=62, routed)          1.625     3.691    lm32_cpu/multiplier/multiplier[2]
    SLICE_X33Y60         LUT6 (Prop_lut6_I3_O)        0.124     3.815 r  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$61889/O
                         net (fo=2, routed)           0.444     4.259    lm32_cpu/multiplier/$abc$61753$n517
    SLICE_X30Y60         LUT2 (Prop_lut2_I0_O)        0.124     4.383 r  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$61888/O
                         net (fo=4, routed)           0.508     4.892    lm32_cpu/multiplier/$abc$61753$n516
    SLICE_X31Y60         LUT2 (Prop_lut2_I0_O)        0.124     5.016 r  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$61887/O
                         net (fo=2, routed)           0.819     5.835    lm32_cpu/multiplier/$abc$61753$n515
    SLICE_X31Y60         LUT3 (Prop_lut3_I0_O)        0.124     5.959 f  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$61899/O
                         net (fo=8, routed)           1.147     7.106    lm32_cpu/multiplier/$abc$61753$n527
    SLICE_X37Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.230 r  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$61917.fpga_lut_0/O
                         net (fo=1, routed)           0.000     7.230    lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$61917.T0
    SLICE_X37Y60         MUXF7 (Prop_muxf7_I0_O)      0.212     7.442 r  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$61917.fpga_mux_0/O
                         net (fo=8, routed)           0.835     8.277    lm32_cpu/multiplier/$abc$61753$n545
    SLICE_X39Y60         LUT6 (Prop_lut6_I0_O)        0.299     8.576 r  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$61962.fpga_lut_0/O
                         net (fo=1, routed)           0.000     8.576    lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$61962.T0
    SLICE_X39Y60         MUXF7 (Prop_muxf7_I0_O)      0.212     8.788 r  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$61962.fpga_mux_0/O
                         net (fo=1, routed)           0.631     9.419    lm32_cpu/multiplier/$abc$61753$n266
    SLICE_X44Y61         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.573     9.992 r  lm32_cpu/multiplier/$auto$maccmap.cc:240:synth$19978.slice[8].muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.992    lm32_cpu/multiplier/$auto$maccmap.cc:240:synth$19978.C[12]
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.326 r  lm32_cpu/multiplier/$auto$maccmap.cc:240:synth$19978.slice[12].muxcy_CARRY4/O[1]
                         net (fo=1, routed)           0.640    10.966    lm32_cpu/multiplier/$abc$61753$n96
    SLICE_X41Y61         LUT2 (Prop_lut2_I1_O)        0.303    11.269 r  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$61801/O
                         net (fo=1, routed)           0.000    11.269    lm32_cpu/multiplier/$0product[31:0][13]
    SLICE_X41Y61         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$20073/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4171, routed)        1.431    11.431    lm32_cpu/multiplier/clk_i
    SLICE_X41Y61         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$20073/C
                         clock pessimism              0.079    11.510    
                         clock uncertainty           -0.057    11.453    
    SLICE_X41Y61         FDRE (Setup_fdre_C_D)        0.031    11.484    lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$20073
  -------------------------------------------------------------------
                         required time                         11.484    
                         arrival time                         -11.269    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.224ns  (required time - arrival time)
  Source:                 lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$19984/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$20081/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.756ns  (logic 3.299ns (33.816%)  route 6.457ns (66.184%))
  Logic Levels:           13  (CARRY4=4 LUT2=3 LUT3=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.429ns = ( 11.429 - 10.000 ) 
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4171, routed)        1.548     1.548    lm32_cpu/multiplier/clk_i
    SLICE_X50Y67         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$19984/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y67         FDRE (Prop_fdre_C_Q)         0.518     2.066 f  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$19984/Q
                         net (fo=62, routed)          1.625     3.691    lm32_cpu/multiplier/multiplier[2]
    SLICE_X33Y60         LUT6 (Prop_lut6_I3_O)        0.124     3.815 r  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$61889/O
                         net (fo=2, routed)           0.444     4.259    lm32_cpu/multiplier/$abc$61753$n517
    SLICE_X30Y60         LUT2 (Prop_lut2_I0_O)        0.124     4.383 r  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$61888/O
                         net (fo=4, routed)           0.508     4.892    lm32_cpu/multiplier/$abc$61753$n516
    SLICE_X31Y60         LUT2 (Prop_lut2_I0_O)        0.124     5.016 r  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$61887/O
                         net (fo=2, routed)           0.819     5.835    lm32_cpu/multiplier/$abc$61753$n515
    SLICE_X31Y60         LUT3 (Prop_lut3_I0_O)        0.124     5.959 f  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$61899/O
                         net (fo=8, routed)           1.147     7.106    lm32_cpu/multiplier/$abc$61753$n527
    SLICE_X37Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.230 r  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$61917.fpga_lut_0/O
                         net (fo=1, routed)           0.000     7.230    lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$61917.T0
    SLICE_X37Y60         MUXF7 (Prop_muxf7_I0_O)      0.212     7.442 r  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$61917.fpga_mux_0/O
                         net (fo=8, routed)           0.835     8.277    lm32_cpu/multiplier/$abc$61753$n545
    SLICE_X39Y60         LUT6 (Prop_lut6_I0_O)        0.299     8.576 r  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$61962.fpga_lut_0/O
                         net (fo=1, routed)           0.000     8.576    lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$61962.T0
    SLICE_X39Y60         MUXF7 (Prop_muxf7_I0_O)      0.212     8.788 r  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$61962.fpga_mux_0/O
                         net (fo=1, routed)           0.631     9.419    lm32_cpu/multiplier/$abc$61753$n266
    SLICE_X44Y61         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.573     9.992 r  lm32_cpu/multiplier/$auto$maccmap.cc:240:synth$19978.slice[8].muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.992    lm32_cpu/multiplier/$auto$maccmap.cc:240:synth$19978.C[12]
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.106 r  lm32_cpu/multiplier/$auto$maccmap.cc:240:synth$19978.slice[12].muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.106    lm32_cpu/multiplier/$auto$maccmap.cc:240:synth$19978.C[16]
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.220 r  lm32_cpu/multiplier/$auto$maccmap.cc:240:synth$19978.slice[16].muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.220    lm32_cpu/multiplier/$auto$maccmap.cc:240:synth$19978.C[20]
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.554 r  lm32_cpu/multiplier/$auto$maccmap.cc:240:synth$19978.slice[20].muxcy_CARRY4/O[1]
                         net (fo=1, routed)           0.447    11.001    lm32_cpu/multiplier/$abc$61753$n112
    SLICE_X42Y64         LUT2 (Prop_lut2_I1_O)        0.303    11.304 r  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$61809/O
                         net (fo=1, routed)           0.000    11.304    lm32_cpu/multiplier/$0product[31:0][21]
    SLICE_X42Y64         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$20081/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4171, routed)        1.429    11.429    lm32_cpu/multiplier/clk_i
    SLICE_X42Y64         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$20081/C
                         clock pessimism              0.079    11.508    
                         clock uncertainty           -0.057    11.451    
    SLICE_X42Y64         FDRE (Setup_fdre_C_D)        0.077    11.528    lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$20081
  -------------------------------------------------------------------
                         required time                         11.528    
                         arrival time                         -11.304    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.229ns  (required time - arrival time)
  Source:                 lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$20031/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$20086/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.704ns  (logic 3.707ns (38.202%)  route 5.997ns (61.798%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT6=6 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.429ns = ( 11.429 - 10.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4171, routed)        1.550     1.550    lm32_cpu/multiplier/clk_i
    SLICE_X52Y65         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$20031/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y65         FDRE (Prop_fdre_C_Q)         0.518     2.068 r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$20031/Q
                         net (fo=55, routed)          0.951     3.019    lm32_cpu/multiplier/muliplicand[10]
    SLICE_X51Y65         LUT6 (Prop_lut6_I0_O)        0.124     3.143 r  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62218/O
                         net (fo=8, routed)           1.325     4.468    lm32_cpu/multiplier/$abc$61753$n846
    SLICE_X52Y68         LUT6 (Prop_lut6_I3_O)        0.124     4.592 r  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62216.fpga_lut_1/O
                         net (fo=1, routed)           0.000     4.592    lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62216.T1
    SLICE_X52Y68         MUXF7 (Prop_muxf7_I1_O)      0.247     4.839 r  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62216.fpga_mux_0/O
                         net (fo=1, routed)           0.000     4.839    lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62216.T4
    SLICE_X52Y68         MUXF8 (Prop_muxf8_I0_O)      0.098     4.937 r  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62216.fpga_mux_2/O
                         net (fo=4, routed)           0.710     5.647    lm32_cpu/multiplier/$abc$61753$n844
    SLICE_X48Y68         LUT6 (Prop_lut6_I5_O)        0.319     5.966 r  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62207/O
                         net (fo=4, routed)           1.097     7.063    lm32_cpu/multiplier/$abc$61753$n835
    SLICE_X45Y68         LUT6 (Prop_lut6_I0_O)        0.124     7.187 r  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62239/O
                         net (fo=5, routed)           0.329     7.516    lm32_cpu/multiplier/$abc$61753$n867
    SLICE_X43Y68         LUT6 (Prop_lut6_I5_O)        0.124     7.640 f  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62270.fpga_lut_1/O
                         net (fo=1, routed)           0.000     7.640    lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62270.T1
    SLICE_X43Y68         MUXF7 (Prop_muxf7_I1_O)      0.245     7.885 f  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62270.fpga_mux_0/O
                         net (fo=4, routed)           0.756     8.641    lm32_cpu/multiplier/$abc$61753$n898_1
    SLICE_X41Y69         LUT6 (Prop_lut6_I2_O)        0.298     8.939 r  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62236.fpga_lut_1/O
                         net (fo=1, routed)           0.000     8.939    lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62236.T1
    SLICE_X41Y69         MUXF7 (Prop_muxf7_I1_O)      0.245     9.184 r  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$62236.fpga_mux_0/O
                         net (fo=1, routed)           0.534     9.717    lm32_cpu/multiplier/$abc$61753$n286
    SLICE_X44Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.700    10.417 r  lm32_cpu/multiplier/$auto$maccmap.cc:240:synth$19978.slice[20].muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.417    lm32_cpu/multiplier/$auto$maccmap.cc:240:synth$19978.C[24]
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.656 r  lm32_cpu/multiplier/$auto$maccmap.cc:240:synth$19978.slice[24].muxcy_CARRY4/O[2]
                         net (fo=1, routed)           0.296    10.952    lm32_cpu/multiplier/$abc$61753$n122
    SLICE_X45Y65         LUT2 (Prop_lut2_I1_O)        0.302    11.254 r  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$61814/O
                         net (fo=1, routed)           0.000    11.254    lm32_cpu/multiplier/$0product[31:0][26]
    SLICE_X45Y65         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$20086/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4171, routed)        1.429    11.429    lm32_cpu/multiplier/clk_i
    SLICE_X45Y65         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$20086/C
                         clock pessimism              0.079    11.508    
                         clock uncertainty           -0.057    11.451    
    SLICE_X45Y65         FDRE (Setup_fdre_C_D)        0.031    11.482    lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$20086
  -------------------------------------------------------------------
                         required time                         11.482    
                         arrival time                         -11.254    
  -------------------------------------------------------------------
                         slack                                  0.229    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 lm32_cpu/$auto$simplemap.cc:442:simplemap_dffe$56325/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/load_store_unit/$auto$simplemap.cc:442:simplemap_dffe$52407/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.401%)  route 0.215ns (53.599%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4171, routed)        0.560     0.560    lm32_cpu/clk_i
    SLICE_X36Y52         FDRE                                         r  lm32_cpu/$auto$simplemap.cc:442:simplemap_dffe$56325/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  lm32_cpu/$auto$simplemap.cc:442:simplemap_dffe$56325/Q
                         net (fo=1, routed)           0.215     0.916    lm32_cpu/load_store_unit/store_operand_x[16]
    SLICE_X35Y49         LUT5 (Prop_lut5_I0_O)        0.045     0.961 r  lm32_cpu/load_store_unit/$abc$59780$auto$blifparse.cc:492:parse_blif$59866/O
                         net (fo=1, routed)           0.000     0.961    lm32_cpu/load_store_unit/$0store_data_m[31:0][16]
    SLICE_X35Y49         FDRE                                         r  lm32_cpu/load_store_unit/$auto$simplemap.cc:442:simplemap_dffe$52407/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4171, routed)        0.834     0.834    lm32_cpu/load_store_unit/clk_i
    SLICE_X35Y49         FDRE                                         r  lm32_cpu/load_store_unit/$auto$simplemap.cc:442:simplemap_dffe$52407/C
                         clock pessimism              0.000     0.834    
    SLICE_X35Y49         FDRE (Hold_fdre_C_D)         0.091     0.925    lm32_cpu/load_store_unit/$auto$simplemap.cc:442:simplemap_dffe$52407
  -------------------------------------------------------------------
                         required time                         -0.925    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 lm32_cpu/instruction_unit/icache/$auto$simplemap.cc:442:simplemap_dffe$58621/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem.0.0.0/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.228%)  route 0.119ns (45.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4171, routed)        0.567     0.567    lm32_cpu/instruction_unit/icache/clk_i
    SLICE_X49Y41         FDRE                                         r  lm32_cpu/instruction_unit/icache/$auto$simplemap.cc:442:simplemap_dffe$58621/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y41         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  lm32_cpu/instruction_unit/icache/$auto$simplemap.cc:442:simplemap_dffe$58621/Q
                         net (fo=4, routed)           0.119     0.827    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/write_data[2]
    RAMB18_X1Y16         RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem.0.0.0/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4171, routed)        0.879     0.879    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/write_clk
    RAMB18_X1Y16         RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem.0.0.0/CLKBWRCLK
                         clock pessimism             -0.254     0.625    
    RAMB18_X1Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[13])
                                                      0.155     0.780    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem.0.0.0
  -------------------------------------------------------------------
                         required time                         -0.780    
                         arrival time                           0.827    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 lm32_cpu/$auto$simplemap.cc:442:simplemap_dffe$56405/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/load_store_unit/dcache/$auto$simplemap.cc:442:simplemap_dffe$58178/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.048%)  route 0.250ns (63.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4171, routed)        0.591     0.591    lm32_cpu/clk_i
    SLICE_X59Y52         FDRE                                         r  lm32_cpu/$auto$simplemap.cc:442:simplemap_dffe$56405/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y52         FDRE (Prop_fdre_C_Q)         0.141     0.732 r  lm32_cpu/$auto$simplemap.cc:442:simplemap_dffe$56405/Q
                         net (fo=4, routed)           0.250     0.982    lm32_cpu/load_store_unit/dcache/address_m[31]
    SLICE_X62Y47         FDRE                                         r  lm32_cpu/load_store_unit/dcache/$auto$simplemap.cc:442:simplemap_dffe$58178/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4171, routed)        0.869     0.869    lm32_cpu/load_store_unit/dcache/clk_i
    SLICE_X62Y47         FDRE                                         r  lm32_cpu/load_store_unit/dcache/$auto$simplemap.cc:442:simplemap_dffe$58178/C
                         clock pessimism              0.000     0.869    
    SLICE_X62Y47         FDRE (Hold_fdre_C_D)         0.066     0.935    lm32_cpu/load_store_unit/dcache/$auto$simplemap.cc:442:simplemap_dffe$58178
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$20069/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/multiplier/$auto$simplemap.cc:420:simplemap_dff$20229/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.186ns (45.293%)  route 0.225ns (54.707%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4171, routed)        0.557     0.557    lm32_cpu/multiplier/clk_i
    SLICE_X39Y60         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$20069/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$20069/Q
                         net (fo=1, routed)           0.225     0.922    lm32_cpu/multiplier/product[9]
    SLICE_X32Y59         LUT2 (Prop_lut2_I1_O)        0.045     0.967 r  lm32_cpu/multiplier/$abc$61753$auto$blifparse.cc:492:parse_blif$61829/O
                         net (fo=1, routed)           0.000     0.967    lm32_cpu/multiplier/$0result[31:0][9]
    SLICE_X32Y59         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:420:simplemap_dff$20229/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4171, routed)        0.826     0.826    lm32_cpu/multiplier/clk_i
    SLICE_X32Y59         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:420:simplemap_dff$20229/C
                         clock pessimism             -0.005     0.822    
    SLICE_X32Y59         FDRE (Hold_fdre_C_D)         0.092     0.914    lm32_cpu/multiplier/$auto$simplemap.cc:420:simplemap_dff$20229
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 lm32_cpu/instruction_unit/$auto$simplemap.cc:442:simplemap_dffe$54354/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/$auto$simplemap.cc:420:simplemap_dff$59089/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.768%)  route 0.253ns (64.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4171, routed)        0.563     0.563    lm32_cpu/instruction_unit/clk_i
    SLICE_X36Y38         FDRE                                         r  lm32_cpu/instruction_unit/$auto$simplemap.cc:442:simplemap_dffe$54354/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  lm32_cpu/instruction_unit/$auto$simplemap.cc:442:simplemap_dffe$54354/Q
                         net (fo=2, routed)           0.253     0.957    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/write_data[29]
    SLICE_X35Y46         FDRE                                         r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/$auto$simplemap.cc:420:simplemap_dff$59089/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4171, routed)        0.833     0.833    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/write_clk
    SLICE_X35Y46         FDRE                                         r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/$auto$simplemap.cc:420:simplemap_dff$59089/C
                         clock pessimism             -0.005     0.828    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.075     0.903    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/$auto$simplemap.cc:420:simplemap_dff$59089
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           0.957    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 lm32_cpu/$auto$simplemap.cc:420:simplemap_dff$57256/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/$auto$simplemap.cc:442:simplemap_dffe$55363/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.186ns (45.019%)  route 0.227ns (54.981%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4171, routed)        0.563     0.563    lm32_cpu/clk_i
    SLICE_X35Y42         FDRE                                         r  lm32_cpu/$auto$simplemap.cc:420:simplemap_dff$57256/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.141     0.704 f  lm32_cpu/$auto$simplemap.cc:420:simplemap_dff$57256/Q
                         net (fo=6, routed)           0.227     0.931    lm32_cpu/data_bus_error_seen
    SLICE_X39Y43         LUT6 (Prop_lut6_I3_O)        0.045     0.976 r  lm32_cpu/$abc$60122$auto$blifparse.cc:492:parse_blif$60847/O
                         net (fo=1, routed)           0.000     0.976    lm32_cpu/$0branch_target_m[29:0][4]
    SLICE_X39Y43         FDRE                                         r  lm32_cpu/$auto$simplemap.cc:442:simplemap_dffe$55363/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4171, routed)        0.834     0.834    lm32_cpu/clk_i
    SLICE_X39Y43         FDRE                                         r  lm32_cpu/$auto$simplemap.cc:442:simplemap_dffe$55363/C
                         clock pessimism             -0.005     0.829    
    SLICE_X39Y43         FDRE (Hold_fdre_C_D)         0.091     0.920    lm32_cpu/$auto$simplemap.cc:442:simplemap_dffe$55363
  -------------------------------------------------------------------
                         required time                         -0.920    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 lm32_cpu/instruction_unit/icache/$auto$simplemap.cc:442:simplemap_dffe$58608/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem.0.0.0/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.967%)  route 0.130ns (48.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4171, routed)        0.566     0.566    lm32_cpu/instruction_unit/icache/clk_i
    SLICE_X49Y39         FDRE                                         r  lm32_cpu/instruction_unit/icache/$auto$simplemap.cc:442:simplemap_dffe$58608/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  lm32_cpu/instruction_unit/icache/$auto$simplemap.cc:442:simplemap_dffe$58608/Q
                         net (fo=4, routed)           0.130     0.837    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/write_data[15]
    RAMB18_X1Y16         RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem.0.0.0/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4171, routed)        0.879     0.879    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/write_clk
    RAMB18_X1Y16         RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem.0.0.0/CLKBWRCLK
                         clock pessimism             -0.254     0.625    
    RAMB18_X1Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[1])
                                                      0.155     0.780    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem.0.0.0
  -------------------------------------------------------------------
                         required time                         -0.780    
                         arrival time                           0.837    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 lm32_cpu/$auto$simplemap.cc:442:simplemap_dffe$56310/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/load_store_unit/$auto$simplemap.cc:442:simplemap_dffe$52400/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.186ns (40.930%)  route 0.268ns (59.070%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4171, routed)        0.559     0.559    lm32_cpu/clk_i
    SLICE_X32Y53         FDRE                                         r  lm32_cpu/$auto$simplemap.cc:442:simplemap_dffe$56310/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  lm32_cpu/$auto$simplemap.cc:442:simplemap_dffe$56310/Q
                         net (fo=4, routed)           0.268     0.968    lm32_cpu/load_store_unit/store_operand_x[1]
    SLICE_X30Y45         LUT4 (Prop_lut4_I0_O)        0.045     1.013 r  lm32_cpu/load_store_unit/$abc$59780$auto$blifparse.cc:492:parse_blif$59859/O
                         net (fo=1, routed)           0.000     1.013    lm32_cpu/load_store_unit/$0store_data_m[31:0][9]
    SLICE_X30Y45         FDRE                                         r  lm32_cpu/load_store_unit/$auto$simplemap.cc:442:simplemap_dffe$52400/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4171, routed)        0.834     0.834    lm32_cpu/load_store_unit/clk_i
    SLICE_X30Y45         FDRE                                         r  lm32_cpu/load_store_unit/$auto$simplemap.cc:442:simplemap_dffe$52400/C
                         clock pessimism              0.000     0.834    
    SLICE_X30Y45         FDRE (Hold_fdre_C_D)         0.120     0.954    lm32_cpu/load_store_unit/$auto$simplemap.cc:442:simplemap_dffe$52400
  -------------------------------------------------------------------
                         required time                         -0.954    
                         arrival time                           1.013    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 lm32_cpu/$auto$simplemap.cc:442:simplemap_dffe$56442/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/$auto$simplemap.cc:442:simplemap_dffe$55369/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.209ns (45.548%)  route 0.250ns (54.453%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4171, routed)        0.565     0.565    lm32_cpu/clk_i
    SLICE_X56Y50         FDRE                                         r  lm32_cpu/$auto$simplemap.cc:442:simplemap_dffe$56442/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y50         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  lm32_cpu/$auto$simplemap.cc:442:simplemap_dffe$56442/Q
                         net (fo=2, routed)           0.250     0.979    lm32_cpu/eba[3]
    SLICE_X52Y45         LUT4 (Prop_lut4_I0_O)        0.045     1.024 r  lm32_cpu/$abc$60122$auto$blifparse.cc:492:parse_blif$60853/O
                         net (fo=1, routed)           0.000     1.024    lm32_cpu/$0branch_target_m[29:0][10]
    SLICE_X52Y45         FDRE                                         r  lm32_cpu/$auto$simplemap.cc:442:simplemap_dffe$55369/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4171, routed)        0.839     0.839    lm32_cpu/clk_i
    SLICE_X52Y45         FDRE                                         r  lm32_cpu/$auto$simplemap.cc:442:simplemap_dffe$55369/C
                         clock pessimism              0.000     0.839    
    SLICE_X52Y45         FDRE (Hold_fdre_C_D)         0.121     0.960    lm32_cpu/$auto$simplemap.cc:442:simplemap_dffe$55369
  -------------------------------------------------------------------
                         required time                         -0.960    
                         arrival time                           1.024    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 $auto$simplemap.cc:420:simplemap_dff$43674/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            $auto$simplemap.cc:420:simplemap_dff$43678/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.811%)  route 0.253ns (64.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4171, routed)        0.561     0.561    sys_clk
    SLICE_X28Y34         FDRE                                         r  $auto$simplemap.cc:420:simplemap_dff$43674/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y34         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  $auto$simplemap.cc:420:simplemap_dff$43674/Q
                         net (fo=1, routed)           0.253     0.954    xilinxmultiregimpl1_regs0[0]
    SLICE_X42Y34         FDRE                                         r  $auto$simplemap.cc:420:simplemap_dff$43678/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4171, routed)        0.829     0.829    sys_clk
    SLICE_X42Y34         FDRE                                         r  $auto$simplemap.cc:420:simplemap_dff$43678/C
                         clock pessimism             -0.005     0.824    
    SLICE_X42Y34         FDRE (Hold_fdre_C_D)         0.060     0.884    $auto$simplemap.cc:420:simplemap_dff$43678
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0     XADC/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y10  data_mem_grain2.0.0.0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y10  data_mem_grain2.0.0.0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y17  data_mem_grain3.0.0.0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y17  data_mem_grain3.0.0.0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y2   mem.4.0.0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y2   mem_1.0.0.0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y2   mem_1.0.0.0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y6   mem_1.4.0.0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y6   mem_1.4.0.0/CLKBWRCLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y19  storage_8.8.0.0/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y19  storage_8.8.0.0/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y19  storage_8.9.0.0/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y19  storage_8.9.0.0/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y13  storage_9.0.0.0/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y13  storage_9.0.0.0/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y13  storage_9.1.0.0/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y13  storage_9.1.0.0/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y14  storage_9.10.0.0/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y14  storage_9.10.0.0/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X60Y13  storage_9.18.0.0/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X60Y13  storage_9.18.0.0/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X60Y13  storage_9.19.0.0/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X60Y13  storage_9.19.0.0/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X60Y14  storage_9.21.0.0/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y34  storage_1.2.0.0/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y34  storage_1.2.0.0/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y34  storage_1.3.0.0/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X60Y14  storage_9.21.0.0/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X60Y14  storage_9.3.0.0/DP/CLK



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+
Reference | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal   |
Clock     | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock      |
----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+
clk100    | cpu_reset        | FDPE           | -        |     0.039 (r) | FAST    |     2.206 (r) | SLOW    | pll_clk200 |
clk100    | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.187 (r) | FAST    |     4.906 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.115 (f) | FAST    |     4.906 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.183 (r) | FAST    |     4.903 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.111 (f) | FAST    |     4.903 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.185 (r) | FAST    |     4.904 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.113 (f) | FAST    |     4.904 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.186 (r) | FAST    |     4.905 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.114 (f) | FAST    |     4.905 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.904 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.904 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.169 (r) | FAST    |     4.889 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.097 (f) | FAST    |     4.889 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.903 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.903 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.904 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.904 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.131 (r) | FAST    |     4.845 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.059 (f) | FAST    |     4.845 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.153 (r) | FAST    |     4.865 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.081 (f) | FAST    |     4.865 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.125 (r) | FAST    |     4.842 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.053 (f) | FAST    |     4.842 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.137 (r) | FAST    |     4.850 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.065 (f) | FAST    |     4.850 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.138 (r) | FAST    |     4.856 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.066 (f) | FAST    |     4.856 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.157 (r) | FAST    |     4.870 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.085 (f) | FAST    |     4.870 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.126 (r) | FAST    |     4.843 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.054 (f) | FAST    |     4.843 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.158 (r) | FAST    |     4.872 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.086 (f) | FAST    |     4.872 (f) | SLOW    | pll_sys4x  |
sys_clk   | cpu_reset        | FDPE           | -        |     2.747 (r) | SLOW    |    -0.431 (r) | FAST    |            |
sys_clk   | serial_rx        | FDRE           | -        |     4.624 (r) | SLOW    |    -1.318 (r) | FAST    |            |
sys_clk   | spiflash_1x_miso | FDRE           | -        |     3.759 (r) | SLOW    |    -0.580 (r) | FAST    |            |
sys_clk   | user_btn0        | FDRE           | -        |     7.468 (r) | SLOW    |    -1.562 (r) | FAST    |            |
sys_clk   | user_btn1        | FDRE           | -        |     6.777 (r) | SLOW    |    -1.457 (r) | FAST    |            |
sys_clk   | user_btn2        | FDRE           | -        |     6.816 (r) | SLOW    |    -1.567 (r) | FAST    |            |
sys_clk   | user_btn3        | FDRE           | -        |     7.817 (r) | SLOW    |    -1.729 (r) | FAST    |            |
sys_clk   | user_sw0         | FDRE           | -        |     4.697 (r) | SLOW    |    -1.349 (r) | FAST    |            |
sys_clk   | user_sw1         | FDRE           | -        |     4.661 (r) | SLOW    |    -1.306 (r) | FAST    |            |
sys_clk   | user_sw2         | FDRE           | -        |     4.520 (r) | SLOW    |    -1.224 (r) | FAST    |            |
sys_clk   | user_sw3         | FDRE           | -        |     4.694 (r) | SLOW    |    -1.342 (r) | FAST    |            |
----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+


Output Ports Clock-to-out

----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+
Reference | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal      |
Clock     | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock         |
----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+
clk100    | eth_ref_clk      | BUFR           | -     |     10.330 (r) | SLOW    |      2.981 (r) | FAST    | eth_clk       |
clk100    | eth_ref_clk      | BUFR           | -     |     10.330 (f) | SLOW    |      2.981 (f) | FAST    | eth_clk       |
clk100    | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.351 (r) | SLOW    |      2.462 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.354 (r) | SLOW    |      2.460 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.344 (r) | SLOW    |      2.453 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.463 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.455 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.380 (r) | SLOW    |      2.485 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.377 (r) | SLOW    |      2.481 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.368 (r) | SLOW    |      2.473 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.383 (r) | SLOW    |      2.488 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.367 (r) | SLOW    |      2.472 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.376 (r) | SLOW    |      2.480 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.374 (r) | SLOW    |      2.479 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.364 (r) | SLOW    |      2.468 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.464 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.460 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.352 (r) | SLOW    |      2.463 (r) | FAST    | pll_sys4x     |
clk100    | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.454 (r) | FAST    | pll_sys4x     |
clk100    | ddram_cke        | OSERDESE2 (IO) | -     |      8.337 (r) | SLOW    |      2.449 (r) | FAST    | pll_sys4x     |
clk100    | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.501 (r) | SLOW    |      2.450 (r) | FAST    | pll_sys4x     |
clk100    | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.508 (r) | SLOW    |      2.457 (r) | FAST    | pll_sys4x     |
clk100    | ddram_cs_n       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.460 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.397 (r) | SLOW    |      2.503 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.143 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.150 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.148 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.144 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.146 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.301 (r) | SLOW    |      2.166 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.146 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.147 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.189 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.284 (r) | SLOW    |      2.164 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.201 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.183 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.295 (r) | SLOW    |      2.188 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.161 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.200 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.160 (r) | FAST    | pll_sys4x     |
clk100    | ddram_odt        | OSERDESE2 (IO) | -     |      8.363 (r) | SLOW    |      2.468 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.457 (r) | FAST    | pll_sys4x     |
clk100    | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.335 (r) | SLOW    |      2.440 (r) | FAST    | pll_sys4x     |
clk100    | ddram_we_n       | OSERDESE2 (IO) | -     |      8.338 (r) | SLOW    |      2.450 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |      9.923 (r) | SLOW    |      2.754 (r) | FAST    | pll_sys4x_dqs |
clk100    | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |      9.916 (r) | SLOW    |      2.780 (r) | FAST    | pll_sys4x_dqs |
clk100    | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |      9.924 (r) | SLOW    |      2.761 (r) | FAST    | pll_sys4x_dqs |
clk100    | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |      9.917 (r) | SLOW    |      2.776 (r) | FAST    | pll_sys4x_dqs |
sys_clk   | ddram_dq[0]      | FDRE           | -     |      7.146 (r) | SLOW    |      1.785 (r) | FAST    |               |
sys_clk   | ddram_dq[1]      | FDRE           | -     |      7.749 (r) | SLOW    |      2.054 (r) | FAST    |               |
sys_clk   | ddram_dq[2]      | FDRE           | -     |      7.761 (r) | SLOW    |      2.067 (r) | FAST    |               |
sys_clk   | ddram_dq[3]      | FDRE           | -     |      6.838 (r) | SLOW    |      1.687 (r) | FAST    |               |
sys_clk   | ddram_dq[4]      | FDRE           | -     |      7.446 (r) | SLOW    |      1.918 (r) | FAST    |               |
sys_clk   | ddram_dq[5]      | FDRE           | -     |      7.901 (r) | SLOW    |      2.139 (r) | FAST    |               |
sys_clk   | ddram_dq[6]      | FDRE           | -     |      6.978 (r) | SLOW    |      1.744 (r) | FAST    |               |
sys_clk   | ddram_dq[7]      | FDRE           | -     |      7.296 (r) | SLOW    |      1.853 (r) | FAST    |               |
sys_clk   | ddram_dq[8]      | FDRE           | -     |      6.375 (r) | SLOW    |      1.531 (r) | FAST    |               |
sys_clk   | ddram_dq[9]      | FDRE           | -     |      6.828 (r) | SLOW    |      1.683 (r) | FAST    |               |
sys_clk   | ddram_dq[10]     | FDRE           | -     |      6.385 (r) | SLOW    |      1.546 (r) | FAST    |               |
sys_clk   | ddram_dq[11]     | FDRE           | -     |      6.515 (r) | SLOW    |      1.581 (r) | FAST    |               |
sys_clk   | ddram_dq[12]     | FDRE           | -     |      6.535 (r) | SLOW    |      1.598 (r) | FAST    |               |
sys_clk   | ddram_dq[13]     | FDRE           | -     |      6.675 (r) | SLOW    |      1.630 (r) | FAST    |               |
sys_clk   | ddram_dq[14]     | FDRE           | -     |      6.235 (r) | SLOW    |      1.481 (r) | FAST    |               |
sys_clk   | ddram_dq[15]     | FDRE           | -     |      6.525 (r) | SLOW    |      1.566 (r) | FAST    |               |
sys_clk   | ddram_dqs_n[0]   | FDRE           | -     |      7.608 (r) | SLOW    |      1.980 (r) | FAST    |               |
sys_clk   | ddram_dqs_n[1]   | FDRE           | -     |      6.374 (r) | SLOW    |      1.490 (r) | FAST    |               |
sys_clk   | ddram_dqs_p[0]   | FDRE           | -     |      7.609 (r) | SLOW    |      1.987 (r) | FAST    |               |
sys_clk   | ddram_dqs_p[1]   | FDRE           | -     |      6.375 (r) | SLOW    |      1.485 (r) | FAST    |               |
sys_clk   | serial_tx        | FDRE           | -     |     10.037 (r) | SLOW    |      3.314 (r) | FAST    |               |
sys_clk   | spiflash_1x_cs_n | FDRE           | -     |      9.539 (r) | SLOW    |      2.983 (r) | FAST    |               |
sys_clk   | spiflash_1x_mosi | FDRE           | -     |      9.957 (r) | SLOW    |      3.074 (r) | FAST    |               |
sys_clk   | user_led0        | FDRE           | -     |      7.867 (r) | SLOW    |      2.361 (r) | FAST    |               |
sys_clk   | user_led1        | FDRE           | -     |      7.808 (r) | SLOW    |      2.301 (r) | FAST    |               |
sys_clk   | user_led2        | FDRE           | -     |      8.718 (r) | SLOW    |      2.833 (r) | FAST    |               |
sys_clk   | user_led3        | FDRE           | -     |      8.873 (r) | SLOW    |      2.892 (r) | FAST    |               |
----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+


Setup between Clocks

--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source  | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock   | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100  | clk100      |         3.266 | SLOW    |               |         |               |         |               |         |
sys_clk | sys_clk     |         9.988 | SLOW    |               |         |               |         |               |         |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 3.853 ns
Ideal Clock Offset to Actual Clock: 2.980 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -1.187 (r) | FAST    |   4.906 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -1.115 (f) | FAST    |   4.906 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.183 (r) | FAST    |   4.903 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.111 (f) | FAST    |   4.903 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.185 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.113 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.186 (r) | FAST    |   4.905 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.114 (f) | FAST    |   4.905 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.184 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.112 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.169 (r) | FAST    |   4.889 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.097 (f) | FAST    |   4.889 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.184 (r) | FAST    |   4.903 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.112 (f) | FAST    |   4.903 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.184 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.112 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.131 (r) | FAST    |   4.845 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.059 (f) | FAST    |   4.845 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.153 (r) | FAST    |   4.865 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.081 (f) | FAST    |   4.865 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.125 (r) | FAST    |   4.842 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.053 (f) | FAST    |   4.842 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.137 (r) | FAST    |   4.850 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.065 (f) | FAST    |   4.850 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.138 (r) | FAST    |   4.856 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.066 (f) | FAST    |   4.856 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.157 (r) | FAST    |   4.870 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.085 (f) | FAST    |   4.870 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.126 (r) | FAST    |   4.843 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.054 (f) | FAST    |   4.843 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.158 (r) | FAST    |   4.872 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.086 (f) | FAST    |   4.872 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -1.053 (f) | FAST    |   4.906 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.039 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.351 (r) | SLOW    |   2.462 (r) | FAST    |    0.009 |
ddram_a[1]         |   8.354 (r) | SLOW    |   2.460 (r) | FAST    |    0.009 |
ddram_a[2]         |   8.344 (r) | SLOW    |   2.453 (r) | FAST    |    0.000 |
ddram_a[3]         |   8.356 (r) | SLOW    |   2.463 (r) | FAST    |    0.011 |
ddram_a[4]         |   8.349 (r) | SLOW    |   2.455 (r) | FAST    |    0.004 |
ddram_a[5]         |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.031 |
ddram_a[6]         |   8.380 (r) | SLOW    |   2.485 (r) | FAST    |    0.036 |
ddram_a[7]         |   8.377 (r) | SLOW    |   2.481 (r) | FAST    |    0.033 |
ddram_a[8]         |   8.368 (r) | SLOW    |   2.473 (r) | FAST    |    0.024 |
ddram_a[9]         |   8.383 (r) | SLOW    |   2.488 (r) | FAST    |    0.039 |
ddram_a[10]        |   8.367 (r) | SLOW    |   2.472 (r) | FAST    |    0.022 |
ddram_a[11]        |   8.376 (r) | SLOW    |   2.480 (r) | FAST    |    0.032 |
ddram_a[12]        |   8.374 (r) | SLOW    |   2.479 (r) | FAST    |    0.030 |
ddram_a[13]        |   8.364 (r) | SLOW    |   2.468 (r) | FAST    |    0.020 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.383 (r) | SLOW    |   2.453 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.356 (r) | SLOW    |   2.464 (r) | FAST    |    0.008 |
ddram_ba[1]        |   8.349 (r) | SLOW    |   2.460 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.352 (r) | SLOW    |   2.463 (r) | FAST    |    0.003 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.356 (r) | SLOW    |   2.460 (r) | FAST    |    0.008 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.023 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.397 (r) | SLOW    |   2.503 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.397 (r) | SLOW    |   2.479 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.058 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.298 (r) | SLOW    |   2.143 (r) | FAST    |    0.014 |
ddram_dq[1]        |   9.300 (r) | SLOW    |   2.150 (r) | FAST    |    0.016 |
ddram_dq[2]        |   9.300 (r) | SLOW    |   2.148 (r) | FAST    |    0.016 |
ddram_dq[3]        |   9.298 (r) | SLOW    |   2.144 (r) | FAST    |    0.014 |
ddram_dq[4]        |   9.299 (r) | SLOW    |   2.146 (r) | FAST    |    0.015 |
ddram_dq[5]        |   9.301 (r) | SLOW    |   2.166 (r) | FAST    |    0.022 |
ddram_dq[6]        |   9.298 (r) | SLOW    |   2.146 (r) | FAST    |    0.014 |
ddram_dq[7]        |   9.299 (r) | SLOW    |   2.147 (r) | FAST    |    0.015 |
ddram_dq[8]        |   9.287 (r) | SLOW    |   2.189 (r) | FAST    |    0.045 |
ddram_dq[9]        |   9.284 (r) | SLOW    |   2.164 (r) | FAST    |    0.020 |
ddram_dq[10]       |   9.294 (r) | SLOW    |   2.201 (r) | FAST    |    0.058 |
ddram_dq[11]       |   9.287 (r) | SLOW    |   2.183 (r) | FAST    |    0.040 |
ddram_dq[12]       |   9.295 (r) | SLOW    |   2.188 (r) | FAST    |    0.045 |
ddram_dq[13]       |   9.286 (r) | SLOW    |   2.161 (r) | FAST    |    0.018 |
ddram_dq[14]       |   9.294 (r) | SLOW    |   2.200 (r) | FAST    |    0.057 |
ddram_dq[15]       |   9.286 (r) | SLOW    |   2.160 (r) | FAST    |    0.017 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.301 (r) | SLOW    |   2.143 (r) | FAST    |    0.058 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.666 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   7.146 (r) | SLOW    |   1.785 (r) | FAST    |    0.911 |
ddram_dq[1]        |   7.749 (r) | SLOW    |   2.054 (r) | FAST    |    1.514 |
ddram_dq[2]        |   7.761 (r) | SLOW    |   2.067 (r) | FAST    |    1.526 |
ddram_dq[3]        |   6.838 (r) | SLOW    |   1.687 (r) | FAST    |    0.603 |
ddram_dq[4]        |   7.446 (r) | SLOW    |   1.918 (r) | FAST    |    1.211 |
ddram_dq[5]        |   7.901 (r) | SLOW    |   2.139 (r) | FAST    |    1.666 |
ddram_dq[6]        |   6.978 (r) | SLOW    |   1.744 (r) | FAST    |    0.743 |
ddram_dq[7]        |   7.296 (r) | SLOW    |   1.853 (r) | FAST    |    1.061 |
ddram_dq[8]        |   6.375 (r) | SLOW    |   1.531 (r) | FAST    |    0.140 |
ddram_dq[9]        |   6.828 (r) | SLOW    |   1.683 (r) | FAST    |    0.593 |
ddram_dq[10]       |   6.385 (r) | SLOW    |   1.546 (r) | FAST    |    0.150 |
ddram_dq[11]       |   6.515 (r) | SLOW    |   1.581 (r) | FAST    |    0.280 |
ddram_dq[12]       |   6.535 (r) | SLOW    |   1.598 (r) | FAST    |    0.300 |
ddram_dq[13]       |   6.675 (r) | SLOW    |   1.630 (r) | FAST    |    0.440 |
ddram_dq[14]       |   6.235 (r) | SLOW    |   1.481 (r) | FAST    |    0.000 |
ddram_dq[15]       |   6.525 (r) | SLOW    |   1.566 (r) | FAST    |    0.290 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.901 (r) | SLOW    |   1.481 (r) | FAST    |    1.666 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.027 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   9.923 (r) | SLOW    |   2.754 (r) | FAST    |    0.007 |
ddram_dqs_n[1]     |   9.916 (r) | SLOW    |   2.780 (r) | FAST    |    0.027 |
ddram_dqs_p[0]     |   9.924 (r) | SLOW    |   2.761 (r) | FAST    |    0.008 |
ddram_dqs_p[1]     |   9.917 (r) | SLOW    |   2.776 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.924 (r) | SLOW    |   2.754 (r) | FAST    |    0.027 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.234 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   7.608 (r) | SLOW    |   1.980 (r) | FAST    |    1.233 |
ddram_dqs_n[1]     |   6.374 (r) | SLOW    |   1.490 (r) | FAST    |    0.005 |
ddram_dqs_p[0]     |   7.609 (r) | SLOW    |   1.987 (r) | FAST    |    1.234 |
ddram_dqs_p[1]     |   6.375 (r) | SLOW    |   1.485 (r) | FAST    |    0.001 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.609 (r) | SLOW    |   1.485 (r) | FAST    |    1.234 |
-------------------+-------------+---------+-------------+---------+----------+




