Warnings in file C:\Users\cassi\Workspace\repostorage\toying_with_fpga\Game2\source\au_top.luc:
    Line 11, Column 4 : "io_dip" was never used
Warnings in file C:\Users\cassi\Workspace\repostorage\toying_with_fpga\Game2\source\dice.luc:
    Line 39, Column 21 : The signal "numhold.q" is wider than "dice_out.d" and the most significant bits will be dropped
    Line 27, Column 20 : The signal "slowerclock.value" is wider than "edge_rng.in" and the most significant bits will be dropped
    Line 30, Column 21 : The signal "slowerclock.value" is wider than "edge_seed.in" and the most significant bits will be dropped
Warnings in file C:\Users\cassi\Workspace\repostorage\toying_with_fpga\Game2\source\game_CU.luc:
    Line 402, Column 19 : The signal "alu.out" is wider than "st_win.d" and the most significant bits will be dropped
    Line 43, Column 2 : "temp" was never used
    Line 239, Column 22 : The signal "alu.out" is wider than "st_p1curr.d" and the most significant bits will be dropped
    Line 261, Column 22 : The signal "alu.out" is wider than "st_p2curr.d" and the most significant bits will be dropped
    Line 283, Column 22 : The signal "alu.out" is wider than "st_p1curr.d" and the most significant bits will be dropped
    Line 305, Column 22 : The signal "alu.out" is wider than "st_p1curr.d" and the most significant bits will be dropped
    Line 329, Column 21 : The signal "alu.out" is wider than "st_p1acc.d" and the most significant bits will be dropped
    Line 351, Column 21 : The signal "alu.out" is wider than "st_p2acc.d" and the most significant bits will be dropped
    Line 377, Column 19 : The signal "alu.out" is wider than "st_win.d" and the most significant bits will be dropped
Starting Vivado...

****** Vivado v2021.2.1 (64-bit)
  **** SW Build 3414424 on Sun Dec 19 10:57:22 MST 2021
  **** IP Build 3405791 on Sun Dec 19 15:54:35 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source {C:\Users\cassi\Workspace\repostorage\toying_with_fpga\Game2\work\project.tcl}
# set projDir "C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado"
# set projName "Game2"
# set topName top
# set device xc7a35tftg256-1
# if {[file exists "$projDir/$projName"]} { file delete -force "$projDir/$projName" }
# create_project $projName "$projDir/$projName" -part $device
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1243.855 ; gain = 10.070
# set_property design_mode RTL [get_filesets sources_1]
# set verilogSources [list "C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/verilog/au_top_0.v" "C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/verilog/reset_conditioner_1.v" "C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/verilog/game_CU_2.v" "C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/verilog/dice_seg_3.v" "C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/verilog/edge_detector_4.v" "C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/verilog/button_conditioner_5.v" "C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/verilog/alu_16_6.v" "C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/verilog/dice_7.v" "C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/verilog/pipeline_8.v" "C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/verilog/adder_16_9.v" "C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/verilog/boolean_16_10.v" "C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/verilog/shifter_16_11.v" "C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/verilog/compare_16_12.v" "C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/verilog/edge_detector_13.v" "C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/verilog/counter_14.v" "C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/verilog/pn_gen_15.v" ]
# import_files -fileset [get_filesets sources_1] -force -norecurse $verilogSources
# set xdcSources [list "C:/Users/cassi/Downloads/Apps/library/components/au.xdc" "C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/constraint/io.xdc" "C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/constraint/alchitry.xdc" ]
# read_xdc $xdcSources
# set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
# update_compile_order -fileset sources_1
# launch_runs -runs synth_1 -jobs 8
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Fri Apr 15 13:27:28 2022] Launched synth_1...
Run output will be captured here: C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado/Game2/Game2.runs/synth_1/runme.log
# wait_on_run synth_1
[Fri Apr 15 13:27:28 2022] Waiting for synth_1 to finish...


*** Running vivado
    with args -log au_top_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl



****** Vivado v2021.2.1 (64-bit)
  **** SW Build 3414424 on Sun Dec 19 10:57:22 MST 2021
  **** IP Build 3405791 on Sun Dec 19 15:54:35 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1243.590 ; gain = 8.980
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9180
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1243.590 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado/Game2/Game2.srcs/sources_1/imports/verilog/au_top_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_1' [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado/Game2/Game2.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_1' (1#1) [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado/Game2/Game2.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'game_CU_2' [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado/Game2/Game2.srcs/sources_1/imports/verilog/game_CU_2.v:7]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_4' [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado/Game2/Game2.srcs/sources_1/imports/verilog/edge_detector_4.v:12]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_4' (2#1) [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado/Game2/Game2.srcs/sources_1/imports/verilog/edge_detector_4.v:12]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner_5' [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado/Game2/Game2.srcs/sources_1/imports/verilog/button_conditioner_5.v:13]
INFO: [Synth 8-6157] synthesizing module 'pipeline_8' [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado/Game2/Game2.srcs/sources_1/imports/verilog/pipeline_8.v:11]
INFO: [Synth 8-6155] done synthesizing module 'pipeline_8' (3#1) [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado/Game2/Game2.srcs/sources_1/imports/verilog/pipeline_8.v:11]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner_5' (4#1) [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado/Game2/Game2.srcs/sources_1/imports/verilog/button_conditioner_5.v:13]
INFO: [Synth 8-6157] synthesizing module 'alu_16_6' [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado/Game2/Game2.srcs/sources_1/imports/verilog/alu_16_6.v:7]
INFO: [Synth 8-6157] synthesizing module 'adder_16_9' [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado/Game2/Game2.srcs/sources_1/imports/verilog/adder_16_9.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado/Game2/Game2.srcs/sources_1/imports/verilog/adder_16_9.v:27]
INFO: [Synth 8-226] default block is never used [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado/Game2/Game2.srcs/sources_1/imports/verilog/adder_16_9.v:30]
INFO: [Synth 8-6155] done synthesizing module 'adder_16_9' (5#1) [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado/Game2/Game2.srcs/sources_1/imports/verilog/adder_16_9.v:7]
INFO: [Synth 8-6157] synthesizing module 'boolean_16_10' [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado/Game2/Game2.srcs/sources_1/imports/verilog/boolean_16_10.v:7]
INFO: [Synth 8-6155] done synthesizing module 'boolean_16_10' (6#1) [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado/Game2/Game2.srcs/sources_1/imports/verilog/boolean_16_10.v:7]
INFO: [Synth 8-6157] synthesizing module 'shifter_16_11' [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado/Game2/Game2.srcs/sources_1/imports/verilog/shifter_16_11.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado/Game2/Game2.srcs/sources_1/imports/verilog/shifter_16_11.v:18]
INFO: [Synth 8-6155] done synthesizing module 'shifter_16_11' (7#1) [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado/Game2/Game2.srcs/sources_1/imports/verilog/shifter_16_11.v:7]
INFO: [Synth 8-6157] synthesizing module 'compare_16_12' [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado/Game2/Game2.srcs/sources_1/imports/verilog/compare_16_12.v:7]
INFO: [Synth 8-6155] done synthesizing module 'compare_16_12' (8#1) [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado/Game2/Game2.srcs/sources_1/imports/verilog/compare_16_12.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado/Game2/Game2.srcs/sources_1/imports/verilog/alu_16_6.v:89]
INFO: [Synth 8-6155] done synthesizing module 'alu_16_6' (9#1) [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado/Game2/Game2.srcs/sources_1/imports/verilog/alu_16_6.v:7]
INFO: [Synth 8-6157] synthesizing module 'dice_7' [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado/Game2/Game2.srcs/sources_1/imports/verilog/dice_7.v:11]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_13' [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado/Game2/Game2.srcs/sources_1/imports/verilog/edge_detector_13.v:12]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_13' (10#1) [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado/Game2/Game2.srcs/sources_1/imports/verilog/edge_detector_13.v:12]
INFO: [Synth 8-6157] synthesizing module 'counter_14' [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado/Game2/Game2.srcs/sources_1/imports/verilog/counter_14.v:14]
INFO: [Synth 8-6155] done synthesizing module 'counter_14' (11#1) [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado/Game2/Game2.srcs/sources_1/imports/verilog/counter_14.v:14]
INFO: [Synth 8-6157] synthesizing module 'pn_gen_15' [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado/Game2/Game2.srcs/sources_1/imports/verilog/pn_gen_15.v:11]
INFO: [Synth 8-6155] done synthesizing module 'pn_gen_15' (12#1) [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado/Game2/Game2.srcs/sources_1/imports/verilog/pn_gen_15.v:11]
WARNING: [Synth 8-3936] Found unconnected internal register 'M_numhold_q_reg' and it is trimmed from '5' to '3' bits. [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado/Game2/Game2.srcs/sources_1/imports/verilog/dice_7.v:103]
WARNING: [Synth 8-3936] Found unconnected internal register 'M_numhold_d_reg' and it is trimmed from '5' to '3' bits. [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado/Game2/Game2.srcs/sources_1/imports/verilog/dice_7.v:72]
INFO: [Synth 8-6155] done synthesizing module 'dice_7' (13#1) [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado/Game2/Game2.srcs/sources_1/imports/verilog/dice_7.v:11]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado/Game2/Game2.srcs/sources_1/imports/verilog/game_CU_2.v:176]
WARNING: [Synth 8-6014] Unused sequential element M_temp_q_reg was removed.  [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado/Game2/Game2.srcs/sources_1/imports/verilog/game_CU_2.v:395]
INFO: [Synth 8-6155] done synthesizing module 'game_CU_2' (14#1) [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado/Game2/Game2.srcs/sources_1/imports/verilog/game_CU_2.v:7]
INFO: [Synth 8-6157] synthesizing module 'dice_seg_3' [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado/Game2/Game2.srcs/sources_1/imports/verilog/dice_seg_3.v:7]
INFO: [Synth 8-6155] done synthesizing module 'dice_seg_3' (15#1) [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado/Game2/Game2.srcs/sources_1/imports/verilog/dice_seg_3.v:7]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (16#1) [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado/Game2/Game2.srcs/sources_1/imports/verilog/au_top_0.v:7]
WARNING: [Synth 8-3917] design au_top_0 has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[0] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[7] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[6] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[5] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[4] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[3] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[2] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_sel[3] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_sel[2] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_sel[1] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_sel[0] driven by constant 0
WARNING: [Synth 8-7129] Port alufn[5] in module compare_16_12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[4] in module compare_16_12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[3] in module compare_16_12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[15] in module shifter_16_11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[14] in module shifter_16_11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[13] in module shifter_16_11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[12] in module shifter_16_11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[11] in module shifter_16_11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[10] in module shifter_16_11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[9] in module shifter_16_11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[8] in module shifter_16_11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[7] in module shifter_16_11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[6] in module shifter_16_11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[5] in module shifter_16_11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[4] in module shifter_16_11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[5] in module shifter_16_11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[4] in module shifter_16_11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[3] in module shifter_16_11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[2] in module shifter_16_11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[5] in module boolean_16_10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[4] in module boolean_16_10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[5] in module adder_16_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[4] in module adder_16_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[2] in module adder_16_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[1] in module adder_16_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[23] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[22] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[21] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[20] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[19] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[18] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[17] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[16] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[15] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[14] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[13] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[12] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[11] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[10] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[9] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[8] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[7] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[6] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[5] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[4] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[3] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[2] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[1] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[0] in module au_top_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1243.590 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1243.590 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1243.590 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1243.590 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/cassi/Downloads/Apps/library/components/au.xdc]
Finished Parsing XDC File [C:/Users/cassi/Downloads/Apps/library/components/au.xdc]
Parsing XDC File [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/constraint/io.xdc]
Finished Parsing XDC File [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/constraint/io.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/constraint/io.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1243.590 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1243.590 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1243.590 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1243.590 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1243.590 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'M_game_q_reg' in module 'game_CU_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               IDLE_game |                  000000000000001 |                             0000
            P1_TURN_game |                  000000000000010 |                             0001
        UPDATEP1ACC_game |                  000000000000100 |                             0101
            CHKP150_game |                  000000000001000 |                             0110
              P1WIN_game |                  000000000010000 |                             0111
            P2_TURN_game |                  000000000100000 |                             1000
            P2_ROLL_game |                  000000001000000 |                             1001
       RESET_P2CURR_game |                  000000010000000 |                             1011
       UPDATEP2CURR_game |                  000000100000000 |                             1010
            P1_ROLL_game |                  000001000000000 |                             0010
       RESET_P1CURR_game |                  000010000000000 |                             0100
       UPDATEP1CURR_game |                  000100000000000 |                             0011
        UPDATEP2ACC_game |                  001000000000000 |                             1100
            CHKP250_game |                  010000000000000 |                             1101
              P2WIN_game |                  100000000000000 |                             1110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_game_q_reg' using encoding 'one-hot' in module 'game_CU_2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1243.590 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'game/diceroll/edge_rng' (edge_detector_13) to 'game/diceroll/edge_seed'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   16 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   4 Input     32 Bit         XORs := 1     
	   2 Input     16 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 3     
	   4 Input   16 Bit        Muxes := 3     
	  15 Input   15 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 11    
	   3 Input   15 Bit        Muxes := 1     
	  15 Input    8 Bit        Muxes := 6     
	   8 Input    7 Bit        Muxes := 1     
	  15 Input    6 Bit        Muxes := 1     
	  15 Input    3 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 2     
	  15 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design au_top_0 has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[0] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[7] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[6] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[5] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[4] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[3] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[2] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[7] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_sel[3] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_sel[2] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_sel[1] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_sel[0] driven by constant 0
WARNING: [Synth 8-7129] Port rst_n in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[23] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[22] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[21] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[20] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[19] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[18] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[17] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[16] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[15] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[14] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[13] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[12] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[11] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[10] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[9] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[8] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[7] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[6] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[5] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[4] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[3] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[2] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[1] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[0] in module au_top_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1243.590 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:11 ; elapsed = 00:01:14 . Memory (MB): peak = 1243.590 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:17 ; elapsed = 00:01:20 . Memory (MB): peak = 1254.836 ; gain = 11.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:17 ; elapsed = 00:01:20 . Memory (MB): peak = 1259.426 ; gain = 15.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:30 ; elapsed = 00:01:34 . Memory (MB): peak = 1265.211 ; gain = 21.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:30 ; elapsed = 00:01:34 . Memory (MB): peak = 1265.211 ; gain = 21.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:30 ; elapsed = 00:01:34 . Memory (MB): peak = 1265.211 ; gain = 21.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:30 ; elapsed = 00:01:34 . Memory (MB): peak = 1265.211 ; gain = 21.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:30 ; elapsed = 00:01:34 . Memory (MB): peak = 1265.211 ; gain = 21.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:30 ; elapsed = 00:01:34 . Memory (MB): peak = 1265.211 ; gain = 21.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    41|
|3     |LUT1   |    17|
|4     |LUT2   |    37|
|5     |LUT3   |    18|
|6     |LUT4   |    75|
|7     |LUT5   |    33|
|8     |LUT6   |    68|
|9     |FDRE   |   276|
|10    |FDSE   |    53|
|11    |IBUF   |     7|
|12    |OBUF   |    45|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:30 ; elapsed = 00:01:34 . Memory (MB): peak = 1265.211 ; gain = 21.621
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 45 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:05 ; elapsed = 00:01:28 . Memory (MB): peak = 1265.211 ; gain = 21.621
Synthesis Optimization Complete : Time (s): cpu = 00:01:30 ; elapsed = 00:01:35 . Memory (MB): peak = 1265.211 ; gain = 21.621
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1277.246 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 41 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1284.895 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: ff79d049
INFO: [Common 17-83] Releasing license: Synthesis
56 Infos, 115 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:39 ; elapsed = 00:01:46 . Memory (MB): peak = 1284.895 ; gain = 41.305
INFO: [Common 17-1381] The checkpoint 'C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado/Game2/Game2.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Apr 15 13:29:32 2022...
[Fri Apr 15 13:29:34 2022] synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:02:06 . Memory (MB): peak = 1243.855 ; gain = 0.000
# launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Apr 15 13:29:34 2022] Launched impl_1...
Run output will be captured here: C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado/Game2/Game2.runs/impl_1/runme.log
# wait_on_run impl_1
[Fri Apr 15 13:29:34 2022] Waiting for impl_1 to finish...


*** Running vivado
    with args -log au_top_0.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source au_top_0.tcl -notrace



****** Vivado v2021.2.1 (64-bit)
  **** SW Build 3414424 on Sun Dec 19 10:57:22 MST 2021
  **** IP Build 3405791 on Sun Dec 19 15:54:35 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1243.559 ; gain = 9.836
Command: link_design -top au_top_0 -part xc7a35tftg256-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tftg256-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1243.559 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 41 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/cassi/Downloads/Apps/library/components/au.xdc]
Finished Parsing XDC File [C:/Users/cassi/Downloads/Apps/library/components/au.xdc]
Parsing XDC File [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/constraint/io.xdc]
Finished Parsing XDC File [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/constraint/io.xdc]
Parsing XDC File [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/constraint/alchitry.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1243.559 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1243.559 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1243.559 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 203bb29d4

Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1405.695 ; gain = 162.137

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1613d121d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1703.137 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 13cb812e1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 1703.137 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1f990dcd2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 1703.137 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1f990dcd2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 1703.137 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1f990dcd2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.096 . Memory (MB): peak = 1703.137 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1f990dcd2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 1703.137 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1703.137 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 182e99181

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.138 . Memory (MB): peak = 1703.137 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 182e99181

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1703.137 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 182e99181

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1703.137 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1703.137 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 182e99181

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1703.137 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:31 . Memory (MB): peak = 1703.137 ; gain = 459.578
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.083 . Memory (MB): peak = 1703.137 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado/Game2/Game2.runs/impl_1/au_top_0_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file au_top_0_drc_opted.rpt -pb au_top_0_drc_opted.pb -rpx au_top_0_drc_opted.rpx
Command: report_drc -file au_top_0_drc_opted.rpt -pb au_top_0_drc_opted.pb -rpx au_top_0_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Users/cassi/Downloads/Apps/Vivado/2021.2/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado/Game2/Game2.runs/impl_1/au_top_0_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1743.301 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 12735aba1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1743.301 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1743.301 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e40022a1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.753 . Memory (MB): peak = 1743.301 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1c80969a5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1743.301 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1c80969a5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1743.301 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1c80969a5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1743.301 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 15c27f843

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1743.301 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 18cfe464a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1743.301 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 18cfe464a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1743.301 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 10 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 4 nets or LUTs. Breaked 0 LUT, combined 4 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1743.301 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              4  |                     4  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              4  |                     4  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 1c57d271b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1743.301 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 25f80dc95

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1743.301 ; gain = 0.000
Phase 2 Global Placement | Checksum: 25f80dc95

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1743.301 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1b121cc3e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1743.301 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e14f0851

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1743.301 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b99967e8

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1743.301 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1cda37b1c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1743.301 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1ba51b4f4

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1743.301 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1e9dd3127

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1743.301 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 20418622f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1743.301 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1f7b59d4e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1743.301 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1f7b59d4e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1743.301 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: b7957b7b

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.656 | TNS=-1.992 |
Phase 1 Physical Synthesis Initialization | Checksum: f000e9bc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 1743.301 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: d14ccfa8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1743.301 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: b7957b7b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1743.301 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.632. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2175770e1

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1743.301 ; gain = 0.000

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1743.301 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 2175770e1

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1743.301 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2175770e1

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1743.301 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2175770e1

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1743.301 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 2175770e1

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1743.301 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1743.301 ; gain = 0.000

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1743.301 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 285fe0e9d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1743.301 ; gain = 0.000
Ending Placer Task | Checksum: 1b36fdfab

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1743.301 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1743.301 ; gain = 0.016
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.217 . Memory (MB): peak = 1743.301 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado/Game2/Game2.runs/impl_1/au_top_0_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file au_top_0_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.238 . Memory (MB): peak = 1743.301 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_placed.rpt -pb au_top_0_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1743.301 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.196 . Memory (MB): peak = 1743.301 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado/Game2/Game2.runs/impl_1/au_top_0_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: f278cfc6 ConstDB: 0 ShapeSum: c0f70fe5 RouteDB: 0
Post Restoration Checksum: NetGraph: 3809a013 NumContArr: b1c36352 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: e9cd0365

Time (s): cpu = 00:00:51 ; elapsed = 00:00:46 . Memory (MB): peak = 1818.453 ; gain = 65.109

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: e9cd0365

Time (s): cpu = 00:00:51 ; elapsed = 00:00:46 . Memory (MB): peak = 1818.453 ; gain = 65.109

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: e9cd0365

Time (s): cpu = 00:00:51 ; elapsed = 00:00:46 . Memory (MB): peak = 1824.461 ; gain = 71.117

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: e9cd0365

Time (s): cpu = 00:00:51 ; elapsed = 00:00:46 . Memory (MB): peak = 1824.461 ; gain = 71.117
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 8c7d82f5

Time (s): cpu = 00:00:52 ; elapsed = 00:00:47 . Memory (MB): peak = 1830.375 ; gain = 77.031
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.690  | TNS=0.000  | WHS=-0.141 | THS=-5.832 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 550
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 550
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1079ad261

Time (s): cpu = 00:00:52 ; elapsed = 00:00:47 . Memory (MB): peak = 1832.129 ; gain = 78.785

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1079ad261

Time (s): cpu = 00:00:52 ; elapsed = 00:00:47 . Memory (MB): peak = 1832.129 ; gain = 78.785
Phase 3 Initial Routing | Checksum: 1983e95c2

Time (s): cpu = 00:00:53 ; elapsed = 00:00:48 . Memory (MB): peak = 1832.129 ; gain = 78.785

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 151
 Number of Nodes with overlaps = 85
 Number of Nodes with overlaps = 63
 Number of Nodes with overlaps = 56
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.447  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: f922a4bc

Time (s): cpu = 00:01:01 ; elapsed = 00:00:53 . Memory (MB): peak = 1832.129 ; gain = 78.785
Phase 4 Rip-up And Reroute | Checksum: f922a4bc

Time (s): cpu = 00:01:01 ; elapsed = 00:00:53 . Memory (MB): peak = 1832.129 ; gain = 78.785

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: e1cb584e

Time (s): cpu = 00:01:01 ; elapsed = 00:00:53 . Memory (MB): peak = 1832.129 ; gain = 78.785
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.527  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: e1cb584e

Time (s): cpu = 00:01:01 ; elapsed = 00:00:53 . Memory (MB): peak = 1832.129 ; gain = 78.785

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: e1cb584e

Time (s): cpu = 00:01:01 ; elapsed = 00:00:53 . Memory (MB): peak = 1832.129 ; gain = 78.785
Phase 5 Delay and Skew Optimization | Checksum: e1cb584e

Time (s): cpu = 00:01:01 ; elapsed = 00:00:53 . Memory (MB): peak = 1832.129 ; gain = 78.785

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: f3d7586b

Time (s): cpu = 00:01:02 ; elapsed = 00:00:54 . Memory (MB): peak = 1832.129 ; gain = 78.785
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.527  | TNS=0.000  | WHS=0.169  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: a7908457

Time (s): cpu = 00:01:02 ; elapsed = 00:00:54 . Memory (MB): peak = 1832.129 ; gain = 78.785
Phase 6 Post Hold Fix | Checksum: a7908457

Time (s): cpu = 00:01:02 ; elapsed = 00:00:54 . Memory (MB): peak = 1832.129 ; gain = 78.785

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.149326 %
  Global Horizontal Routing Utilization  = 0.146668 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 547d3293

Time (s): cpu = 00:01:02 ; elapsed = 00:00:54 . Memory (MB): peak = 1832.129 ; gain = 78.785

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 547d3293

Time (s): cpu = 00:01:02 ; elapsed = 00:00:54 . Memory (MB): peak = 1832.820 ; gain = 79.477

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 96d4ef1b

Time (s): cpu = 00:01:02 ; elapsed = 00:00:54 . Memory (MB): peak = 1832.820 ; gain = 79.477

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.527  | TNS=0.000  | WHS=0.169  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 96d4ef1b

Time (s): cpu = 00:01:02 ; elapsed = 00:00:54 . Memory (MB): peak = 1832.820 ; gain = 79.477
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:02 ; elapsed = 00:00:54 . Memory (MB): peak = 1832.820 ; gain = 79.477

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:06 ; elapsed = 00:00:56 . Memory (MB): peak = 1832.820 ; gain = 89.520
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.301 . Memory (MB): peak = 1842.629 ; gain = 9.809
INFO: [Common 17-1381] The checkpoint 'C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado/Game2/Game2.runs/impl_1/au_top_0_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file au_top_0_drc_routed.rpt -pb au_top_0_drc_routed.pb -rpx au_top_0_drc_routed.rpx
Command: report_drc -file au_top_0_drc_routed.rpt -pb au_top_0_drc_routed.pb -rpx au_top_0_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado/Game2/Game2.runs/impl_1/au_top_0_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file au_top_0_methodology_drc_routed.rpt -pb au_top_0_methodology_drc_routed.pb -rpx au_top_0_methodology_drc_routed.rpx
Command: report_methodology -file au_top_0_methodology_drc_routed.rpt -pb au_top_0_methodology_drc_routed.pb -rpx au_top_0_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado/Game2/Game2.runs/impl_1/au_top_0_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file au_top_0_power_routed.rpt -pb au_top_0_power_summary_routed.pb -rpx au_top_0_power_routed.rpx
Command: report_power -file au_top_0_power_routed.rpt -pb au_top_0_power_summary_routed.pb -rpx au_top_0_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
97 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file au_top_0_route_status.rpt -pb au_top_0_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file au_top_0_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file au_top_0_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file au_top_0_bus_skew_routed.rpt -pb au_top_0_bus_skew_routed.pb -rpx au_top_0_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force au_top_0.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 14566784 bits.
Writing bitstream ./au_top_0.bit...
Writing bitstream ./au_top_0.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 2299.066 ; gain = 423.484
INFO: [Common 17-206] Exiting Vivado at Fri Apr 15 13:32:26 2022...
[Fri Apr 15 13:32:31 2022] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:02:57 . Memory (MB): peak = 1243.855 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Apr 15 13:32:31 2022...
Vivado exited.

Finished building project.
