{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1542177156537 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542177156546 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 14 04:32:36 2018 " "Processing started: Wed Nov 14 04:32:36 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542177156546 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542177156546 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS_projeto -c testbench " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS_projeto -c testbench" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542177156546 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1542177158143 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1542177158143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador_1-registrador_1 " "Found design unit 1: registrador_1-registrador_1" {  } { { "registrador_1.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/registrador_1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542177172151 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador_1 " "Found entity 1: registrador_1" {  } { { "registrador_1.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/registrador_1.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542177172151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542177172151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazzarddec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hazzarddec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hazarddec-hazarddec_arc " "Found design unit 1: hazarddec-hazarddec_arc" {  } { { "hazzarddec.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/hazzarddec.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542177172151 ""} { "Info" "ISGN_ENTITY_NAME" "1 hazarddec " "Found entity 1: hazarddec" {  } { { "hazzarddec.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/hazzarddec.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542177172151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542177172151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador_n-registrador_n " "Found design unit 1: registrador_n-registrador_n" {  } { { "registrador_n.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/registrador_n.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542177172167 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador_n " "Found entity 1: registrador_n" {  } { { "registrador_n.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/registrador_n.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542177172167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542177172167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-test " "Found design unit 1: top-test" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542177172167 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542177172167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542177172167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sl2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sl2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sl2-behave " "Found design unit 1: sl2-behave" {  } { { "sl2.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/sl2.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542177172183 ""} { "Info" "ISGN_ENTITY_NAME" "1 sl2 " "Found entity 1: sl2" {  } { { "sl2.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/sl2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542177172183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542177172183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signext.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signext.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signext-behave " "Found design unit 1: signext-behave" {  } { { "signext.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/signext.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542177172183 ""} { "Info" "ISGN_ENTITY_NAME" "1 signext " "Found entity 1: signext" {  } { { "signext.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/signext.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542177172183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542177172183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-behave " "Found design unit 1: regfile-behave" {  } { { "regfile.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/regfile.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542177172198 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/regfile.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542177172198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542177172198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-behave " "Found design unit 1: mux2-behave" {  } { { "mux2.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/mux2.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542177172214 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/mux2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542177172214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542177172214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mipssingle.vhd 0 0 " "Found 0 design units, including 0 entities, in source file mipssingle.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542177172214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips-struct " "Found design unit 1: mips-struct" {  } { { "mips.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/mips.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542177172229 ""} { "Info" "ISGN_ENTITY_NAME" "1 mips " "Found entity 1: mips" {  } { { "mips.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/mips.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542177172229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542177172229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maindec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file maindec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 maindec-behave " "Found design unit 1: maindec-behave" {  } { { "maindec.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/maindec.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542177172229 ""} { "Info" "ISGN_ENTITY_NAME" "1 maindec " "Found entity 1: maindec" {  } { { "maindec.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/maindec.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542177172229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542177172229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 imem-behave " "Found design unit 1: imem-behave" {  } { { "imem.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/imem.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542177172245 ""} { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/imem.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542177172245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542177172245 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "flopr.vhd " "Can't analyze file -- file flopr.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1542177172261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dmem-behave " "Found design unit 1: dmem-behave" {  } { { "dmem.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/dmem.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542177172261 ""} { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/dmem.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542177172261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542177172261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-struct " "Found design unit 1: datapath-struct" {  } { { "datapath.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/datapath.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542177172276 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/datapath.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542177172276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542177172276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-struct " "Found design unit 1: controller-struct" {  } { { "controller.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/controller.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542177172292 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/controller.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542177172292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542177172292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aludec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aludec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aludec-behave " "Found design unit 1: aludec-behave" {  } { { "aludec.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/aludec.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542177172292 ""} { "Info" "ISGN_ENTITY_NAME" "1 aludec " "Found entity 1: aludec" {  } { { "aludec.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/aludec.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542177172292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542177172292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behave " "Found design unit 1: alu-behave" {  } { { "alu.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/alu.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542177172308 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/alu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542177172308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542177172308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-behave " "Found design unit 1: adder-behave" {  } { { "adder.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/adder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542177172308 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542177172308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542177172308 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1542177172589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mips mips:mips1 " "Elaborating entity \"mips\" for hierarchy \"mips:mips1\"" {  } { { "top.vhd" "mips1" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542177172589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller mips:mips1\|controller:cont " "Elaborating entity \"controller\" for hierarchy \"mips:mips1\|controller:cont\"" {  } { { "mips.vhd" "cont" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/mips.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542177172589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maindec mips:mips1\|controller:cont\|maindec:md " "Elaborating entity \"maindec\" for hierarchy \"mips:mips1\|controller:cont\|maindec:md\"" {  } { { "controller.vhd" "md" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/controller.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542177172604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aludec mips:mips1\|controller:cont\|aludec:ad " "Elaborating entity \"aludec\" for hierarchy \"mips:mips1\|controller:cont\|aludec:ad\"" {  } { { "controller.vhd" "ad" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/controller.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542177172604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath mips:mips1\|datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"mips:mips1\|datapath:dp\"" {  } { { "mips.vhd" "dp" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/mips.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542177172604 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "op datapath.vhd(12) " "VHDL Signal Declaration warning at datapath.vhd(12): used implicit default value for signal \"op\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/datapath.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1542177172604 "|top|mips:mips1|datapath:dp"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "funct datapath.vhd(12) " "VHDL Signal Declaration warning at datapath.vhd(12): used implicit default value for signal \"funct\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/datapath.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1542177172604 "|top|mips:mips1|datapath:dp"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "memwritepip datapath.vhd(20) " "VHDL Signal Declaration warning at datapath.vhd(20): used implicit default value for signal \"memwritepip\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/datapath.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1542177172604 "|top|mips:mips1|datapath:dp"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_recover datapath.vhd(81) " "VHDL Signal Declaration warning at datapath.vhd(81): used implicit default value for signal \"s_recover\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/datapath.vhd" 81 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1542177172604 "|top|mips:mips1|datapath:dp"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_result datapath.vhd(81) " "VHDL Signal Declaration warning at datapath.vhd(81): used implicit default value for signal \"s_result\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/datapath.vhd" 81 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1542177172604 "|top|mips:mips1|datapath:dp"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_id datapath.vhd(87) " "Verilog HDL or VHDL warning at datapath.vhd(87): object \"s_id\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/datapath.vhd" 87 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542177172604 "|top|mips:mips1|datapath:dp"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "enableif datapath.vhd(92) " "VHDL Signal Declaration warning at datapath.vhd(92): used implicit default value for signal \"enableif\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/datapath.vhd" 92 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1542177172604 "|top|mips:mips1|datapath:dp"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zero datapath.vhd(94) " "Verilog HDL or VHDL warning at datapath.vhd(94): object \"zero\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/datapath.vhd" 94 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542177172604 "|top|mips:mips1|datapath:dp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder mips:mips1\|datapath:dp\|adder:pcadd1 " "Elaborating entity \"adder\" for hierarchy \"mips:mips1\|datapath:dp\|adder:pcadd1\"" {  } { { "datapath.vhd" "pcadd1" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/datapath.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542177172651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mips:mips1\|datapath:dp\|mux2:pcmux1 " "Elaborating entity \"mux2\" for hierarchy \"mips:mips1\|datapath:dp\|mux2:pcmux1\"" {  } { { "datapath.vhd" "pcmux1" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/datapath.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542177172651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_n mips:mips1\|datapath:dp\|registrador_n:pcreg " "Elaborating entity \"registrador_n\" for hierarchy \"mips:mips1\|datapath:dp\|registrador_n:pcreg\"" {  } { { "datapath.vhd" "pcreg" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/datapath.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542177172667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_n mips:mips1\|datapath:dp\|registrador_n:IF_reg " "Elaborating entity \"registrador_n\" for hierarchy \"mips:mips1\|datapath:dp\|registrador_n:IF_reg\"" {  } { { "datapath.vhd" "IF_reg" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/datapath.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542177172667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile mips:mips1\|datapath:dp\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"mips:mips1\|datapath:dp\|regfile:rf\"" {  } { { "datapath.vhd" "rf" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/datapath.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542177172683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mips:mips1\|datapath:dp\|mux2:wrmux " "Elaborating entity \"mux2\" for hierarchy \"mips:mips1\|datapath:dp\|mux2:wrmux\"" {  } { { "datapath.vhd" "wrmux" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/datapath.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542177172683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signext mips:mips1\|datapath:dp\|signext:se " "Elaborating entity \"signext\" for hierarchy \"mips:mips1\|datapath:dp\|signext:se\"" {  } { { "datapath.vhd" "se" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/datapath.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542177172683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_1 mips:mips1\|datapath:dp\|registrador_1:previewreg " "Elaborating entity \"registrador_1\" for hierarchy \"mips:mips1\|datapath:dp\|registrador_1:previewreg\"" {  } { { "datapath.vhd" "previewreg" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/datapath.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542177172683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sl2 mips:mips1\|datapath:dp\|sl2:immsh " "Elaborating entity \"sl2\" for hierarchy \"mips:mips1\|datapath:dp\|sl2:immsh\"" {  } { { "datapath.vhd" "immsh" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/datapath.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542177172698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_n mips:mips1\|datapath:dp\|registrador_n:ID_reg " "Elaborating entity \"registrador_n\" for hierarchy \"mips:mips1\|datapath:dp\|registrador_n:ID_reg\"" {  } { { "datapath.vhd" "ID_reg" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/datapath.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542177172698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu mips:mips1\|datapath:dp\|alu:mainalu " "Elaborating entity \"alu\" for hierarchy \"mips:mips1\|datapath:dp\|alu:mainalu\"" {  } { { "datapath.vhd" "mainalu" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/datapath.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542177172761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:imem1 " "Elaborating entity \"imem\" for hierarchy \"imem:imem1\"" {  } { { "top.vhd" "imem1" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542177172776 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "memoria imem.vhd(13) " "VHDL Signal Declaration warning at imem.vhd(13): used implicit default value for signal \"memoria\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "imem.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/imem.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1542177172776 "|testbench|top:dut|imem:imem1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem dmem:dmem1 " "Elaborating entity \"dmem\" for hierarchy \"dmem:dmem1\"" {  } { { "top.vhd" "dmem1" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542177172776 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "imem:imem1\|memoria " "RAM logic \"imem:imem1\|memoria\" is uninferred due to inappropriate RAM size" {  } { { "imem.vhd" "memoria" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/imem.vhd" 13 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1542177173323 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mips:mips1\|datapath:dp\|regfile:rf\|mem " "RAM logic \"mips:mips1\|datapath:dp\|regfile:rf\|mem\" is uninferred due to asynchronous read logic" {  } { { "regfile.vhd" "mem" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/regfile.vhd" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1542177173323 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1542177173323 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "64 32 C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/instrucao_inicial.mif " "Memory depth (64) in the design file differs from memory depth (32) in the Memory Initialization File \"C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/instrucao_inicial.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1542177173323 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "dmem:dmem1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"dmem:dmem1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542177173370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542177173370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542177173370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542177173370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542177173370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542177173370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542177173370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542177173370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542177173370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542177173370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542177173370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542177173370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542177173370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542177173370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542177173370 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1542177173370 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1542177173370 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dmem:dmem1\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"dmem:dmem1\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542177173573 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dmem:dmem1\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"dmem:dmem1\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542177173573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542177173573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542177173573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542177173573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542177173573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542177173573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542177173573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542177173573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542177173573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542177173573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542177173573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542177173573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542177173573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542177173573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542177173573 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542177173573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s3m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s3m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s3m1 " "Found entity 1: altsyncram_s3m1" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/db/altsyncram_s3m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542177173714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542177173714 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a0 " "Synthesized away node \"dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/db/altsyncram_s3m1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542177173854 "|top|dmem:dmem1|altsyncram:mem_rtl_0|altsyncram_s3m1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a1 " "Synthesized away node \"dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/db/altsyncram_s3m1.tdf" 64 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542177173854 "|top|dmem:dmem1|altsyncram:mem_rtl_0|altsyncram_s3m1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a2 " "Synthesized away node \"dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/db/altsyncram_s3m1.tdf" 92 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542177173854 "|top|dmem:dmem1|altsyncram:mem_rtl_0|altsyncram_s3m1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a3 " "Synthesized away node \"dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/db/altsyncram_s3m1.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542177173854 "|top|dmem:dmem1|altsyncram:mem_rtl_0|altsyncram_s3m1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a4 " "Synthesized away node \"dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/db/altsyncram_s3m1.tdf" 148 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542177173854 "|top|dmem:dmem1|altsyncram:mem_rtl_0|altsyncram_s3m1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a5 " "Synthesized away node \"dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/db/altsyncram_s3m1.tdf" 176 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542177173854 "|top|dmem:dmem1|altsyncram:mem_rtl_0|altsyncram_s3m1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a6 " "Synthesized away node \"dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/db/altsyncram_s3m1.tdf" 204 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542177173854 "|top|dmem:dmem1|altsyncram:mem_rtl_0|altsyncram_s3m1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a7 " "Synthesized away node \"dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/db/altsyncram_s3m1.tdf" 232 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542177173854 "|top|dmem:dmem1|altsyncram:mem_rtl_0|altsyncram_s3m1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a8 " "Synthesized away node \"dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/db/altsyncram_s3m1.tdf" 260 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542177173854 "|top|dmem:dmem1|altsyncram:mem_rtl_0|altsyncram_s3m1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a9 " "Synthesized away node \"dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/db/altsyncram_s3m1.tdf" 288 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542177173854 "|top|dmem:dmem1|altsyncram:mem_rtl_0|altsyncram_s3m1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a10 " "Synthesized away node \"dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/db/altsyncram_s3m1.tdf" 316 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542177173854 "|top|dmem:dmem1|altsyncram:mem_rtl_0|altsyncram_s3m1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a11 " "Synthesized away node \"dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/db/altsyncram_s3m1.tdf" 344 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542177173854 "|top|dmem:dmem1|altsyncram:mem_rtl_0|altsyncram_s3m1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a12 " "Synthesized away node \"dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/db/altsyncram_s3m1.tdf" 372 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542177173854 "|top|dmem:dmem1|altsyncram:mem_rtl_0|altsyncram_s3m1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a13 " "Synthesized away node \"dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/db/altsyncram_s3m1.tdf" 400 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542177173854 "|top|dmem:dmem1|altsyncram:mem_rtl_0|altsyncram_s3m1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a14 " "Synthesized away node \"dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/db/altsyncram_s3m1.tdf" 428 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542177173854 "|top|dmem:dmem1|altsyncram:mem_rtl_0|altsyncram_s3m1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a15 " "Synthesized away node \"dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/db/altsyncram_s3m1.tdf" 456 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542177173854 "|top|dmem:dmem1|altsyncram:mem_rtl_0|altsyncram_s3m1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a16 " "Synthesized away node \"dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/db/altsyncram_s3m1.tdf" 484 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542177173854 "|top|dmem:dmem1|altsyncram:mem_rtl_0|altsyncram_s3m1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a17 " "Synthesized away node \"dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/db/altsyncram_s3m1.tdf" 512 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542177173854 "|top|dmem:dmem1|altsyncram:mem_rtl_0|altsyncram_s3m1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a18 " "Synthesized away node \"dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/db/altsyncram_s3m1.tdf" 540 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542177173854 "|top|dmem:dmem1|altsyncram:mem_rtl_0|altsyncram_s3m1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a19 " "Synthesized away node \"dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/db/altsyncram_s3m1.tdf" 568 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542177173854 "|top|dmem:dmem1|altsyncram:mem_rtl_0|altsyncram_s3m1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a20 " "Synthesized away node \"dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/db/altsyncram_s3m1.tdf" 596 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542177173854 "|top|dmem:dmem1|altsyncram:mem_rtl_0|altsyncram_s3m1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a21 " "Synthesized away node \"dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/db/altsyncram_s3m1.tdf" 624 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542177173854 "|top|dmem:dmem1|altsyncram:mem_rtl_0|altsyncram_s3m1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a22 " "Synthesized away node \"dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/db/altsyncram_s3m1.tdf" 652 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542177173854 "|top|dmem:dmem1|altsyncram:mem_rtl_0|altsyncram_s3m1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a23 " "Synthesized away node \"dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/db/altsyncram_s3m1.tdf" 680 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542177173854 "|top|dmem:dmem1|altsyncram:mem_rtl_0|altsyncram_s3m1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a24 " "Synthesized away node \"dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/db/altsyncram_s3m1.tdf" 708 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542177173854 "|top|dmem:dmem1|altsyncram:mem_rtl_0|altsyncram_s3m1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a25 " "Synthesized away node \"dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/db/altsyncram_s3m1.tdf" 736 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542177173854 "|top|dmem:dmem1|altsyncram:mem_rtl_0|altsyncram_s3m1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a26 " "Synthesized away node \"dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/db/altsyncram_s3m1.tdf" 764 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542177173854 "|top|dmem:dmem1|altsyncram:mem_rtl_0|altsyncram_s3m1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a27 " "Synthesized away node \"dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/db/altsyncram_s3m1.tdf" 792 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542177173854 "|top|dmem:dmem1|altsyncram:mem_rtl_0|altsyncram_s3m1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a28 " "Synthesized away node \"dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/db/altsyncram_s3m1.tdf" 820 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542177173854 "|top|dmem:dmem1|altsyncram:mem_rtl_0|altsyncram_s3m1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a29 " "Synthesized away node \"dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/db/altsyncram_s3m1.tdf" 848 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542177173854 "|top|dmem:dmem1|altsyncram:mem_rtl_0|altsyncram_s3m1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a30 " "Synthesized away node \"dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/db/altsyncram_s3m1.tdf" 876 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542177173854 "|top|dmem:dmem1|altsyncram:mem_rtl_0|altsyncram_s3m1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a31 " "Synthesized away node \"dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/db/altsyncram_s3m1.tdf" 904 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542177173854 "|top|dmem:dmem1|altsyncram:mem_rtl_0|altsyncram_s3m1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1542177173854 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1542177173854 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[0\] GND " "Pin \"writedata\[0\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177174042 "|top|writedata[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[1\] GND " "Pin \"writedata\[1\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177174042 "|top|writedata[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[2\] GND " "Pin \"writedata\[2\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177174042 "|top|writedata[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[3\] GND " "Pin \"writedata\[3\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177174042 "|top|writedata[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[4\] GND " "Pin \"writedata\[4\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177174042 "|top|writedata[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[5\] GND " "Pin \"writedata\[5\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177174042 "|top|writedata[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[6\] GND " "Pin \"writedata\[6\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177174042 "|top|writedata[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[7\] GND " "Pin \"writedata\[7\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177174042 "|top|writedata[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[8\] GND " "Pin \"writedata\[8\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177174042 "|top|writedata[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[9\] GND " "Pin \"writedata\[9\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177174042 "|top|writedata[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[10\] GND " "Pin \"writedata\[10\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177174042 "|top|writedata[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[11\] GND " "Pin \"writedata\[11\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177174042 "|top|writedata[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[12\] GND " "Pin \"writedata\[12\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177174042 "|top|writedata[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[13\] GND " "Pin \"writedata\[13\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177174042 "|top|writedata[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[14\] GND " "Pin \"writedata\[14\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177174042 "|top|writedata[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[15\] GND " "Pin \"writedata\[15\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177174042 "|top|writedata[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[16\] GND " "Pin \"writedata\[16\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177174042 "|top|writedata[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[17\] GND " "Pin \"writedata\[17\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177174042 "|top|writedata[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[18\] GND " "Pin \"writedata\[18\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177174042 "|top|writedata[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[19\] GND " "Pin \"writedata\[19\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177174042 "|top|writedata[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[20\] GND " "Pin \"writedata\[20\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177174042 "|top|writedata[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[21\] GND " "Pin \"writedata\[21\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177174042 "|top|writedata[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[22\] GND " "Pin \"writedata\[22\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177174042 "|top|writedata[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[23\] GND " "Pin \"writedata\[23\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177174042 "|top|writedata[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[24\] GND " "Pin \"writedata\[24\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177174042 "|top|writedata[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[25\] GND " "Pin \"writedata\[25\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177174042 "|top|writedata[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[26\] GND " "Pin \"writedata\[26\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177174042 "|top|writedata[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[27\] GND " "Pin \"writedata\[27\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177174042 "|top|writedata[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[28\] GND " "Pin \"writedata\[28\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177174042 "|top|writedata[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[29\] GND " "Pin \"writedata\[29\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177174042 "|top|writedata[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[30\] GND " "Pin \"writedata\[30\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177174042 "|top|writedata[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[31\] GND " "Pin \"writedata\[31\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177174042 "|top|writedata[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[0\] GND " "Pin \"dataadr\[0\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177174042 "|top|dataadr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[1\] GND " "Pin \"dataadr\[1\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177174042 "|top|dataadr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[2\] GND " "Pin \"dataadr\[2\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177174042 "|top|dataadr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[3\] GND " "Pin \"dataadr\[3\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177174042 "|top|dataadr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[4\] GND " "Pin \"dataadr\[4\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177174042 "|top|dataadr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[5\] GND " "Pin \"dataadr\[5\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177174042 "|top|dataadr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[6\] GND " "Pin \"dataadr\[6\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177174042 "|top|dataadr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[7\] GND " "Pin \"dataadr\[7\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177174042 "|top|dataadr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[8\] GND " "Pin \"dataadr\[8\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177174042 "|top|dataadr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[9\] GND " "Pin \"dataadr\[9\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177174042 "|top|dataadr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[10\] GND " "Pin \"dataadr\[10\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177174042 "|top|dataadr[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[11\] GND " "Pin \"dataadr\[11\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177174042 "|top|dataadr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[12\] GND " "Pin \"dataadr\[12\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177174042 "|top|dataadr[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[13\] GND " "Pin \"dataadr\[13\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177174042 "|top|dataadr[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[14\] GND " "Pin \"dataadr\[14\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177174042 "|top|dataadr[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[15\] GND " "Pin \"dataadr\[15\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177174042 "|top|dataadr[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[16\] GND " "Pin \"dataadr\[16\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177174042 "|top|dataadr[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[17\] GND " "Pin \"dataadr\[17\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177174042 "|top|dataadr[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[18\] GND " "Pin \"dataadr\[18\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177174042 "|top|dataadr[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[19\] GND " "Pin \"dataadr\[19\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177174042 "|top|dataadr[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[20\] GND " "Pin \"dataadr\[20\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177174042 "|top|dataadr[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[21\] GND " "Pin \"dataadr\[21\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177174042 "|top|dataadr[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[22\] GND " "Pin \"dataadr\[22\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177174042 "|top|dataadr[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[23\] GND " "Pin \"dataadr\[23\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177174042 "|top|dataadr[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[24\] GND " "Pin \"dataadr\[24\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177174042 "|top|dataadr[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[25\] GND " "Pin \"dataadr\[25\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177174042 "|top|dataadr[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[26\] GND " "Pin \"dataadr\[26\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177174042 "|top|dataadr[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[27\] GND " "Pin \"dataadr\[27\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177174042 "|top|dataadr[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[28\] GND " "Pin \"dataadr\[28\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177174042 "|top|dataadr[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[29\] GND " "Pin \"dataadr\[29\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177174042 "|top|dataadr[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[30\] GND " "Pin \"dataadr\[30\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177174042 "|top|dataadr[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[31\] GND " "Pin \"dataadr\[31\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177174042 "|top|dataadr[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memwrite GND " "Pin \"memwrite\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177174042 "|top|memwrite"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1542177174042 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "65 " "65 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1542177174057 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1542177174495 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542177174495 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1542177174636 "|top|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1542177174636 "|top|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1542177174636 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "67 " "Implemented 67 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1542177174636 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1542177174636 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1542177174636 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 115 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 115 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4870 " "Peak virtual memory: 4870 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542177174745 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 14 04:32:54 2018 " "Processing ended: Wed Nov 14 04:32:54 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542177174745 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542177174745 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542177174745 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1542177174745 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1542177176964 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542177176964 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 14 04:32:56 2018 " "Processing started: Wed Nov 14 04:32:56 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542177176964 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1542177176964 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MIPS_projeto -c testbench " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MIPS_projeto -c testbench" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1542177176964 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1542177177323 ""}
{ "Info" "0" "" "Project  = MIPS_projeto" {  } {  } 0 0 "Project  = MIPS_projeto" 0 0 "Fitter" 0 0 1542177177323 ""}
{ "Info" "0" "" "Revision = testbench" {  } {  } 0 0 "Revision = testbench" 0 0 "Fitter" 0 0 1542177177323 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1542177177620 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1542177177620 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "testbench 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"testbench\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1542177177635 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1542177177776 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1542177177776 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1542177178573 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1542177178620 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1542177179385 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "67 67 " "No exact pin location assignment(s) for 67 pins of 67 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1542177179729 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1542177191332 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542177192051 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1542177192051 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1542177192051 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1542177192051 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1542177192051 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1542177192051 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1542177192051 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1542177192051 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1542177192051 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1542177192051 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:13 " "Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542177192082 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "testbench.sdc " "Synopsys Design Constraints File file not found: 'testbench.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1542177204299 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1542177204299 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1542177204315 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1542177204315 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1542177204315 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1542177204315 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1542177204315 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1542177204315 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1542177204408 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542177206658 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1542177208408 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1542177208924 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542177208924 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1542177210799 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y23 X10_Y34 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34" {  } { { "loc" "" { Generic "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34"} { { 12 { 0 ""} 0 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1542177221710 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1542177221710 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1542177222001 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1542177222001 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1542177222001 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542177222016 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.09 " "Total time spent on timing analysis during the Fitter is 0.09 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1542177224251 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1542177224313 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1542177224907 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1542177224907 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1542177226532 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:08 " "Fitter post-fit operations ending: elapsed time is 00:00:08" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542177232725 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/output_files/testbench.fit.smsg " "Generated suppressed messages file C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/output_files/testbench.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1542177233205 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6332 " "Peak virtual memory: 6332 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542177234026 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 14 04:33:54 2018 " "Processing ended: Wed Nov 14 04:33:54 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542177234026 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:58 " "Elapsed time: 00:00:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542177234026 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:24 " "Total CPU time (on all processors): 00:01:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542177234026 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1542177234026 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1542177235834 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542177235834 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 14 04:33:55 2018 " "Processing started: Wed Nov 14 04:33:55 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542177235834 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1542177235834 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MIPS_projeto -c testbench " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MIPS_projeto -c testbench" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1542177235834 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1542177237468 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1542177246309 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4834 " "Peak virtual memory: 4834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542177246918 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 14 04:34:06 2018 " "Processing ended: Wed Nov 14 04:34:06 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542177246918 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542177246918 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542177246918 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1542177246918 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1542177247730 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1542177248996 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542177249012 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 14 04:34:08 2018 " "Processing started: Wed Nov 14 04:34:08 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542177249012 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1542177249012 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MIPS_projeto -c testbench " "Command: quartus_sta MIPS_projeto -c testbench" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1542177249012 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1542177249355 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1542177250902 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1542177250902 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542177250996 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542177250996 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "testbench.sdc " "Synopsys Design Constraints File file not found: 'testbench.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1542177251793 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1542177251793 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1542177251808 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1542177251808 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1542177251808 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1542177251808 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1542177251808 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1542177251824 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1542177251839 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1542177251839 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1542177251871 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1542177251871 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1542177251886 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1542177251886 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1542177251886 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1542177251902 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1542177251964 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1542177254204 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1542177254329 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1542177254329 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1542177254329 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1542177254329 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1542177254329 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1542177254329 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1542177254329 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1542177254345 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1542177254345 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1542177254345 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1542177254361 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1542177254720 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1542177255644 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1542177255737 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1542177255737 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1542177255737 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1542177255737 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1542177255784 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1542177255784 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1542177255815 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1542177255815 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1542177255831 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1542177255862 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1542177256065 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1542177256065 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1542177256065 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1542177256065 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1542177256128 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1542177256128 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1542177256144 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1542177256144 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1542177256144 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1542177258861 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1542177258861 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5112 " "Peak virtual memory: 5112 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542177259111 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 14 04:34:19 2018 " "Processing ended: Wed Nov 14 04:34:19 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542177259111 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542177259111 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542177259111 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1542177259111 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 128 s " "Quartus Prime Full Compilation was successful. 0 errors, 128 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1542177260204 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1542177264966 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542177264981 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 14 04:34:24 2018 " "Processing started: Wed Nov 14 04:34:24 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542177264981 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1542177264981 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp MIPS_projeto -c testbench --netlist_type=sgate " "Command: quartus_npp MIPS_projeto -c testbench --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1542177264981 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1542177265481 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4551 " "Peak virtual memory: 4551 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542177265606 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 14 04:34:25 2018 " "Processing ended: Wed Nov 14 04:34:25 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542177265606 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542177265606 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542177265606 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1542177265606 ""}
