module partsel_00176(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input signed [31:0] x0;
  input [31:0] x1;
  input signed [31:0] x2;
  input signed [31:0] x3;
  wire signed [4:30] x4;
  wire [5:26] x5;
  wire [29:6] x6;
  wire [31:3] x7;
  wire signed [29:4] x8;
  wire signed [4:27] x9;
  wire [29:1] x10;
  wire [1:28] x11;
  wire signed [26:0] x12;
  wire signed [28:0] x13;
  wire [2:30] x14;
  wire [7:30] x15;
  output [127:0] y;
  wire signed [31:0] y0;
  wire signed [31:0] y1;
  wire [31:0] y2;
  wire [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam signed [7:28] p0 = 631409501;
  localparam signed [27:2] p1 = 8721451;
  localparam signed [0:27] p2 = 57801343;
  localparam [0:25] p3 = 171833461;
  assign x4 = {{2{x1}}, p3[18]};
  assign x5 = {(({2{(x2[19 + s1] ^ p1[7 + s2 +: 2])}} ^ (!ctrl[2] && !ctrl[3] || !ctrl[0] ? (ctrl[2] && ctrl[1] && ctrl[0] ? (x3[8 +: 3] - (p2 + x4)) : x0[12]) : p2[28 + s1 +: 6])) & {2{p2[15 +: 3]}}), x3[16 + s3]};
  assign x6 = (x4[18 +: 2] | x1[29 + s2 -: 8]);
  assign x7 = p2[0 + s0 +: 4];
  assign x8 = p3[9 + s3];
  assign x9 = x6[16];
  assign x10 = ((x7 + p1) + ({2{x6[17]}} - p2[28 + s1 +: 8]));
  assign x11 = ((p0[7 + s1] | {2{((x1[21] & p3[15 +: 4]) | (x7[5 + s0 -: 3] & x9[20]))}}) + ((x3[23 -: 4] - (p1 & p2)) - (x1[24 + s0 -: 3] + {2{(x1[13] | p2)}})));
  assign x12 = p0[23 + s0 +: 4];
  assign x13 = (ctrl[0] && !ctrl[2] && ctrl[0] ? {{{2{(x10[25 + s1 +: 5] | x9)}}, x10[12]}, p0} : p3);
  assign x14 = p3;
  assign x15 = (((ctrl[0] && ctrl[2] && !ctrl[2] ? x0[21 -: 3] : {p3[29 + s0 +: 6], p0}) | {{(x12 & p1), (p1[4 + s1] - ((x7[30 + s2 -: 1] + (x0[13 + s0 -: 8] ^ x8)) | p2))}, (x1 ^ x10[12])}) - (p1 | p3[22 + s2 +: 5]));
  assign y0 = {2{(x15[26 + s3 +: 5] ^ x10[15 + s3 +: 4])}};
  assign y1 = {p0[14 +: 2], x1[16 + s0]};
  assign y2 = ((x9 ^ p0[21 + s0 -: 7]) - p3[8]);
  assign y3 = x12[10 +: 3];
endmodule
