Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Feb 15 16:07:00 2020
| Host         : DESKTOP-10JQM4P running 64-bit major release  (build 9200)
| Command      : report_methodology -file apatb_Cipher_top_methodology_drc_routed.rpt -pb apatb_Cipher_top_methodology_drc_routed.pb -rpx apatb_Cipher_top_methodology_drc_routed.rpx
| Design       : apatb_Cipher_top
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 32
+-----------+------------------+-------------------------------+------------+
| Rule      | Severity         | Description                   | Violations |
+-----------+------------------+-------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell   | 4          |
| LUTAR-1   | Warning          | LUT drives async reset alert  | 1          |
| TIMING-18 | Warning          | Missing input or output delay | 27         |
+-----------+------------------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin u_SevenSeg_Top/Val_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin u_SevenSeg_Top/Val_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin u_SevenSeg_Top/Val_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin u_SevenSeg_Top/Val_reg[3]/C is not reached by a timing clock
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell u_control_unit/mem_inst_state/dout0[7]_i_11__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_uart_wrapper/FSM_sequential_state_d_reg[0]/CLR, u_uart_wrapper/FSM_sequential_state_d_reg[1]/CLR, u_uart_wrapper/counter_d_reg[0]/CLR, u_uart_wrapper/counter_d_reg[1]/CLR, u_uart_wrapper/tx_data_d_reg[0]/CLR, u_uart_wrapper/tx_data_d_reg[1]/CLR, u_uart_wrapper/tx_data_d_reg[2]/CLR, u_uart_wrapper/tx_data_d_reg[3]/CLR, u_uart_wrapper/tx_data_d_reg[4]/CLR, u_uart_wrapper/tx_data_d_reg[5]/CLR, u_uart_wrapper/tx_data_d_reg[6]/CLR, u_uart_wrapper/tx_data_d_reg[7]/CLR, u_control_unit/O_UART_TX_VLD_reg/CLR, u_control_unit/state_2d_reg[0]/CLR, u_control_unit/state_2d_reg[1]/CLR (the first 15 of 28 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on CPU_RESETN relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on SW[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on SW[10] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on SW[11] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on SW[12] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on SW[13] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on SW[14] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on SW[15] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on SW[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on SW[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on SW[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on SW[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on SW[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on SW[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on SW[7] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on SW[8] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on SW[9] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on UART_TXD_IN relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on SSEG_CA[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on SSEG_CA[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on SSEG_CA[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on SSEG_CA[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on SSEG_CA[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on SSEG_CA[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on SSEG_CA[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on SSEG_CA[7] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on UART_RXD_OUT relative to clock(s) sys_clk_pin
Related violations: <none>


