// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "10/24/2025 17:58:24"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top_level (
	CLOCK_50,
	OV7670_PCLK,
	OV7670_XCLK,
	OV7670_VSYNC,
	OV7670_HREF,
	OV7670_DATA,
	OV7670_SIOC,
	OV7670_SIOD,
	OV7670_PWDN,
	OV7670_RESET,
	KEY,
	VGA_HS,
	VGA_VS,
	VGA_R,
	VGA_G,
	VGA_B,
	VGA_BLANK_N,
	VGA_SYNC_N,
	VGA_CLK,
	HEX0,
	HEX1,
	HEX2,
	HEX3);
input 	CLOCK_50;
input 	OV7670_PCLK;
output 	OV7670_XCLK;
input 	OV7670_VSYNC;
input 	OV7670_HREF;
input 	[7:0] OV7670_DATA;
output 	OV7670_SIOC;
inout 	OV7670_SIOD;
output 	OV7670_PWDN;
output 	OV7670_RESET;
input 	[3:0] KEY;
output 	VGA_HS;
output 	VGA_VS;
output 	[7:0] VGA_R;
output 	[7:0] VGA_G;
output 	[7:0] VGA_B;
output 	VGA_BLANK_N;
output 	VGA_SYNC_N;
output 	VGA_CLK;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;

// Design Ports Information
// OV7670_XCLK	=>  Location: PIN_AJ25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OV7670_SIOC	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OV7670_PWDN	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OV7670_RESET	=>  Location: PIN_AH24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_VS	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[0]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[1]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[2]	=>  Location: PIN_E13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[3]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[4]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[5]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[6]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[7]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[0]	=>  Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[1]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[2]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[3]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[4]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[5]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[6]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[7]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[0]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[1]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[2]	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[3]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[4]	=>  Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[5]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[6]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[7]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_BLANK_N	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_CLK	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[0]	=>  Location: PIN_AD26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[1]	=>  Location: PIN_AC27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[2]	=>  Location: PIN_AD25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[3]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[4]	=>  Location: PIN_AB28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[5]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[6]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// OV7670_SIOD	=>  Location: PIN_AK23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// OV7670_PCLK	=>  Location: PIN_AJ24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OV7670_VSYNC	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OV7670_HREF	=>  Location: PIN_AK24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OV7670_DATA[0]	=>  Location: PIN_AH27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OV7670_DATA[1]	=>  Location: PIN_AJ27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OV7670_DATA[2]	=>  Location: PIN_AK29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OV7670_DATA[3]	=>  Location: PIN_AK28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OV7670_DATA[4]	=>  Location: PIN_AK27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OV7670_DATA[5]	=>  Location: PIN_AJ26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OV7670_DATA[6]	=>  Location: PIN_AK26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OV7670_DATA[7]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \OV7670_SIOD~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \U0|video_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \U0|video_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ;
wire \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ;
wire \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ;
wire \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ;
wire \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ;
wire \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ;
wire \U0|video_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ;
wire \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ;
wire \U0|video_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ;
wire \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 ;
wire \U0|video_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ;
wire \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ;
wire \U0|video_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6 ;
wire \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ;
wire \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;
wire \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ;
wire \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ;
wire \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ;
wire \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ;
wire \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ;
wire \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ;
wire \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ;
wire \U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ;
wire \U1|Inst_i2c_sender|busy_sr[0]~33_combout ;
wire \U1|Inst_i2c_sender|divider[6]~DUPLICATE_q ;
wire \U1|Inst_i2c_sender|Add0~17_sumout ;
wire \U1|Inst_i2c_sender|Add0~22 ;
wire \U1|Inst_i2c_sender|Add0~25_sumout ;
wire \U1|Inst_i2c_sender|divider[4]~7_combout ;
wire \U1|Inst_i2c_sender|Equal3~0_combout ;
wire \U1|Inst_i2c_sender|data_sr~0_combout ;
wire \U1|Inst_i2c_sender|taken~q ;
wire \U1|Inst_ov7670_registers|Add0~9_sumout ;
wire \KEY[0]~input_o ;
wire \U1|Inst_ov7670_registers|Add0~10 ;
wire \U1|Inst_ov7670_registers|Add0~13_sumout ;
wire \U1|Inst_ov7670_registers|Add0~14 ;
wire \U1|Inst_ov7670_registers|Add0~17_sumout ;
wire \U1|Inst_ov7670_registers|Add0~18 ;
wire \U1|Inst_ov7670_registers|Add0~21_sumout ;
wire \U1|Inst_ov7670_registers|Add0~22 ;
wire \U1|Inst_ov7670_registers|Add0~5_sumout ;
wire \U1|Inst_ov7670_registers|WideOr16~0_combout ;
wire \U1|Inst_ov7670_registers|Add0~6 ;
wire \U1|Inst_ov7670_registers|Add0~1_sumout ;
wire \U1|Inst_ov7670_registers|Add0~2 ;
wire \U1|Inst_ov7670_registers|Add0~29_sumout ;
wire \U1|Inst_ov7670_registers|Add0~30 ;
wire \U1|Inst_ov7670_registers|Add0~25_sumout ;
wire \U1|Inst_ov7670_registers|Decoder0~0_combout ;
wire \U1|Inst_ov7670_registers|WideOr16~1_combout ;
wire \U1|Inst_ov7670_registers|sreg.1111111111111111~DUPLICATE_q ;
wire \U1|Inst_i2c_sender|divider~5_combout ;
wire \U1|Inst_i2c_sender|Add0~18 ;
wire \U1|Inst_i2c_sender|Add0~13_sumout ;
wire \U1|Inst_i2c_sender|divider[1]~4_combout ;
wire \U1|Inst_i2c_sender|Add0~14 ;
wire \U1|Inst_i2c_sender|Add0~9_sumout ;
wire \U1|Inst_i2c_sender|divider[2]~3_combout ;
wire \U1|Inst_i2c_sender|Add0~10 ;
wire \U1|Inst_i2c_sender|Add0~21_sumout ;
wire \U1|Inst_i2c_sender|divider[3]~6_combout ;
wire \U1|Inst_i2c_sender|Equal4~0_combout ;
wire \U1|Inst_i2c_sender|busy_sr~6_combout ;
wire \U1|Inst_i2c_sender|Add0~26 ;
wire \U1|Inst_i2c_sender|Add0~29_sumout ;
wire \U1|Inst_i2c_sender|divider[5]~8_combout ;
wire \U1|Inst_i2c_sender|Add0~30 ;
wire \U1|Inst_i2c_sender|Add0~6 ;
wire \U1|Inst_i2c_sender|Add0~1_sumout ;
wire \U1|Inst_i2c_sender|divider[7]~1_combout ;
wire \U1|Inst_i2c_sender|divider[6]~0_combout ;
wire \U1|Inst_i2c_sender|Add0~5_sumout ;
wire \U1|Inst_i2c_sender|divider[6]~2_combout ;
wire \U1|Inst_i2c_sender|busy_sr~1_combout ;
wire \U1|Inst_i2c_sender|busy_sr~0_combout ;
wire \U1|Inst_i2c_sender|busy_sr~2_combout ;
wire \U1|Inst_i2c_sender|busy_sr~31_combout ;
wire \U1|Inst_i2c_sender|busy_sr~28_combout ;
wire \U1|Inst_i2c_sender|busy_sr~25_combout ;
wire \U1|Inst_i2c_sender|busy_sr~22_combout ;
wire \U1|Inst_i2c_sender|busy_sr~19_combout ;
wire \U1|Inst_i2c_sender|busy_sr~16_combout ;
wire \U1|Inst_i2c_sender|busy_sr~13_combout ;
wire \U1|Inst_i2c_sender|busy_sr~8_combout ;
wire \U1|Inst_i2c_sender|busy_sr~9_combout ;
wire \U1|Inst_i2c_sender|busy_sr~32_combout ;
wire \U1|Inst_i2c_sender|busy_sr~29_combout ;
wire \U1|Inst_i2c_sender|busy_sr~26_combout ;
wire \U1|Inst_i2c_sender|busy_sr~23_combout ;
wire \U1|Inst_i2c_sender|busy_sr~20_combout ;
wire \U1|Inst_i2c_sender|busy_sr~17_combout ;
wire \U1|Inst_i2c_sender|busy_sr~14_combout ;
wire \U1|Inst_i2c_sender|busy_sr~10_combout ;
wire \U1|Inst_i2c_sender|busy_sr~11_combout ;
wire \U1|Inst_i2c_sender|busy_sr~30_combout ;
wire \U1|Inst_i2c_sender|busy_sr~27_combout ;
wire \U1|Inst_i2c_sender|busy_sr~24_combout ;
wire \U1|Inst_i2c_sender|busy_sr~21_combout ;
wire \U1|Inst_i2c_sender|busy_sr~18_combout ;
wire \U1|Inst_i2c_sender|busy_sr~15_combout ;
wire \U1|Inst_i2c_sender|busy_sr~12_combout ;
wire \U1|Inst_i2c_sender|busy_sr~7_combout ;
wire \U1|Inst_i2c_sender|busy_sr~3_combout ;
wire \U1|Inst_i2c_sender|busy_sr~4_combout ;
wire \U1|Inst_i2c_sender|busy_sr[31]~5_combout ;
wire \U1|Inst_ov7670_registers|Decoder0~3_combout ;
wire \U1|Inst_ov7670_registers|Decoder0~7_combout ;
wire \U1|Inst_ov7670_registers|sreg.1011000100001100~q ;
wire \U1|Inst_ov7670_registers|Decoder0~8_combout ;
wire \U1|Inst_ov7670_registers|Decoder0~9_combout ;
wire \U1|Inst_ov7670_registers|sreg.1011001000001110~q ;
wire \U1|Inst_ov7670_registers|Decoder0~5_combout ;
wire \U1|Inst_ov7670_registers|Decoder0~6_combout ;
wire \U1|Inst_ov7670_registers|sreg.1011000010000100~q ;
wire \U1|Inst_ov7670_registers|Decoder0~4_combout ;
wire \U1|Inst_ov7670_registers|sreg.1000110101001111~q ;
wire \U1|Inst_ov7670_registers|sreg.1111111111111111~q ;
wire \U1|Inst_ov7670_registers|WideOr0~0_combout ;
wire \U1|Inst_ov7670_registers|Decoder0~17_combout ;
wire \U1|Inst_ov7670_registers|Decoder0~18_combout ;
wire \U1|Inst_ov7670_registers|Decoder0~19_combout ;
wire \U1|Inst_ov7670_registers|sreg.1000110000000010~q ;
wire \U1|Inst_ov7670_registers|Decoder0~11_combout ;
wire \U1|Inst_ov7670_registers|Decoder0~21_combout ;
wire \U1|Inst_ov7670_registers|sreg.1001000100000000~q ;
wire \U1|Inst_ov7670_registers|Decoder0~22_combout ;
wire \U1|Inst_ov7670_registers|sreg.1011100000001010~DUPLICATE_q ;
wire \U1|Inst_ov7670_registers|Decoder0~15_combout ;
wire \U1|Inst_ov7670_registers|Decoder0~20_combout ;
wire \U1|Inst_ov7670_registers|sreg.1001000000000000~q ;
wire \U1|Inst_ov7670_registers|WideOr0~2_combout ;
wire \U1|Inst_ov7670_registers|Decoder0~1_combout ;
wire \U1|Inst_ov7670_registers|Decoder0~2_combout ;
wire \U1|Inst_ov7670_registers|sreg.1100100101100000~q ;
wire \U1|Inst_ov7670_registers|Decoder0~14_combout ;
wire \U1|Inst_ov7670_registers|sreg.1000111000000000~q ;
wire \U1|Inst_ov7670_registers|Decoder0~16_combout ;
wire \U1|Inst_ov7670_registers|sreg.1000111100000000~q ;
wire \U1|Inst_ov7670_registers|Decoder0~10_combout ;
wire \U1|Inst_ov7670_registers|sreg.1001011000000000~q ;
wire \U1|Inst_ov7670_registers|Decoder0~12_combout ;
wire \U1|Inst_ov7670_registers|sreg.1001101000000000~DUPLICATE_q ;
wire \U1|Inst_ov7670_registers|Decoder0~13_combout ;
wire \U1|Inst_ov7670_registers|sreg.1011001110000010~q ;
wire \U1|Inst_ov7670_registers|WideOr0~1_combout ;
wire \U1|Inst_ov7670_registers|WideOr0~combout ;
wire \U1|Inst_ov7670_registers|Decoder0~23_combout ;
wire \U1|Inst_ov7670_registers|Decoder0~24_combout ;
wire \U1|Inst_ov7670_registers|sreg.0101000100001100~q ;
wire \U1|Inst_ov7670_registers|Decoder0~25_combout ;
wire \U1|Inst_ov7670_registers|sreg~77_combout ;
wire \U1|Inst_ov7670_registers|Decoder0~26_combout ;
wire \U1|Inst_ov7670_registers|sreg.0101001100101001~q ;
wire \U1|Inst_ov7670_registers|WideOr12~0_combout ;
wire \U1|Inst_ov7670_registers|Decoder0~36_combout ;
wire \U1|Inst_ov7670_registers|sreg.0101000000110100~q ;
wire \U1|Inst_ov7670_registers|Decoder0~38_combout ;
wire \U1|Inst_ov7670_registers|sreg.0111010000010000~DUPLICATE_q ;
wire \U1|Inst_ov7670_registers|Decoder0~27_combout ;
wire \U1|Inst_ov7670_registers|Decoder0~37_combout ;
wire \U1|Inst_ov7670_registers|sreg.0101100000011110~q ;
wire \U1|Inst_ov7670_registers|Decoder0~35_combout ;
wire \U1|Inst_ov7670_registers|sreg.0100000011010000~q ;
wire \U1|Inst_ov7670_registers|WideOr1~1_combout ;
wire \U1|Inst_ov7670_registers|Decoder0~40_combout ;
wire \U1|Inst_ov7670_registers|sreg.0101001000010111~q ;
wire \U1|Inst_ov7670_registers|Decoder0~41_combout ;
wire \U1|Inst_ov7670_registers|sreg.0110101101001010~q ;
wire \U1|Inst_ov7670_registers|Decoder0~33_combout ;
wire \U1|Inst_ov7670_registers|Decoder0~39_combout ;
wire \U1|Inst_ov7670_registers|sreg.0100111000100000~q ;
wire \U1|Inst_ov7670_registers|WideOr1~2_combout ;
wire \U1|Inst_ov7670_registers|Decoder0~28_combout ;
wire \U1|Inst_ov7670_registers|sreg.0101010001000000~q ;
wire \U1|Inst_ov7670_registers|Decoder0~29_combout ;
wire \U1|Inst_ov7670_registers|sreg.0101011001000000~q ;
wire \U1|Inst_ov7670_registers|Decoder0~30_combout ;
wire \U1|Inst_ov7670_registers|sreg.0100110101000000~DUPLICATE_q ;
wire \U1|Inst_ov7670_registers|Decoder0~32_combout ;
wire \U1|Inst_ov7670_registers|sreg.0111000100000000~q ;
wire \U1|Inst_ov7670_registers|Decoder0~34_combout ;
wire \U1|Inst_ov7670_registers|sreg.0110100100000000~q ;
wire \U1|Inst_ov7670_registers|Decoder0~31_combout ;
wire \U1|Inst_ov7670_registers|sreg.0100111101000000~q ;
wire \U1|Inst_ov7670_registers|WideOr1~0_combout ;
wire \U1|Inst_ov7670_registers|WideOr1~combout ;
wire \U1|Inst_ov7670_registers|Decoder0~53_combout ;
wire \U1|Inst_ov7670_registers|sreg.0011001010100100~q ;
wire \U1|Inst_ov7670_registers|Decoder0~51_combout ;
wire \U1|Inst_ov7670_registers|Decoder0~52_combout ;
wire \U1|Inst_ov7670_registers|sreg.0010001010010001~q ;
wire \U1|Inst_ov7670_registers|WideOr8~0_combout ;
wire \U1|Inst_ov7670_registers|Decoder0~42_combout ;
wire \U1|Inst_ov7670_registers|sreg.0011001100001011~q ;
wire \U1|Inst_ov7670_registers|Decoder0~43_combout ;
wire \U1|Inst_ov7670_registers|sreg.0011010100001011~DUPLICATE_q ;
wire \U1|Inst_ov7670_registers|Decoder0~55_combout ;
wire \U1|Inst_ov7670_registers|sreg.0011011100011101~q ;
wire \U1|Inst_ov7670_registers|Decoder0~54_combout ;
wire \U1|Inst_ov7670_registers|sreg.0010000100000010~q ;
wire \U1|Inst_ov7670_registers|WideOr2~2_combout ;
wire \U1|Inst_ov7670_registers|Decoder0~49_combout ;
wire \U1|Inst_ov7670_registers|sreg.0011100001110001~q ;
wire \U1|Inst_ov7670_registers|Decoder0~48_combout ;
wire \U1|Inst_ov7670_registers|sreg.0011100100101010~q ;
wire \U1|Inst_ov7670_registers|Decoder0~50_combout ;
wire \U1|Inst_ov7670_registers|sreg.0011110001111000~q ;
wire \U1|Inst_ov7670_registers|WideOr2~1_combout ;
wire \U1|Inst_ov7670_registers|Decoder0~47_combout ;
wire \U1|Inst_ov7670_registers|sreg.0011111000000000~q ;
wire \U1|Inst_ov7670_registers|Decoder0~46_combout ;
wire \U1|Inst_ov7670_registers|sreg.0011110111000000~q ;
wire \U1|Inst_ov7670_registers|Decoder0~45_combout ;
wire \U1|Inst_ov7670_registers|sreg.0011101000000100~q ;
wire \U1|Inst_ov7670_registers|Decoder0~44_combout ;
wire \U1|Inst_ov7670_registers|sreg.0010100100000111~q ;
wire \U1|Inst_ov7670_registers|sreg.1011100000001010~q ;
wire \U1|Inst_ov7670_registers|WideOr2~0_combout ;
wire \U1|Inst_ov7670_registers|WideOr2~combout ;
wire \U1|Inst_ov7670_registers|Decoder0~60_combout ;
wire \U1|Inst_ov7670_registers|sreg.0000001100001010~q ;
wire \U1|Inst_ov7670_registers|WideOr3~2_combout ;
wire \U1|Inst_ov7670_registers|Decoder0~59_combout ;
wire \U1|Inst_ov7670_registers|sreg.0000111101001011~q ;
wire \U1|Inst_ov7670_registers|Decoder0~58_combout ;
wire \U1|Inst_ov7670_registers|sreg.0000111001100001~q ;
wire \U1|Inst_ov7670_registers|WideOr3~1_combout ;
wire \U1|Inst_ov7670_registers|Decoder0~56_combout ;
wire \U1|Inst_ov7670_registers|sreg.0000010000000000~q ;
wire \U1|Inst_ov7670_registers|Decoder0~57_combout ;
wire \U1|Inst_ov7670_registers|sreg.0000110000000000~q ;
wire \U1|Inst_ov7670_registers|WideOr3~0_combout ;
wire \U1|Inst_ov7670_registers|WideOr3~combout ;
wire \U1|Inst_ov7670_registers|Decoder0~63_combout ;
wire \U1|Inst_ov7670_registers|sreg.0001100100000011~q ;
wire \U1|Inst_ov7670_registers|Decoder0~64_combout ;
wire \U1|Inst_ov7670_registers|sreg.0001111000110111~q ;
wire \U1|Inst_ov7670_registers|sreg.1001101000000000~q ;
wire \U1|Inst_ov7670_registers|WideOr4~1_combout ;
wire \U1|Inst_ov7670_registers|Decoder0~61_combout ;
wire \U1|Inst_ov7670_registers|sreg.0001100001100001~q ;
wire \U1|Inst_ov7670_registers|Decoder0~62_combout ;
wire \U1|Inst_ov7670_registers|sreg.0001101001111011~q ;
wire \U1|Inst_ov7670_registers|WideOr4~0_combout ;
wire \U1|Inst_ov7670_registers|WideOr4~combout ;
wire \U1|Inst_ov7670_registers|Decoder0~67_combout ;
wire \U1|Inst_ov7670_registers|sreg.0001011100010001~q ;
wire \U1|Inst_ov7670_registers|WideOr5~2_combout ;
wire \U1|Inst_ov7670_registers|Decoder0~65_combout ;
wire \U1|Inst_ov7670_registers|sreg.0001010000000000~q ;
wire \U1|Inst_ov7670_registers|sreg.0111010000010000~q ;
wire \U1|Inst_ov7670_registers|WideOr5~0_combout ;
wire \U1|Inst_ov7670_registers|Decoder0~66_combout ;
wire \U1|Inst_ov7670_registers|sreg.0001011000000010~q ;
wire \U1|Inst_ov7670_registers|WideOr5~1_combout ;
wire \U1|Inst_ov7670_registers|WideOr5~combout ;
wire \U1|Inst_ov7670_registers|WideOr6~1_combout ;
wire \U1|Inst_ov7670_registers|Decoder0~69_combout ;
wire \U1|Inst_ov7670_registers|sreg.0001001000000100~q ;
wire \U1|Inst_ov7670_registers|WideOr6~3_combout ;
wire \U1|Inst_ov7670_registers|WideOr6~0_combout ;
wire \U1|Inst_ov7670_registers|sreg~78_combout ;
wire \U1|Inst_ov7670_registers|sreg.0001001010000000~q ;
wire \U1|Inst_ov7670_registers|WideOr6~2_combout ;
wire \U1|Inst_ov7670_registers|Decoder0~68_combout ;
wire \U1|Inst_ov7670_registers|sreg.0001001111100111~q ;
wire \U1|Inst_ov7670_registers|WideOr9~0_combout ;
wire \U1|Inst_ov7670_registers|WideOr6~combout ;
wire \U1|Inst_ov7670_registers|WideOr7~2_combout ;
wire \U1|Inst_ov7670_registers|sreg.0011010100001011~q ;
wire \U1|Inst_ov7670_registers|Decoder0~70_combout ;
wire \U1|Inst_ov7670_registers|sreg.0001000100001111~q ;
wire \U1|Inst_ov7670_registers|WideOr7~0_combout ;
wire \U1|Inst_ov7670_registers|WideOr7~1_combout ;
wire \U1|Inst_ov7670_registers|WideOr7~3_combout ;
wire \U1|Inst_ov7670_registers|WideOr7~combout ;
wire \U1|Inst_ov7670_registers|WideOr8~combout ;
wire \U1|Inst_ov7670_registers|WideOr9~1_combout ;
wire \U1|Inst_ov7670_registers|sreg.0100110101000000~q ;
wire \U1|Inst_ov7670_registers|WideOr9~2_combout ;
wire \U1|Inst_ov7670_registers|WideOr9~combout ;
wire \U1|Inst_ov7670_registers|WideOr10~0_combout ;
wire \U1|Inst_ov7670_registers|WideOr10~combout ;
wire \U1|Inst_ov7670_registers|WideOr11~combout ;
wire \U1|Inst_ov7670_registers|WideOr12~2_combout ;
wire \U1|Inst_ov7670_registers|WideOr12~1_combout ;
wire \U1|Inst_ov7670_registers|WideOr12~combout ;
wire \U1|Inst_ov7670_registers|sreg.0101000100001100~DUPLICATE_q ;
wire \U1|Inst_ov7670_registers|WideOr13~0_combout ;
wire \U1|Inst_ov7670_registers|WideOr13~combout ;
wire \U1|Inst_ov7670_registers|WideOr14~0_combout ;
wire \U1|Inst_ov7670_registers|WideOr14~combout ;
wire \U1|Inst_ov7670_registers|WideOr15~0_combout ;
wire \U1|Inst_ov7670_registers|WideOr15~1_combout ;
wire \U1|Inst_ov7670_registers|WideOr15~combout ;
wire \U1|Inst_i2c_sender|data_sr~14_combout ;
wire \U1|Inst_i2c_sender|data_sr~13_combout ;
wire \U1|Inst_i2c_sender|data_sr~12_combout ;
wire \U1|Inst_i2c_sender|data_sr~11_combout ;
wire \U1|Inst_i2c_sender|data_sr~10_combout ;
wire \U1|Inst_i2c_sender|data_sr~9_combout ;
wire \U1|Inst_i2c_sender|data_sr~8_combout ;
wire \U1|Inst_i2c_sender|data_sr~7_combout ;
wire \U1|Inst_i2c_sender|data_sr~6_combout ;
wire \U1|Inst_i2c_sender|data_sr~5_combout ;
wire \U1|Inst_i2c_sender|data_sr~4_combout ;
wire \U1|Inst_i2c_sender|data_sr~3_combout ;
wire \U1|Inst_i2c_sender|data_sr~2_combout ;
wire \U1|Inst_i2c_sender|data_sr~1_combout ;
wire \U1|Inst_i2c_sender|always0~0_combout ;
wire \U1|Inst_i2c_sender|busy_sr[1]~DUPLICATE_q ;
wire \U1|Inst_i2c_sender|Selector0~1_combout ;
wire \U1|Inst_i2c_sender|Selector0~0_combout ;
wire \U1|Inst_i2c_sender|Selector0~2_combout ;
wire \U1|Inst_i2c_sender|Selector0~3_combout ;
wire \U1|Inst_i2c_sender|sioc~q ;
wire \U4|Add0~81_sumout ;
wire \U4|Add0~82 ;
wire \U4|Add0~57_sumout ;
wire \U4|Add0~58 ;
wire \U4|Add0~53_sumout ;
wire \U4|Add0~54 ;
wire \U4|Add0~61_sumout ;
wire \U4|Add0~62 ;
wire \U4|Add0~65_sumout ;
wire \U4|Add0~66 ;
wire \U4|Add0~49_sumout ;
wire \U4|Equal3~0_combout ;
wire \U4|Add0~50 ;
wire \U4|Add0~69_sumout ;
wire \U4|Add0~70 ;
wire \U4|Add0~45_sumout ;
wire \U4|Add0~46 ;
wire \U4|Add0~73_sumout ;
wire \U4|Add0~74 ;
wire \U4|Add0~77_sumout ;
wire \U4|Equal1~0_combout ;
wire \U4|Add0~78 ;
wire \U4|Add0~17_sumout ;
wire \U4|Add0~18 ;
wire \U4|Add0~21_sumout ;
wire \U4|Add0~22 ;
wire \U4|Add0~1_sumout ;
wire \U4|Add0~2 ;
wire \U4|Add0~25_sumout ;
wire \U4|Add0~26 ;
wire \U4|Add0~29_sumout ;
wire \U4|Add0~30 ;
wire \U4|Add0~33_sumout ;
wire \U4|pixel_count[15]~DUPLICATE_q ;
wire \U4|Add0~34 ;
wire \U4|Add0~37_sumout ;
wire \U4|Add0~38 ;
wire \U4|Add0~13_sumout ;
wire \U4|pixel_count[17]~DUPLICATE_q ;
wire \U4|Add0~14 ;
wire \U4|Add0~9_sumout ;
wire \U4|Add0~10 ;
wire \U4|Add0~5_sumout ;
wire \U4|VGA_BLANK_N~0_combout ;
wire \U4|Equal1~1_combout ;
wire \U4|pixel_count[20]~DUPLICATE_q ;
wire \U4|Add0~6 ;
wire \U4|Add0~41_sumout ;
wire \U4|VGA_BLANK_N~1_combout ;
wire \U4|Equal3~1_combout ;
wire \U4|Equal3~2_combout ;
wire \U4|state[0]~DUPLICATE_q ;
wire \U4|Selector1~0_combout ;
wire \U4|Selector1~1_combout ;
wire \U4|Selector1~2_combout ;
wire \U4|Selector0~0_combout ;
wire \U4|Equal7~0_combout ;
wire \U4|Add1~45_sumout ;
wire \U4|line_count[4]~0_combout ;
wire \U4|Add1~46 ;
wire \U4|Add1~33_sumout ;
wire \U4|Add1~34 ;
wire \U4|Add1~29_sumout ;
wire \U4|Add1~30 ;
wire \U4|Add1~18 ;
wire \U4|Add1~13_sumout ;
wire \U4|Add1~14 ;
wire \U4|Add1~5_sumout ;
wire \U4|line_count[9]~DUPLICATE_q ;
wire \U4|Add1~6 ;
wire \U4|Add1~1_sumout ;
wire \U4|Add1~2 ;
wire \U4|Add1~41_sumout ;
wire \U4|Add1~42 ;
wire \U4|Add1~9_sumout ;
wire \U4|Add1~10 ;
wire \U4|Add1~37_sumout ;
wire \U4|Equal0~2_combout ;
wire \U4|Equal0~1_combout ;
wire \U4|Equal0~3_combout ;
wire \U4|line_count[3]~DUPLICATE_q ;
wire \U4|Add1~17_sumout ;
wire \U4|Add1~38 ;
wire \U4|Add1~25_sumout ;
wire \U4|Add1~26 ;
wire \U4|Add1~21_sumout ;
wire \U4|Equal0~0_combout ;
wire \U4|vsync~0_combout ;
wire \U4|vsync~1_combout ;
wire \OV7670_PCLK~input_o ;
wire \OV7670_PCLK~inputCLKENA0_outclk ;
wire \DUT1|Add0~17_sumout ;
wire \OV7670_HREF~input_o ;
wire \OV7670_VSYNC~input_o ;
wire \DUT1|href_last~q ;
wire \DUT1|y_downscaler~0_combout ;
wire \DUT1|y_downscaler~q ;
wire \DUT1|pixel_phase~0_combout ;
wire \DUT1|pixel_phase~q ;
wire \DUT1|x_downscaler~0_combout ;
wire \DUT1|x_downscaler~q ;
wire \DUT1|pixel_ready~0_combout ;
wire \DUT1|pixel_ready~q ;
wire \DUT1|we~combout ;
wire \DUT1|address[12]~0_combout ;
wire \DUT1|Add0~18 ;
wire \DUT1|Add0~21_sumout ;
wire \DUT1|Add0~22 ;
wire \DUT1|Add0~25_sumout ;
wire \DUT1|Add0~26 ;
wire \DUT1|Add0~29_sumout ;
wire \DUT1|Add0~30 ;
wire \DUT1|Add0~33_sumout ;
wire \DUT1|Add0~34 ;
wire \DUT1|Add0~37_sumout ;
wire \DUT1|Add0~38 ;
wire \DUT1|Add0~41_sumout ;
wire \DUT1|Add0~42 ;
wire \DUT1|Add0~45_sumout ;
wire \DUT1|Add0~46 ;
wire \DUT1|Add0~49_sumout ;
wire \DUT1|Add0~50 ;
wire \DUT1|Add0~53_sumout ;
wire \DUT1|Add0~54 ;
wire \DUT1|Add0~57_sumout ;
wire \DUT1|Add0~58 ;
wire \DUT1|Add0~61_sumout ;
wire \DUT1|Add0~62 ;
wire \DUT1|Add0~65_sumout ;
wire \DUT1|Add0~66 ;
wire \DUT1|Add0~9_sumout ;
wire \DUT1|Add0~10 ;
wire \DUT1|Add0~1_sumout ;
wire \DUT1|Add0~2 ;
wire \DUT1|Add0~5_sumout ;
wire \DUT1|Add0~6 ;
wire \DUT1|Add0~13_sumout ;
wire \U5|Add1~17_sumout ;
wire \U5|LessThan1~0_combout ;
wire \U5|Add1~26 ;
wire \U5|Add1~29_sumout ;
wire \U4|VGA_BLANK_N~2_combout ;
wire \U4|line_count[11]~DUPLICATE_q ;
wire \U4|LessThan2~0_combout ;
wire \U4|VGA_BLANK_N~3_combout ;
wire \U5|Add0~25_sumout ;
wire \U4|LessThan4~1_combout ;
wire \U4|VGA_BLANK_N~4_combout ;
wire \U4|LessThan4~0_combout ;
wire \U4|VGA_BLANK_N~combout ;
wire \U5|Add0~26 ;
wire \U5|Add0~13_sumout ;
wire \U5|Add0~14 ;
wire \U5|Add0~9_sumout ;
wire \U5|Add0~10 ;
wire \U5|Add0~1_sumout ;
wire \U5|Add0~2 ;
wire \U5|Add0~17_sumout ;
wire \U5|Add0~18 ;
wire \U5|Add0~21_sumout ;
wire \U5|Add0~22 ;
wire \U5|Add0~5_sumout ;
wire \U5|Add0~6 ;
wire \U5|Add0~33_sumout ;
wire \U5|Add0~34 ;
wire \U5|Add0~37_sumout ;
wire \U5|Add0~38 ;
wire \U5|Add0~29_sumout ;
wire \U5|LessThan0~0_combout ;
wire \U5|LessThan0~1_combout ;
wire \U5|y_count[8]~0_combout ;
wire \U5|LessThan1~1_combout ;
wire \U5|Add1~18 ;
wire \U5|Add1~13_sumout ;
wire \U5|Add1~14 ;
wire \U5|Add1~9_sumout ;
wire \U5|Add1~10 ;
wire \U5|Add1~5_sumout ;
wire \U5|Add1~6 ;
wire \U5|Add1~1_sumout ;
wire \U5|Add1~2 ;
wire \U5|Add1~33_sumout ;
wire \U5|Add1~34 ;
wire \U5|Add1~21_sumout ;
wire \U5|Add1~22 ;
wire \U5|Add1~25_sumout ;
wire \U5|x_count[7]~DUPLICATE_q ;
wire \U3|Add3~18 ;
wire \U3|Add3~19 ;
wire \U3|Add3~22 ;
wire \U3|Add3~23 ;
wire \U3|Add3~26 ;
wire \U3|Add3~27 ;
wire \U3|Add3~30 ;
wire \U3|Add3~31 ;
wire \U3|Add3~34 ;
wire \U3|Add3~35 ;
wire \U3|Add3~38 ;
wire \U3|Add3~39 ;
wire \U3|Add3~42 ;
wire \U3|Add3~43 ;
wire \U3|Add3~10 ;
wire \U3|Add3~11 ;
wire \U3|Add3~13_sumout ;
wire \U3|Add3~9_sumout ;
wire \U3|Add3~14 ;
wire \U3|Add3~15 ;
wire \U3|Add3~5_sumout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ;
wire \OV7670_DATA[0]~input_o ;
wire \DUT1|red[0]~feeder_combout ;
wire \DUT1|red[0]~0_combout ;
wire \U3|Add3~17_sumout ;
wire \U3|Add3~21_sumout ;
wire \U3|Add3~25_sumout ;
wire \U3|Add3~29_sumout ;
wire \U3|Add3~33_sumout ;
wire \U3|Add3~37_sumout ;
wire \U3|Add3~41_sumout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8~portbdataout ;
wire \U3|data_out[8]~2_combout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~feeder_combout ;
wire \U3|Add3~6 ;
wire \U3|Add3~7 ;
wire \U3|Add3~1_sumout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68~portbdataout ;
wire \U3|data_out[8]~1_combout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56~portbdataout ;
wire \U3|data_out[8]~3_combout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8~portbdataout ;
wire \U3|data_out[8]~0_combout ;
wire \overlay_inst|roi_border~2_combout ;
wire \overlay_inst|roi_border~1_combout ;
wire \overlay_inst|roi_border~0_combout ;
wire \U4|r[0]~2_combout ;
wire \U5|always1~1_combout ;
wire \U5|always1~2_combout ;
wire \U5|always1~0_combout ;
wire \U4|r[0]~0_combout ;
wire \U4|r[0]~1_combout ;
wire \U4|r[0]~3_combout ;
wire \OV7670_DATA[1]~input_o ;
wire \DUT1|red[1]~feeder_combout ;
wire \U3|rdaddress[8]~DUPLICATE_q ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33~portbdataout ;
wire \U3|data_out[9]~7_combout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69~portbdataout ;
wire \U3|data_out[9]~6_combout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57~portbdataout ;
wire \U3|data_out[9]~5_combout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45~portbdataout ;
wire \U3|data_out[9]~8_combout ;
wire \U4|r[1]~4_combout ;
wire \OV7670_DATA[2]~input_o ;
wire \DUT1|red[2]~feeder_combout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70~portbdataout ;
wire \U3|data_out[10]~13_combout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22~portbdataout ;
wire \U3|data_out[10]~10_combout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94~portbdataout ;
wire \U3|data_out[10]~11_combout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34~portbdataout ;
wire \U3|data_out[10]~12_combout ;
wire \U4|r[2]~5_combout ;
wire \OV7670_DATA[3]~input_o ;
wire \DUT1|red[3]~feeder_combout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95~portbdataout ;
wire \U3|data_out[11]~18_combout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71~portbdataout ;
wire \U3|data_out[11]~16_combout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83~portbdataout ;
wire \U3|data_out[11]~17_combout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59~portbdataout ;
wire \U3|data_out[11]~15_combout ;
wire \U4|r[3]~6_combout ;
wire \OV7670_DATA[4]~input_o ;
wire \DUT1|green[0]~feeder_combout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28~portbdataout ;
wire \U3|data_out[4]~22_combout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76~portbdataout ;
wire \U3|data_out[4]~23_combout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64~portbdataout ;
wire \U3|data_out[4]~21_combout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40~portbdataout ;
wire \U3|data_out[4]~20_combout ;
wire \U4|g[0]~0_combout ;
wire \OV7670_DATA[5]~input_o ;
wire \DUT1|green[1]~feeder_combout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77~portbdataout ;
wire \U3|data_out[5]~27_combout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65~portbdataout ;
wire \U3|data_out[5]~26_combout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53~portbdataout ;
wire \U3|data_out[5]~25_combout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89~portbdataout ;
wire \U3|data_out[5]~28_combout ;
wire \U4|g[1]~1_combout ;
wire \OV7670_DATA[6]~input_o ;
wire \DUT1|green[2]~feeder_combout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42~portbdataout ;
wire \U3|data_out[6]~32_combout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90~portbdataout ;
wire \U3|data_out[6]~31_combout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18~portbdataout ;
wire \U3|data_out[6]~30_combout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54~portbdataout ;
wire \U3|data_out[6]~33_combout ;
wire \U4|g[2]~2_combout ;
wire \OV7670_DATA[7]~input_o ;
wire \DUT1|green[3]~feeder_combout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79~portbdataout ;
wire \U3|data_out[7]~37_combout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67~portbdataout ;
wire \U3|data_out[7]~36_combout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91~portbdataout ;
wire \U3|data_out[7]~38_combout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7~portbdataout ;
wire \U3|data_out[7]~35_combout ;
wire \U4|g[3]~3_combout ;
wire \DUT1|blue[0]~feeder_combout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84~portbdataout ;
wire \U3|data_out[0]~43_combout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36~portbdataout ;
wire \U3|data_out[0]~42_combout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12~portbdataout ;
wire \U3|data_out[0]~40_combout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48~portbdataout ;
wire \U3|data_out[0]~41_combout ;
wire \U4|b[0]~0_combout ;
wire \DUT1|blue[1]~feeder_combout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13~portbdataout ;
wire \U3|data_out[1]~46_combout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85~portbdataout ;
wire \U3|data_out[1]~48_combout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25~portbdataout ;
wire \U3|data_out[1]~47_combout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1~portbdataout ;
wire \U3|data_out[1]~45_combout ;
wire \U4|b[1]~1_combout ;
wire \DUT1|blue[2]~feeder_combout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2~portbdataout ;
wire \U3|data_out[2]~52_combout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62~portbdataout ;
wire \U3|data_out[2]~53_combout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38~portbdataout ;
wire \U3|data_out[2]~50_combout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74~portbdataout ;
wire \U3|data_out[2]~51_combout ;
wire \U4|b[2]~2_combout ;
wire \DUT1|blue[3]~feeder_combout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63~portbdataout ;
wire \U3|data_out[3]~56_combout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51~portbdataout ;
wire \U3|data_out[3]~55_combout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39~portbdataout ;
wire \U3|data_out[3]~58_combout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27~portbdataout ;
wire \U3|data_out[3]~57_combout ;
wire \U4|b[3]~3_combout ;
wire \u_display|current_state[0]~0_combout ;
wire \u_display|current_state[0]~DUPLICATE_q ;
wire \u_display|Equal0~2_combout ;
wire \u_display|count~0_combout ;
wire \u_display|count[0]~DUPLICATE_q ;
wire \u_display|count[2]~2_combout ;
wire \u_display|count~1_combout ;
wire \u_display|count~3_combout ;
wire \u_display|count[3]~DUPLICATE_q ;
wire \u_display|Selector0~0_combout ;
wire \u_display|bcd0[1]~2_combout ;
wire \u_display|current_state[1]~DUPLICATE_q ;
wire \u_display|bcd0[3]~4_combout ;
wire \u_display|bcd0[2]~3_combout ;
wire \u_display|Equal0~1_combout ;
wire \u_display|bcd0[3]~0_combout ;
wire \u_display|Equal3~0_combout ;
wire \U5|always1~3_combout ;
wire \U5|always1~4_combout ;
wire \U5|always1~5_combout ;
wire \U5|hsv_converter|LessThan4~0_combout ;
wire \U5|hsv_converter|LessThan4~1_combout ;
wire \U5|hsv_converter|always0~6_combout ;
wire \U5|hsv_converter|always0~7_combout ;
wire \U5|hsv_converter|LessThan2~0_combout ;
wire \U5|hsv_converter|LessThan2~1_combout ;
wire \U5|hsv_converter|always0~4_combout ;
wire \U5|hsv_converter|always0~5_combout ;
wire \U5|hsv_converter|min_val~0_combout ;
wire \U5|hsv_converter|always0~2_combout ;
wire \U5|hsv_converter|always0~3_combout ;
wire \U5|hsv_converter|always0~0_combout ;
wire \U5|hsv_converter|always0~1_combout ;
wire \U5|hsv_converter|max_val~0_combout ;
wire \U5|hsv_converter|Add0~1_sumout ;
wire \U5|hsv_converter|delta[0]~feeder_combout ;
wire \U5|hsv_converter|delta[0]~DUPLICATE_q ;
wire \U5|hsv_converter|min_val~1_combout ;
wire \U5|hsv_converter|max_val~1_combout ;
wire \U5|hsv_converter|max_val~3_combout ;
wire \U5|hsv_converter|min_val~3_combout ;
wire \U5|hsv_converter|min_val~2_combout ;
wire \U5|hsv_converter|max_val~2_combout ;
wire \U5|hsv_converter|Add0~2 ;
wire \U5|hsv_converter|Add0~3 ;
wire \U5|hsv_converter|Add0~6 ;
wire \U5|hsv_converter|Add0~7 ;
wire \U5|hsv_converter|Add0~10 ;
wire \U5|hsv_converter|Add0~11 ;
wire \U5|hsv_converter|Add0~14 ;
wire \U5|hsv_converter|Add0~15 ;
wire \U5|hsv_converter|Add0~18 ;
wire \U5|hsv_converter|Add0~19 ;
wire \U5|hsv_converter|Add0~21_sumout ;
wire \U5|hsv_converter|Add0~13_sumout ;
wire \U5|hsv_converter|Add0~22 ;
wire \U5|hsv_converter|Add0~23 ;
wire \U5|hsv_converter|Add0~29_sumout ;
wire \U5|hsv_converter|Add0~30 ;
wire \U5|hsv_converter|Add0~31 ;
wire \U5|hsv_converter|Add0~25_sumout ;
wire \U5|hsv_converter|Add0~17_sumout ;
wire \U5|hsv_converter|Equal0~0_combout ;
wire \U5|hsv_converter|Add0~9_sumout ;
wire \U5|hsv_converter|Add0~5_sumout ;
wire \U5|hsv_converter|Equal0~1_combout ;
wire \U5|hsv_converter|Equal0~2_combout ;
wire \U5|hsv_converter|Add1~34 ;
wire \U5|hsv_converter|Add1~35 ;
wire \U5|hsv_converter|Add1~30 ;
wire \U5|hsv_converter|Add1~31 ;
wire \U5|hsv_converter|Add1~26 ;
wire \U5|hsv_converter|Add1~27 ;
wire \U5|hsv_converter|Add1~22 ;
wire \U5|hsv_converter|Add1~23 ;
wire \U5|hsv_converter|Add1~18 ;
wire \U5|hsv_converter|Add1~19 ;
wire \U5|hsv_converter|Add1~14 ;
wire \U5|hsv_converter|Add1~15 ;
wire \U5|hsv_converter|Add1~10 ;
wire \U5|hsv_converter|Add1~11 ;
wire \U5|hsv_converter|Add1~6 ;
wire \U5|hsv_converter|Add1~7 ;
wire \U5|hsv_converter|Add1~1_sumout ;
wire \U5|hsv_converter|Add1~5_sumout ;
wire \U5|hsv_converter|Add1~9_sumout ;
wire \U5|hsv_converter|Add1~13_sumout ;
wire \U5|hsv_converter|Add1~17_sumout ;
wire \U5|hsv_converter|Add1~21_sumout ;
wire \U5|hsv_converter|Add1~25_sumout ;
wire \U5|hsv_converter|Add1~29_sumout ;
wire \U5|hsv_converter|Add1~33_sumout ;
wire \U5|hsv_converter|Add2~54 ;
wire \U5|hsv_converter|Add2~55 ;
wire \U5|hsv_converter|Add2~50 ;
wire \U5|hsv_converter|Add2~51 ;
wire \U5|hsv_converter|Add2~46 ;
wire \U5|hsv_converter|Add2~47 ;
wire \U5|hsv_converter|Add2~42 ;
wire \U5|hsv_converter|Add2~43 ;
wire \U5|hsv_converter|Add2~38 ;
wire \U5|hsv_converter|Add2~39 ;
wire \U5|hsv_converter|Add2~34 ;
wire \U5|hsv_converter|Add2~35 ;
wire \U5|hsv_converter|Add2~30 ;
wire \U5|hsv_converter|Add2~31 ;
wire \U5|hsv_converter|Add2~26 ;
wire \U5|hsv_converter|Add2~27 ;
wire \U5|hsv_converter|Add2~22 ;
wire \U5|hsv_converter|Add2~23 ;
wire \U5|hsv_converter|Add2~18 ;
wire \U5|hsv_converter|Add2~19 ;
wire \U5|hsv_converter|Add2~14 ;
wire \U5|hsv_converter|Add2~15 ;
wire \U5|hsv_converter|Add2~10 ;
wire \U5|hsv_converter|Add2~11 ;
wire \U5|hsv_converter|Add2~6 ;
wire \U5|hsv_converter|Add2~7 ;
wire \U5|hsv_converter|Add2~1_sumout ;
wire \U5|hsv_converter|max_channel.00~q ;
wire \U5|hsv_converter|max_channel_d.00~q ;
wire \U5|hsv_converter|max_channel~5_combout ;
wire \U5|hsv_converter|max_channel.10~q ;
wire \U5|hsv_converter|max_channel_d.10~q ;
wire \U5|hsv_converter|max_channel~6_combout ;
wire \U5|hsv_converter|max_channel.01~q ;
wire \U5|hsv_converter|max_channel_d.01~q ;
wire \U5|hsv_converter|h_out[3]~0_combout ;
wire \U5|hsv_converter|Add5~34 ;
wire \U5|hsv_converter|Add5~35 ;
wire \U5|hsv_converter|Add5~30 ;
wire \U5|hsv_converter|Add5~31 ;
wire \U5|hsv_converter|Add5~26 ;
wire \U5|hsv_converter|Add5~27 ;
wire \U5|hsv_converter|Add5~22 ;
wire \U5|hsv_converter|Add5~23 ;
wire \U5|hsv_converter|Add5~18 ;
wire \U5|hsv_converter|Add5~19 ;
wire \U5|hsv_converter|Add5~14 ;
wire \U5|hsv_converter|Add5~15 ;
wire \U5|hsv_converter|Add5~10 ;
wire \U5|hsv_converter|Add5~11 ;
wire \U5|hsv_converter|Add5~5_sumout ;
wire \U5|hsv_converter|Add5~6 ;
wire \U5|hsv_converter|Add5~7 ;
wire \U5|hsv_converter|Add5~1_sumout ;
wire \U5|hsv_converter|Add5~9_sumout ;
wire \U5|hsv_converter|Add5~13_sumout ;
wire \U5|hsv_converter|Add5~17_sumout ;
wire \U5|hsv_converter|Add5~21_sumout ;
wire \U5|hsv_converter|Add5~25_sumout ;
wire \U5|hsv_converter|Add5~29_sumout ;
wire \U5|hsv_converter|Add5~33_sumout ;
wire \U5|hsv_converter|Add6~54 ;
wire \U5|hsv_converter|Add6~55 ;
wire \U5|hsv_converter|Add6~50 ;
wire \U5|hsv_converter|Add6~51 ;
wire \U5|hsv_converter|Add6~46 ;
wire \U5|hsv_converter|Add6~47 ;
wire \U5|hsv_converter|Add6~42 ;
wire \U5|hsv_converter|Add6~43 ;
wire \U5|hsv_converter|Add6~38 ;
wire \U5|hsv_converter|Add6~39 ;
wire \U5|hsv_converter|Add6~34 ;
wire \U5|hsv_converter|Add6~35 ;
wire \U5|hsv_converter|Add6~30 ;
wire \U5|hsv_converter|Add6~31 ;
wire \U5|hsv_converter|Add6~26 ;
wire \U5|hsv_converter|Add6~27 ;
wire \U5|hsv_converter|Add6~22 ;
wire \U5|hsv_converter|Add6~23 ;
wire \U5|hsv_converter|Add6~18 ;
wire \U5|hsv_converter|Add6~19 ;
wire \U5|hsv_converter|Add6~14 ;
wire \U5|hsv_converter|Add6~15 ;
wire \U5|hsv_converter|Add6~10 ;
wire \U5|hsv_converter|Add6~11 ;
wire \U5|hsv_converter|Add6~6 ;
wire \U5|hsv_converter|Add6~7 ;
wire \U5|hsv_converter|Add6~1_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_0_result_int[0]~2 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_0_result_int[0]~3 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[0]~3_combout ;
wire \U5|hsv_converter|Add6~5_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_1_result_int[0]~10 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_1_result_int[0]~11 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_1_result_int[1]~1_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_1_result_int[1]~2 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_1_result_int[1]~3 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_1_result_int[2]~5_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout ;
wire \U5|hsv_converter|Add6~9_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~14 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~15 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~10 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~11 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[10]~2_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[2]~6 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[2]~7 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[10]~4_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[9]~12_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~13_sumout ;
wire \U5|hsv_converter|Add6~13_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~22_cout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~18 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~14 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~10 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~5_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~6 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~1_sumout ;
wire \U5|hsv_converter|Equal0~3_combout ;
wire \U5|hsv_converter|Equal0~4_combout ;
wire \U5|hsv_converter|Equal0~5_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[30]~1_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[20]~5_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[19]~13_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~9_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~13_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[18]~21_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~17_sumout ;
wire \U5|hsv_converter|Add6~17_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~26_cout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~22 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~18 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~14 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~10 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~5_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~6 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~1_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[30]~6_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[29]~14_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~9_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[28]~22_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~13_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~17_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[27]~30_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~21_sumout ;
wire \U5|hsv_converter|Add6~21_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~30_cout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~26 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~22 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~18 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~14 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~10 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~6 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~1_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[40]~7_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~5_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[39]~15_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~9_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[38]~23_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~13_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[37]~31_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~17_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~21_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[36]~40_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~25_sumout ;
wire \U5|hsv_converter|Add6~25_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~34_cout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~30 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~26 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~22 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~18 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~14 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~10 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~5_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[50]~0_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~6 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~1_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[50]~8_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[49]~16_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~9_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[48]~24_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~13_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[47]~32_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~17_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[46]~41_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~21_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~25_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[45]~49_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~29_sumout ;
wire \U5|hsv_converter|Add6~29_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~38_cout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~34 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~30 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~26 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~22 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~18 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~14 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~10 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~6 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~1_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[60]~9_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~5_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[60]~10_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[59]~17_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~9_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[58]~20_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~13_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[58]~25_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[57]~33_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~17_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[56]~39_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~21_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[56]~42_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[55]~50_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~25_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[54]~57_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~29_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~33_sumout ;
wire \U5|hsv_converter|Add6~33_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~42_cout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~38 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~34 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~30 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~26 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~22 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~18 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~14 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~10 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~6_cout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~1_sumout ;
wire \U5|hsv_converter|Add9~34 ;
wire \U5|hsv_converter|Add9~35 ;
wire \U5|hsv_converter|Add9~30 ;
wire \U5|hsv_converter|Add9~31 ;
wire \U5|hsv_converter|Add9~26 ;
wire \U5|hsv_converter|Add9~27 ;
wire \U5|hsv_converter|Add9~22 ;
wire \U5|hsv_converter|Add9~23 ;
wire \U5|hsv_converter|Add9~18 ;
wire \U5|hsv_converter|Add9~19 ;
wire \U5|hsv_converter|Add9~14 ;
wire \U5|hsv_converter|Add9~15 ;
wire \U5|hsv_converter|Add9~10 ;
wire \U5|hsv_converter|Add9~11 ;
wire \U5|hsv_converter|Add9~5_sumout ;
wire \U5|hsv_converter|Add9~6 ;
wire \U5|hsv_converter|Add9~7 ;
wire \U5|hsv_converter|Add9~1_sumout ;
wire \U5|hsv_converter|Add9~9_sumout ;
wire \U5|hsv_converter|Add9~13_sumout ;
wire \U5|hsv_converter|Add9~17_sumout ;
wire \U5|hsv_converter|Add9~21_sumout ;
wire \U5|hsv_converter|Add9~25_sumout ;
wire \U5|hsv_converter|Add9~29_sumout ;
wire \U5|hsv_converter|Add9~33_sumout ;
wire \U5|hsv_converter|Add10~54 ;
wire \U5|hsv_converter|Add10~55 ;
wire \U5|hsv_converter|Add10~50 ;
wire \U5|hsv_converter|Add10~51 ;
wire \U5|hsv_converter|Add10~46 ;
wire \U5|hsv_converter|Add10~47 ;
wire \U5|hsv_converter|Add10~42 ;
wire \U5|hsv_converter|Add10~43 ;
wire \U5|hsv_converter|Add10~38 ;
wire \U5|hsv_converter|Add10~39 ;
wire \U5|hsv_converter|Add10~34 ;
wire \U5|hsv_converter|Add10~35 ;
wire \U5|hsv_converter|Add10~30 ;
wire \U5|hsv_converter|Add10~31 ;
wire \U5|hsv_converter|Add10~26 ;
wire \U5|hsv_converter|Add10~27 ;
wire \U5|hsv_converter|Add10~22 ;
wire \U5|hsv_converter|Add10~23 ;
wire \U5|hsv_converter|Add10~18 ;
wire \U5|hsv_converter|Add10~19 ;
wire \U5|hsv_converter|Add10~14 ;
wire \U5|hsv_converter|Add10~15 ;
wire \U5|hsv_converter|Add10~10 ;
wire \U5|hsv_converter|Add10~11 ;
wire \U5|hsv_converter|Add10~6 ;
wire \U5|hsv_converter|Add10~7 ;
wire \U5|hsv_converter|Add10~1_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_0_result_int[0]~2 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_0_result_int[0]~3 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout ;
wire \U5|hsv_converter|Add10~5_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_1_result_int[0]~10 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_1_result_int[0]~11 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_1_result_int[1]~2 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_1_result_int[1]~3 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_1_result_int[2]~5_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_1_result_int[1]~1_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[10]~2_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[0]~3_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout ;
wire \U5|hsv_converter|Add10~9_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[0]~14 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[0]~15 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[1]~10 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[1]~11 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[2]~6 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[2]~7 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[10]~4_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[9]~12_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[0]~13_sumout ;
wire \U5|hsv_converter|Add10~13_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~22_cout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~18 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~14 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~10 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~6 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~1_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[20]~5_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~5_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[19]~13_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~9_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~13_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[18]~21_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~17_sumout ;
wire \U5|hsv_converter|Add10~17_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~26_cout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~22 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~18 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~14 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~10 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~5_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[30]~1_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~6 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~1_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[30]~6_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[29]~14_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~9_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[28]~22_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~13_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~17_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[27]~30_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~21_sumout ;
wire \U5|hsv_converter|Add10~21_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~30_cout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~26 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~22 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~18 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~14 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~10 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~6 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~1_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[40]~7_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~5_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[39]~15_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~9_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[38]~23_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~13_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[37]~31_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~17_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~21_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[36]~39_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~25_sumout ;
wire \U5|hsv_converter|Add10~25_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~34_cout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~30 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~26 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~22 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~18 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~14 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~10 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~5_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[50]~0_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~6 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~1_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[50]~8_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[49]~16_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~9_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[48]~24_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~13_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[47]~32_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~17_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[46]~40_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~21_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~25_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[45]~47_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~29_sumout ;
wire \U5|hsv_converter|Add10~29_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~38_cout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~34 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~30 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~26 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~22 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~18 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~14 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~10 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~6 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~1_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[60]~9_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~5_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[60]~10_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[59]~17_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~9_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~13_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[58]~20_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[58]~25_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[57]~33_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~17_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~21_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[56]~38_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[56]~41_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[55]~48_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~25_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[54]~53_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~29_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~33_sumout ;
wire \U5|hsv_converter|Add10~33_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~42_cout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~38 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~34 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~30 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~26 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~22 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~18 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~14 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~10 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~6_cout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~1_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[69]~11_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~9_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[69]~18_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[68]~26_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~13_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~17_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[67]~29_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[67]~34_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[66]~42_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~21_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~25_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[65]~46_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[65]~49_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[64]~54_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~29_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[63]~58_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~33_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~37_sumout ;
wire \U5|hsv_converter|Add10~37_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~42_cout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~38 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~34 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~30 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~26 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~22 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~18 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~14 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~10 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~6_cout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~1_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[77]~35_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~13_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~17_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[76]~37_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[76]~43_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[75]~50_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~21_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[74]~52_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~25_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[74]~55_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[73]~59_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~29_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[72]~61_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~33_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~37_sumout ;
wire \U5|hsv_converter|Add10~41_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~42_cout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~38 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~34 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~30 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~26 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~22 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~18 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~14 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~9_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~9_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[78]~19_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[78]~27_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~10 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~6_cout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~1_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[87]~28_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[87]~36_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[86]~44_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~13_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[85]~45_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~17_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[85]~51_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[84]~56_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~21_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[83]~57_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~25_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[83]~60_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[82]~62_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~29_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[81]~65_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~33_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~37_sumout ;
wire \U5|hsv_converter|Add10~45_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~42_cout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~38 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~34 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~30 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~26 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~22 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~18 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~14 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~10 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~6_cout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~1_sumout ;
wire \U5|hsv_converter|Add12~0_combout ;
wire \U5|hsv_converter|h_out~1_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[68]~26_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~13_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[67]~29_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~17_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[67]~34_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[66]~43_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~21_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~25_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[65]~48_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[65]~51_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[64]~58_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~29_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[63]~63_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~33_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~37_sumout ;
wire \U5|hsv_converter|Add6~37_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~42_cout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~38 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~34 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~30 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~26 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~22 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~18 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~14 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~9_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[69]~11_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~9_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[69]~18_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~10 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~6_cout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~1_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[78]~19_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[78]~27_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[77]~35_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~13_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~17_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[76]~38_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[76]~44_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[75]~52_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~21_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[74]~56_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~25_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[74]~59_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[73]~64_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~29_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[72]~68_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~33_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~37_sumout ;
wire \U5|hsv_converter|Add6~41_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~42_cout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~38 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~34 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~30 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~26 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~22 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~18 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~14 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~10 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~6_cout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~1_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[87]~28_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~9_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[87]~36_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[86]~45_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~13_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[85]~47_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~17_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[85]~53_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[84]~60_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~21_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[83]~62_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~25_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[83]~65_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[82]~69_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~29_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[81]~71_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~33_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~37_sumout ;
wire \U5|hsv_converter|Add6~45_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~42_cout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~38 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~34 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~30 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~26 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~22 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~18 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~14 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~10 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~6_cout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~1_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[96]~37_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~9_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[96]~46_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[95]~54_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~13_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[94]~55_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~17_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[94]~61_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[93]~66_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~21_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[92]~67_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~25_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[92]~70_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[91]~72_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~29_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[90]~73_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~33_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~37_sumout ;
wire \U5|hsv_converter|Add6~49_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~42_cout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~38 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~34 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~30 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~26 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~22 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~18 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~14 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~10 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~6_cout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1_sumout ;
wire \U5|hsv_converter|Add8~0_combout ;
wire \U5|hsv_converter|h_out~2_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~2 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~3 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout ;
wire \U5|hsv_converter|Add2~5_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~10 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~11 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~2 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~3 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~5_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~1_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[10]~2_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[0]~3_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout ;
wire \U5|hsv_converter|Add2~9_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~14 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~15 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~10 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~11 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~6 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~7 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[10]~4_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[9]~12_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~13_sumout ;
wire \U5|hsv_converter|Add2~13_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~22_cout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~18 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~14 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~10 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~5_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~6 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~1_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[30]~1_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[20]~5_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[19]~13_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~9_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~13_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[18]~21_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~17_sumout ;
wire \U5|hsv_converter|Add2~17_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~26_cout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~22 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~18 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~14 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~10 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~5_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~6 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~1_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[30]~6_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[29]~14_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~9_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[28]~22_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~13_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~17_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[27]~30_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~21_sumout ;
wire \U5|hsv_converter|Add2~21_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~30_cout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~26 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~22 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~18 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~14 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~10 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~6 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~1_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[40]~7_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~5_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[39]~15_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~9_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[38]~23_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~13_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[37]~31_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~17_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~21_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[36]~40_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~25_sumout ;
wire \U5|hsv_converter|Add2~25_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~34_cout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~30 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~26 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~22 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~18 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~14 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~10 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~5_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[50]~0_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~6 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~1_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[50]~8_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[49]~16_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~9_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[48]~24_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~13_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[47]~32_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~17_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[46]~41_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~21_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~25_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[45]~49_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~29_sumout ;
wire \U5|hsv_converter|Add2~29_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~38_cout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~34 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~30 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~26 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~22 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~18 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~14 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~10 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~6 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~1_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[59]~17_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~9_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[58]~20_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~13_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[58]~25_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[57]~33_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~17_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[56]~39_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~21_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[56]~42_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[55]~50_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~25_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[54]~57_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~29_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~33_sumout ;
wire \U5|hsv_converter|Add2~33_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~42_cout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~38 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~34 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~30 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~26 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~22 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~18 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~14 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~9_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[60]~9_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~5_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[60]~10_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~10 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~6_cout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~1_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[69]~11_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[69]~18_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[68]~26_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~13_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[67]~29_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~17_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[67]~34_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[66]~43_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~21_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[65]~48_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~25_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[65]~51_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[64]~58_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~29_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[63]~63_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~33_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~37_sumout ;
wire \U5|hsv_converter|Add2~37_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~42_cout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~38 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~34 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~30 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~26 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~22 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~18 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~14 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~10 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~6_cout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~1_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[77]~35_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~13_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[76]~38_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~17_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[76]~44_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[75]~52_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~21_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[74]~56_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~25_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[74]~59_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[73]~64_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~29_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[72]~68_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~33_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~37_sumout ;
wire \U5|hsv_converter|Add2~41_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~42_cout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~38 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~34 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~30 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~26 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~22 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~18 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~14 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~9_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~9_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[78]~19_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[78]~27_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~10 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~6_cout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~1_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[87]~28_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[87]~36_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[86]~45_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~13_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~17_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[85]~47_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[85]~53_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[84]~60_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~21_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[83]~62_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~25_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[83]~65_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[82]~69_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~29_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[81]~71_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~33_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~37_sumout ;
wire \U5|hsv_converter|Add2~45_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~42_cout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~38 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~34 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~30 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~26 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~22 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~18 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~14 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~10 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~6_cout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~1_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~9_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[96]~37_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[96]~46_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[95]~54_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~13_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[94]~55_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~17_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[94]~61_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[93]~66_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~21_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[92]~67_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~25_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[92]~70_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[91]~72_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~29_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[90]~73_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~33_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~37_sumout ;
wire \U5|hsv_converter|Add2~49_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~42_cout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~38 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~34 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~30 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~26 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~22 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~18 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~14 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~10 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~6_cout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1_sumout ;
wire \U5|hsv_converter|Add4~0_combout ;
wire \U5|hsv_converter|h_out~3_combout ;
wire \u_display|temp_value[8]~feeder_combout ;
wire \U5|hsv_converter|h_out~4_combout ;
wire \U5|hsv_converter|max_channel_d.00~DUPLICATE_q ;
wire \U5|hsv_converter|Add4~1_combout ;
wire \U5|hsv_converter|h_out~5_combout ;
wire \u_display|temp_value[7]~feeder_combout ;
wire \U5|hsv_converter|Add12~1_combout ;
wire \U5|hsv_converter|h_out~6_combout ;
wire \U5|hsv_converter|Add4~2_combout ;
wire \U5|hsv_converter|h_out~7_combout ;
wire \u_display|temp_value[6]~feeder_combout ;
wire \U5|hsv_converter|h_out~8_combout ;
wire \U5|hsv_converter|Add4~3_combout ;
wire \U5|hsv_converter|h_out~9_combout ;
wire \u_display|temp_value[5]~feeder_combout ;
wire \U5|hsv_converter|h_out~10_combout ;
wire \U5|hsv_converter|h_out~11_combout ;
wire \u_display|temp_value[4]~feeder_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[96]~63_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~9_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[96]~64_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[95]~66_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~13_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~17_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[94]~69_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[94]~70_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[93]~74_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~21_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~25_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[92]~81_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[92]~82_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[91]~87_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~29_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[90]~93_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~33_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~37_sumout ;
wire \U5|hsv_converter|Add10~49_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~42_cout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~38 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~34 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~30 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~26 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~22 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~18 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~14 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~10 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~6_cout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~1_sumout ;
wire \U5|hsv_converter|h_out~17_combout ;
wire \u_display|temp_value[3]~feeder_combout ;
wire \U5|hsv_converter|h_out[2]~13_combout ;
wire \U5|hsv_converter|h_out[2]~12_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~9_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[105]~74_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[105]~75_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[104]~76_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~13_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~17_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[103]~79_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[103]~80_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[102]~85_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~21_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[101]~89_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~25_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[101]~90_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[100]~94_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~29_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[99]~98_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~33_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~37_sumout ;
wire \U5|hsv_converter|Add2~53_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~42_cout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~38 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~34 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~30 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~26 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~22 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~18 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~14 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~10 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~6_cout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~1_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[105]~74_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~9_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[105]~75_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[104]~76_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~13_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[103]~79_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~17_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[103]~80_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[102]~85_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~21_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[101]~89_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~25_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[101]~90_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[100]~94_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~29_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[99]~98_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~33_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~37_sumout ;
wire \U5|hsv_converter|Add6~53_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~42_cout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~38 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~34 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~30 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~26 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~22 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~18 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~14 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~10 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~6_cout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~1_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[105]~67_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~9_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[105]~68_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[104]~71_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~13_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[103]~75_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~17_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[103]~76_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[102]~83_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~21_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[101]~88_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~25_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[101]~89_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[100]~94_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~29_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[99]~98_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~33_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~37_sumout ;
wire \U5|hsv_converter|Add10~53_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~42_cout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~38 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~34 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~30 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~26 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~22 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~18 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~14 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~10 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~6_cout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~1_sumout ;
wire \U5|hsv_converter|h_out~14_combout ;
wire \u_display|temp_value[2]~feeder_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[114]~77_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~9_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[114]~78_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[113]~81_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~13_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[113]~82_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[112]~86_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~17_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[111]~91_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~21_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[111]~92_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[110]~95_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~25_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[109]~99_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~29_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[109]~100_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[108]~102_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~33_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~37_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~38 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~34 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~30 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~26 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~22 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~18 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~14 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~10 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~6_cout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~1_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[114]~77_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~9_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[114]~78_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[113]~81_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~13_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[113]~82_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[112]~86_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~17_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[111]~91_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~21_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[111]~92_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[110]~95_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~25_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[109]~99_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~29_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[109]~100_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[108]~102_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~33_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~37_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~38 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~34 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~30 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~26 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~22 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~18 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~14 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~10 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~6_cout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~1_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~9_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[114]~72_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[114]~73_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[113]~77_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~13_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[113]~78_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[112]~84_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~17_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[111]~90_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~21_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[111]~91_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[110]~95_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~25_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[109]~99_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~29_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[109]~100_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[108]~102_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~33_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~37_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~38 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~34 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~30 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~26 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~22 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~18 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~14 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~10 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~6_cout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~1_sumout ;
wire \U5|hsv_converter|h_out~15_combout ;
wire \u_display|temp_value[1]~feeder_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[123]~83_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~9_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[123]~84_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[122]~87_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~13_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[122]~88_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~17_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[131]~93_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[120]~96_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~21_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[120]~97_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~25_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[129]~101_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~29_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[118]~103_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[118]~104_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~33_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[127]~105_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~37_sumout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_8~38_cout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_8~34_cout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_8~30_cout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_8~26_cout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_8~22_cout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_8~18_cout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_8~14_cout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_8~10_cout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_8~6_cout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_8~1_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[123]~79_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~9_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[123]~80_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[122]~85_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~13_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[122]~86_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~17_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[131]~92_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[120]~96_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~21_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[120]~97_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~25_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[129]~101_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[118]~103_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~29_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[118]~104_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~33_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[127]~105_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~37_sumout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_8~38_cout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_8~34_cout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_8~30_cout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_8~26_cout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_8~22_cout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_8~18_cout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_8~14_cout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_8~10_cout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_8~6_cout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_8~1_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[123]~83_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~9_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[123]~84_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[122]~87_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~13_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[122]~88_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~17_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[131]~93_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~21_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[120]~96_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[120]~97_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~25_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[129]~101_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~29_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[118]~103_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[118]~104_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~33_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[127]~105_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~37_sumout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_8~38_cout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_8~34_cout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_8~30_cout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_8~26_cout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_8~22_cout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_8~18_cout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_8~14_cout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_8~10_cout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_8~6_cout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_8~1_sumout ;
wire \U5|hsv_converter|h_out~16_combout ;
wire \u_display|temp_value~2_combout ;
wire \u_display|temp_value~1_combout ;
wire \u_display|temp_value~0_combout ;
wire \u_display|bcd0[0]~1_combout ;
wire \u_display|bcd0[0]~DUPLICATE_q ;
wire \u_display|Equal0~0_combout ;
wire \u_display|bcd0[3]~DUPLICATE_q ;
wire \u_display|digit0[3]~feeder_combout ;
wire \u_display|bcd0[2]~DUPLICATE_q ;
wire \u_display|bcd0[1]~DUPLICATE_q ;
wire \u_display|u_digit0|WideOr6~0_combout ;
wire \u_display|u_digit0|WideOr5~0_combout ;
wire \u_display|u_digit0|WideOr4~0_combout ;
wire \u_display|u_digit0|WideOr3~0_combout ;
wire \u_display|u_digit0|WideOr2~0_combout ;
wire \u_display|u_digit0|WideOr1~0_combout ;
wire \u_display|u_digit0|WideOr0~0_combout ;
wire \u_display|bcd1[0]~1_combout ;
wire \u_display|bcd1[0]~DUPLICATE_q ;
wire \u_display|bcd1[3]~4_combout ;
wire \u_display|bcd1[0]~0_combout ;
wire \u_display|bcd1[1]~2_combout ;
wire \u_display|bcd1[2]~3_combout ;
wire \u_display|u_digit1|WideOr6~0_combout ;
wire \u_display|u_digit1|WideOr5~0_combout ;
wire \u_display|u_digit1|WideOr4~0_combout ;
wire \u_display|u_digit1|WideOr3~0_combout ;
wire \u_display|u_digit1|WideOr2~0_combout ;
wire \u_display|u_digit1|WideOr1~0_combout ;
wire \u_display|u_digit1|WideOr0~0_combout ;
wire \u_display|bcd2[0]~1_combout ;
wire \u_display|bcd2[3]~0_combout ;
wire \u_display|bcd2[1]~2_combout ;
wire \u_display|bcd2[3]~4_combout ;
wire \u_display|bcd2[2]~3_combout ;
wire \u_display|bcd2[0]~DUPLICATE_q ;
wire \u_display|u_digit2|WideOr6~0_combout ;
wire \u_display|u_digit2|WideOr5~0_combout ;
wire \u_display|u_digit2|WideOr4~0_combout ;
wire \u_display|u_digit2|WideOr3~0_combout ;
wire \u_display|u_digit2|WideOr2~0_combout ;
wire \u_display|u_digit2|WideOr1~0_combout ;
wire \u_display|u_digit2|WideOr0~0_combout ;
wire \u_display|bcd3[0]~1_combout ;
wire \u_display|bcd3[0]~DUPLICATE_q ;
wire \u_display|bcd3[3]~4_combout ;
wire \u_display|bcd3[3]~DUPLICATE_q ;
wire \u_display|bcd3[3]~0_combout ;
wire \u_display|bcd3[1]~2_combout ;
wire \u_display|bcd3[2]~3_combout ;
wire \u_display|u_digit3|WideOr6~0_combout ;
wire \u_display|u_digit3|WideOr5~0_combout ;
wire \u_display|u_digit3|WideOr4~0_combout ;
wire \u_display|u_digit3|WideOr3~0_combout ;
wire \u_display|u_digit3|WideOr2~0_combout ;
wire \u_display|u_digit3|WideOr1~0_combout ;
wire \u_display|u_digit3|WideOr0~0_combout ;
wire [7:0] \U1|Inst_ov7670_registers|address ;
wire [3:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w ;
wire [3:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w ;
wire [31:0] \U1|Inst_i2c_sender|busy_sr ;
wire [11:0] \U4|line_count ;
wire [16:0] \DUT1|address ;
wire [7:0] \U5|hsv_converter|min_val ;
wire [3:0] \u_display|count ;
wire [9:0] \U5|x_count ;
wire [3:0] \DUT1|blue ;
wire [20:0] \U4|pixel_count ;
wire [31:0] \U1|Inst_i2c_sender|data_sr ;
wire [7:0] \U5|hsv_converter|r8_d ;
wire [31:0] \u_display|current_state ;
wire [8:0] \U5|y_count ;
wire [10:0] \u_display|temp_value ;
wire [3:0] \DUT1|red ;
wire [31:0] \U4|state ;
wire [3:0] \u_display|digit0 ;
wire [271:0] \U5|hsv_converter|Div2|auto_generated|divider|divider|selnose ;
wire [3:0] \u_display|digit1 ;
wire [11:0] video_data;
wire [3:0] \u_display|digit2 ;
wire [3:0] \u_display|digit3 ;
wire [3:0] \DUT1|green ;
wire [3:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w ;
wire [7:0] \U1|Inst_i2c_sender|divider ;
wire [1:0] \U0|video_pll_inst|altera_pll_i|outclk_wire ;
wire [7:0] \U5|hsv_converter|b8_d ;
wire [3:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w ;
wire [2:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b ;
wire [16:0] \U3|rdaddress ;
wire [7:0] \U5|hsv_converter|delta ;
wire [3:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w ;
wire [3:0] \u_display|bcd0 ;
wire [7:0] \U5|hsv_converter|g8_d ;
wire [3:0] \U5|center_blue ;
wire [3:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w ;
wire [3:0] \u_display|bcd1 ;
wire [3:0] \U5|center_green ;
wire [8:0] \U5|hsv_converter|h_out ;
wire [3:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w ;
wire [3:0] \u_display|bcd2 ;
wire [11:0] \U5|center_pixel ;
wire [7:0] \U5|hsv_converter|max_val ;
wire [3:0] \u_display|bcd3 ;
wire [2:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b ;
wire [3:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w ;
wire [3:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w ;
wire [1:0] \U0|video_pll_inst|altera_pll_i|fboutclk_wire ;
wire [3:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w ;
wire [3:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w ;
wire [3:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w ;
wire [3:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w ;
wire [3:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w ;
wire [3:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w ;
wire [3:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w ;
wire [3:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w ;
wire [271:0] \U5|hsv_converter|Div0|auto_generated|divider|divider|selnose ;
wire [271:0] \U5|hsv_converter|Div1|auto_generated|divider|divider|selnose ;

wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus ;
wire [7:0] \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \U0|video_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ;

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus [0];

assign \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0  = \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0];
assign \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1  = \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1];
assign \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2  = \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2];
assign \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3  = \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3];
assign \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4  = \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4];
assign \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5  = \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5];
assign \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6  = \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6];
assign \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7  = \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7];

assign \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0  = \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0];
assign \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1  = \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1];
assign \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2  = \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2];
assign \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3  = \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3];
assign \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4  = \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4];
assign \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5  = \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5];
assign \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6  = \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6];
assign \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7  = \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7];

assign \U0|video_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6  = \U0|video_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [6];

// Location: IOOBUF_X74_Y0_N93
cyclonev_io_obuf \OV7670_XCLK~output (
	.i(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OV7670_XCLK),
	.obar());
// synopsys translate_off
defparam \OV7670_XCLK~output .bus_hold = "false";
defparam \OV7670_XCLK~output .open_drain_output = "false";
defparam \OV7670_XCLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N36
cyclonev_io_obuf \OV7670_SIOC~output (
	.i(\U1|Inst_i2c_sender|sioc~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OV7670_SIOC),
	.obar());
// synopsys translate_off
defparam \OV7670_SIOC~output .bus_hold = "false";
defparam \OV7670_SIOC~output .open_drain_output = "false";
defparam \OV7670_SIOC~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N36
cyclonev_io_obuf \OV7670_PWDN~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OV7670_PWDN),
	.obar());
// synopsys translate_off
defparam \OV7670_PWDN~output .bus_hold = "false";
defparam \OV7670_PWDN~output .open_drain_output = "false";
defparam \OV7670_PWDN~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N53
cyclonev_io_obuf \OV7670_RESET~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OV7670_RESET),
	.obar());
// synopsys translate_off
defparam \OV7670_RESET~output .bus_hold = "false";
defparam \OV7670_RESET~output .open_drain_output = "false";
defparam \OV7670_RESET~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \VGA_HS~output (
	.i(\U4|Equal7~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \VGA_VS~output (
	.i(\U4|vsync~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \VGA_R[0]~output (
	.i(\U4|r[0]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \VGA_R[1]~output (
	.i(\U4|r[1]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \VGA_R[2]~output (
	.i(\U4|r[2]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \VGA_R[3]~output (
	.i(\U4|r[3]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \VGA_R[4]~output (
	.i(\U4|r[0]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \VGA_R[5]~output (
	.i(\U4|r[1]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \VGA_R[6]~output (
	.i(\U4|r[2]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \VGA_R[7]~output (
	.i(\U4|r[3]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \VGA_G[0]~output (
	.i(\U4|g[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \VGA_G[1]~output (
	.i(\U4|g[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \VGA_G[2]~output (
	.i(\U4|g[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \VGA_G[3]~output (
	.i(\U4|g[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \VGA_G[4]~output (
	.i(\U4|g[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \VGA_G[5]~output (
	.i(\U4|g[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \VGA_G[6]~output (
	.i(\U4|g[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \VGA_G[7]~output (
	.i(\U4|g[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \VGA_B[0]~output (
	.i(\U4|b[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \VGA_B[1]~output (
	.i(\U4|b[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \VGA_B[2]~output (
	.i(\U4|b[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \VGA_B[3]~output (
	.i(\U4|b[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \VGA_B[4]~output (
	.i(\U4|b[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \VGA_B[5]~output (
	.i(\U4|b[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \VGA_B[6]~output (
	.i(\U4|b[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \VGA_B[7]~output (
	.i(\U4|b[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \VGA_BLANK_N~output (
	.i(\U4|VGA_BLANK_N~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
defparam \VGA_BLANK_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \VGA_SYNC_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
defparam \VGA_SYNC_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \VGA_CLK~output (
	.i(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \HEX0[0]~output (
	.i(\u_display|u_digit0|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \HEX0[1]~output (
	.i(\u_display|u_digit0|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \HEX0[2]~output (
	.i(\u_display|u_digit0|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \HEX0[3]~output (
	.i(\u_display|u_digit0|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \HEX0[4]~output (
	.i(\u_display|u_digit0|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \HEX0[5]~output (
	.i(\u_display|u_digit0|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \HEX0[6]~output (
	.i(!\u_display|u_digit0|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \HEX1[0]~output (
	.i(\u_display|u_digit1|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \HEX1[1]~output (
	.i(\u_display|u_digit1|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \HEX1[2]~output (
	.i(\u_display|u_digit1|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \HEX1[3]~output (
	.i(\u_display|u_digit1|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \HEX1[4]~output (
	.i(\u_display|u_digit1|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \HEX1[5]~output (
	.i(\u_display|u_digit1|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \HEX1[6]~output (
	.i(!\u_display|u_digit1|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \HEX2[0]~output (
	.i(\u_display|u_digit2|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \HEX2[1]~output (
	.i(\u_display|u_digit2|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \HEX2[2]~output (
	.i(\u_display|u_digit2|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \HEX2[3]~output (
	.i(\u_display|u_digit2|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \HEX2[4]~output (
	.i(\u_display|u_digit2|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \HEX2[5]~output (
	.i(\u_display|u_digit2|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \HEX2[6]~output (
	.i(!\u_display|u_digit2|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \HEX3[0]~output (
	.i(\u_display|u_digit3|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \HEX3[1]~output (
	.i(\u_display|u_digit3|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \HEX3[2]~output (
	.i(\u_display|u_digit3|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \HEX3[3]~output (
	.i(\u_display|u_digit3|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \HEX3[4]~output (
	.i(\u_display|u_digit3|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \HEX3[5]~output (
	.i(\u_display|u_digit3|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \HEX3[6]~output (
	.i(!\u_display|u_digit3|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N36
cyclonev_io_obuf \OV7670_SIOD~output (
	.i(\U1|Inst_i2c_sender|data_sr [31]),
	.oe(\U1|Inst_i2c_sender|always0~0_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OV7670_SIOD),
	.obar());
// synopsys translate_off
defparam \OV7670_SIOD~output .bus_hold = "false";
defparam \OV7670_SIOD~output .open_drain_output = "false";
defparam \OV7670_SIOD~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y21_N0
cyclonev_pll_refclk_select \U0|video_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\U0|video_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\U0|video_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y15_N0
cyclonev_fractional_pll \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL (
	.coreclkfb(\U0|video_pll_inst|altera_pll_i|fboutclk_wire [0]),
	.ecnc1test(\U0|video_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(gnd),
	.pfden(gnd),
	.refclkin(\U0|video_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\U0|video_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\U0|video_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiften(\U0|video_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\U0|video_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\U0|video_pll_inst|altera_pll_i|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .forcelock = "false";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .mimic_fbclk_type = "none";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .nreset_invert = "true";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .output_clock_frequency = "300.0 mhz";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_atb = 0;
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_bwctrl = 4000;
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_enable = "true";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_2 = "m_cnt";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_hi_div = 6;
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_lo_div = 6;
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_hi_div = 1;
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_lo_div = 1;
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccr_pd = "false";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y19_N0
cyclonev_pll_reconfig \U0|video_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ,\U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ,\U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ,
\U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ,\U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ,\U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ,
\U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ,\U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\U0|video_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\U0|video_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\U0|video_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\U0|video_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y20_N1
cyclonev_pll_output_counter \U0|video_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\U0|video_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\U0|video_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6 ),
	.tclk0(\U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\U0|video_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,
\U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,\U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\U0|video_pll_inst|altera_pll_i|outclk_wire [1]),
	.shiftdone0o());
// synopsys translate_off
defparam \U0|video_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \U0|video_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \U0|video_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \U0|video_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \U0|video_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \U0|video_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \U0|video_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \U0|video_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 6;
defparam \U0|video_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 6;
defparam \U0|video_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \U0|video_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \U0|video_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "25.0 mhz";
defparam \U0|video_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \U0|video_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \U0|video_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 6;
// synopsys translate_on

// Location: CLKCTRL_G5
cyclonev_clkena \U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0 (
	.inclk(\U0|video_pll_inst|altera_pll_i|outclk_wire [1]),
	.ena(vcc),
	.outclk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0 .clock_type = "global clock";
defparam \U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0 .disable_mode = "low";
defparam \U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0 .ena_register_mode = "always enabled";
defparam \U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0 .ena_register_power_up = "high";
defparam \U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N39
cyclonev_lcell_comb \U1|Inst_i2c_sender|busy_sr[0]~33 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr[0]~33_combout  = ( !\U1|Inst_i2c_sender|busy_sr [31] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr[0]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[0]~33 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|busy_sr[0]~33 .lut_mask = 64'hFFFFFFFF00000000;
defparam \U1|Inst_i2c_sender|busy_sr[0]~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y3_N49
dffeas \U1|Inst_i2c_sender|divider[6]~DUPLICATE (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|divider[6]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|divider[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|divider[6]~DUPLICATE .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|divider[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N0
cyclonev_lcell_comb \U1|Inst_i2c_sender|Add0~17 (
// Equation(s):
// \U1|Inst_i2c_sender|Add0~17_sumout  = SUM(( !\U1|Inst_i2c_sender|divider [0] ) + ( VCC ) + ( !VCC ))
// \U1|Inst_i2c_sender|Add0~18  = CARRY(( !\U1|Inst_i2c_sender|divider [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\U1|Inst_i2c_sender|divider [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Inst_i2c_sender|Add0~17_sumout ),
	.cout(\U1|Inst_i2c_sender|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|Add0~17 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|Add0~17 .lut_mask = 64'h000000000000CCCC;
defparam \U1|Inst_i2c_sender|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N9
cyclonev_lcell_comb \U1|Inst_i2c_sender|Add0~21 (
// Equation(s):
// \U1|Inst_i2c_sender|Add0~21_sumout  = SUM(( \U1|Inst_i2c_sender|divider [3] ) + ( GND ) + ( \U1|Inst_i2c_sender|Add0~10  ))
// \U1|Inst_i2c_sender|Add0~22  = CARRY(( \U1|Inst_i2c_sender|divider [3] ) + ( GND ) + ( \U1|Inst_i2c_sender|Add0~10  ))

	.dataa(!\U1|Inst_i2c_sender|divider [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Inst_i2c_sender|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Inst_i2c_sender|Add0~21_sumout ),
	.cout(\U1|Inst_i2c_sender|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|Add0~21 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|Add0~21 .lut_mask = 64'h0000FFFF00005555;
defparam \U1|Inst_i2c_sender|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N12
cyclonev_lcell_comb \U1|Inst_i2c_sender|Add0~25 (
// Equation(s):
// \U1|Inst_i2c_sender|Add0~25_sumout  = SUM(( \U1|Inst_i2c_sender|divider [4] ) + ( GND ) + ( \U1|Inst_i2c_sender|Add0~22  ))
// \U1|Inst_i2c_sender|Add0~26  = CARRY(( \U1|Inst_i2c_sender|divider [4] ) + ( GND ) + ( \U1|Inst_i2c_sender|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1|Inst_i2c_sender|divider [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Inst_i2c_sender|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Inst_i2c_sender|Add0~25_sumout ),
	.cout(\U1|Inst_i2c_sender|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|Add0~25 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \U1|Inst_i2c_sender|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N36
cyclonev_lcell_comb \U1|Inst_i2c_sender|divider[4]~7 (
// Equation(s):
// \U1|Inst_i2c_sender|divider[4]~7_combout  = ( \U1|Inst_i2c_sender|Add0~25_sumout  & ( (!\U1|Inst_i2c_sender|divider[6]~0_combout  & (!\U1|Inst_i2c_sender|busy_sr~6_combout )) # (\U1|Inst_i2c_sender|divider[6]~0_combout  & ((\U1|Inst_i2c_sender|divider 
// [4]))) ) ) # ( !\U1|Inst_i2c_sender|Add0~25_sumout  & ( (\U1|Inst_i2c_sender|divider[6]~0_combout  & \U1|Inst_i2c_sender|divider [4]) ) )

	.dataa(!\U1|Inst_i2c_sender|divider[6]~0_combout ),
	.datab(!\U1|Inst_i2c_sender|busy_sr~6_combout ),
	.datac(gnd),
	.datad(!\U1|Inst_i2c_sender|divider [4]),
	.datae(gnd),
	.dataf(!\U1|Inst_i2c_sender|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|divider[4]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|divider[4]~7 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|divider[4]~7 .lut_mask = 64'h0055005588DD88DD;
defparam \U1|Inst_i2c_sender|divider[4]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y3_N38
dffeas \U1|Inst_i2c_sender|divider[4] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|divider[4]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|divider [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|divider[4] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|divider[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N48
cyclonev_lcell_comb \U1|Inst_i2c_sender|Equal3~0 (
// Equation(s):
// \U1|Inst_i2c_sender|Equal3~0_combout  = ( \U1|Inst_i2c_sender|divider [0] & ( !\U1|Inst_i2c_sender|divider [2] & ( (!\U1|Inst_i2c_sender|divider [3] & (!\U1|Inst_i2c_sender|divider [5] & (!\U1|Inst_i2c_sender|divider [4] & !\U1|Inst_i2c_sender|divider 
// [1]))) ) ) )

	.dataa(!\U1|Inst_i2c_sender|divider [3]),
	.datab(!\U1|Inst_i2c_sender|divider [5]),
	.datac(!\U1|Inst_i2c_sender|divider [4]),
	.datad(!\U1|Inst_i2c_sender|divider [1]),
	.datae(!\U1|Inst_i2c_sender|divider [0]),
	.dataf(!\U1|Inst_i2c_sender|divider [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|Equal3~0 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|Equal3~0 .lut_mask = 64'h0000800000000000;
defparam \U1|Inst_i2c_sender|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N24
cyclonev_lcell_comb \U1|Inst_i2c_sender|data_sr~0 (
// Equation(s):
// \U1|Inst_i2c_sender|data_sr~0_combout  = ( !\U1|Inst_i2c_sender|divider[6]~DUPLICATE_q  & ( (!\U1|Inst_i2c_sender|divider [7] & (\U1|Inst_i2c_sender|Equal3~0_combout  & !\U1|Inst_ov7670_registers|sreg.1111111111111111~DUPLICATE_q )) ) )

	.dataa(!\U1|Inst_i2c_sender|divider [7]),
	.datab(gnd),
	.datac(!\U1|Inst_i2c_sender|Equal3~0_combout ),
	.datad(!\U1|Inst_ov7670_registers|sreg.1111111111111111~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\U1|Inst_i2c_sender|divider[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|data_sr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr~0 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|data_sr~0 .lut_mask = 64'h0A000A0000000000;
defparam \U1|Inst_i2c_sender|data_sr~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y3_N26
dffeas \U1|Inst_i2c_sender|taken (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|data_sr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U1|Inst_i2c_sender|busy_sr [31]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|taken~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|taken .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|taken .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y4_N30
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Add0~9 (
// Equation(s):
// \U1|Inst_ov7670_registers|Add0~9_sumout  = SUM(( \U1|Inst_ov7670_registers|address [0] ) + ( \U1|Inst_i2c_sender|taken~q  ) + ( !VCC ))
// \U1|Inst_ov7670_registers|Add0~10  = CARRY(( \U1|Inst_ov7670_registers|address [0] ) + ( \U1|Inst_i2c_sender|taken~q  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1|Inst_i2c_sender|taken~q ),
	.datad(!\U1|Inst_ov7670_registers|address [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Inst_ov7670_registers|Add0~9_sumout ),
	.cout(\U1|Inst_ov7670_registers|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Add0~9 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Add0~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \U1|Inst_ov7670_registers|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X57_Y4_N32
dffeas \U1|Inst_ov7670_registers|address[0] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|address[0] .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|address[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y4_N33
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Add0~13 (
// Equation(s):
// \U1|Inst_ov7670_registers|Add0~13_sumout  = SUM(( \U1|Inst_ov7670_registers|address [1] ) + ( GND ) + ( \U1|Inst_ov7670_registers|Add0~10  ))
// \U1|Inst_ov7670_registers|Add0~14  = CARRY(( \U1|Inst_ov7670_registers|address [1] ) + ( GND ) + ( \U1|Inst_ov7670_registers|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U1|Inst_ov7670_registers|address [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Inst_ov7670_registers|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Inst_ov7670_registers|Add0~13_sumout ),
	.cout(\U1|Inst_ov7670_registers|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Add0~13 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \U1|Inst_ov7670_registers|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y4_N35
dffeas \U1|Inst_ov7670_registers|address[1] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|address[1] .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|address[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y4_N36
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Add0~17 (
// Equation(s):
// \U1|Inst_ov7670_registers|Add0~17_sumout  = SUM(( \U1|Inst_ov7670_registers|address [2] ) + ( GND ) + ( \U1|Inst_ov7670_registers|Add0~14  ))
// \U1|Inst_ov7670_registers|Add0~18  = CARRY(( \U1|Inst_ov7670_registers|address [2] ) + ( GND ) + ( \U1|Inst_ov7670_registers|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U1|Inst_ov7670_registers|address [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Inst_ov7670_registers|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Inst_ov7670_registers|Add0~17_sumout ),
	.cout(\U1|Inst_ov7670_registers|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Add0~17 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \U1|Inst_ov7670_registers|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y4_N38
dffeas \U1|Inst_ov7670_registers|address[2] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|address[2] .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|address[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y4_N39
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Add0~21 (
// Equation(s):
// \U1|Inst_ov7670_registers|Add0~21_sumout  = SUM(( \U1|Inst_ov7670_registers|address [3] ) + ( GND ) + ( \U1|Inst_ov7670_registers|Add0~18  ))
// \U1|Inst_ov7670_registers|Add0~22  = CARRY(( \U1|Inst_ov7670_registers|address [3] ) + ( GND ) + ( \U1|Inst_ov7670_registers|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U1|Inst_ov7670_registers|address [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Inst_ov7670_registers|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Inst_ov7670_registers|Add0~21_sumout ),
	.cout(\U1|Inst_ov7670_registers|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Add0~21 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \U1|Inst_ov7670_registers|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y4_N41
dffeas \U1|Inst_ov7670_registers|address[3] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|address[3] .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|address[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y4_N42
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Add0~5 (
// Equation(s):
// \U1|Inst_ov7670_registers|Add0~5_sumout  = SUM(( \U1|Inst_ov7670_registers|address [4] ) + ( GND ) + ( \U1|Inst_ov7670_registers|Add0~22  ))
// \U1|Inst_ov7670_registers|Add0~6  = CARRY(( \U1|Inst_ov7670_registers|address [4] ) + ( GND ) + ( \U1|Inst_ov7670_registers|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U1|Inst_ov7670_registers|address [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Inst_ov7670_registers|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Inst_ov7670_registers|Add0~5_sumout ),
	.cout(\U1|Inst_ov7670_registers|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Add0~5 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \U1|Inst_ov7670_registers|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y4_N44
dffeas \U1|Inst_ov7670_registers|address[4] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|address[4] .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|address[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N21
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr16~0 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr16~0_combout  = ( \U1|Inst_ov7670_registers|address [2] & ( \U1|Inst_ov7670_registers|address [3] ) ) # ( !\U1|Inst_ov7670_registers|address [2] & ( (\U1|Inst_ov7670_registers|address [0] & 
// (\U1|Inst_ov7670_registers|address [3] & \U1|Inst_ov7670_registers|address [1])) ) )

	.dataa(!\U1|Inst_ov7670_registers|address [0]),
	.datab(!\U1|Inst_ov7670_registers|address [3]),
	.datac(gnd),
	.datad(!\U1|Inst_ov7670_registers|address [1]),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|address [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr16~0 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr16~0 .lut_mask = 64'h0011001133333333;
defparam \U1|Inst_ov7670_registers|WideOr16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y4_N45
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Add0~1 (
// Equation(s):
// \U1|Inst_ov7670_registers|Add0~1_sumout  = SUM(( \U1|Inst_ov7670_registers|address [5] ) + ( GND ) + ( \U1|Inst_ov7670_registers|Add0~6  ))
// \U1|Inst_ov7670_registers|Add0~2  = CARRY(( \U1|Inst_ov7670_registers|address [5] ) + ( GND ) + ( \U1|Inst_ov7670_registers|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U1|Inst_ov7670_registers|address [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Inst_ov7670_registers|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Inst_ov7670_registers|Add0~1_sumout ),
	.cout(\U1|Inst_ov7670_registers|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Add0~1 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \U1|Inst_ov7670_registers|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y4_N47
dffeas \U1|Inst_ov7670_registers|address[5] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|address[5] .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|address[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y4_N48
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Add0~29 (
// Equation(s):
// \U1|Inst_ov7670_registers|Add0~29_sumout  = SUM(( \U1|Inst_ov7670_registers|address [6] ) + ( GND ) + ( \U1|Inst_ov7670_registers|Add0~2  ))
// \U1|Inst_ov7670_registers|Add0~30  = CARRY(( \U1|Inst_ov7670_registers|address [6] ) + ( GND ) + ( \U1|Inst_ov7670_registers|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U1|Inst_ov7670_registers|address [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Inst_ov7670_registers|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Inst_ov7670_registers|Add0~29_sumout ),
	.cout(\U1|Inst_ov7670_registers|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Add0~29 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \U1|Inst_ov7670_registers|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y4_N50
dffeas \U1|Inst_ov7670_registers|address[6] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|address [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|address[6] .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|address[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y4_N51
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Add0~25 (
// Equation(s):
// \U1|Inst_ov7670_registers|Add0~25_sumout  = SUM(( \U1|Inst_ov7670_registers|address [7] ) + ( GND ) + ( \U1|Inst_ov7670_registers|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U1|Inst_ov7670_registers|address [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Inst_ov7670_registers|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Inst_ov7670_registers|Add0~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Add0~25 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \U1|Inst_ov7670_registers|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y4_N53
dffeas \U1|Inst_ov7670_registers|address[7] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|address [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|address[7] .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|address[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y4_N27
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~0 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~0_combout  = ( !\U1|Inst_ov7670_registers|address [6] & ( !\U1|Inst_ov7670_registers|address [7] ) )

	.dataa(!\U1|Inst_ov7670_registers|address [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|address [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~0 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~0 .lut_mask = 64'hAAAAAAAA00000000;
defparam \U1|Inst_ov7670_registers|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N12
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr16~1 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr16~1_combout  = ( \U1|Inst_ov7670_registers|address [5] & ( (!\U1|Inst_ov7670_registers|Decoder0~0_combout ) # ((\U1|Inst_ov7670_registers|address [4] & \U1|Inst_ov7670_registers|WideOr16~0_combout )) ) ) # ( 
// !\U1|Inst_ov7670_registers|address [5] & ( !\U1|Inst_ov7670_registers|Decoder0~0_combout  ) )

	.dataa(gnd),
	.datab(!\U1|Inst_ov7670_registers|address [4]),
	.datac(!\U1|Inst_ov7670_registers|WideOr16~0_combout ),
	.datad(!\U1|Inst_ov7670_registers|Decoder0~0_combout ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|address [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr16~1 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr16~1 .lut_mask = 64'hFF00FF00FF03FF03;
defparam \U1|Inst_ov7670_registers|WideOr16~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N13
dffeas \U1|Inst_ov7670_registers|sreg.1111111111111111~DUPLICATE (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|WideOr16~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.1111111111111111~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.1111111111111111~DUPLICATE .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.1111111111111111~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N36
cyclonev_lcell_comb \U1|Inst_i2c_sender|divider~5 (
// Equation(s):
// \U1|Inst_i2c_sender|divider~5_combout  = ( \U1|Inst_i2c_sender|divider [0] & ( \U1|Inst_i2c_sender|busy_sr~6_combout  ) ) # ( !\U1|Inst_i2c_sender|divider [0] & ( \U1|Inst_i2c_sender|busy_sr~6_combout  & ( 
// (!\U1|Inst_ov7670_registers|sreg.1111111111111111~DUPLICATE_q ) # (\U1|Inst_i2c_sender|busy_sr [31]) ) ) ) # ( \U1|Inst_i2c_sender|divider [0] & ( !\U1|Inst_i2c_sender|busy_sr~6_combout  & ( (!\U1|Inst_i2c_sender|Add0~17_sumout ) # 
// (\U1|Inst_i2c_sender|divider[6]~0_combout ) ) ) ) # ( !\U1|Inst_i2c_sender|divider [0] & ( !\U1|Inst_i2c_sender|busy_sr~6_combout  & ( (!\U1|Inst_i2c_sender|busy_sr [31] & (!\U1|Inst_ov7670_registers|sreg.1111111111111111~DUPLICATE_q  & 
// ((!\U1|Inst_i2c_sender|Add0~17_sumout ) # (\U1|Inst_i2c_sender|divider[6]~0_combout )))) # (\U1|Inst_i2c_sender|busy_sr [31] & (((!\U1|Inst_i2c_sender|Add0~17_sumout )) # (\U1|Inst_i2c_sender|divider[6]~0_combout ))) ) ) )

	.dataa(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datab(!\U1|Inst_i2c_sender|divider[6]~0_combout ),
	.datac(!\U1|Inst_i2c_sender|Add0~17_sumout ),
	.datad(!\U1|Inst_ov7670_registers|sreg.1111111111111111~DUPLICATE_q ),
	.datae(!\U1|Inst_i2c_sender|divider [0]),
	.dataf(!\U1|Inst_i2c_sender|busy_sr~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|divider~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|divider~5 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|divider~5 .lut_mask = 64'hF351F3F3FF55FFFF;
defparam \U1|Inst_i2c_sender|divider~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N37
dffeas \U1|Inst_i2c_sender|divider[0] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|divider~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|divider [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|divider[0] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|divider[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N3
cyclonev_lcell_comb \U1|Inst_i2c_sender|Add0~13 (
// Equation(s):
// \U1|Inst_i2c_sender|Add0~13_sumout  = SUM(( \U1|Inst_i2c_sender|divider [1] ) + ( GND ) + ( \U1|Inst_i2c_sender|Add0~18  ))
// \U1|Inst_i2c_sender|Add0~14  = CARRY(( \U1|Inst_i2c_sender|divider [1] ) + ( GND ) + ( \U1|Inst_i2c_sender|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1|Inst_i2c_sender|divider [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Inst_i2c_sender|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Inst_i2c_sender|Add0~13_sumout ),
	.cout(\U1|Inst_i2c_sender|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|Add0~13 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \U1|Inst_i2c_sender|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N45
cyclonev_lcell_comb \U1|Inst_i2c_sender|divider[1]~4 (
// Equation(s):
// \U1|Inst_i2c_sender|divider[1]~4_combout  = (!\U1|Inst_i2c_sender|divider[6]~0_combout  & (!\U1|Inst_i2c_sender|busy_sr~6_combout  & (\U1|Inst_i2c_sender|Add0~13_sumout ))) # (\U1|Inst_i2c_sender|divider[6]~0_combout  & (((\U1|Inst_i2c_sender|divider 
// [1]))))

	.dataa(!\U1|Inst_i2c_sender|divider[6]~0_combout ),
	.datab(!\U1|Inst_i2c_sender|busy_sr~6_combout ),
	.datac(!\U1|Inst_i2c_sender|Add0~13_sumout ),
	.datad(!\U1|Inst_i2c_sender|divider [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|divider[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|divider[1]~4 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|divider[1]~4 .lut_mask = 64'h085D085D085D085D;
defparam \U1|Inst_i2c_sender|divider[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y3_N47
dffeas \U1|Inst_i2c_sender|divider[1] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|divider[1]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|divider [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|divider[1] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|divider[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N6
cyclonev_lcell_comb \U1|Inst_i2c_sender|Add0~9 (
// Equation(s):
// \U1|Inst_i2c_sender|Add0~9_sumout  = SUM(( \U1|Inst_i2c_sender|divider [2] ) + ( GND ) + ( \U1|Inst_i2c_sender|Add0~14  ))
// \U1|Inst_i2c_sender|Add0~10  = CARRY(( \U1|Inst_i2c_sender|divider [2] ) + ( GND ) + ( \U1|Inst_i2c_sender|Add0~14  ))

	.dataa(gnd),
	.datab(!\U1|Inst_i2c_sender|divider [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Inst_i2c_sender|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Inst_i2c_sender|Add0~9_sumout ),
	.cout(\U1|Inst_i2c_sender|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|Add0~9 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \U1|Inst_i2c_sender|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N42
cyclonev_lcell_comb \U1|Inst_i2c_sender|divider[2]~3 (
// Equation(s):
// \U1|Inst_i2c_sender|divider[2]~3_combout  = ( \U1|Inst_i2c_sender|Add0~9_sumout  & ( (!\U1|Inst_i2c_sender|divider[6]~0_combout  & (!\U1|Inst_i2c_sender|busy_sr~6_combout )) # (\U1|Inst_i2c_sender|divider[6]~0_combout  & ((\U1|Inst_i2c_sender|divider 
// [2]))) ) ) # ( !\U1|Inst_i2c_sender|Add0~9_sumout  & ( (\U1|Inst_i2c_sender|divider[6]~0_combout  & \U1|Inst_i2c_sender|divider [2]) ) )

	.dataa(!\U1|Inst_i2c_sender|divider[6]~0_combout ),
	.datab(!\U1|Inst_i2c_sender|busy_sr~6_combout ),
	.datac(gnd),
	.datad(!\U1|Inst_i2c_sender|divider [2]),
	.datae(gnd),
	.dataf(!\U1|Inst_i2c_sender|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|divider[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|divider[2]~3 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|divider[2]~3 .lut_mask = 64'h0055005588DD88DD;
defparam \U1|Inst_i2c_sender|divider[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y3_N44
dffeas \U1|Inst_i2c_sender|divider[2] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|divider[2]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|divider [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|divider[2] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|divider[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N27
cyclonev_lcell_comb \U1|Inst_i2c_sender|divider[3]~6 (
// Equation(s):
// \U1|Inst_i2c_sender|divider[3]~6_combout  = ( \U1|Inst_i2c_sender|divider[6]~0_combout  & ( \U1|Inst_i2c_sender|divider [3] ) ) # ( !\U1|Inst_i2c_sender|divider[6]~0_combout  & ( (\U1|Inst_i2c_sender|Add0~21_sumout  & 
// !\U1|Inst_i2c_sender|busy_sr~6_combout ) ) )

	.dataa(gnd),
	.datab(!\U1|Inst_i2c_sender|Add0~21_sumout ),
	.datac(!\U1|Inst_i2c_sender|busy_sr~6_combout ),
	.datad(!\U1|Inst_i2c_sender|divider [3]),
	.datae(gnd),
	.dataf(!\U1|Inst_i2c_sender|divider[6]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|divider[3]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|divider[3]~6 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|divider[3]~6 .lut_mask = 64'h3030303000FF00FF;
defparam \U1|Inst_i2c_sender|divider[3]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y3_N29
dffeas \U1|Inst_i2c_sender|divider[3] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|divider[3]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|divider [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|divider[3] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|divider[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N30
cyclonev_lcell_comb \U1|Inst_i2c_sender|Equal4~0 (
// Equation(s):
// \U1|Inst_i2c_sender|Equal4~0_combout  = ( !\U1|Inst_i2c_sender|divider [0] & ( \U1|Inst_i2c_sender|divider [2] & ( (\U1|Inst_i2c_sender|divider [3] & (\U1|Inst_i2c_sender|divider [5] & (\U1|Inst_i2c_sender|divider [4] & \U1|Inst_i2c_sender|divider [1]))) 
// ) ) )

	.dataa(!\U1|Inst_i2c_sender|divider [3]),
	.datab(!\U1|Inst_i2c_sender|divider [5]),
	.datac(!\U1|Inst_i2c_sender|divider [4]),
	.datad(!\U1|Inst_i2c_sender|divider [1]),
	.datae(!\U1|Inst_i2c_sender|divider [0]),
	.dataf(!\U1|Inst_i2c_sender|divider [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|Equal4~0 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|Equal4~0 .lut_mask = 64'h0000000000010000;
defparam \U1|Inst_i2c_sender|Equal4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N42
cyclonev_lcell_comb \U1|Inst_i2c_sender|busy_sr~6 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr~6_combout  = ( \U1|Inst_i2c_sender|busy_sr [31] & ( (\U1|Inst_i2c_sender|divider [7] & (\U1|Inst_i2c_sender|divider [6] & \U1|Inst_i2c_sender|Equal4~0_combout )) ) )

	.dataa(!\U1|Inst_i2c_sender|divider [7]),
	.datab(gnd),
	.datac(!\U1|Inst_i2c_sender|divider [6]),
	.datad(!\U1|Inst_i2c_sender|Equal4~0_combout ),
	.datae(gnd),
	.dataf(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr~6 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|busy_sr~6 .lut_mask = 64'h0000000000050005;
defparam \U1|Inst_i2c_sender|busy_sr~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N15
cyclonev_lcell_comb \U1|Inst_i2c_sender|Add0~29 (
// Equation(s):
// \U1|Inst_i2c_sender|Add0~29_sumout  = SUM(( \U1|Inst_i2c_sender|divider [5] ) + ( GND ) + ( \U1|Inst_i2c_sender|Add0~26  ))
// \U1|Inst_i2c_sender|Add0~30  = CARRY(( \U1|Inst_i2c_sender|divider [5] ) + ( GND ) + ( \U1|Inst_i2c_sender|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1|Inst_i2c_sender|divider [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Inst_i2c_sender|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Inst_i2c_sender|Add0~29_sumout ),
	.cout(\U1|Inst_i2c_sender|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|Add0~29 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \U1|Inst_i2c_sender|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N39
cyclonev_lcell_comb \U1|Inst_i2c_sender|divider[5]~8 (
// Equation(s):
// \U1|Inst_i2c_sender|divider[5]~8_combout  = (!\U1|Inst_i2c_sender|divider[6]~0_combout  & (!\U1|Inst_i2c_sender|busy_sr~6_combout  & (\U1|Inst_i2c_sender|Add0~29_sumout ))) # (\U1|Inst_i2c_sender|divider[6]~0_combout  & (((\U1|Inst_i2c_sender|divider 
// [5]))))

	.dataa(!\U1|Inst_i2c_sender|divider[6]~0_combout ),
	.datab(!\U1|Inst_i2c_sender|busy_sr~6_combout ),
	.datac(!\U1|Inst_i2c_sender|Add0~29_sumout ),
	.datad(!\U1|Inst_i2c_sender|divider [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|divider[5]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|divider[5]~8 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|divider[5]~8 .lut_mask = 64'h085D085D085D085D;
defparam \U1|Inst_i2c_sender|divider[5]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y3_N41
dffeas \U1|Inst_i2c_sender|divider[5] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|divider[5]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|divider [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|divider[5] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|divider[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N18
cyclonev_lcell_comb \U1|Inst_i2c_sender|Add0~5 (
// Equation(s):
// \U1|Inst_i2c_sender|Add0~5_sumout  = SUM(( \U1|Inst_i2c_sender|divider[6]~DUPLICATE_q  ) + ( GND ) + ( \U1|Inst_i2c_sender|Add0~30  ))
// \U1|Inst_i2c_sender|Add0~6  = CARRY(( \U1|Inst_i2c_sender|divider[6]~DUPLICATE_q  ) + ( GND ) + ( \U1|Inst_i2c_sender|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1|Inst_i2c_sender|divider[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Inst_i2c_sender|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Inst_i2c_sender|Add0~5_sumout ),
	.cout(\U1|Inst_i2c_sender|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|Add0~5 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \U1|Inst_i2c_sender|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N21
cyclonev_lcell_comb \U1|Inst_i2c_sender|Add0~1 (
// Equation(s):
// \U1|Inst_i2c_sender|Add0~1_sumout  = SUM(( \U1|Inst_i2c_sender|divider [7] ) + ( GND ) + ( \U1|Inst_i2c_sender|Add0~6  ))

	.dataa(!\U1|Inst_i2c_sender|divider [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Inst_i2c_sender|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Inst_i2c_sender|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|Add0~1 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \U1|Inst_i2c_sender|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N51
cyclonev_lcell_comb \U1|Inst_i2c_sender|divider[7]~1 (
// Equation(s):
// \U1|Inst_i2c_sender|divider[7]~1_combout  = ( \U1|Inst_i2c_sender|busy_sr~6_combout  & ( (\U1|Inst_i2c_sender|divider[6]~0_combout  & \U1|Inst_i2c_sender|divider [7]) ) ) # ( !\U1|Inst_i2c_sender|busy_sr~6_combout  & ( 
// (!\U1|Inst_i2c_sender|divider[6]~0_combout  & (\U1|Inst_i2c_sender|Add0~1_sumout )) # (\U1|Inst_i2c_sender|divider[6]~0_combout  & ((\U1|Inst_i2c_sender|divider [7]))) ) )

	.dataa(!\U1|Inst_i2c_sender|Add0~1_sumout ),
	.datab(!\U1|Inst_i2c_sender|divider[6]~0_combout ),
	.datac(gnd),
	.datad(!\U1|Inst_i2c_sender|divider [7]),
	.datae(gnd),
	.dataf(!\U1|Inst_i2c_sender|busy_sr~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|divider[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|divider[7]~1 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|divider[7]~1 .lut_mask = 64'h4477447700330033;
defparam \U1|Inst_i2c_sender|divider[7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y3_N53
dffeas \U1|Inst_i2c_sender|divider[7] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|divider[7]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|divider [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|divider[7] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|divider[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N45
cyclonev_lcell_comb \U1|Inst_i2c_sender|divider[6]~0 (
// Equation(s):
// \U1|Inst_i2c_sender|divider[6]~0_combout  = ( \U1|Inst_i2c_sender|divider[6]~DUPLICATE_q  & ( (!\U1|Inst_i2c_sender|busy_sr [31] & \U1|Inst_ov7670_registers|sreg.1111111111111111~DUPLICATE_q ) ) ) # ( !\U1|Inst_i2c_sender|divider[6]~DUPLICATE_q  & ( 
// (!\U1|Inst_i2c_sender|busy_sr [31] & (((!\U1|Inst_i2c_sender|divider [7] & \U1|Inst_i2c_sender|Equal3~0_combout )) # (\U1|Inst_ov7670_registers|sreg.1111111111111111~DUPLICATE_q ))) ) )

	.dataa(!\U1|Inst_i2c_sender|divider [7]),
	.datab(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datac(!\U1|Inst_i2c_sender|Equal3~0_combout ),
	.datad(!\U1|Inst_ov7670_registers|sreg.1111111111111111~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\U1|Inst_i2c_sender|divider[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|divider[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|divider[6]~0 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|divider[6]~0 .lut_mask = 64'h08CC08CC00CC00CC;
defparam \U1|Inst_i2c_sender|divider[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N48
cyclonev_lcell_comb \U1|Inst_i2c_sender|divider[6]~2 (
// Equation(s):
// \U1|Inst_i2c_sender|divider[6]~2_combout  = ( \U1|Inst_i2c_sender|busy_sr~6_combout  & ( (\U1|Inst_i2c_sender|divider[6]~0_combout  & \U1|Inst_i2c_sender|divider [6]) ) ) # ( !\U1|Inst_i2c_sender|busy_sr~6_combout  & ( 
// (!\U1|Inst_i2c_sender|divider[6]~0_combout  & (\U1|Inst_i2c_sender|Add0~5_sumout )) # (\U1|Inst_i2c_sender|divider[6]~0_combout  & ((\U1|Inst_i2c_sender|divider [6]))) ) )

	.dataa(gnd),
	.datab(!\U1|Inst_i2c_sender|divider[6]~0_combout ),
	.datac(!\U1|Inst_i2c_sender|Add0~5_sumout ),
	.datad(!\U1|Inst_i2c_sender|divider [6]),
	.datae(gnd),
	.dataf(!\U1|Inst_i2c_sender|busy_sr~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|divider[6]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|divider[6]~2 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|divider[6]~2 .lut_mask = 64'h0C3F0C3F00330033;
defparam \U1|Inst_i2c_sender|divider[6]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y3_N50
dffeas \U1|Inst_i2c_sender|divider[6] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|divider[6]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|divider [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|divider[6] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|divider[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N12
cyclonev_lcell_comb \U1|Inst_i2c_sender|busy_sr~1 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr~1_combout  = ( \U1|Inst_ov7670_registers|sreg.1111111111111111~DUPLICATE_q  & ( \U1|Inst_i2c_sender|Equal4~0_combout  & ( (\U1|Inst_i2c_sender|divider [6] & (\U1|Inst_i2c_sender|divider [7] & \U1|Inst_i2c_sender|busy_sr [31])) 
// ) ) ) # ( !\U1|Inst_ov7670_registers|sreg.1111111111111111~DUPLICATE_q  & ( \U1|Inst_i2c_sender|Equal4~0_combout  & ( (!\U1|Inst_i2c_sender|divider [6] & (\U1|Inst_i2c_sender|Equal3~0_combout  & (!\U1|Inst_i2c_sender|divider [7] & 
// !\U1|Inst_i2c_sender|busy_sr [31]))) # (\U1|Inst_i2c_sender|divider [6] & (((\U1|Inst_i2c_sender|divider [7] & \U1|Inst_i2c_sender|busy_sr [31])))) ) ) ) # ( !\U1|Inst_ov7670_registers|sreg.1111111111111111~DUPLICATE_q  & ( 
// !\U1|Inst_i2c_sender|Equal4~0_combout  & ( (!\U1|Inst_i2c_sender|divider [6] & (\U1|Inst_i2c_sender|Equal3~0_combout  & (!\U1|Inst_i2c_sender|divider [7] & !\U1|Inst_i2c_sender|busy_sr [31]))) ) ) )

	.dataa(!\U1|Inst_i2c_sender|divider [6]),
	.datab(!\U1|Inst_i2c_sender|Equal3~0_combout ),
	.datac(!\U1|Inst_i2c_sender|divider [7]),
	.datad(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datae(!\U1|Inst_ov7670_registers|sreg.1111111111111111~DUPLICATE_q ),
	.dataf(!\U1|Inst_i2c_sender|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr~1 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|busy_sr~1 .lut_mask = 64'h2000000020050005;
defparam \U1|Inst_i2c_sender|busy_sr~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y4_N40
dffeas \U1|Inst_i2c_sender|busy_sr[0] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|busy_sr[0]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|busy_sr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[0] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|busy_sr[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N6
cyclonev_lcell_comb \U1|Inst_i2c_sender|busy_sr~0 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr~0_combout  = ( \U1|Inst_i2c_sender|busy_sr [0] ) # ( !\U1|Inst_i2c_sender|busy_sr [0] & ( !\U1|Inst_i2c_sender|busy_sr [31] ) )

	.dataa(gnd),
	.datab(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|Inst_i2c_sender|busy_sr [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr~0 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|busy_sr~0 .lut_mask = 64'hCCCCCCCCFFFFFFFF;
defparam \U1|Inst_i2c_sender|busy_sr~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y4_N8
dffeas \U1|Inst_i2c_sender|busy_sr[1] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|busy_sr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|busy_sr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[1] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|busy_sr[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N9
cyclonev_lcell_comb \U1|Inst_i2c_sender|busy_sr~2 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr~2_combout  = (!\U1|Inst_i2c_sender|busy_sr [31]) # (\U1|Inst_i2c_sender|busy_sr [1])

	.dataa(gnd),
	.datab(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datac(!\U1|Inst_i2c_sender|busy_sr [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr~2 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|busy_sr~2 .lut_mask = 64'hCFCFCFCFCFCFCFCF;
defparam \U1|Inst_i2c_sender|busy_sr~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y4_N10
dffeas \U1|Inst_i2c_sender|busy_sr[2] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|busy_sr~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|busy_sr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[2] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|busy_sr[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N24
cyclonev_lcell_comb \U1|Inst_i2c_sender|busy_sr~31 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr~31_combout  = ( \U1|Inst_i2c_sender|busy_sr [31] & ( \U1|Inst_i2c_sender|busy_sr [2] ) ) # ( !\U1|Inst_i2c_sender|busy_sr [31] )

	.dataa(gnd),
	.datab(!\U1|Inst_i2c_sender|busy_sr [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr~31 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|busy_sr~31 .lut_mask = 64'hFFFFFFFF33333333;
defparam \U1|Inst_i2c_sender|busy_sr~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y3_N25
dffeas \U1|Inst_i2c_sender|busy_sr[3] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|busy_sr~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|busy_sr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[3] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|busy_sr[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N21
cyclonev_lcell_comb \U1|Inst_i2c_sender|busy_sr~28 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr~28_combout  = ( \U1|Inst_i2c_sender|busy_sr [3] ) # ( !\U1|Inst_i2c_sender|busy_sr [3] & ( !\U1|Inst_i2c_sender|busy_sr [31] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|Inst_i2c_sender|busy_sr [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr~28 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|busy_sr~28 .lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam \U1|Inst_i2c_sender|busy_sr~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y3_N23
dffeas \U1|Inst_i2c_sender|busy_sr[4] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|busy_sr~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|busy_sr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[4] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|busy_sr[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N18
cyclonev_lcell_comb \U1|Inst_i2c_sender|busy_sr~25 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr~25_combout  = (!\U1|Inst_i2c_sender|busy_sr [31]) # (\U1|Inst_i2c_sender|busy_sr [4])

	.dataa(gnd),
	.datab(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datac(!\U1|Inst_i2c_sender|busy_sr [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr~25 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|busy_sr~25 .lut_mask = 64'hCFCFCFCFCFCFCFCF;
defparam \U1|Inst_i2c_sender|busy_sr~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y3_N19
dffeas \U1|Inst_i2c_sender|busy_sr[5] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|busy_sr~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|busy_sr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[5] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|busy_sr[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N39
cyclonev_lcell_comb \U1|Inst_i2c_sender|busy_sr~22 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr~22_combout  = ( \U1|Inst_i2c_sender|busy_sr [5] ) # ( !\U1|Inst_i2c_sender|busy_sr [5] & ( !\U1|Inst_i2c_sender|busy_sr [31] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|Inst_i2c_sender|busy_sr [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr~22 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|busy_sr~22 .lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam \U1|Inst_i2c_sender|busy_sr~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y3_N40
dffeas \U1|Inst_i2c_sender|busy_sr[6] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|busy_sr~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|busy_sr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[6] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|busy_sr[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N48
cyclonev_lcell_comb \U1|Inst_i2c_sender|busy_sr~19 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr~19_combout  = (!\U1|Inst_i2c_sender|busy_sr [31]) # (\U1|Inst_i2c_sender|busy_sr [6])

	.dataa(gnd),
	.datab(!\U1|Inst_i2c_sender|busy_sr [6]),
	.datac(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr~19 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|busy_sr~19 .lut_mask = 64'hF3F3F3F3F3F3F3F3;
defparam \U1|Inst_i2c_sender|busy_sr~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y4_N49
dffeas \U1|Inst_i2c_sender|busy_sr[7] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|busy_sr~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|busy_sr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[7] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|busy_sr[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N3
cyclonev_lcell_comb \U1|Inst_i2c_sender|busy_sr~16 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr~16_combout  = ( \U1|Inst_i2c_sender|busy_sr [7] ) # ( !\U1|Inst_i2c_sender|busy_sr [7] & ( !\U1|Inst_i2c_sender|busy_sr [31] ) )

	.dataa(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|Inst_i2c_sender|busy_sr [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr~16 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|busy_sr~16 .lut_mask = 64'hAAAAAAAAFFFFFFFF;
defparam \U1|Inst_i2c_sender|busy_sr~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y4_N5
dffeas \U1|Inst_i2c_sender|busy_sr[8] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|busy_sr~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|busy_sr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[8] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|busy_sr[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N0
cyclonev_lcell_comb \U1|Inst_i2c_sender|busy_sr~13 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr~13_combout  = ( \U1|Inst_i2c_sender|busy_sr [8] ) # ( !\U1|Inst_i2c_sender|busy_sr [8] & ( !\U1|Inst_i2c_sender|busy_sr [31] ) )

	.dataa(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|Inst_i2c_sender|busy_sr [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr~13 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|busy_sr~13 .lut_mask = 64'hAAAAAAAAFFFFFFFF;
defparam \U1|Inst_i2c_sender|busy_sr~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y4_N1
dffeas \U1|Inst_i2c_sender|busy_sr[9] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|busy_sr~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|busy_sr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[9] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|busy_sr[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N57
cyclonev_lcell_comb \U1|Inst_i2c_sender|busy_sr~8 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr~8_combout  = (!\U1|Inst_i2c_sender|busy_sr [31]) # (\U1|Inst_i2c_sender|busy_sr [9])

	.dataa(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datab(gnd),
	.datac(!\U1|Inst_i2c_sender|busy_sr [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr~8 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|busy_sr~8 .lut_mask = 64'hAFAFAFAFAFAFAFAF;
defparam \U1|Inst_i2c_sender|busy_sr~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y3_N58
dffeas \U1|Inst_i2c_sender|busy_sr[10] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|busy_sr~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|busy_sr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[10] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|busy_sr[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N54
cyclonev_lcell_comb \U1|Inst_i2c_sender|busy_sr~9 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr~9_combout  = ( \U1|Inst_i2c_sender|busy_sr [10] ) # ( !\U1|Inst_i2c_sender|busy_sr [10] & ( !\U1|Inst_i2c_sender|busy_sr [31] ) )

	.dataa(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|Inst_i2c_sender|busy_sr [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr~9 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|busy_sr~9 .lut_mask = 64'hAAAAAAAAFFFFFFFF;
defparam \U1|Inst_i2c_sender|busy_sr~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y3_N56
dffeas \U1|Inst_i2c_sender|busy_sr[11] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|busy_sr~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|busy_sr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[11] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|busy_sr[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N39
cyclonev_lcell_comb \U1|Inst_i2c_sender|busy_sr~32 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr~32_combout  = ( \U1|Inst_i2c_sender|busy_sr [11] ) # ( !\U1|Inst_i2c_sender|busy_sr [11] & ( !\U1|Inst_i2c_sender|busy_sr [31] ) )

	.dataa(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|Inst_i2c_sender|busy_sr [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr~32 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|busy_sr~32 .lut_mask = 64'hAAAAAAAAFFFFFFFF;
defparam \U1|Inst_i2c_sender|busy_sr~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y3_N41
dffeas \U1|Inst_i2c_sender|busy_sr[12] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|busy_sr~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|busy_sr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[12] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|busy_sr[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N9
cyclonev_lcell_comb \U1|Inst_i2c_sender|busy_sr~29 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr~29_combout  = (!\U1|Inst_i2c_sender|busy_sr [31]) # (\U1|Inst_i2c_sender|busy_sr [12])

	.dataa(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datab(gnd),
	.datac(!\U1|Inst_i2c_sender|busy_sr [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr~29 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|busy_sr~29 .lut_mask = 64'hAFAFAFAFAFAFAFAF;
defparam \U1|Inst_i2c_sender|busy_sr~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y3_N10
dffeas \U1|Inst_i2c_sender|busy_sr[13] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|busy_sr~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|busy_sr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[13] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|busy_sr[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N6
cyclonev_lcell_comb \U1|Inst_i2c_sender|busy_sr~26 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr~26_combout  = ( \U1|Inst_i2c_sender|busy_sr [13] ) # ( !\U1|Inst_i2c_sender|busy_sr [13] & ( !\U1|Inst_i2c_sender|busy_sr [31] ) )

	.dataa(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|Inst_i2c_sender|busy_sr [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr~26 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|busy_sr~26 .lut_mask = 64'hAAAAAAAAFFFFFFFF;
defparam \U1|Inst_i2c_sender|busy_sr~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y3_N8
dffeas \U1|Inst_i2c_sender|busy_sr[14] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|busy_sr~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|busy_sr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[14] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|busy_sr[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N33
cyclonev_lcell_comb \U1|Inst_i2c_sender|busy_sr~23 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr~23_combout  = (!\U1|Inst_i2c_sender|busy_sr [31]) # (\U1|Inst_i2c_sender|busy_sr [14])

	.dataa(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datab(gnd),
	.datac(!\U1|Inst_i2c_sender|busy_sr [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr~23 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|busy_sr~23 .lut_mask = 64'hAFAFAFAFAFAFAFAF;
defparam \U1|Inst_i2c_sender|busy_sr~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y3_N34
dffeas \U1|Inst_i2c_sender|busy_sr[15] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|busy_sr~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|busy_sr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[15] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|busy_sr[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N30
cyclonev_lcell_comb \U1|Inst_i2c_sender|busy_sr~20 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr~20_combout  = ( \U1|Inst_i2c_sender|busy_sr [15] ) # ( !\U1|Inst_i2c_sender|busy_sr [15] & ( !\U1|Inst_i2c_sender|busy_sr [31] ) )

	.dataa(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|Inst_i2c_sender|busy_sr [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr~20 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|busy_sr~20 .lut_mask = 64'hAAAAAAAAFFFFFFFF;
defparam \U1|Inst_i2c_sender|busy_sr~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y3_N32
dffeas \U1|Inst_i2c_sender|busy_sr[16] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|busy_sr~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|busy_sr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[16] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|busy_sr[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N45
cyclonev_lcell_comb \U1|Inst_i2c_sender|busy_sr~17 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr~17_combout  = (!\U1|Inst_i2c_sender|busy_sr [31]) # (\U1|Inst_i2c_sender|busy_sr [16])

	.dataa(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datab(gnd),
	.datac(!\U1|Inst_i2c_sender|busy_sr [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr~17 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|busy_sr~17 .lut_mask = 64'hAFAFAFAFAFAFAFAF;
defparam \U1|Inst_i2c_sender|busy_sr~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y3_N46
dffeas \U1|Inst_i2c_sender|busy_sr[17] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|busy_sr~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|busy_sr [17]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[17] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|busy_sr[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N42
cyclonev_lcell_comb \U1|Inst_i2c_sender|busy_sr~14 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr~14_combout  = ( \U1|Inst_i2c_sender|busy_sr [17] ) # ( !\U1|Inst_i2c_sender|busy_sr [17] & ( !\U1|Inst_i2c_sender|busy_sr [31] ) )

	.dataa(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|Inst_i2c_sender|busy_sr [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr~14 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|busy_sr~14 .lut_mask = 64'hAAAAAAAAFFFFFFFF;
defparam \U1|Inst_i2c_sender|busy_sr~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y3_N44
dffeas \U1|Inst_i2c_sender|busy_sr[18] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|busy_sr~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|busy_sr [18]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[18] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|busy_sr[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N27
cyclonev_lcell_comb \U1|Inst_i2c_sender|busy_sr~10 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr~10_combout  = (!\U1|Inst_i2c_sender|busy_sr [31]) # (\U1|Inst_i2c_sender|busy_sr [18])

	.dataa(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datab(gnd),
	.datac(!\U1|Inst_i2c_sender|busy_sr [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr~10 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|busy_sr~10 .lut_mask = 64'hAFAFAFAFAFAFAFAF;
defparam \U1|Inst_i2c_sender|busy_sr~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y3_N28
dffeas \U1|Inst_i2c_sender|busy_sr[19] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|busy_sr~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|busy_sr [19]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[19] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|busy_sr[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N24
cyclonev_lcell_comb \U1|Inst_i2c_sender|busy_sr~11 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr~11_combout  = ( \U1|Inst_i2c_sender|busy_sr [19] ) # ( !\U1|Inst_i2c_sender|busy_sr [19] & ( !\U1|Inst_i2c_sender|busy_sr [31] ) )

	.dataa(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|Inst_i2c_sender|busy_sr [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr~11 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|busy_sr~11 .lut_mask = 64'hAAAAAAAAFFFFFFFF;
defparam \U1|Inst_i2c_sender|busy_sr~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y3_N26
dffeas \U1|Inst_i2c_sender|busy_sr[20] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|busy_sr~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|busy_sr [20]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[20] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|busy_sr[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N48
cyclonev_lcell_comb \U1|Inst_i2c_sender|busy_sr~30 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr~30_combout  = (!\U1|Inst_i2c_sender|busy_sr [31]) # (\U1|Inst_i2c_sender|busy_sr [20])

	.dataa(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datab(gnd),
	.datac(!\U1|Inst_i2c_sender|busy_sr [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr~30 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|busy_sr~30 .lut_mask = 64'hAFAFAFAFAFAFAFAF;
defparam \U1|Inst_i2c_sender|busy_sr~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y3_N49
dffeas \U1|Inst_i2c_sender|busy_sr[21] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|busy_sr~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|busy_sr [21]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[21] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|busy_sr[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N36
cyclonev_lcell_comb \U1|Inst_i2c_sender|busy_sr~27 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr~27_combout  = ( \U1|Inst_i2c_sender|busy_sr [31] & ( \U1|Inst_i2c_sender|busy_sr [21] ) ) # ( !\U1|Inst_i2c_sender|busy_sr [31] )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1|Inst_i2c_sender|busy_sr [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr~27 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|busy_sr~27 .lut_mask = 64'hFFFFFFFF0F0F0F0F;
defparam \U1|Inst_i2c_sender|busy_sr~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y3_N37
dffeas \U1|Inst_i2c_sender|busy_sr[22] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|busy_sr~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|busy_sr [22]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[22] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|busy_sr[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N3
cyclonev_lcell_comb \U1|Inst_i2c_sender|busy_sr~24 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr~24_combout  = (!\U1|Inst_i2c_sender|busy_sr [31]) # (\U1|Inst_i2c_sender|busy_sr [22])

	.dataa(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datab(gnd),
	.datac(!\U1|Inst_i2c_sender|busy_sr [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr~24 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|busy_sr~24 .lut_mask = 64'hAFAFAFAFAFAFAFAF;
defparam \U1|Inst_i2c_sender|busy_sr~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y3_N4
dffeas \U1|Inst_i2c_sender|busy_sr[23] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|busy_sr~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|busy_sr [23]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[23] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|busy_sr[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N0
cyclonev_lcell_comb \U1|Inst_i2c_sender|busy_sr~21 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr~21_combout  = ( \U1|Inst_i2c_sender|busy_sr [23] ) # ( !\U1|Inst_i2c_sender|busy_sr [23] & ( !\U1|Inst_i2c_sender|busy_sr [31] ) )

	.dataa(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|Inst_i2c_sender|busy_sr [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr~21 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|busy_sr~21 .lut_mask = 64'hAAAAAAAAFFFFFFFF;
defparam \U1|Inst_i2c_sender|busy_sr~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y3_N1
dffeas \U1|Inst_i2c_sender|busy_sr[24] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|busy_sr~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|busy_sr [24]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[24] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|busy_sr[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N15
cyclonev_lcell_comb \U1|Inst_i2c_sender|busy_sr~18 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr~18_combout  = (!\U1|Inst_i2c_sender|busy_sr [31]) # (\U1|Inst_i2c_sender|busy_sr [24])

	.dataa(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U1|Inst_i2c_sender|busy_sr [24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr~18 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|busy_sr~18 .lut_mask = 64'hAAFFAAFFAAFFAAFF;
defparam \U1|Inst_i2c_sender|busy_sr~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y3_N17
dffeas \U1|Inst_i2c_sender|busy_sr[25] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|busy_sr~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|busy_sr [25]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[25] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|busy_sr[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N12
cyclonev_lcell_comb \U1|Inst_i2c_sender|busy_sr~15 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr~15_combout  = ( \U1|Inst_i2c_sender|busy_sr [25] ) # ( !\U1|Inst_i2c_sender|busy_sr [25] & ( !\U1|Inst_i2c_sender|busy_sr [31] ) )

	.dataa(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|Inst_i2c_sender|busy_sr [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr~15 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|busy_sr~15 .lut_mask = 64'hAAAAAAAAFFFFFFFF;
defparam \U1|Inst_i2c_sender|busy_sr~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y3_N13
dffeas \U1|Inst_i2c_sender|busy_sr[26] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|busy_sr~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|busy_sr [26]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[26] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|busy_sr[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N51
cyclonev_lcell_comb \U1|Inst_i2c_sender|busy_sr~12 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr~12_combout  = ( \U1|Inst_i2c_sender|busy_sr [26] ) # ( !\U1|Inst_i2c_sender|busy_sr [26] & ( !\U1|Inst_i2c_sender|busy_sr [31] ) )

	.dataa(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|Inst_i2c_sender|busy_sr [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr~12 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|busy_sr~12 .lut_mask = 64'hAAAAAAAAFFFFFFFF;
defparam \U1|Inst_i2c_sender|busy_sr~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y3_N53
dffeas \U1|Inst_i2c_sender|busy_sr[27] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|busy_sr~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|busy_sr [27]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[27] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|busy_sr[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N36
cyclonev_lcell_comb \U1|Inst_i2c_sender|busy_sr~7 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr~7_combout  = (!\U1|Inst_i2c_sender|busy_sr [31]) # (\U1|Inst_i2c_sender|busy_sr [27])

	.dataa(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datab(gnd),
	.datac(!\U1|Inst_i2c_sender|busy_sr [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr~7 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|busy_sr~7 .lut_mask = 64'hAFAFAFAFAFAFAFAF;
defparam \U1|Inst_i2c_sender|busy_sr~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y3_N37
dffeas \U1|Inst_i2c_sender|busy_sr[28] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|busy_sr~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|busy_sr [28]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[28] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|busy_sr[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N15
cyclonev_lcell_comb \U1|Inst_i2c_sender|busy_sr~3 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr~3_combout  = (!\U1|Inst_i2c_sender|busy_sr [31]) # (\U1|Inst_i2c_sender|busy_sr [28])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1|Inst_i2c_sender|busy_sr [28]),
	.datad(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr~3 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|busy_sr~3 .lut_mask = 64'hFF0FFF0FFF0FFF0F;
defparam \U1|Inst_i2c_sender|busy_sr~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y4_N16
dffeas \U1|Inst_i2c_sender|busy_sr[29] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|busy_sr~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|busy_sr [29]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[29] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|busy_sr[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N33
cyclonev_lcell_comb \U1|Inst_i2c_sender|busy_sr~4 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr~4_combout  = ( \U1|Inst_i2c_sender|busy_sr [31] & ( \U1|Inst_i2c_sender|busy_sr [29] ) ) # ( !\U1|Inst_i2c_sender|busy_sr [31] )

	.dataa(gnd),
	.datab(!\U1|Inst_i2c_sender|busy_sr [29]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr~4 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|busy_sr~4 .lut_mask = 64'hFFFFFFFF33333333;
defparam \U1|Inst_i2c_sender|busy_sr~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y3_N35
dffeas \U1|Inst_i2c_sender|busy_sr[30] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|busy_sr~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|busy_sr [30]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[30] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|busy_sr[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N6
cyclonev_lcell_comb \U1|Inst_i2c_sender|busy_sr[31]~5 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr[31]~5_combout  = ( \U1|Inst_i2c_sender|busy_sr [31] & ( \U1|Inst_i2c_sender|divider[6]~DUPLICATE_q  & ( ((!\U1|Inst_i2c_sender|Equal4~0_combout ) # (!\U1|Inst_i2c_sender|divider [7])) # (\U1|Inst_i2c_sender|busy_sr [30]) ) ) ) 
// # ( !\U1|Inst_i2c_sender|busy_sr [31] & ( \U1|Inst_i2c_sender|divider[6]~DUPLICATE_q  & ( \U1|Inst_i2c_sender|data_sr~0_combout  ) ) ) # ( \U1|Inst_i2c_sender|busy_sr [31] & ( !\U1|Inst_i2c_sender|divider[6]~DUPLICATE_q  ) ) # ( 
// !\U1|Inst_i2c_sender|busy_sr [31] & ( !\U1|Inst_i2c_sender|divider[6]~DUPLICATE_q  & ( \U1|Inst_i2c_sender|data_sr~0_combout  ) ) )

	.dataa(!\U1|Inst_i2c_sender|busy_sr [30]),
	.datab(!\U1|Inst_i2c_sender|Equal4~0_combout ),
	.datac(!\U1|Inst_i2c_sender|divider [7]),
	.datad(!\U1|Inst_i2c_sender|data_sr~0_combout ),
	.datae(!\U1|Inst_i2c_sender|busy_sr [31]),
	.dataf(!\U1|Inst_i2c_sender|divider[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr[31]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[31]~5 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|busy_sr[31]~5 .lut_mask = 64'h00FFFFFF00FFFDFD;
defparam \U1|Inst_i2c_sender|busy_sr[31]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y3_N8
dffeas \U1|Inst_i2c_sender|busy_sr[31] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|busy_sr[31]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|busy_sr [31]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[31] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|busy_sr[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y4_N12
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~3 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~3_combout  = ( !\U1|Inst_ov7670_registers|address [0] & ( (!\U1|Inst_ov7670_registers|address [6] & (!\U1|Inst_ov7670_registers|address [1] & (!\U1|Inst_ov7670_registers|address [7] & \U1|Inst_ov7670_registers|address 
// [2]))) ) )

	.dataa(!\U1|Inst_ov7670_registers|address [6]),
	.datab(!\U1|Inst_ov7670_registers|address [1]),
	.datac(!\U1|Inst_ov7670_registers|address [7]),
	.datad(!\U1|Inst_ov7670_registers|address [2]),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|address [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~3 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~3 .lut_mask = 64'h0080008000000000;
defparam \U1|Inst_ov7670_registers|Decoder0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N54
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~7 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~7_combout  = ( \U1|Inst_ov7670_registers|address [5] & ( (!\U1|Inst_ov7670_registers|address [3] & (\U1|Inst_ov7670_registers|address [4] & \U1|Inst_ov7670_registers|Decoder0~3_combout )) ) )

	.dataa(gnd),
	.datab(!\U1|Inst_ov7670_registers|address [3]),
	.datac(!\U1|Inst_ov7670_registers|address [4]),
	.datad(!\U1|Inst_ov7670_registers|Decoder0~3_combout ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|address [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~7 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~7 .lut_mask = 64'h00000000000C000C;
defparam \U1|Inst_ov7670_registers|Decoder0~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N56
dffeas \U1|Inst_ov7670_registers|sreg.1011000100001100 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.1011000100001100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.1011000100001100 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.1011000100001100 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y4_N15
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~8 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~8_combout  = ( !\U1|Inst_ov7670_registers|address [7] & ( (!\U1|Inst_ov7670_registers|address [6] & (!\U1|Inst_ov7670_registers|address [1] & (\U1|Inst_ov7670_registers|address [0] & \U1|Inst_ov7670_registers|address 
// [2]))) ) )

	.dataa(!\U1|Inst_ov7670_registers|address [6]),
	.datab(!\U1|Inst_ov7670_registers|address [1]),
	.datac(!\U1|Inst_ov7670_registers|address [0]),
	.datad(!\U1|Inst_ov7670_registers|address [2]),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|address [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~8 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~8 .lut_mask = 64'h0008000800000000;
defparam \U1|Inst_ov7670_registers|Decoder0~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N39
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~9 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~9_combout  = ( \U1|Inst_ov7670_registers|address [4] & ( (\U1|Inst_ov7670_registers|address [5] & (!\U1|Inst_ov7670_registers|address [3] & \U1|Inst_ov7670_registers|Decoder0~8_combout )) ) )

	.dataa(!\U1|Inst_ov7670_registers|address [5]),
	.datab(!\U1|Inst_ov7670_registers|address [3]),
	.datac(gnd),
	.datad(!\U1|Inst_ov7670_registers|Decoder0~8_combout ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|address [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~9 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~9 .lut_mask = 64'h0000000000440044;
defparam \U1|Inst_ov7670_registers|Decoder0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N40
dffeas \U1|Inst_ov7670_registers|sreg.1011001000001110 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.1011001000001110~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.1011001000001110 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.1011001000001110 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N36
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~5 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~5_combout  = ( \U1|Inst_ov7670_registers|address [5] & ( (\U1|Inst_ov7670_registers|address [1] & (\U1|Inst_ov7670_registers|address [4] & !\U1|Inst_ov7670_registers|address [3])) ) )

	.dataa(!\U1|Inst_ov7670_registers|address [1]),
	.datab(!\U1|Inst_ov7670_registers|address [4]),
	.datac(!\U1|Inst_ov7670_registers|address [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|address [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~5 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~5 .lut_mask = 64'h0000000010101010;
defparam \U1|Inst_ov7670_registers|Decoder0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N3
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~6 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~6_combout  = ( \U1|Inst_ov7670_registers|address [0] & ( !\U1|Inst_ov7670_registers|address [2] & ( (\U1|Inst_ov7670_registers|Decoder0~5_combout  & \U1|Inst_ov7670_registers|Decoder0~0_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1|Inst_ov7670_registers|Decoder0~5_combout ),
	.datad(!\U1|Inst_ov7670_registers|Decoder0~0_combout ),
	.datae(!\U1|Inst_ov7670_registers|address [0]),
	.dataf(!\U1|Inst_ov7670_registers|address [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~6 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~6 .lut_mask = 64'h0000000F00000000;
defparam \U1|Inst_ov7670_registers|Decoder0~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y4_N4
dffeas \U1|Inst_ov7670_registers|sreg.1011000010000100 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.1011000010000100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.1011000010000100 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.1011000010000100 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N3
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~4 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~4_combout  = ( !\U1|Inst_ov7670_registers|address [4] & ( (\U1|Inst_ov7670_registers|address [5] & (\U1|Inst_ov7670_registers|address [3] & \U1|Inst_ov7670_registers|Decoder0~3_combout )) ) )

	.dataa(!\U1|Inst_ov7670_registers|address [5]),
	.datab(!\U1|Inst_ov7670_registers|address [3]),
	.datac(gnd),
	.datad(!\U1|Inst_ov7670_registers|Decoder0~3_combout ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|address [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~4 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~4 .lut_mask = 64'h0011001100000000;
defparam \U1|Inst_ov7670_registers|Decoder0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N4
dffeas \U1|Inst_ov7670_registers|sreg.1000110101001111 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.1000110101001111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.1000110101001111 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.1000110101001111 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y4_N14
dffeas \U1|Inst_ov7670_registers|sreg.1111111111111111 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|WideOr16~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.1111111111111111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.1111111111111111 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.1111111111111111 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N0
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr0~0 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr0~0_combout  = ( !\U1|Inst_ov7670_registers|sreg.1000110101001111~q  & ( !\U1|Inst_ov7670_registers|sreg.1111111111111111~q  & ( (!\U1|Inst_ov7670_registers|sreg.1011000100001100~q  & 
// (!\U1|Inst_ov7670_registers|sreg.1011001000001110~q  & !\U1|Inst_ov7670_registers|sreg.1011000010000100~q )) ) ) )

	.dataa(gnd),
	.datab(!\U1|Inst_ov7670_registers|sreg.1011000100001100~q ),
	.datac(!\U1|Inst_ov7670_registers|sreg.1011001000001110~q ),
	.datad(!\U1|Inst_ov7670_registers|sreg.1011000010000100~q ),
	.datae(!\U1|Inst_ov7670_registers|sreg.1000110101001111~q ),
	.dataf(!\U1|Inst_ov7670_registers|sreg.1111111111111111~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr0~0 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr0~0 .lut_mask = 64'hC000000000000000;
defparam \U1|Inst_ov7670_registers|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N54
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~17 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~17_combout  = ( !\U1|Inst_ov7670_registers|address [3] & ( (\U1|Inst_ov7670_registers|address [1] & !\U1|Inst_ov7670_registers|address [4]) ) )

	.dataa(!\U1|Inst_ov7670_registers|address [1]),
	.datab(!\U1|Inst_ov7670_registers|address [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|address [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~17 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~17 .lut_mask = 64'h4444444400000000;
defparam \U1|Inst_ov7670_registers|Decoder0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y4_N24
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~18 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~18_combout  = ( !\U1|Inst_ov7670_registers|address [6] & ( (!\U1|Inst_ov7670_registers|address [7] & (!\U1|Inst_ov7670_registers|address [0] & (\U1|Inst_ov7670_registers|address [2] & !\U1|Inst_ov7670_registers|address 
// [5]))) ) )

	.dataa(!\U1|Inst_ov7670_registers|address [7]),
	.datab(!\U1|Inst_ov7670_registers|address [0]),
	.datac(!\U1|Inst_ov7670_registers|address [2]),
	.datad(!\U1|Inst_ov7670_registers|address [5]),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|address [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~18 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~18 .lut_mask = 64'h0800080000000000;
defparam \U1|Inst_ov7670_registers|Decoder0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N27
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~19 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~19_combout  = (\U1|Inst_ov7670_registers|Decoder0~17_combout  & \U1|Inst_ov7670_registers|Decoder0~18_combout )

	.dataa(gnd),
	.datab(!\U1|Inst_ov7670_registers|Decoder0~17_combout ),
	.datac(!\U1|Inst_ov7670_registers|Decoder0~18_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~19 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~19 .lut_mask = 64'h0303030303030303;
defparam \U1|Inst_ov7670_registers|Decoder0~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N28
dffeas \U1|Inst_ov7670_registers|sreg.1000110000000010 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.1000110000000010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.1000110000000010 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.1000110000000010 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y4_N21
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~11 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~11_combout  = ( !\U1|Inst_ov7670_registers|address [6] & ( (!\U1|Inst_ov7670_registers|address [7] & (\U1|Inst_ov7670_registers|address [5] & (!\U1|Inst_ov7670_registers|address [0] & !\U1|Inst_ov7670_registers|address 
// [2]))) ) )

	.dataa(!\U1|Inst_ov7670_registers|address [7]),
	.datab(!\U1|Inst_ov7670_registers|address [5]),
	.datac(!\U1|Inst_ov7670_registers|address [0]),
	.datad(!\U1|Inst_ov7670_registers|address [2]),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|address [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~11 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~11 .lut_mask = 64'h2000200000000000;
defparam \U1|Inst_ov7670_registers|Decoder0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N54
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~21 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~21_combout  = ( !\U1|Inst_ov7670_registers|address [3] & ( \U1|Inst_ov7670_registers|Decoder0~11_combout  & ( (\U1|Inst_ov7670_registers|address [4] & !\U1|Inst_ov7670_registers|address [1]) ) ) )

	.dataa(!\U1|Inst_ov7670_registers|address [4]),
	.datab(gnd),
	.datac(!\U1|Inst_ov7670_registers|address [1]),
	.datad(gnd),
	.datae(!\U1|Inst_ov7670_registers|address [3]),
	.dataf(!\U1|Inst_ov7670_registers|Decoder0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~21 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~21 .lut_mask = 64'h0000000050500000;
defparam \U1|Inst_ov7670_registers|Decoder0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y3_N55
dffeas \U1|Inst_ov7670_registers|sreg.1001000100000000 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.1001000100000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.1001000100000000 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.1001000100000000 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N9
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~22 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~22_combout  = ( \U1|Inst_ov7670_registers|address [2] & ( (\U1|Inst_ov7670_registers|Decoder0~0_combout  & (\U1|Inst_ov7670_registers|Decoder0~5_combout  & \U1|Inst_ov7670_registers|address [0])) ) )

	.dataa(!\U1|Inst_ov7670_registers|Decoder0~0_combout ),
	.datab(!\U1|Inst_ov7670_registers|Decoder0~5_combout ),
	.datac(!\U1|Inst_ov7670_registers|address [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|address [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~22 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~22 .lut_mask = 64'h0000000001010101;
defparam \U1|Inst_ov7670_registers|Decoder0~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y4_N10
dffeas \U1|Inst_ov7670_registers|sreg.1011100000001010~DUPLICATE (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.1011100000001010~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.1011100000001010~DUPLICATE .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.1011100000001010~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N21
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~15 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~15_combout  = ( \U1|Inst_ov7670_registers|address [1] & ( (!\U1|Inst_ov7670_registers|address [4] & \U1|Inst_ov7670_registers|address [3]) ) )

	.dataa(gnd),
	.datab(!\U1|Inst_ov7670_registers|address [4]),
	.datac(!\U1|Inst_ov7670_registers|address [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|address [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~15 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~15 .lut_mask = 64'h000000000C0C0C0C;
defparam \U1|Inst_ov7670_registers|Decoder0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N12
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~20 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~20_combout  = ( \U1|Inst_ov7670_registers|address [2] & ( (\U1|Inst_ov7670_registers|Decoder0~0_combout  & (\U1|Inst_ov7670_registers|address [0] & (\U1|Inst_ov7670_registers|Decoder0~15_combout  & 
// \U1|Inst_ov7670_registers|address [5]))) ) )

	.dataa(!\U1|Inst_ov7670_registers|Decoder0~0_combout ),
	.datab(!\U1|Inst_ov7670_registers|address [0]),
	.datac(!\U1|Inst_ov7670_registers|Decoder0~15_combout ),
	.datad(!\U1|Inst_ov7670_registers|address [5]),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|address [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~20 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~20 .lut_mask = 64'h0000000000010001;
defparam \U1|Inst_ov7670_registers|Decoder0~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y4_N14
dffeas \U1|Inst_ov7670_registers|sreg.1001000000000000 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.1001000000000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.1001000000000000 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.1001000000000000 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N36
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr0~2 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr0~2_combout  = ( !\U1|Inst_ov7670_registers|sreg.1001000000000000~q  & ( (!\U1|Inst_ov7670_registers|sreg.1000110000000010~q  & (!\U1|Inst_ov7670_registers|sreg.1001000100000000~q  & 
// !\U1|Inst_ov7670_registers|sreg.1011100000001010~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\U1|Inst_ov7670_registers|sreg.1000110000000010~q ),
	.datac(!\U1|Inst_ov7670_registers|sreg.1001000100000000~q ),
	.datad(!\U1|Inst_ov7670_registers|sreg.1011100000001010~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|sreg.1001000000000000~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr0~2 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr0~2 .lut_mask = 64'hC000C00000000000;
defparam \U1|Inst_ov7670_registers|WideOr0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y4_N57
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~1 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~1_combout  = ( !\U1|Inst_ov7670_registers|address [6] & ( (!\U1|Inst_ov7670_registers|address [7] & (\U1|Inst_ov7670_registers|address [5] & (\U1|Inst_ov7670_registers|address [0] & !\U1|Inst_ov7670_registers|address 
// [2]))) ) )

	.dataa(!\U1|Inst_ov7670_registers|address [7]),
	.datab(!\U1|Inst_ov7670_registers|address [5]),
	.datac(!\U1|Inst_ov7670_registers|address [0]),
	.datad(!\U1|Inst_ov7670_registers|address [2]),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|address [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~1 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~1 .lut_mask = 64'h0200020000000000;
defparam \U1|Inst_ov7670_registers|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N39
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~2 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~2_combout  = ( \U1|Inst_ov7670_registers|Decoder0~1_combout  & ( (!\U1|Inst_ov7670_registers|address [1] & (\U1|Inst_ov7670_registers|address [4] & \U1|Inst_ov7670_registers|address [3])) ) )

	.dataa(!\U1|Inst_ov7670_registers|address [1]),
	.datab(!\U1|Inst_ov7670_registers|address [4]),
	.datac(!\U1|Inst_ov7670_registers|address [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|Decoder0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~2 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~2 .lut_mask = 64'h0000000002020202;
defparam \U1|Inst_ov7670_registers|Decoder0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N40
dffeas \U1|Inst_ov7670_registers|sreg.1100100101100000 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.1100100101100000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.1100100101100000 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.1100100101100000 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N0
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~14 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~14_combout  = ( !\U1|Inst_ov7670_registers|address [4] & ( (\U1|Inst_ov7670_registers|address [5] & (\U1|Inst_ov7670_registers|address [3] & \U1|Inst_ov7670_registers|Decoder0~8_combout )) ) )

	.dataa(!\U1|Inst_ov7670_registers|address [5]),
	.datab(!\U1|Inst_ov7670_registers|address [3]),
	.datac(!\U1|Inst_ov7670_registers|Decoder0~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|address [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~14 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~14 .lut_mask = 64'h0101010100000000;
defparam \U1|Inst_ov7670_registers|Decoder0~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N2
dffeas \U1|Inst_ov7670_registers|sreg.1000111000000000 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.1000111000000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.1000111000000000 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.1000111000000000 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N15
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~16 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~16_combout  = ( \U1|Inst_ov7670_registers|address [2] & ( (\U1|Inst_ov7670_registers|Decoder0~0_combout  & (!\U1|Inst_ov7670_registers|address [0] & (\U1|Inst_ov7670_registers|address [5] & 
// \U1|Inst_ov7670_registers|Decoder0~15_combout ))) ) )

	.dataa(!\U1|Inst_ov7670_registers|Decoder0~0_combout ),
	.datab(!\U1|Inst_ov7670_registers|address [0]),
	.datac(!\U1|Inst_ov7670_registers|address [5]),
	.datad(!\U1|Inst_ov7670_registers|Decoder0~15_combout ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|address [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~16 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~16 .lut_mask = 64'h0000000000040004;
defparam \U1|Inst_ov7670_registers|Decoder0~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y4_N17
dffeas \U1|Inst_ov7670_registers|sreg.1000111100000000 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.1000111100000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.1000111100000000 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.1000111100000000 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N9
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~10 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~10_combout  = ( \U1|Inst_ov7670_registers|Decoder0~1_combout  & ( (!\U1|Inst_ov7670_registers|address [3] & (!\U1|Inst_ov7670_registers|address [1] & \U1|Inst_ov7670_registers|address [4])) ) )

	.dataa(gnd),
	.datab(!\U1|Inst_ov7670_registers|address [3]),
	.datac(!\U1|Inst_ov7670_registers|address [1]),
	.datad(!\U1|Inst_ov7670_registers|address [4]),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|Decoder0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~10 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~10 .lut_mask = 64'h0000000000C000C0;
defparam \U1|Inst_ov7670_registers|Decoder0~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N10
dffeas \U1|Inst_ov7670_registers|sreg.1001011000000000 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.1001011000000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.1001011000000000 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.1001011000000000 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N18
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~12 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~12_combout  = ( !\U1|Inst_ov7670_registers|address [3] & ( (\U1|Inst_ov7670_registers|address [4] & (\U1|Inst_ov7670_registers|Decoder0~11_combout  & \U1|Inst_ov7670_registers|address [1])) ) )

	.dataa(!\U1|Inst_ov7670_registers|address [4]),
	.datab(gnd),
	.datac(!\U1|Inst_ov7670_registers|Decoder0~11_combout ),
	.datad(!\U1|Inst_ov7670_registers|address [1]),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|address [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~12 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~12 .lut_mask = 64'h0005000500000000;
defparam \U1|Inst_ov7670_registers|Decoder0~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y4_N19
dffeas \U1|Inst_ov7670_registers|sreg.1001101000000000~DUPLICATE (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.1001101000000000~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.1001101000000000~DUPLICATE .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.1001101000000000~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N6
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~13 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~13_combout  = ( \U1|Inst_ov7670_registers|Decoder0~0_combout  & ( (\U1|Inst_ov7670_registers|Decoder0~5_combout  & (\U1|Inst_ov7670_registers|address [2] & !\U1|Inst_ov7670_registers|address [0])) ) )

	.dataa(gnd),
	.datab(!\U1|Inst_ov7670_registers|Decoder0~5_combout ),
	.datac(!\U1|Inst_ov7670_registers|address [2]),
	.datad(!\U1|Inst_ov7670_registers|address [0]),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~13 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~13 .lut_mask = 64'h0000000003000300;
defparam \U1|Inst_ov7670_registers|Decoder0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y4_N7
dffeas \U1|Inst_ov7670_registers|sreg.1011001110000010 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.1011001110000010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.1011001110000010 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.1011001110000010 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N18
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr0~1 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr0~1_combout  = ( !\U1|Inst_ov7670_registers|sreg.1011001110000010~q  & ( (!\U1|Inst_ov7670_registers|sreg.1000111000000000~q  & (!\U1|Inst_ov7670_registers|sreg.1000111100000000~q  & 
// (!\U1|Inst_ov7670_registers|sreg.1001011000000000~q  & !\U1|Inst_ov7670_registers|sreg.1001101000000000~DUPLICATE_q ))) ) )

	.dataa(!\U1|Inst_ov7670_registers|sreg.1000111000000000~q ),
	.datab(!\U1|Inst_ov7670_registers|sreg.1000111100000000~q ),
	.datac(!\U1|Inst_ov7670_registers|sreg.1001011000000000~q ),
	.datad(!\U1|Inst_ov7670_registers|sreg.1001101000000000~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|sreg.1011001110000010~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr0~1 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr0~1 .lut_mask = 64'h8000800000000000;
defparam \U1|Inst_ov7670_registers|WideOr0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N39
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr0 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr0~combout  = ( \U1|Inst_ov7670_registers|WideOr0~1_combout  & ( (!\U1|Inst_ov7670_registers|WideOr0~0_combout ) # ((!\U1|Inst_ov7670_registers|WideOr0~2_combout ) # (\U1|Inst_ov7670_registers|sreg.1100100101100000~q )) ) ) 
// # ( !\U1|Inst_ov7670_registers|WideOr0~1_combout  )

	.dataa(!\U1|Inst_ov7670_registers|WideOr0~0_combout ),
	.datab(!\U1|Inst_ov7670_registers|WideOr0~2_combout ),
	.datac(!\U1|Inst_ov7670_registers|sreg.1100100101100000~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|WideOr0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr0 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr0 .lut_mask = 64'hFFFFFFFFEFEFEFEF;
defparam \U1|Inst_ov7670_registers|WideOr0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y4_N0
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~23 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~23_combout  = ( !\U1|Inst_ov7670_registers|address [7] & ( (!\U1|Inst_ov7670_registers|address [6] & (!\U1|Inst_ov7670_registers|address [1] & (\U1|Inst_ov7670_registers|address [2] & !\U1|Inst_ov7670_registers|address 
// [5]))) ) )

	.dataa(!\U1|Inst_ov7670_registers|address [6]),
	.datab(!\U1|Inst_ov7670_registers|address [1]),
	.datac(!\U1|Inst_ov7670_registers|address [2]),
	.datad(!\U1|Inst_ov7670_registers|address [5]),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|address [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~23 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~23 .lut_mask = 64'h0800080000000000;
defparam \U1|Inst_ov7670_registers|Decoder0~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N45
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~24 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~24_combout  = (!\U1|Inst_ov7670_registers|address [4] & (\U1|Inst_ov7670_registers|address [3] & (\U1|Inst_ov7670_registers|address [0] & \U1|Inst_ov7670_registers|Decoder0~23_combout )))

	.dataa(!\U1|Inst_ov7670_registers|address [4]),
	.datab(!\U1|Inst_ov7670_registers|address [3]),
	.datac(!\U1|Inst_ov7670_registers|address [0]),
	.datad(!\U1|Inst_ov7670_registers|Decoder0~23_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~24 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~24 .lut_mask = 64'h0002000200020002;
defparam \U1|Inst_ov7670_registers|Decoder0~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N47
dffeas \U1|Inst_ov7670_registers|sreg.0101000100001100 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0101000100001100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0101000100001100 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0101000100001100 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N18
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~25 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~25_combout  = ( \U1|Inst_ov7670_registers|address [1] & ( !\U1|Inst_ov7670_registers|address [4] ) )

	.dataa(gnd),
	.datab(!\U1|Inst_ov7670_registers|address [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|address [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~25 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~25 .lut_mask = 64'h00000000CCCCCCCC;
defparam \U1|Inst_ov7670_registers|Decoder0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y4_N54
cyclonev_lcell_comb \U1|Inst_ov7670_registers|sreg~77 (
// Equation(s):
// \U1|Inst_ov7670_registers|sreg~77_combout  = ( !\U1|Inst_ov7670_registers|address [6] & ( (!\U1|Inst_ov7670_registers|address [7] & !\U1|Inst_ov7670_registers|address [5]) ) )

	.dataa(!\U1|Inst_ov7670_registers|address [7]),
	.datab(!\U1|Inst_ov7670_registers|address [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|address [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|sreg~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg~77 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|sreg~77 .lut_mask = 64'h8888888800000000;
defparam \U1|Inst_ov7670_registers|sreg~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N24
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~26 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~26_combout  = ( \U1|Inst_ov7670_registers|sreg~77_combout  & ( (\U1|Inst_ov7670_registers|address [0] & (\U1|Inst_ov7670_registers|Decoder0~25_combout  & (\U1|Inst_ov7670_registers|address [2] & 
// \U1|Inst_ov7670_registers|address [3]))) ) )

	.dataa(!\U1|Inst_ov7670_registers|address [0]),
	.datab(!\U1|Inst_ov7670_registers|Decoder0~25_combout ),
	.datac(!\U1|Inst_ov7670_registers|address [2]),
	.datad(!\U1|Inst_ov7670_registers|address [3]),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|sreg~77_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~26 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~26 .lut_mask = 64'h0000000000010001;
defparam \U1|Inst_ov7670_registers|Decoder0~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N25
dffeas \U1|Inst_ov7670_registers|sreg.0101001100101001 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0101001100101001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0101001100101001 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0101001100101001 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N33
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr12~0 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr12~0_combout  = (!\U1|Inst_ov7670_registers|sreg.0101000100001100~q  & !\U1|Inst_ov7670_registers|sreg.0101001100101001~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1|Inst_ov7670_registers|sreg.0101000100001100~q ),
	.datad(!\U1|Inst_ov7670_registers|sreg.0101001100101001~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr12~0 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr12~0 .lut_mask = 64'hF000F000F000F000;
defparam \U1|Inst_ov7670_registers|WideOr12~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N18
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~36 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~36_combout  = (!\U1|Inst_ov7670_registers|address [4] & (\U1|Inst_ov7670_registers|address [3] & (\U1|Inst_ov7670_registers|Decoder0~23_combout  & !\U1|Inst_ov7670_registers|address [0])))

	.dataa(!\U1|Inst_ov7670_registers|address [4]),
	.datab(!\U1|Inst_ov7670_registers|address [3]),
	.datac(!\U1|Inst_ov7670_registers|Decoder0~23_combout ),
	.datad(!\U1|Inst_ov7670_registers|address [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~36 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~36 .lut_mask = 64'h0200020002000200;
defparam \U1|Inst_ov7670_registers|Decoder0~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N19
dffeas \U1|Inst_ov7670_registers|sreg.0101000000110100 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0101000000110100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0101000000110100 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0101000000110100 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N42
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~38 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~38_combout  = ( \U1|Inst_ov7670_registers|Decoder0~1_combout  & ( \U1|Inst_ov7670_registers|Decoder0~15_combout  ) )

	.dataa(!\U1|Inst_ov7670_registers|Decoder0~15_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|Decoder0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~38 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~38 .lut_mask = 64'h0000000055555555;
defparam \U1|Inst_ov7670_registers|Decoder0~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N43
dffeas \U1|Inst_ov7670_registers|sreg.0111010000010000~DUPLICATE (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0111010000010000~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0111010000010000~DUPLICATE .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0111010000010000~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y4_N18
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~27 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~27_combout  = ( !\U1|Inst_ov7670_registers|address [6] & ( (!\U1|Inst_ov7670_registers|address [5] & (!\U1|Inst_ov7670_registers|address [7] & !\U1|Inst_ov7670_registers|address [2])) ) )

	.dataa(gnd),
	.datab(!\U1|Inst_ov7670_registers|address [5]),
	.datac(!\U1|Inst_ov7670_registers|address [7]),
	.datad(!\U1|Inst_ov7670_registers|address [2]),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|address [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~27 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~27 .lut_mask = 64'hC000C00000000000;
defparam \U1|Inst_ov7670_registers|Decoder0~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N45
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~37 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~37_combout  = ( \U1|Inst_ov7670_registers|address [0] & ( (!\U1|Inst_ov7670_registers|address [1] & (\U1|Inst_ov7670_registers|Decoder0~27_combout  & (\U1|Inst_ov7670_registers|address [4] & 
// !\U1|Inst_ov7670_registers|address [3]))) ) )

	.dataa(!\U1|Inst_ov7670_registers|address [1]),
	.datab(!\U1|Inst_ov7670_registers|Decoder0~27_combout ),
	.datac(!\U1|Inst_ov7670_registers|address [4]),
	.datad(!\U1|Inst_ov7670_registers|address [3]),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|address [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~37 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~37 .lut_mask = 64'h0000000002000200;
defparam \U1|Inst_ov7670_registers|Decoder0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N46
dffeas \U1|Inst_ov7670_registers|sreg.0101100000011110 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0101100000011110~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0101100000011110 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0101100000011110 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N42
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~35 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~35_combout  = ( !\U1|Inst_ov7670_registers|address [0] & ( (!\U1|Inst_ov7670_registers|address [1] & (\U1|Inst_ov7670_registers|Decoder0~27_combout  & (\U1|Inst_ov7670_registers|address [3] & 
// !\U1|Inst_ov7670_registers|address [4]))) ) )

	.dataa(!\U1|Inst_ov7670_registers|address [1]),
	.datab(!\U1|Inst_ov7670_registers|Decoder0~27_combout ),
	.datac(!\U1|Inst_ov7670_registers|address [3]),
	.datad(!\U1|Inst_ov7670_registers|address [4]),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|address [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~35 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~35 .lut_mask = 64'h0200020000000000;
defparam \U1|Inst_ov7670_registers|Decoder0~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N43
dffeas \U1|Inst_ov7670_registers|sreg.0100000011010000 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0100000011010000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0100000011010000 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0100000011010000 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N21
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr1~1 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr1~1_combout  = ( !\U1|Inst_ov7670_registers|sreg.0100000011010000~q  & ( (!\U1|Inst_ov7670_registers|sreg.0101000000110100~q  & (!\U1|Inst_ov7670_registers|sreg.0111010000010000~DUPLICATE_q  & 
// !\U1|Inst_ov7670_registers|sreg.0101100000011110~q )) ) )

	.dataa(gnd),
	.datab(!\U1|Inst_ov7670_registers|sreg.0101000000110100~q ),
	.datac(!\U1|Inst_ov7670_registers|sreg.0111010000010000~DUPLICATE_q ),
	.datad(!\U1|Inst_ov7670_registers|sreg.0101100000011110~q ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|sreg.0100000011010000~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr1~1 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr1~1 .lut_mask = 64'hC000C00000000000;
defparam \U1|Inst_ov7670_registers|WideOr1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N45
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~40 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~40_combout  = (\U1|Inst_ov7670_registers|Decoder0~15_combout  & \U1|Inst_ov7670_registers|Decoder0~18_combout )

	.dataa(!\U1|Inst_ov7670_registers|Decoder0~15_combout ),
	.datab(gnd),
	.datac(!\U1|Inst_ov7670_registers|Decoder0~18_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~40 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~40 .lut_mask = 64'h0505050505050505;
defparam \U1|Inst_ov7670_registers|Decoder0~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N46
dffeas \U1|Inst_ov7670_registers|sreg.0101001000010111 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0101001000010111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0101001000010111 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0101001000010111 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N51
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~41 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~41_combout  = (\U1|Inst_ov7670_registers|Decoder0~15_combout  & \U1|Inst_ov7670_registers|Decoder0~11_combout )

	.dataa(!\U1|Inst_ov7670_registers|Decoder0~15_combout ),
	.datab(gnd),
	.datac(!\U1|Inst_ov7670_registers|Decoder0~11_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~41 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~41 .lut_mask = 64'h0505050505050505;
defparam \U1|Inst_ov7670_registers|Decoder0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N52
dffeas \U1|Inst_ov7670_registers|sreg.0110101101001010 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0110101101001010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0110101101001010 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0110101101001010 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y4_N6
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~33 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~33_combout  = ( \U1|Inst_ov7670_registers|address [5] & ( !\U1|Inst_ov7670_registers|address [7] & ( (!\U1|Inst_ov7670_registers|address [6] & (!\U1|Inst_ov7670_registers|address [4] & (!\U1|Inst_ov7670_registers|address 
// [2] & !\U1|Inst_ov7670_registers|address [1]))) ) ) )

	.dataa(!\U1|Inst_ov7670_registers|address [6]),
	.datab(!\U1|Inst_ov7670_registers|address [4]),
	.datac(!\U1|Inst_ov7670_registers|address [2]),
	.datad(!\U1|Inst_ov7670_registers|address [1]),
	.datae(!\U1|Inst_ov7670_registers|address [5]),
	.dataf(!\U1|Inst_ov7670_registers|address [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~33 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~33 .lut_mask = 64'h0000800000000000;
defparam \U1|Inst_ov7670_registers|Decoder0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N30
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~39 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~39_combout  = ( !\U1|Inst_ov7670_registers|address [0] & ( \U1|Inst_ov7670_registers|address [3] & ( \U1|Inst_ov7670_registers|Decoder0~33_combout  ) ) )

	.dataa(gnd),
	.datab(!\U1|Inst_ov7670_registers|Decoder0~33_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\U1|Inst_ov7670_registers|address [0]),
	.dataf(!\U1|Inst_ov7670_registers|address [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~39 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~39 .lut_mask = 64'h0000000033330000;
defparam \U1|Inst_ov7670_registers|Decoder0~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y4_N31
dffeas \U1|Inst_ov7670_registers|sreg.0100111000100000 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0100111000100000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0100111000100000 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0100111000100000 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N48
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr1~2 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr1~2_combout  = ( !\U1|Inst_ov7670_registers|sreg.0100111000100000~q  & ( (!\U1|Inst_ov7670_registers|sreg.0101001000010111~q  & (!\U1|Inst_ov7670_registers|sreg.1111111111111111~DUPLICATE_q  & 
// !\U1|Inst_ov7670_registers|sreg.0110101101001010~q )) ) )

	.dataa(gnd),
	.datab(!\U1|Inst_ov7670_registers|sreg.0101001000010111~q ),
	.datac(!\U1|Inst_ov7670_registers|sreg.1111111111111111~DUPLICATE_q ),
	.datad(!\U1|Inst_ov7670_registers|sreg.0110101101001010~q ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|sreg.0100111000100000~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr1~2 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr1~2 .lut_mask = 64'hC000C00000000000;
defparam \U1|Inst_ov7670_registers|WideOr1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N57
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~28 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~28_combout  = ( !\U1|Inst_ov7670_registers|address [0] & ( (!\U1|Inst_ov7670_registers|address [1] & (\U1|Inst_ov7670_registers|address [4] & (!\U1|Inst_ov7670_registers|address [3] & 
// \U1|Inst_ov7670_registers|Decoder0~27_combout ))) ) )

	.dataa(!\U1|Inst_ov7670_registers|address [1]),
	.datab(!\U1|Inst_ov7670_registers|address [4]),
	.datac(!\U1|Inst_ov7670_registers|address [3]),
	.datad(!\U1|Inst_ov7670_registers|Decoder0~27_combout ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|address [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~28 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~28 .lut_mask = 64'h0020002000000000;
defparam \U1|Inst_ov7670_registers|Decoder0~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N58
dffeas \U1|Inst_ov7670_registers|sreg.0101010001000000 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0101010001000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0101010001000000 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0101010001000000 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N12
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~29 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~29_combout  = ( \U1|Inst_ov7670_registers|Decoder0~11_combout  & ( (\U1|Inst_ov7670_registers|address [4] & (\U1|Inst_ov7670_registers|address [1] & \U1|Inst_ov7670_registers|address [3])) ) )

	.dataa(!\U1|Inst_ov7670_registers|address [4]),
	.datab(gnd),
	.datac(!\U1|Inst_ov7670_registers|address [1]),
	.datad(!\U1|Inst_ov7670_registers|address [3]),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|Decoder0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~29 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~29 .lut_mask = 64'h0000000000050005;
defparam \U1|Inst_ov7670_registers|Decoder0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N13
dffeas \U1|Inst_ov7670_registers|sreg.0101011001000000 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0101011001000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0101011001000000 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0101011001000000 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N54
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~30 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~30_combout  = ( \U1|Inst_ov7670_registers|Decoder0~17_combout  & ( (\U1|Inst_ov7670_registers|Decoder0~0_combout  & (\U1|Inst_ov7670_registers|address [0] & (\U1|Inst_ov7670_registers|address [2] & 
// \U1|Inst_ov7670_registers|address [5]))) ) )

	.dataa(!\U1|Inst_ov7670_registers|Decoder0~0_combout ),
	.datab(!\U1|Inst_ov7670_registers|address [0]),
	.datac(!\U1|Inst_ov7670_registers|address [2]),
	.datad(!\U1|Inst_ov7670_registers|address [5]),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|Decoder0~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~30 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~30 .lut_mask = 64'h0000000000010001;
defparam \U1|Inst_ov7670_registers|Decoder0~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y4_N55
dffeas \U1|Inst_ov7670_registers|sreg.0100110101000000~DUPLICATE (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0100110101000000~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0100110101000000~DUPLICATE .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0100110101000000~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N15
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~32 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~32_combout  = ( !\U1|Inst_ov7670_registers|address [1] & ( (\U1|Inst_ov7670_registers|address [4] & (\U1|Inst_ov7670_registers|Decoder0~11_combout  & \U1|Inst_ov7670_registers|address [3])) ) )

	.dataa(!\U1|Inst_ov7670_registers|address [4]),
	.datab(!\U1|Inst_ov7670_registers|Decoder0~11_combout ),
	.datac(!\U1|Inst_ov7670_registers|address [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|address [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~32 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~32 .lut_mask = 64'h0101010100000000;
defparam \U1|Inst_ov7670_registers|Decoder0~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N16
dffeas \U1|Inst_ov7670_registers|sreg.0111000100000000 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0111000100000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0111000100000000 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0111000100000000 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N51
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~34 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~34_combout  = ( \U1|Inst_ov7670_registers|Decoder0~33_combout  & ( (\U1|Inst_ov7670_registers|address [3] & \U1|Inst_ov7670_registers|address [0]) ) )

	.dataa(!\U1|Inst_ov7670_registers|address [3]),
	.datab(!\U1|Inst_ov7670_registers|address [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|Decoder0~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~34 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~34 .lut_mask = 64'h0000000011111111;
defparam \U1|Inst_ov7670_registers|Decoder0~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y4_N52
dffeas \U1|Inst_ov7670_registers|sreg.0110100100000000 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0110100100000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0110100100000000 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0110100100000000 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N51
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~31 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~31_combout  = (\U1|Inst_ov7670_registers|Decoder0~27_combout  & (\U1|Inst_ov7670_registers|address [0] & \U1|Inst_ov7670_registers|Decoder0~15_combout ))

	.dataa(!\U1|Inst_ov7670_registers|Decoder0~27_combout ),
	.datab(gnd),
	.datac(!\U1|Inst_ov7670_registers|address [0]),
	.datad(!\U1|Inst_ov7670_registers|Decoder0~15_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~31 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~31 .lut_mask = 64'h0005000500050005;
defparam \U1|Inst_ov7670_registers|Decoder0~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N53
dffeas \U1|Inst_ov7670_registers|sreg.0100111101000000 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0100111101000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0100111101000000 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0100111101000000 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N30
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr1~0 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr1~0_combout  = ( !\U1|Inst_ov7670_registers|sreg.1100100101100000~q  & ( (!\U1|Inst_ov7670_registers|sreg.0100110101000000~DUPLICATE_q  & (!\U1|Inst_ov7670_registers|sreg.0111000100000000~q  & 
// (!\U1|Inst_ov7670_registers|sreg.0110100100000000~q  & !\U1|Inst_ov7670_registers|sreg.0100111101000000~q ))) ) )

	.dataa(!\U1|Inst_ov7670_registers|sreg.0100110101000000~DUPLICATE_q ),
	.datab(!\U1|Inst_ov7670_registers|sreg.0111000100000000~q ),
	.datac(!\U1|Inst_ov7670_registers|sreg.0110100100000000~q ),
	.datad(!\U1|Inst_ov7670_registers|sreg.0100111101000000~q ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|sreg.1100100101100000~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr1~0 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr1~0 .lut_mask = 64'h8000800000000000;
defparam \U1|Inst_ov7670_registers|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N0
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr1 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr1~combout  = ( \U1|Inst_ov7670_registers|sreg.0101011001000000~q  & ( \U1|Inst_ov7670_registers|WideOr1~0_combout  ) ) # ( !\U1|Inst_ov7670_registers|sreg.0101011001000000~q  & ( \U1|Inst_ov7670_registers|WideOr1~0_combout  
// & ( (!\U1|Inst_ov7670_registers|WideOr12~0_combout ) # ((!\U1|Inst_ov7670_registers|WideOr1~1_combout ) # ((!\U1|Inst_ov7670_registers|WideOr1~2_combout ) # (\U1|Inst_ov7670_registers|sreg.0101010001000000~q ))) ) ) ) # ( 
// \U1|Inst_ov7670_registers|sreg.0101011001000000~q  & ( !\U1|Inst_ov7670_registers|WideOr1~0_combout  ) ) # ( !\U1|Inst_ov7670_registers|sreg.0101011001000000~q  & ( !\U1|Inst_ov7670_registers|WideOr1~0_combout  ) )

	.dataa(!\U1|Inst_ov7670_registers|WideOr12~0_combout ),
	.datab(!\U1|Inst_ov7670_registers|WideOr1~1_combout ),
	.datac(!\U1|Inst_ov7670_registers|WideOr1~2_combout ),
	.datad(!\U1|Inst_ov7670_registers|sreg.0101010001000000~q ),
	.datae(!\U1|Inst_ov7670_registers|sreg.0101011001000000~q ),
	.dataf(!\U1|Inst_ov7670_registers|WideOr1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr1 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr1 .lut_mask = 64'hFFFFFFFFFEFFFFFF;
defparam \U1|Inst_ov7670_registers|WideOr1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N15
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~53 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~53_combout  = ( \U1|Inst_ov7670_registers|address [4] & ( (\U1|Inst_ov7670_registers|Decoder0~18_combout  & (\U1|Inst_ov7670_registers|address [1] & !\U1|Inst_ov7670_registers|address [3])) ) )

	.dataa(gnd),
	.datab(!\U1|Inst_ov7670_registers|Decoder0~18_combout ),
	.datac(!\U1|Inst_ov7670_registers|address [1]),
	.datad(!\U1|Inst_ov7670_registers|address [3]),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|address [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~53 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~53 .lut_mask = 64'h0000000003000300;
defparam \U1|Inst_ov7670_registers|Decoder0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N16
dffeas \U1|Inst_ov7670_registers|sreg.0011001010100100 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0011001010100100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0011001010100100 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0011001010100100 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y4_N3
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~51 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~51_combout  = ( !\U1|Inst_ov7670_registers|address [7] & ( (!\U1|Inst_ov7670_registers|address [6] & (\U1|Inst_ov7670_registers|address [1] & (\U1|Inst_ov7670_registers|address [0] & !\U1|Inst_ov7670_registers|address 
// [5]))) ) )

	.dataa(!\U1|Inst_ov7670_registers|address [6]),
	.datab(!\U1|Inst_ov7670_registers|address [1]),
	.datac(!\U1|Inst_ov7670_registers|address [0]),
	.datad(!\U1|Inst_ov7670_registers|address [5]),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|address [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~51 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~51 .lut_mask = 64'h0200020000000000;
defparam \U1|Inst_ov7670_registers|Decoder0~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N33
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~52 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~52_combout  = ( \U1|Inst_ov7670_registers|address [2] & ( (\U1|Inst_ov7670_registers|address [3] & (\U1|Inst_ov7670_registers|address [4] & \U1|Inst_ov7670_registers|Decoder0~51_combout )) ) )

	.dataa(!\U1|Inst_ov7670_registers|address [3]),
	.datab(gnd),
	.datac(!\U1|Inst_ov7670_registers|address [4]),
	.datad(!\U1|Inst_ov7670_registers|Decoder0~51_combout ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|address [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~52 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~52 .lut_mask = 64'h0000000000050005;
defparam \U1|Inst_ov7670_registers|Decoder0~52 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N34
dffeas \U1|Inst_ov7670_registers|sreg.0010001010010001 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0010001010010001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0010001010010001 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0010001010010001 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N27
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr8~0 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr8~0_combout  = ( !\U1|Inst_ov7670_registers|sreg.1011000010000100~q  & ( (!\U1|Inst_ov7670_registers|sreg.0011001010100100~q  & (!\U1|Inst_ov7670_registers|sreg.1011001110000010~q  & 
// !\U1|Inst_ov7670_registers|sreg.0010001010010001~q )) ) )

	.dataa(!\U1|Inst_ov7670_registers|sreg.0011001010100100~q ),
	.datab(gnd),
	.datac(!\U1|Inst_ov7670_registers|sreg.1011001110000010~q ),
	.datad(!\U1|Inst_ov7670_registers|sreg.0010001010010001~q ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|sreg.1011000010000100~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr8~0 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr8~0 .lut_mask = 64'hA000A00000000000;
defparam \U1|Inst_ov7670_registers|WideOr8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N3
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~42 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~42_combout  = ( \U1|Inst_ov7670_registers|Decoder0~33_combout  & ( (\U1|Inst_ov7670_registers|address [0] & !\U1|Inst_ov7670_registers|address [3]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1|Inst_ov7670_registers|address [0]),
	.datad(!\U1|Inst_ov7670_registers|address [3]),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|Decoder0~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~42 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~42 .lut_mask = 64'h000000000F000F00;
defparam \U1|Inst_ov7670_registers|Decoder0~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N4
dffeas \U1|Inst_ov7670_registers|sreg.0011001100001011 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0011001100001011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0011001100001011 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0011001100001011 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N57
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~43 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~43_combout  = ( \U1|Inst_ov7670_registers|Decoder0~17_combout  & ( \U1|Inst_ov7670_registers|Decoder0~11_combout  ) )

	.dataa(!\U1|Inst_ov7670_registers|Decoder0~11_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|Decoder0~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~43 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~43 .lut_mask = 64'h0000000055555555;
defparam \U1|Inst_ov7670_registers|Decoder0~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N58
dffeas \U1|Inst_ov7670_registers|sreg.0011010100001011~DUPLICATE (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0011010100001011~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0011010100001011~DUPLICATE .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0011010100001011~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N48
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~55 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~55_combout  = ( \U1|Inst_ov7670_registers|Decoder0~17_combout  & ( \U1|Inst_ov7670_registers|Decoder0~1_combout  ) )

	.dataa(gnd),
	.datab(!\U1|Inst_ov7670_registers|Decoder0~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|Decoder0~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~55 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~55 .lut_mask = 64'h0000000033333333;
defparam \U1|Inst_ov7670_registers|Decoder0~55 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N49
dffeas \U1|Inst_ov7670_registers|sreg.0011011100011101 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0011011100011101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0011011100011101 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0011011100011101 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N54
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~54 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~54_combout  = ( \U1|Inst_ov7670_registers|address [1] & ( (\U1|Inst_ov7670_registers|Decoder0~18_combout  & (\U1|Inst_ov7670_registers|address [4] & \U1|Inst_ov7670_registers|address [3])) ) )

	.dataa(gnd),
	.datab(!\U1|Inst_ov7670_registers|Decoder0~18_combout ),
	.datac(!\U1|Inst_ov7670_registers|address [4]),
	.datad(!\U1|Inst_ov7670_registers|address [3]),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|address [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~54 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~54 .lut_mask = 64'h0000000000030003;
defparam \U1|Inst_ov7670_registers|Decoder0~54 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N55
dffeas \U1|Inst_ov7670_registers|sreg.0010000100000010 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0010000100000010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0010000100000010 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0010000100000010 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N30
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr2~2 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr2~2_combout  = ( !\U1|Inst_ov7670_registers|sreg.0011011100011101~q  & ( !\U1|Inst_ov7670_registers|sreg.0010000100000010~q  & ( (!\U1|Inst_ov7670_registers|sreg.0111000100000000~q  & 
// (!\U1|Inst_ov7670_registers|sreg.0111010000010000~DUPLICATE_q  & (!\U1|Inst_ov7670_registers|sreg.1011001000001110~q  & !\U1|Inst_ov7670_registers|sreg.1011000100001100~q ))) ) ) )

	.dataa(!\U1|Inst_ov7670_registers|sreg.0111000100000000~q ),
	.datab(!\U1|Inst_ov7670_registers|sreg.0111010000010000~DUPLICATE_q ),
	.datac(!\U1|Inst_ov7670_registers|sreg.1011001000001110~q ),
	.datad(!\U1|Inst_ov7670_registers|sreg.1011000100001100~q ),
	.datae(!\U1|Inst_ov7670_registers|sreg.0011011100011101~q ),
	.dataf(!\U1|Inst_ov7670_registers|sreg.0010000100000010~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr2~2 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr2~2 .lut_mask = 64'h8000000000000000;
defparam \U1|Inst_ov7670_registers|WideOr2~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N57
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~49 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~49_combout  = ( !\U1|Inst_ov7670_registers|address [4] & ( (\U1|Inst_ov7670_registers|address [5] & (!\U1|Inst_ov7670_registers|address [3] & \U1|Inst_ov7670_registers|Decoder0~3_combout )) ) )

	.dataa(!\U1|Inst_ov7670_registers|address [5]),
	.datab(!\U1|Inst_ov7670_registers|address [3]),
	.datac(gnd),
	.datad(!\U1|Inst_ov7670_registers|Decoder0~3_combout ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|address [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~49 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~49 .lut_mask = 64'h0044004400000000;
defparam \U1|Inst_ov7670_registers|Decoder0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N58
dffeas \U1|Inst_ov7670_registers|sreg.0011100001110001 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0011100001110001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0011100001110001 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0011100001110001 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N36
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~48 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~48_combout  = ( \U1|Inst_ov7670_registers|address [5] & ( (!\U1|Inst_ov7670_registers|address [3] & (!\U1|Inst_ov7670_registers|address [4] & \U1|Inst_ov7670_registers|Decoder0~8_combout )) ) )

	.dataa(gnd),
	.datab(!\U1|Inst_ov7670_registers|address [3]),
	.datac(!\U1|Inst_ov7670_registers|address [4]),
	.datad(!\U1|Inst_ov7670_registers|Decoder0~8_combout ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|address [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~48 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~48 .lut_mask = 64'h0000000000C000C0;
defparam \U1|Inst_ov7670_registers|Decoder0~48 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N37
dffeas \U1|Inst_ov7670_registers|sreg.0011100100101010 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0011100100101010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0011100100101010 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0011100100101010 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N57
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~50 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~50_combout  = ( \U1|Inst_ov7670_registers|address [2] & ( (\U1|Inst_ov7670_registers|Decoder0~0_combout  & (!\U1|Inst_ov7670_registers|address [0] & (\U1|Inst_ov7670_registers|Decoder0~17_combout  & 
// \U1|Inst_ov7670_registers|address [5]))) ) )

	.dataa(!\U1|Inst_ov7670_registers|Decoder0~0_combout ),
	.datab(!\U1|Inst_ov7670_registers|address [0]),
	.datac(!\U1|Inst_ov7670_registers|Decoder0~17_combout ),
	.datad(!\U1|Inst_ov7670_registers|address [5]),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|address [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~50 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~50 .lut_mask = 64'h0000000000040004;
defparam \U1|Inst_ov7670_registers|Decoder0~50 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y4_N59
dffeas \U1|Inst_ov7670_registers|sreg.0011110001111000 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0011110001111000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0011110001111000 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0011110001111000 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N27
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr2~1 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr2~1_combout  = ( !\U1|Inst_ov7670_registers|sreg.0110101101001010~q  & ( (!\U1|Inst_ov7670_registers|sreg.0011100001110001~q  & (!\U1|Inst_ov7670_registers|sreg.0011100100101010~q  & 
// (!\U1|Inst_ov7670_registers|sreg.0011110001111000~q  & !\U1|Inst_ov7670_registers|sreg.1111111111111111~DUPLICATE_q ))) ) )

	.dataa(!\U1|Inst_ov7670_registers|sreg.0011100001110001~q ),
	.datab(!\U1|Inst_ov7670_registers|sreg.0011100100101010~q ),
	.datac(!\U1|Inst_ov7670_registers|sreg.0011110001111000~q ),
	.datad(!\U1|Inst_ov7670_registers|sreg.1111111111111111~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|sreg.0110101101001010~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr2~1 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr2~1 .lut_mask = 64'h8000800000000000;
defparam \U1|Inst_ov7670_registers|WideOr2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N21
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~47 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~47_combout  = (!\U1|Inst_ov7670_registers|address [4] & (!\U1|Inst_ov7670_registers|address [3] & (\U1|Inst_ov7670_registers|address [0] & \U1|Inst_ov7670_registers|Decoder0~23_combout )))

	.dataa(!\U1|Inst_ov7670_registers|address [4]),
	.datab(!\U1|Inst_ov7670_registers|address [3]),
	.datac(!\U1|Inst_ov7670_registers|address [0]),
	.datad(!\U1|Inst_ov7670_registers|Decoder0~23_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~47 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~47 .lut_mask = 64'h0008000800080008;
defparam \U1|Inst_ov7670_registers|Decoder0~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N22
dffeas \U1|Inst_ov7670_registers|sreg.0011111000000000 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0011111000000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0011111000000000 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0011111000000000 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N51
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~46 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~46_combout  = ( !\U1|Inst_ov7670_registers|address [0] & ( (\U1|Inst_ov7670_registers|address [1] & (\U1|Inst_ov7670_registers|address [4] & (!\U1|Inst_ov7670_registers|address [3] & 
// \U1|Inst_ov7670_registers|Decoder0~27_combout ))) ) )

	.dataa(!\U1|Inst_ov7670_registers|address [1]),
	.datab(!\U1|Inst_ov7670_registers|address [4]),
	.datac(!\U1|Inst_ov7670_registers|address [3]),
	.datad(!\U1|Inst_ov7670_registers|Decoder0~27_combout ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|address [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~46 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~46 .lut_mask = 64'h0010001000000000;
defparam \U1|Inst_ov7670_registers|Decoder0~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N52
dffeas \U1|Inst_ov7670_registers|sreg.0011110111000000 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0011110111000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0011110111000000 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0011110111000000 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N48
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~45 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~45_combout  = ( \U1|Inst_ov7670_registers|address [0] & ( (!\U1|Inst_ov7670_registers|address [1] & (!\U1|Inst_ov7670_registers|address [4] & (\U1|Inst_ov7670_registers|address [3] & 
// \U1|Inst_ov7670_registers|Decoder0~27_combout ))) ) )

	.dataa(!\U1|Inst_ov7670_registers|address [1]),
	.datab(!\U1|Inst_ov7670_registers|address [4]),
	.datac(!\U1|Inst_ov7670_registers|address [3]),
	.datad(!\U1|Inst_ov7670_registers|Decoder0~27_combout ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|address [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~45 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~45 .lut_mask = 64'h0000000000080008;
defparam \U1|Inst_ov7670_registers|Decoder0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N49
dffeas \U1|Inst_ov7670_registers|sreg.0011101000000100 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0011101000000100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0011101000000100 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0011101000000100 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N48
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~44 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~44_combout  = ( \U1|Inst_ov7670_registers|Decoder0~33_combout  & ( (!\U1|Inst_ov7670_registers|address [3] & !\U1|Inst_ov7670_registers|address [0]) ) )

	.dataa(!\U1|Inst_ov7670_registers|address [3]),
	.datab(!\U1|Inst_ov7670_registers|address [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|Decoder0~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~44 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~44 .lut_mask = 64'h0000000088888888;
defparam \U1|Inst_ov7670_registers|Decoder0~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y4_N49
dffeas \U1|Inst_ov7670_registers|sreg.0010100100000111 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0010100100000111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0010100100000111 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0010100100000111 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y4_N11
dffeas \U1|Inst_ov7670_registers|sreg.1011100000001010 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.1011100000001010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.1011100000001010 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.1011100000001010 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N24
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr2~0 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr2~0_combout  = ( !\U1|Inst_ov7670_registers|sreg.0110100100000000~q  & ( !\U1|Inst_ov7670_registers|sreg.1011100000001010~q  & ( (!\U1|Inst_ov7670_registers|sreg.0011111000000000~q  & 
// (!\U1|Inst_ov7670_registers|sreg.0011110111000000~q  & (!\U1|Inst_ov7670_registers|sreg.0011101000000100~q  & !\U1|Inst_ov7670_registers|sreg.0010100100000111~q ))) ) ) )

	.dataa(!\U1|Inst_ov7670_registers|sreg.0011111000000000~q ),
	.datab(!\U1|Inst_ov7670_registers|sreg.0011110111000000~q ),
	.datac(!\U1|Inst_ov7670_registers|sreg.0011101000000100~q ),
	.datad(!\U1|Inst_ov7670_registers|sreg.0010100100000111~q ),
	.datae(!\U1|Inst_ov7670_registers|sreg.0110100100000000~q ),
	.dataf(!\U1|Inst_ov7670_registers|sreg.1011100000001010~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr2~0 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr2~0 .lut_mask = 64'h8000000000000000;
defparam \U1|Inst_ov7670_registers|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N54
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr2 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr2~combout  = ( \U1|Inst_ov7670_registers|WideOr2~1_combout  & ( \U1|Inst_ov7670_registers|WideOr2~0_combout  & ( (!\U1|Inst_ov7670_registers|WideOr8~0_combout ) # (((!\U1|Inst_ov7670_registers|WideOr2~2_combout ) # 
// (\U1|Inst_ov7670_registers|sreg.0011010100001011~DUPLICATE_q )) # (\U1|Inst_ov7670_registers|sreg.0011001100001011~q )) ) ) ) # ( !\U1|Inst_ov7670_registers|WideOr2~1_combout  & ( \U1|Inst_ov7670_registers|WideOr2~0_combout  ) ) # ( 
// \U1|Inst_ov7670_registers|WideOr2~1_combout  & ( !\U1|Inst_ov7670_registers|WideOr2~0_combout  ) ) # ( !\U1|Inst_ov7670_registers|WideOr2~1_combout  & ( !\U1|Inst_ov7670_registers|WideOr2~0_combout  ) )

	.dataa(!\U1|Inst_ov7670_registers|WideOr8~0_combout ),
	.datab(!\U1|Inst_ov7670_registers|sreg.0011001100001011~q ),
	.datac(!\U1|Inst_ov7670_registers|sreg.0011010100001011~DUPLICATE_q ),
	.datad(!\U1|Inst_ov7670_registers|WideOr2~2_combout ),
	.datae(!\U1|Inst_ov7670_registers|WideOr2~1_combout ),
	.dataf(!\U1|Inst_ov7670_registers|WideOr2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr2~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr2 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr2 .lut_mask = 64'hFFFFFFFFFFFFFFBF;
defparam \U1|Inst_ov7670_registers|WideOr2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N3
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~60 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~60_combout  = ( \U1|Inst_ov7670_registers|address [0] & ( ((!\U1|Inst_ov7670_registers|address [4]) # ((!\U1|Inst_ov7670_registers|address [3]) # (!\U1|Inst_ov7670_registers|Decoder0~27_combout ))) # 
// (\U1|Inst_ov7670_registers|address [1]) ) ) # ( !\U1|Inst_ov7670_registers|address [0] )

	.dataa(!\U1|Inst_ov7670_registers|address [1]),
	.datab(!\U1|Inst_ov7670_registers|address [4]),
	.datac(!\U1|Inst_ov7670_registers|address [3]),
	.datad(!\U1|Inst_ov7670_registers|Decoder0~27_combout ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|address [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~60 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~60 .lut_mask = 64'hFFFFFFFFFFFDFFFD;
defparam \U1|Inst_ov7670_registers|Decoder0~60 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N4
dffeas \U1|Inst_ov7670_registers|sreg.0000001100001010 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0000001100001010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0000001100001010 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0000001100001010 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N36
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr3~2 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr3~2_combout  = ( !\U1|Inst_ov7670_registers|sreg.0010100100000111~q  & ( !\U1|Inst_ov7670_registers|sreg.0100000011010000~q  & ( (!\U1|Inst_ov7670_registers|sreg.0110101101001010~q  & 
// (!\U1|Inst_ov7670_registers|sreg.0010001010010001~q  & (\U1|Inst_ov7670_registers|sreg.0000001100001010~q  & !\U1|Inst_ov7670_registers|sreg.0010000100000010~q ))) ) ) )

	.dataa(!\U1|Inst_ov7670_registers|sreg.0110101101001010~q ),
	.datab(!\U1|Inst_ov7670_registers|sreg.0010001010010001~q ),
	.datac(!\U1|Inst_ov7670_registers|sreg.0000001100001010~q ),
	.datad(!\U1|Inst_ov7670_registers|sreg.0010000100000010~q ),
	.datae(!\U1|Inst_ov7670_registers|sreg.0010100100000111~q ),
	.dataf(!\U1|Inst_ov7670_registers|sreg.0100000011010000~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr3~2 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr3~2 .lut_mask = 64'h0800000000000000;
defparam \U1|Inst_ov7670_registers|WideOr3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N15
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~59 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~59_combout  = ( !\U1|Inst_ov7670_registers|address [2] & ( (\U1|Inst_ov7670_registers|address [4] & (\U1|Inst_ov7670_registers|address [3] & \U1|Inst_ov7670_registers|Decoder0~51_combout )) ) )

	.dataa(gnd),
	.datab(!\U1|Inst_ov7670_registers|address [4]),
	.datac(!\U1|Inst_ov7670_registers|address [3]),
	.datad(!\U1|Inst_ov7670_registers|Decoder0~51_combout ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|address [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~59 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~59 .lut_mask = 64'h0003000300000000;
defparam \U1|Inst_ov7670_registers|Decoder0~59 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N17
dffeas \U1|Inst_ov7670_registers|sreg.0000111101001011 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0000111101001011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0000111101001011 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0000111101001011 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N0
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~58 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~58_combout  = ( !\U1|Inst_ov7670_registers|address [0] & ( (\U1|Inst_ov7670_registers|address [1] & (\U1|Inst_ov7670_registers|address [4] & (\U1|Inst_ov7670_registers|address [3] & 
// \U1|Inst_ov7670_registers|Decoder0~27_combout ))) ) )

	.dataa(!\U1|Inst_ov7670_registers|address [1]),
	.datab(!\U1|Inst_ov7670_registers|address [4]),
	.datac(!\U1|Inst_ov7670_registers|address [3]),
	.datad(!\U1|Inst_ov7670_registers|Decoder0~27_combout ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|address [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~58 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~58 .lut_mask = 64'h0001000100000000;
defparam \U1|Inst_ov7670_registers|Decoder0~58 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N1
dffeas \U1|Inst_ov7670_registers|sreg.0000111001100001 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0000111001100001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0000111001100001 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0000111001100001 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N30
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr3~1 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr3~1_combout  = ( !\U1|Inst_ov7670_registers|sreg.0100111101000000~q  & ( (!\U1|Inst_ov7670_registers|sreg.1000110101001111~q  & (!\U1|Inst_ov7670_registers|sreg.0000111101001011~q  & 
// (!\U1|Inst_ov7670_registers|sreg.0000111001100001~q  & !\U1|Inst_ov7670_registers|sreg.0100110101000000~DUPLICATE_q ))) ) )

	.dataa(!\U1|Inst_ov7670_registers|sreg.1000110101001111~q ),
	.datab(!\U1|Inst_ov7670_registers|sreg.0000111101001011~q ),
	.datac(!\U1|Inst_ov7670_registers|sreg.0000111001100001~q ),
	.datad(!\U1|Inst_ov7670_registers|sreg.0100110101000000~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|sreg.0100111101000000~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr3~1 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr3~1 .lut_mask = 64'h8000800000000000;
defparam \U1|Inst_ov7670_registers|WideOr3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N27
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~56 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~56_combout  = ( \U1|Inst_ov7670_registers|address [2] & ( (\U1|Inst_ov7670_registers|address [0] & (\U1|Inst_ov7670_registers|Decoder0~25_combout  & (\U1|Inst_ov7670_registers|sreg~77_combout  & 
// !\U1|Inst_ov7670_registers|address [3]))) ) )

	.dataa(!\U1|Inst_ov7670_registers|address [0]),
	.datab(!\U1|Inst_ov7670_registers|Decoder0~25_combout ),
	.datac(!\U1|Inst_ov7670_registers|sreg~77_combout ),
	.datad(!\U1|Inst_ov7670_registers|address [3]),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|address [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~56 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~56 .lut_mask = 64'h0000000001000100;
defparam \U1|Inst_ov7670_registers|Decoder0~56 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N28
dffeas \U1|Inst_ov7670_registers|sreg.0000010000000000 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0000010000000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0000010000000000 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0000010000000000 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N30
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~57 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~57_combout  = ( !\U1|Inst_ov7670_registers|address [3] & ( (!\U1|Inst_ov7670_registers|address [0] & (!\U1|Inst_ov7670_registers|address [4] & \U1|Inst_ov7670_registers|Decoder0~23_combout )) ) )

	.dataa(gnd),
	.datab(!\U1|Inst_ov7670_registers|address [0]),
	.datac(!\U1|Inst_ov7670_registers|address [4]),
	.datad(!\U1|Inst_ov7670_registers|Decoder0~23_combout ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|address [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~57 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~57 .lut_mask = 64'h00C000C000000000;
defparam \U1|Inst_ov7670_registers|Decoder0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N31
dffeas \U1|Inst_ov7670_registers|sreg.0000110000000000 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0000110000000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0000110000000000 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0000110000000000 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N21
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr3~0 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr3~0_combout  = ( !\U1|Inst_ov7670_registers|sreg.1000110000000010~q  & ( (!\U1|Inst_ov7670_registers|sreg.1000111000000000~q  & (!\U1|Inst_ov7670_registers|sreg.1000111100000000~q  & 
// (!\U1|Inst_ov7670_registers|sreg.0100111000100000~q  & !\U1|Inst_ov7670_registers|sreg.0000110000000000~q ))) ) )

	.dataa(!\U1|Inst_ov7670_registers|sreg.1000111000000000~q ),
	.datab(!\U1|Inst_ov7670_registers|sreg.1000111100000000~q ),
	.datac(!\U1|Inst_ov7670_registers|sreg.0100111000100000~q ),
	.datad(!\U1|Inst_ov7670_registers|sreg.0000110000000000~q ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|sreg.1000110000000010~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr3~0 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr3~0 .lut_mask = 64'h8000800000000000;
defparam \U1|Inst_ov7670_registers|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N48
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr3 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr3~combout  = ( \U1|Inst_ov7670_registers|WideOr3~0_combout  & ( !\U1|Inst_ov7670_registers|sreg.0110100100000000~q  & ( (\U1|Inst_ov7670_registers|WideOr3~2_combout  & (\U1|Inst_ov7670_registers|WideOr3~1_combout  & 
// (!\U1|Inst_ov7670_registers|sreg.1100100101100000~q  & !\U1|Inst_ov7670_registers|sreg.0000010000000000~q ))) ) ) )

	.dataa(!\U1|Inst_ov7670_registers|WideOr3~2_combout ),
	.datab(!\U1|Inst_ov7670_registers|WideOr3~1_combout ),
	.datac(!\U1|Inst_ov7670_registers|sreg.1100100101100000~q ),
	.datad(!\U1|Inst_ov7670_registers|sreg.0000010000000000~q ),
	.datae(!\U1|Inst_ov7670_registers|WideOr3~0_combout ),
	.dataf(!\U1|Inst_ov7670_registers|sreg.0110100100000000~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr3~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr3 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr3 .lut_mask = 64'h0000100000000000;
defparam \U1|Inst_ov7670_registers|WideOr3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N6
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~63 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~63_combout  = ( \U1|Inst_ov7670_registers|address [2] & ( (\U1|Inst_ov7670_registers|address [4] & (\U1|Inst_ov7670_registers|Decoder0~51_combout  & !\U1|Inst_ov7670_registers|address [3])) ) )

	.dataa(gnd),
	.datab(!\U1|Inst_ov7670_registers|address [4]),
	.datac(!\U1|Inst_ov7670_registers|Decoder0~51_combout ),
	.datad(!\U1|Inst_ov7670_registers|address [3]),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|address [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~63 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~63 .lut_mask = 64'h0000000003000300;
defparam \U1|Inst_ov7670_registers|Decoder0~63 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N8
dffeas \U1|Inst_ov7670_registers|sreg.0001100100000011 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0001100100000011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0001100100000011 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0001100100000011 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N33
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~64 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~64_combout  = ( \U1|Inst_ov7670_registers|address [3] & ( (\U1|Inst_ov7670_registers|address [4] & (\U1|Inst_ov7670_registers|address [0] & \U1|Inst_ov7670_registers|Decoder0~23_combout )) ) )

	.dataa(!\U1|Inst_ov7670_registers|address [4]),
	.datab(gnd),
	.datac(!\U1|Inst_ov7670_registers|address [0]),
	.datad(!\U1|Inst_ov7670_registers|Decoder0~23_combout ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|address [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~64 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~64 .lut_mask = 64'h0000000000050005;
defparam \U1|Inst_ov7670_registers|Decoder0~64 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N34
dffeas \U1|Inst_ov7670_registers|sreg.0001111000110111 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0001111000110111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0001111000110111 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0001111000110111 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y4_N20
dffeas \U1|Inst_ov7670_registers|sreg.1001101000000000 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.1001101000000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.1001101000000000 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.1001101000000000 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N54
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr4~1 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr4~1_combout  = ( !\U1|Inst_ov7670_registers|sreg.1001101000000000~q  & ( (!\U1|Inst_ov7670_registers|sreg.0001100100000011~q  & (!\U1|Inst_ov7670_registers|sreg.0001111000110111~q  & 
// !\U1|Inst_ov7670_registers|sreg.0101100000011110~q )) ) )

	.dataa(!\U1|Inst_ov7670_registers|sreg.0001100100000011~q ),
	.datab(gnd),
	.datac(!\U1|Inst_ov7670_registers|sreg.0001111000110111~q ),
	.datad(!\U1|Inst_ov7670_registers|sreg.0101100000011110~q ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|sreg.1001101000000000~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr4~1 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr4~1 .lut_mask = 64'hA000A00000000000;
defparam \U1|Inst_ov7670_registers|WideOr4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N42
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~61 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~61_combout  = (\U1|Inst_ov7670_registers|address [4] & (!\U1|Inst_ov7670_registers|address [3] & (\U1|Inst_ov7670_registers|Decoder0~23_combout  & \U1|Inst_ov7670_registers|address [0])))

	.dataa(!\U1|Inst_ov7670_registers|address [4]),
	.datab(!\U1|Inst_ov7670_registers|address [3]),
	.datac(!\U1|Inst_ov7670_registers|Decoder0~23_combout ),
	.datad(!\U1|Inst_ov7670_registers|address [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~61 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~61 .lut_mask = 64'h0004000400040004;
defparam \U1|Inst_ov7670_registers|Decoder0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N43
dffeas \U1|Inst_ov7670_registers|sreg.0001100001100001 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0001100001100001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0001100001100001 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0001100001100001 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N18
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~62 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~62_combout  = ( \U1|Inst_ov7670_registers|Decoder0~27_combout  & ( (!\U1|Inst_ov7670_registers|address [0] & (\U1|Inst_ov7670_registers|address [3] & (!\U1|Inst_ov7670_registers|address [1] & 
// \U1|Inst_ov7670_registers|address [4]))) ) )

	.dataa(!\U1|Inst_ov7670_registers|address [0]),
	.datab(!\U1|Inst_ov7670_registers|address [3]),
	.datac(!\U1|Inst_ov7670_registers|address [1]),
	.datad(!\U1|Inst_ov7670_registers|address [4]),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|Decoder0~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~62 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~62 .lut_mask = 64'h0000000000200020;
defparam \U1|Inst_ov7670_registers|Decoder0~62 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N19
dffeas \U1|Inst_ov7670_registers|sreg.0001101001111011 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0001101001111011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0001101001111011 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0001101001111011 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N6
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr4~0 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr4~0_combout  = ( !\U1|Inst_ov7670_registers|sreg.1100100101100000~q  & ( (!\U1|Inst_ov7670_registers|sreg.0001100001100001~q  & !\U1|Inst_ov7670_registers|sreg.0001101001111011~q ) ) )

	.dataa(gnd),
	.datab(!\U1|Inst_ov7670_registers|sreg.0001100001100001~q ),
	.datac(!\U1|Inst_ov7670_registers|sreg.0001101001111011~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|sreg.1100100101100000~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr4~0 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr4~0 .lut_mask = 64'hC0C0C0C000000000;
defparam \U1|Inst_ov7670_registers|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N18
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr4 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr4~combout  = ( \U1|Inst_ov7670_registers|WideOr3~0_combout  & ( \U1|Inst_ov7670_registers|WideOr2~0_combout  & ( (!\U1|Inst_ov7670_registers|WideOr4~1_combout ) # ((!\U1|Inst_ov7670_registers|WideOr3~1_combout ) # 
// ((!\U1|Inst_ov7670_registers|WideOr2~1_combout ) # (!\U1|Inst_ov7670_registers|WideOr4~0_combout ))) ) ) ) # ( !\U1|Inst_ov7670_registers|WideOr3~0_combout  & ( \U1|Inst_ov7670_registers|WideOr2~0_combout  ) ) # ( 
// \U1|Inst_ov7670_registers|WideOr3~0_combout  & ( !\U1|Inst_ov7670_registers|WideOr2~0_combout  ) ) # ( !\U1|Inst_ov7670_registers|WideOr3~0_combout  & ( !\U1|Inst_ov7670_registers|WideOr2~0_combout  ) )

	.dataa(!\U1|Inst_ov7670_registers|WideOr4~1_combout ),
	.datab(!\U1|Inst_ov7670_registers|WideOr3~1_combout ),
	.datac(!\U1|Inst_ov7670_registers|WideOr2~1_combout ),
	.datad(!\U1|Inst_ov7670_registers|WideOr4~0_combout ),
	.datae(!\U1|Inst_ov7670_registers|WideOr3~0_combout ),
	.dataf(!\U1|Inst_ov7670_registers|WideOr2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr4~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr4 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr4 .lut_mask = 64'hFFFFFFFFFFFFFFFE;
defparam \U1|Inst_ov7670_registers|WideOr4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N27
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~67 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~67_combout  = (\U1|Inst_ov7670_registers|address [4] & (!\U1|Inst_ov7670_registers|address [3] & (!\U1|Inst_ov7670_registers|address [0] & \U1|Inst_ov7670_registers|Decoder0~23_combout )))

	.dataa(!\U1|Inst_ov7670_registers|address [4]),
	.datab(!\U1|Inst_ov7670_registers|address [3]),
	.datac(!\U1|Inst_ov7670_registers|address [0]),
	.datad(!\U1|Inst_ov7670_registers|Decoder0~23_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~67 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~67 .lut_mask = 64'h0040004000400040;
defparam \U1|Inst_ov7670_registers|Decoder0~67 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N28
dffeas \U1|Inst_ov7670_registers|sreg.0001011100010001 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0001011100010001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0001011100010001 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0001011100010001 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N36
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr5~2 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr5~2_combout  = ( !\U1|Inst_ov7670_registers|sreg.0101010001000000~q  & ( (!\U1|Inst_ov7670_registers|sreg.0101011001000000~q  & (!\U1|Inst_ov7670_registers|sreg.0001011100010001~q  & 
// !\U1|Inst_ov7670_registers|sreg.0011110111000000~q )) ) )

	.dataa(!\U1|Inst_ov7670_registers|sreg.0101011001000000~q ),
	.datab(!\U1|Inst_ov7670_registers|sreg.0001011100010001~q ),
	.datac(!\U1|Inst_ov7670_registers|sreg.0011110111000000~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|sreg.0101010001000000~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr5~2 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr5~2 .lut_mask = 64'h8080808000000000;
defparam \U1|Inst_ov7670_registers|WideOr5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N6
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~65 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~65_combout  = ( \U1|Inst_ov7670_registers|Decoder0~25_combout  & ( (\U1|Inst_ov7670_registers|address [3] & (\U1|Inst_ov7670_registers|Decoder0~27_combout  & !\U1|Inst_ov7670_registers|address [0])) ) )

	.dataa(gnd),
	.datab(!\U1|Inst_ov7670_registers|address [3]),
	.datac(!\U1|Inst_ov7670_registers|Decoder0~27_combout ),
	.datad(!\U1|Inst_ov7670_registers|address [0]),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|Decoder0~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~65 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~65 .lut_mask = 64'h0000000003000300;
defparam \U1|Inst_ov7670_registers|Decoder0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N8
dffeas \U1|Inst_ov7670_registers|sreg.0001010000000000 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0001010000000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0001010000000000 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0001010000000000 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y3_N44
dffeas \U1|Inst_ov7670_registers|sreg.0111010000010000 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0111010000010000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0111010000010000 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0111010000010000 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N0
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr5~0 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr5~0_combout  = ( !\U1|Inst_ov7670_registers|sreg.0111010000010000~q  & ( (!\U1|Inst_ov7670_registers|sreg.0011010100001011~DUPLICATE_q  & (!\U1|Inst_ov7670_registers|sreg.0001010000000000~q  & 
// (!\U1|Inst_ov7670_registers|sreg.0011110001111000~q  & !\U1|Inst_ov7670_registers|sreg.1001011000000000~q ))) ) )

	.dataa(!\U1|Inst_ov7670_registers|sreg.0011010100001011~DUPLICATE_q ),
	.datab(!\U1|Inst_ov7670_registers|sreg.0001010000000000~q ),
	.datac(!\U1|Inst_ov7670_registers|sreg.0011110001111000~q ),
	.datad(!\U1|Inst_ov7670_registers|sreg.1001011000000000~q ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|sreg.0111010000010000~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr5~0 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr5~0 .lut_mask = 64'h8000800000000000;
defparam \U1|Inst_ov7670_registers|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N24
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~66 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~66_combout  = (\U1|Inst_ov7670_registers|address [4] & (\U1|Inst_ov7670_registers|address [3] & (\U1|Inst_ov7670_registers|Decoder0~23_combout  & !\U1|Inst_ov7670_registers|address [0])))

	.dataa(!\U1|Inst_ov7670_registers|address [4]),
	.datab(!\U1|Inst_ov7670_registers|address [3]),
	.datac(!\U1|Inst_ov7670_registers|Decoder0~23_combout ),
	.datad(!\U1|Inst_ov7670_registers|address [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~66 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~66 .lut_mask = 64'h0100010001000100;
defparam \U1|Inst_ov7670_registers|Decoder0~66 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N25
dffeas \U1|Inst_ov7670_registers|sreg.0001011000000010 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0001011000000010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0001011000000010 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0001011000000010 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N48
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr5~1 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr5~1_combout  = ( !\U1|Inst_ov7670_registers|sreg.1111111111111111~q  & ( (!\U1|Inst_ov7670_registers|sreg.0001111000110111~q  & (!\U1|Inst_ov7670_registers|sreg.0001011000000010~q  & 
// (!\U1|Inst_ov7670_registers|sreg.0011111000000000~q  & !\U1|Inst_ov7670_registers|sreg.0011011100011101~q ))) ) )

	.dataa(!\U1|Inst_ov7670_registers|sreg.0001111000110111~q ),
	.datab(!\U1|Inst_ov7670_registers|sreg.0001011000000010~q ),
	.datac(!\U1|Inst_ov7670_registers|sreg.0011111000000000~q ),
	.datad(!\U1|Inst_ov7670_registers|sreg.0011011100011101~q ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|sreg.1111111111111111~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr5~1 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr5~1 .lut_mask = 64'h8000800000000000;
defparam \U1|Inst_ov7670_registers|WideOr5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N24
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr5 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr5~combout  = ( \U1|Inst_ov7670_registers|WideOr3~0_combout  & ( \U1|Inst_ov7670_registers|sreg.0000010000000000~q  ) ) # ( !\U1|Inst_ov7670_registers|WideOr3~0_combout  & ( \U1|Inst_ov7670_registers|sreg.0000010000000000~q  
// ) ) # ( \U1|Inst_ov7670_registers|WideOr3~0_combout  & ( !\U1|Inst_ov7670_registers|sreg.0000010000000000~q  & ( (!\U1|Inst_ov7670_registers|WideOr5~2_combout ) # ((!\U1|Inst_ov7670_registers|WideOr3~1_combout ) # 
// ((!\U1|Inst_ov7670_registers|WideOr5~0_combout ) # (!\U1|Inst_ov7670_registers|WideOr5~1_combout ))) ) ) ) # ( !\U1|Inst_ov7670_registers|WideOr3~0_combout  & ( !\U1|Inst_ov7670_registers|sreg.0000010000000000~q  ) )

	.dataa(!\U1|Inst_ov7670_registers|WideOr5~2_combout ),
	.datab(!\U1|Inst_ov7670_registers|WideOr3~1_combout ),
	.datac(!\U1|Inst_ov7670_registers|WideOr5~0_combout ),
	.datad(!\U1|Inst_ov7670_registers|WideOr5~1_combout ),
	.datae(!\U1|Inst_ov7670_registers|WideOr3~0_combout ),
	.dataf(!\U1|Inst_ov7670_registers|sreg.0000010000000000~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr5~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr5 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr5 .lut_mask = 64'hFFFFFFFEFFFFFFFF;
defparam \U1|Inst_ov7670_registers|WideOr5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N42
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr6~1 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr6~1_combout  = ( !\U1|Inst_ov7670_registers|sreg.0001101001111011~q  & ( (!\U1|Inst_ov7670_registers|sreg.0001011100010001~q  & (!\U1|Inst_ov7670_registers|sreg.0010001010010001~q  & 
// !\U1|Inst_ov7670_registers|sreg.0101001000010111~q )) ) )

	.dataa(!\U1|Inst_ov7670_registers|sreg.0001011100010001~q ),
	.datab(!\U1|Inst_ov7670_registers|sreg.0010001010010001~q ),
	.datac(!\U1|Inst_ov7670_registers|sreg.0101001000010111~q ),
	.datad(gnd),
	.datae(!\U1|Inst_ov7670_registers|sreg.0001101001111011~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr6~1 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr6~1 .lut_mask = 64'h8080000080800000;
defparam \U1|Inst_ov7670_registers|WideOr6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N24
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~69 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~69_combout  = (\U1|Inst_ov7670_registers|Decoder0~17_combout  & (\U1|Inst_ov7670_registers|Decoder0~27_combout  & !\U1|Inst_ov7670_registers|address [0]))

	.dataa(gnd),
	.datab(!\U1|Inst_ov7670_registers|Decoder0~17_combout ),
	.datac(!\U1|Inst_ov7670_registers|Decoder0~27_combout ),
	.datad(!\U1|Inst_ov7670_registers|address [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~69 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~69 .lut_mask = 64'h0300030003000300;
defparam \U1|Inst_ov7670_registers|Decoder0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N26
dffeas \U1|Inst_ov7670_registers|sreg.0001001000000100 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0001001000000100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0001001000000100 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0001001000000100 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N48
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr6~3 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr6~3_combout  = ( !\U1|Inst_ov7670_registers|sreg.0011111000000000~q  & ( !\U1|Inst_ov7670_registers|sreg.0011101000000100~q  & ( (!\U1|Inst_ov7670_registers|sreg.0100111000100000~q  & 
// (!\U1|Inst_ov7670_registers|sreg.0001001000000100~q  & (!\U1|Inst_ov7670_registers|sreg.0101001100101001~q  & !\U1|Inst_ov7670_registers|sreg.0001011000000010~q ))) ) ) )

	.dataa(!\U1|Inst_ov7670_registers|sreg.0100111000100000~q ),
	.datab(!\U1|Inst_ov7670_registers|sreg.0001001000000100~q ),
	.datac(!\U1|Inst_ov7670_registers|sreg.0101001100101001~q ),
	.datad(!\U1|Inst_ov7670_registers|sreg.0001011000000010~q ),
	.datae(!\U1|Inst_ov7670_registers|sreg.0011111000000000~q ),
	.dataf(!\U1|Inst_ov7670_registers|sreg.0011101000000100~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr6~3 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr6~3 .lut_mask = 64'h8000000000000000;
defparam \U1|Inst_ov7670_registers|WideOr6~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N51
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr6~0 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr6~0_combout  = ( !\U1|Inst_ov7670_registers|sreg.0001111000110111~q  & ( (!\U1|Inst_ov7670_registers|sreg.1111111111111111~DUPLICATE_q  & !\U1|Inst_ov7670_registers|sreg.0011011100011101~q ) ) )

	.dataa(!\U1|Inst_ov7670_registers|sreg.1111111111111111~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U1|Inst_ov7670_registers|sreg.0011011100011101~q ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|sreg.0001111000110111~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr6~0 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr6~0 .lut_mask = 64'hAA00AA0000000000;
defparam \U1|Inst_ov7670_registers|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N30
cyclonev_lcell_comb \U1|Inst_ov7670_registers|sreg~78 (
// Equation(s):
// \U1|Inst_ov7670_registers|sreg~78_combout  = (!\U1|Inst_ov7670_registers|address [3] & (!\U1|Inst_ov7670_registers|address [4] & (!\U1|Inst_ov7670_registers|address [1] & \U1|Inst_ov7670_registers|Decoder0~27_combout )))

	.dataa(!\U1|Inst_ov7670_registers|address [3]),
	.datab(!\U1|Inst_ov7670_registers|address [4]),
	.datac(!\U1|Inst_ov7670_registers|address [1]),
	.datad(!\U1|Inst_ov7670_registers|Decoder0~27_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|sreg~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg~78 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|sreg~78 .lut_mask = 64'h0080008000800080;
defparam \U1|Inst_ov7670_registers|sreg~78 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N31
dffeas \U1|Inst_ov7670_registers|sreg.0001001010000000 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|sreg~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0001001010000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0001001010000000 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0001001010000000 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N24
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr6~2 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr6~2_combout  = ( !\U1|Inst_ov7670_registers|sreg.1011001000001110~q  & ( (!\U1|Inst_ov7670_registers|sreg.0011001010100100~q  & (!\U1|Inst_ov7670_registers|sreg.0011001100001011~q  & 
// (!\U1|Inst_ov7670_registers|sreg.0001001010000000~q  & \U1|Inst_ov7670_registers|sreg.0000001100001010~q ))) ) )

	.dataa(!\U1|Inst_ov7670_registers|sreg.0011001010100100~q ),
	.datab(!\U1|Inst_ov7670_registers|sreg.0011001100001011~q ),
	.datac(!\U1|Inst_ov7670_registers|sreg.0001001010000000~q ),
	.datad(!\U1|Inst_ov7670_registers|sreg.0000001100001010~q ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|sreg.1011001000001110~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr6~2 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr6~2 .lut_mask = 64'h0080008000000000;
defparam \U1|Inst_ov7670_registers|WideOr6~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N9
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~68 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~68_combout  = ( !\U1|Inst_ov7670_registers|address [2] & ( (\U1|Inst_ov7670_registers|Decoder0~51_combout  & (\U1|Inst_ov7670_registers|address [4] & !\U1|Inst_ov7670_registers|address [3])) ) )

	.dataa(!\U1|Inst_ov7670_registers|Decoder0~51_combout ),
	.datab(!\U1|Inst_ov7670_registers|address [4]),
	.datac(!\U1|Inst_ov7670_registers|address [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|address [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~68 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~68 .lut_mask = 64'h1010101000000000;
defparam \U1|Inst_ov7670_registers|Decoder0~68 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N10
dffeas \U1|Inst_ov7670_registers|sreg.0001001111100111 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0001001111100111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0001001111100111 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0001001111100111 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N9
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr9~0 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr9~0_combout  = ( !\U1|Inst_ov7670_registers|sreg.0100111101000000~q  & ( !\U1|Inst_ov7670_registers|sreg.0101011001000000~q  & ( (!\U1|Inst_ov7670_registers|sreg.0000111001100001~q  & 
// (!\U1|Inst_ov7670_registers|sreg.0110101101001010~q  & (!\U1|Inst_ov7670_registers|sreg.0000111101001011~q  & !\U1|Inst_ov7670_registers|sreg.0001001111100111~q ))) ) ) )

	.dataa(!\U1|Inst_ov7670_registers|sreg.0000111001100001~q ),
	.datab(!\U1|Inst_ov7670_registers|sreg.0110101101001010~q ),
	.datac(!\U1|Inst_ov7670_registers|sreg.0000111101001011~q ),
	.datad(!\U1|Inst_ov7670_registers|sreg.0001001111100111~q ),
	.datae(!\U1|Inst_ov7670_registers|sreg.0100111101000000~q ),
	.dataf(!\U1|Inst_ov7670_registers|sreg.0101011001000000~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr9~0 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr9~0 .lut_mask = 64'h8000000000000000;
defparam \U1|Inst_ov7670_registers|WideOr9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N42
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr6 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr6~combout  = ( \U1|Inst_ov7670_registers|WideOr9~0_combout  & ( \U1|Inst_ov7670_registers|WideOr0~1_combout  & ( (!\U1|Inst_ov7670_registers|WideOr6~1_combout ) # ((!\U1|Inst_ov7670_registers|WideOr6~3_combout ) # 
// ((!\U1|Inst_ov7670_registers|WideOr6~0_combout ) # (!\U1|Inst_ov7670_registers|WideOr6~2_combout ))) ) ) ) # ( !\U1|Inst_ov7670_registers|WideOr9~0_combout  & ( \U1|Inst_ov7670_registers|WideOr0~1_combout  ) ) # ( 
// \U1|Inst_ov7670_registers|WideOr9~0_combout  & ( !\U1|Inst_ov7670_registers|WideOr0~1_combout  ) ) # ( !\U1|Inst_ov7670_registers|WideOr9~0_combout  & ( !\U1|Inst_ov7670_registers|WideOr0~1_combout  ) )

	.dataa(!\U1|Inst_ov7670_registers|WideOr6~1_combout ),
	.datab(!\U1|Inst_ov7670_registers|WideOr6~3_combout ),
	.datac(!\U1|Inst_ov7670_registers|WideOr6~0_combout ),
	.datad(!\U1|Inst_ov7670_registers|WideOr6~2_combout ),
	.datae(!\U1|Inst_ov7670_registers|WideOr9~0_combout ),
	.dataf(!\U1|Inst_ov7670_registers|WideOr0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr6~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr6 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr6 .lut_mask = 64'hFFFFFFFFFFFFFFFE;
defparam \U1|Inst_ov7670_registers|WideOr6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N57
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr7~2 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr7~2_combout  = ( !\U1|Inst_ov7670_registers|sreg.0001001111100111~q  & ( (!\U1|Inst_ov7670_registers|sreg.0001100100000011~q  & (!\U1|Inst_ov7670_registers|sreg.1011001110000010~q  & 
// (!\U1|Inst_ov7670_registers|sreg.0010000100000010~q  & !\U1|Inst_ov7670_registers|sreg.0010100100000111~q ))) ) )

	.dataa(!\U1|Inst_ov7670_registers|sreg.0001100100000011~q ),
	.datab(!\U1|Inst_ov7670_registers|sreg.1011001110000010~q ),
	.datac(!\U1|Inst_ov7670_registers|sreg.0010000100000010~q ),
	.datad(!\U1|Inst_ov7670_registers|sreg.0010100100000111~q ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|sreg.0001001111100111~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr7~2 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr7~2 .lut_mask = 64'h8000800000000000;
defparam \U1|Inst_ov7670_registers|WideOr7~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N59
dffeas \U1|Inst_ov7670_registers|sreg.0011010100001011 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0011010100001011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0011010100001011 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0011010100001011 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N12
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~70 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~70_combout  = ( \U1|Inst_ov7670_registers|Decoder0~17_combout  & ( (\U1|Inst_ov7670_registers|Decoder0~27_combout  & \U1|Inst_ov7670_registers|address [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1|Inst_ov7670_registers|Decoder0~27_combout ),
	.datad(!\U1|Inst_ov7670_registers|address [0]),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|Decoder0~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~70 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~70 .lut_mask = 64'h00000000000F000F;
defparam \U1|Inst_ov7670_registers|Decoder0~70 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N14
dffeas \U1|Inst_ov7670_registers|sreg.0001000100001111 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0001000100001111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0001000100001111 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0001000100001111 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N33
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr7~0 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr7~0_combout  = ( !\U1|Inst_ov7670_registers|sreg.0011001100001011~q  & ( (!\U1|Inst_ov7670_registers|sreg.1000110101001111~q  & (!\U1|Inst_ov7670_registers|sreg.0000111101001011~q  & 
// (!\U1|Inst_ov7670_registers|sreg.0011010100001011~q  & !\U1|Inst_ov7670_registers|sreg.0001000100001111~q ))) ) )

	.dataa(!\U1|Inst_ov7670_registers|sreg.1000110101001111~q ),
	.datab(!\U1|Inst_ov7670_registers|sreg.0000111101001011~q ),
	.datac(!\U1|Inst_ov7670_registers|sreg.0011010100001011~q ),
	.datad(!\U1|Inst_ov7670_registers|sreg.0001000100001111~q ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|sreg.0011001100001011~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr7~0 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr7~0 .lut_mask = 64'h8000800000000000;
defparam \U1|Inst_ov7670_registers|WideOr7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N9
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr7~1 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr7~1_combout  = ( !\U1|Inst_ov7670_registers|sreg.0110101101001010~q  & ( (!\U1|Inst_ov7670_registers|sreg.0011100100101010~q  & (\U1|Inst_ov7670_registers|sreg.0000001100001010~q  & 
// !\U1|Inst_ov7670_registers|sreg.1111111111111111~DUPLICATE_q )) ) )

	.dataa(!\U1|Inst_ov7670_registers|sreg.0011100100101010~q ),
	.datab(gnd),
	.datac(!\U1|Inst_ov7670_registers|sreg.0000001100001010~q ),
	.datad(!\U1|Inst_ov7670_registers|sreg.1111111111111111~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|sreg.0110101101001010~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr7~1 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr7~1 .lut_mask = 64'h0A000A0000000000;
defparam \U1|Inst_ov7670_registers|WideOr7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N42
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr7~3 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr7~3_combout  = ( !\U1|Inst_ov7670_registers|sreg.0011110111000000~q  & ( !\U1|Inst_ov7670_registers|sreg.1011000100001100~q  & ( (!\U1|Inst_ov7670_registers|sreg.0011011100011101~q  & 
// (!\U1|Inst_ov7670_registers|sreg.1000111100000000~q  & (!\U1|Inst_ov7670_registers|sreg.1001000100000000~q  & !\U1|Inst_ov7670_registers|sreg.0001011100010001~q ))) ) ) )

	.dataa(!\U1|Inst_ov7670_registers|sreg.0011011100011101~q ),
	.datab(!\U1|Inst_ov7670_registers|sreg.1000111100000000~q ),
	.datac(!\U1|Inst_ov7670_registers|sreg.1001000100000000~q ),
	.datad(!\U1|Inst_ov7670_registers|sreg.0001011100010001~q ),
	.datae(!\U1|Inst_ov7670_registers|sreg.0011110111000000~q ),
	.dataf(!\U1|Inst_ov7670_registers|sreg.1011000100001100~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr7~3 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr7~3 .lut_mask = 64'h8000000000000000;
defparam \U1|Inst_ov7670_registers|WideOr7~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N12
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr7 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr7~combout  = ( \U1|Inst_ov7670_registers|WideOr7~3_combout  & ( \U1|Inst_ov7670_registers|WideOr1~0_combout  & ( (!\U1|Inst_ov7670_registers|WideOr12~0_combout ) # ((!\U1|Inst_ov7670_registers|WideOr7~2_combout ) # 
// ((!\U1|Inst_ov7670_registers|WideOr7~0_combout ) # (!\U1|Inst_ov7670_registers|WideOr7~1_combout ))) ) ) ) # ( !\U1|Inst_ov7670_registers|WideOr7~3_combout  & ( \U1|Inst_ov7670_registers|WideOr1~0_combout  ) ) # ( 
// \U1|Inst_ov7670_registers|WideOr7~3_combout  & ( !\U1|Inst_ov7670_registers|WideOr1~0_combout  ) ) # ( !\U1|Inst_ov7670_registers|WideOr7~3_combout  & ( !\U1|Inst_ov7670_registers|WideOr1~0_combout  ) )

	.dataa(!\U1|Inst_ov7670_registers|WideOr12~0_combout ),
	.datab(!\U1|Inst_ov7670_registers|WideOr7~2_combout ),
	.datac(!\U1|Inst_ov7670_registers|WideOr7~0_combout ),
	.datad(!\U1|Inst_ov7670_registers|WideOr7~1_combout ),
	.datae(!\U1|Inst_ov7670_registers|WideOr7~3_combout ),
	.dataf(!\U1|Inst_ov7670_registers|WideOr1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr7~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr7 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr7 .lut_mask = 64'hFFFFFFFFFFFFFFFE;
defparam \U1|Inst_ov7670_registers|WideOr7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N30
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr8 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr8~combout  = ( \U1|Inst_ov7670_registers|sreg.0100000011010000~q  & ( \U1|Inst_ov7670_registers|WideOr8~0_combout  ) ) # ( !\U1|Inst_ov7670_registers|sreg.0100000011010000~q  & ( \U1|Inst_ov7670_registers|WideOr8~0_combout  
// & ( (((\U1|Inst_ov7670_registers|sreg.0001001010000000~q ) # (\U1|Inst_ov7670_registers|sreg.0001001111100111~q )) # (\U1|Inst_ov7670_registers|sreg.0011110111000000~q )) # (\U1|Inst_ov7670_registers|sreg.1111111111111111~DUPLICATE_q ) ) ) ) # ( 
// \U1|Inst_ov7670_registers|sreg.0100000011010000~q  & ( !\U1|Inst_ov7670_registers|WideOr8~0_combout  ) ) # ( !\U1|Inst_ov7670_registers|sreg.0100000011010000~q  & ( !\U1|Inst_ov7670_registers|WideOr8~0_combout  ) )

	.dataa(!\U1|Inst_ov7670_registers|sreg.1111111111111111~DUPLICATE_q ),
	.datab(!\U1|Inst_ov7670_registers|sreg.0011110111000000~q ),
	.datac(!\U1|Inst_ov7670_registers|sreg.0001001111100111~q ),
	.datad(!\U1|Inst_ov7670_registers|sreg.0001001010000000~q ),
	.datae(!\U1|Inst_ov7670_registers|sreg.0100000011010000~q ),
	.dataf(!\U1|Inst_ov7670_registers|WideOr8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr8~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr8 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr8 .lut_mask = 64'hFFFFFFFF7FFFFFFF;
defparam \U1|Inst_ov7670_registers|WideOr8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N54
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr9~1 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr9~1_combout  = ( !\U1|Inst_ov7670_registers|sreg.0001100001100001~q  & ( !\U1|Inst_ov7670_registers|sreg.1100100101100000~q  & ( (!\U1|Inst_ov7670_registers|sreg.1111111111111111~DUPLICATE_q  & 
// (!\U1|Inst_ov7670_registers|sreg.0011100001110001~q  & (!\U1|Inst_ov7670_registers|sreg.0001101001111011~q  & !\U1|Inst_ov7670_registers|sreg.0011110001111000~q ))) ) ) )

	.dataa(!\U1|Inst_ov7670_registers|sreg.1111111111111111~DUPLICATE_q ),
	.datab(!\U1|Inst_ov7670_registers|sreg.0011100001110001~q ),
	.datac(!\U1|Inst_ov7670_registers|sreg.0001101001111011~q ),
	.datad(!\U1|Inst_ov7670_registers|sreg.0011110001111000~q ),
	.datae(!\U1|Inst_ov7670_registers|sreg.0001100001100001~q ),
	.dataf(!\U1|Inst_ov7670_registers|sreg.1100100101100000~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr9~1 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr9~1 .lut_mask = 64'h8000000000000000;
defparam \U1|Inst_ov7670_registers|WideOr9~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y4_N56
dffeas \U1|Inst_ov7670_registers|sreg.0100110101000000 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0100110101000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0100110101000000 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0100110101000000 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N39
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr9~2 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr9~2_combout  = ( !\U1|Inst_ov7670_registers|sreg.0101010001000000~q  & ( (!\U1|Inst_ov7670_registers|sreg.1000110101001111~q  & !\U1|Inst_ov7670_registers|sreg.0100110101000000~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1|Inst_ov7670_registers|sreg.1000110101001111~q ),
	.datad(!\U1|Inst_ov7670_registers|sreg.0100110101000000~q ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|sreg.0101010001000000~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr9~2 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr9~2 .lut_mask = 64'hF000F00000000000;
defparam \U1|Inst_ov7670_registers|WideOr9~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N12
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr9 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr9~combout  = ( \U1|Inst_ov7670_registers|WideOr9~2_combout  & ( (((!\U1|Inst_ov7670_registers|WideOr9~1_combout ) # (!\U1|Inst_ov7670_registers|WideOr9~0_combout )) # (\U1|Inst_ov7670_registers|sreg.0100000011010000~q )) # 
// (\U1|Inst_ov7670_registers|sreg.0011110111000000~q ) ) ) # ( !\U1|Inst_ov7670_registers|WideOr9~2_combout  )

	.dataa(!\U1|Inst_ov7670_registers|sreg.0011110111000000~q ),
	.datab(!\U1|Inst_ov7670_registers|sreg.0100000011010000~q ),
	.datac(!\U1|Inst_ov7670_registers|WideOr9~1_combout ),
	.datad(!\U1|Inst_ov7670_registers|WideOr9~0_combout ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|WideOr9~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr9~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr9 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr9 .lut_mask = 64'hFFFFFFFFFFF7FFF7;
defparam \U1|Inst_ov7670_registers|WideOr9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N12
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr10~0 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr10~0_combout  = ( !\U1|Inst_ov7670_registers|sreg.0001001111100111~q  & ( (!\U1|Inst_ov7670_registers|sreg.0101000000110100~q  & (!\U1|Inst_ov7670_registers|sreg.0001111000110111~q  & 
// !\U1|Inst_ov7670_registers|sreg.0011001010100100~q )) ) )

	.dataa(gnd),
	.datab(!\U1|Inst_ov7670_registers|sreg.0101000000110100~q ),
	.datac(!\U1|Inst_ov7670_registers|sreg.0001111000110111~q ),
	.datad(!\U1|Inst_ov7670_registers|sreg.0011001010100100~q ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|sreg.0001001111100111~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr10~0 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr10~0 .lut_mask = 64'hC000C00000000000;
defparam \U1|Inst_ov7670_registers|WideOr10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N36
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr10 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr10~combout  = ( \U1|Inst_ov7670_registers|WideOr9~1_combout  & ( \U1|Inst_ov7670_registers|sreg.0011100100101010~q  ) ) # ( !\U1|Inst_ov7670_registers|WideOr9~1_combout  & ( \U1|Inst_ov7670_registers|sreg.0011100100101010~q 
//  ) ) # ( \U1|Inst_ov7670_registers|WideOr9~1_combout  & ( !\U1|Inst_ov7670_registers|sreg.0011100100101010~q  & ( ((!\U1|Inst_ov7670_registers|WideOr10~0_combout ) # ((\U1|Inst_ov7670_registers|sreg.0000111001100001~q ) # 
// (\U1|Inst_ov7670_registers|sreg.0100111000100000~q ))) # (\U1|Inst_ov7670_registers|sreg.0101001100101001~q ) ) ) ) # ( !\U1|Inst_ov7670_registers|WideOr9~1_combout  & ( !\U1|Inst_ov7670_registers|sreg.0011100100101010~q  ) )

	.dataa(!\U1|Inst_ov7670_registers|sreg.0101001100101001~q ),
	.datab(!\U1|Inst_ov7670_registers|WideOr10~0_combout ),
	.datac(!\U1|Inst_ov7670_registers|sreg.0100111000100000~q ),
	.datad(!\U1|Inst_ov7670_registers|sreg.0000111001100001~q ),
	.datae(!\U1|Inst_ov7670_registers|WideOr9~1_combout ),
	.dataf(!\U1|Inst_ov7670_registers|sreg.0011100100101010~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr10~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr10 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr10 .lut_mask = 64'hFFFFDFFFFFFFFFFF;
defparam \U1|Inst_ov7670_registers|WideOr10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N42
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr11 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr11~combout  = ( \U1|Inst_ov7670_registers|sreg.0011100001110001~q  ) # ( !\U1|Inst_ov7670_registers|sreg.0011100001110001~q  & ( (!\U1|Inst_ov7670_registers|WideOr1~1_combout ) # 
// (((!\U1|Inst_ov7670_registers|WideOr6~1_combout ) # (!\U1|Inst_ov7670_registers|WideOr6~0_combout )) # (\U1|Inst_ov7670_registers|sreg.0011110001111000~q )) ) )

	.dataa(!\U1|Inst_ov7670_registers|WideOr1~1_combout ),
	.datab(!\U1|Inst_ov7670_registers|sreg.0011110001111000~q ),
	.datac(!\U1|Inst_ov7670_registers|WideOr6~1_combout ),
	.datad(!\U1|Inst_ov7670_registers|WideOr6~0_combout ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|sreg.0011100001110001~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr11~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr11 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr11 .lut_mask = 64'hFFFBFFFBFFFFFFFF;
defparam \U1|Inst_ov7670_registers|WideOr11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N45
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr12~2 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr12~2_combout  = (!\U1|Inst_ov7670_registers|sreg.0011110001111000~q  & (!\U1|Inst_ov7670_registers|sreg.1011000100001100~q  & !\U1|Inst_ov7670_registers|sreg.0011011100011101~q ))

	.dataa(gnd),
	.datab(!\U1|Inst_ov7670_registers|sreg.0011110001111000~q ),
	.datac(!\U1|Inst_ov7670_registers|sreg.1011000100001100~q ),
	.datad(!\U1|Inst_ov7670_registers|sreg.0011011100011101~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr12~2 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr12~2 .lut_mask = 64'hC000C000C000C000;
defparam \U1|Inst_ov7670_registers|WideOr12~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N15
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr12~1 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr12~1_combout  = ( !\U1|Inst_ov7670_registers|sreg.1011001000001110~q  & ( (!\U1|Inst_ov7670_registers|sreg.1011100000001010~DUPLICATE_q  & (!\U1|Inst_ov7670_registers|sreg.0001101001111011~q  & 
// !\U1|Inst_ov7670_registers|sreg.0101100000011110~q )) ) )

	.dataa(!\U1|Inst_ov7670_registers|sreg.1011100000001010~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\U1|Inst_ov7670_registers|sreg.0001101001111011~q ),
	.datad(!\U1|Inst_ov7670_registers|sreg.0101100000011110~q ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|sreg.1011001000001110~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr12~1 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr12~1 .lut_mask = 64'hA000A00000000000;
defparam \U1|Inst_ov7670_registers|WideOr12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N0
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr12 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr12~combout  = ( \U1|Inst_ov7670_registers|WideOr7~1_combout  & ( (!\U1|Inst_ov7670_registers|WideOr7~0_combout ) # ((!\U1|Inst_ov7670_registers|WideOr12~2_combout ) # ((!\U1|Inst_ov7670_registers|WideOr12~0_combout ) # 
// (!\U1|Inst_ov7670_registers|WideOr12~1_combout ))) ) ) # ( !\U1|Inst_ov7670_registers|WideOr7~1_combout  )

	.dataa(!\U1|Inst_ov7670_registers|WideOr7~0_combout ),
	.datab(!\U1|Inst_ov7670_registers|WideOr12~2_combout ),
	.datac(!\U1|Inst_ov7670_registers|WideOr12~0_combout ),
	.datad(!\U1|Inst_ov7670_registers|WideOr12~1_combout ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|WideOr7~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr12~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr12 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr12 .lut_mask = 64'hFFFFFFFFFFFEFFFE;
defparam \U1|Inst_ov7670_registers|WideOr12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N46
dffeas \U1|Inst_ov7670_registers|sreg.0101000100001100~DUPLICATE (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0101000100001100~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0101000100001100~DUPLICATE .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0101000100001100~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N6
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr13~0 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr13~0_combout  = ( !\U1|Inst_ov7670_registers|sreg.0101001000010111~q  & ( (!\U1|Inst_ov7670_registers|sreg.0010100100000111~q  & (!\U1|Inst_ov7670_registers|sreg.0001000100001111~q  & 
// (!\U1|Inst_ov7670_registers|sreg.0101000100001100~DUPLICATE_q  & !\U1|Inst_ov7670_registers|sreg.0011011100011101~q ))) ) )

	.dataa(!\U1|Inst_ov7670_registers|sreg.0010100100000111~q ),
	.datab(!\U1|Inst_ov7670_registers|sreg.0001000100001111~q ),
	.datac(!\U1|Inst_ov7670_registers|sreg.0101000100001100~DUPLICATE_q ),
	.datad(!\U1|Inst_ov7670_registers|sreg.0011011100011101~q ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|sreg.0101001000010111~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr13~0 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr13~0 .lut_mask = 64'h8000800000000000;
defparam \U1|Inst_ov7670_registers|WideOr13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N18
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr13 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr13~combout  = ( \U1|Inst_ov7670_registers|WideOr13~0_combout  & ( \U1|Inst_ov7670_registers|WideOr10~0_combout  & ( (((!\U1|Inst_ov7670_registers|WideOr0~0_combout ) # (\U1|Inst_ov7670_registers|sreg.0001001000000100~q )) # 
// (\U1|Inst_ov7670_registers|sreg.0011101000000100~q )) # (\U1|Inst_ov7670_registers|sreg.0101100000011110~q ) ) ) ) # ( !\U1|Inst_ov7670_registers|WideOr13~0_combout  & ( \U1|Inst_ov7670_registers|WideOr10~0_combout  ) ) # ( 
// \U1|Inst_ov7670_registers|WideOr13~0_combout  & ( !\U1|Inst_ov7670_registers|WideOr10~0_combout  ) ) # ( !\U1|Inst_ov7670_registers|WideOr13~0_combout  & ( !\U1|Inst_ov7670_registers|WideOr10~0_combout  ) )

	.dataa(!\U1|Inst_ov7670_registers|sreg.0101100000011110~q ),
	.datab(!\U1|Inst_ov7670_registers|sreg.0011101000000100~q ),
	.datac(!\U1|Inst_ov7670_registers|WideOr0~0_combout ),
	.datad(!\U1|Inst_ov7670_registers|sreg.0001001000000100~q ),
	.datae(!\U1|Inst_ov7670_registers|WideOr13~0_combout ),
	.dataf(!\U1|Inst_ov7670_registers|WideOr10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr13~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr13 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr13 .lut_mask = 64'hFFFFFFFFFFFFF7FF;
defparam \U1|Inst_ov7670_registers|WideOr13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N51
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr14~0 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr14~0_combout  = ( !\U1|Inst_ov7670_registers|sreg.1000110000000010~q  & ( (!\U1|Inst_ov7670_registers|sreg.0001111000110111~q  & (!\U1|Inst_ov7670_registers|sreg.0101001000010111~q  & 
// !\U1|Inst_ov7670_registers|sreg.0001011000000010~q )) ) )

	.dataa(!\U1|Inst_ov7670_registers|sreg.0001111000110111~q ),
	.datab(gnd),
	.datac(!\U1|Inst_ov7670_registers|sreg.0101001000010111~q ),
	.datad(!\U1|Inst_ov7670_registers|sreg.0001011000000010~q ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|sreg.1000110000000010~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr14~0 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr14~0 .lut_mask = 64'hA000A00000000000;
defparam \U1|Inst_ov7670_registers|WideOr14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N12
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr14 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr14~combout  = ( \U1|Inst_ov7670_registers|WideOr7~1_combout  & ( (!\U1|Inst_ov7670_registers|WideOr12~1_combout ) # ((!\U1|Inst_ov7670_registers|WideOr14~0_combout ) # ((!\U1|Inst_ov7670_registers|WideOr7~0_combout ) # 
// (!\U1|Inst_ov7670_registers|WideOr7~2_combout ))) ) ) # ( !\U1|Inst_ov7670_registers|WideOr7~1_combout  )

	.dataa(!\U1|Inst_ov7670_registers|WideOr12~1_combout ),
	.datab(!\U1|Inst_ov7670_registers|WideOr14~0_combout ),
	.datac(!\U1|Inst_ov7670_registers|WideOr7~0_combout ),
	.datad(!\U1|Inst_ov7670_registers|WideOr7~2_combout ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|WideOr7~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr14~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr14 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr14 .lut_mask = 64'hFFFFFFFFFFFEFFFE;
defparam \U1|Inst_ov7670_registers|WideOr14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N9
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr15~0 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr15~0_combout  = (!\U1|Inst_ov7670_registers|sreg.0010100100000111~q  & (!\U1|Inst_ov7670_registers|sreg.0001001111100111~q  & !\U1|Inst_ov7670_registers|sreg.0001100100000011~q ))

	.dataa(!\U1|Inst_ov7670_registers|sreg.0010100100000111~q ),
	.datab(gnd),
	.datac(!\U1|Inst_ov7670_registers|sreg.0001001111100111~q ),
	.datad(!\U1|Inst_ov7670_registers|sreg.0001100100000011~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr15~0 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr15~0 .lut_mask = 64'hA000A000A000A000;
defparam \U1|Inst_ov7670_registers|WideOr15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N24
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr15~1 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr15~1_combout  = ( !\U1|Inst_ov7670_registers|sreg.0000111001100001~q  & ( (!\U1|Inst_ov7670_registers|sreg.0011100001110001~q  & (!\U1|Inst_ov7670_registers|sreg.0101001100101001~q  & 
// !\U1|Inst_ov7670_registers|sreg.0001100001100001~q )) ) )

	.dataa(!\U1|Inst_ov7670_registers|sreg.0011100001110001~q ),
	.datab(gnd),
	.datac(!\U1|Inst_ov7670_registers|sreg.0101001100101001~q ),
	.datad(!\U1|Inst_ov7670_registers|sreg.0001100001100001~q ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|sreg.0000111001100001~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr15~1 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr15~1 .lut_mask = 64'hA000A00000000000;
defparam \U1|Inst_ov7670_registers|WideOr15~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N30
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr15 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr15~combout  = ( \U1|Inst_ov7670_registers|WideOr15~1_combout  & ( (!\U1|Inst_ov7670_registers|WideOr6~1_combout ) # ((!\U1|Inst_ov7670_registers|WideOr15~0_combout ) # ((!\U1|Inst_ov7670_registers|WideOr7~0_combout ) # 
// (!\U1|Inst_ov7670_registers|WideOr6~0_combout ))) ) ) # ( !\U1|Inst_ov7670_registers|WideOr15~1_combout  )

	.dataa(!\U1|Inst_ov7670_registers|WideOr6~1_combout ),
	.datab(!\U1|Inst_ov7670_registers|WideOr15~0_combout ),
	.datac(!\U1|Inst_ov7670_registers|WideOr7~0_combout ),
	.datad(!\U1|Inst_ov7670_registers|WideOr6~0_combout ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|WideOr15~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr15~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr15 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr15 .lut_mask = 64'hFFFFFFFFFFFEFFFE;
defparam \U1|Inst_ov7670_registers|WideOr15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y4_N52
dffeas \U1|Inst_i2c_sender|data_sr[1] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U1|Inst_i2c_sender|busy_sr [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|data_sr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[1] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|data_sr[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N3
cyclonev_lcell_comb \U1|Inst_i2c_sender|data_sr~14 (
// Equation(s):
// \U1|Inst_i2c_sender|data_sr~14_combout  = (\U1|Inst_i2c_sender|data_sr [1] & \U1|Inst_i2c_sender|busy_sr [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1|Inst_i2c_sender|data_sr [1]),
	.datad(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|data_sr~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr~14 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|data_sr~14 .lut_mask = 64'h000F000F000F000F;
defparam \U1|Inst_i2c_sender|data_sr~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y4_N4
dffeas \U1|Inst_i2c_sender|data_sr[2] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|data_sr~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|data_sr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[2] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|data_sr[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y4_N32
dffeas \U1|Inst_i2c_sender|data_sr[3] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|WideOr15~combout ),
	.asdata(\U1|Inst_i2c_sender|data_sr [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U1|Inst_i2c_sender|busy_sr [31]),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|data_sr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[3] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|data_sr[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y4_N14
dffeas \U1|Inst_i2c_sender|data_sr[4] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|WideOr14~combout ),
	.asdata(\U1|Inst_i2c_sender|data_sr [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U1|Inst_i2c_sender|busy_sr [31]),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|data_sr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[4] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|data_sr[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y4_N20
dffeas \U1|Inst_i2c_sender|data_sr[5] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|WideOr13~combout ),
	.asdata(\U1|Inst_i2c_sender|data_sr [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U1|Inst_i2c_sender|busy_sr [31]),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|data_sr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[5] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|data_sr[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y4_N1
dffeas \U1|Inst_i2c_sender|data_sr[6] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|WideOr12~combout ),
	.asdata(\U1|Inst_i2c_sender|data_sr [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U1|Inst_i2c_sender|busy_sr [31]),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|data_sr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[6] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|data_sr[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y4_N44
dffeas \U1|Inst_i2c_sender|data_sr[7] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|WideOr11~combout ),
	.asdata(\U1|Inst_i2c_sender|data_sr [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U1|Inst_i2c_sender|busy_sr [31]),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|data_sr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[7] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|data_sr[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y4_N37
dffeas \U1|Inst_i2c_sender|data_sr[8] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|WideOr10~combout ),
	.asdata(\U1|Inst_i2c_sender|data_sr [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U1|Inst_i2c_sender|busy_sr [31]),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|data_sr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[8] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|data_sr[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y4_N14
dffeas \U1|Inst_i2c_sender|data_sr[9] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|WideOr9~combout ),
	.asdata(\U1|Inst_i2c_sender|data_sr [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U1|Inst_i2c_sender|busy_sr [31]),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|data_sr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[9] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|data_sr[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y4_N31
dffeas \U1|Inst_i2c_sender|data_sr[10] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|WideOr8~combout ),
	.asdata(\U1|Inst_i2c_sender|data_sr [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U1|Inst_i2c_sender|busy_sr [31]),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|data_sr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[10] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|data_sr[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N33
cyclonev_lcell_comb \U1|Inst_i2c_sender|data_sr~13 (
// Equation(s):
// \U1|Inst_i2c_sender|data_sr~13_combout  = ( \U1|Inst_i2c_sender|data_sr [10] & ( \U1|Inst_i2c_sender|busy_sr [31] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|Inst_i2c_sender|data_sr [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|data_sr~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr~13 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|data_sr~13 .lut_mask = 64'h000000000F0F0F0F;
defparam \U1|Inst_i2c_sender|data_sr~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y4_N35
dffeas \U1|Inst_i2c_sender|data_sr[11] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|data_sr~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|data_sr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[11] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|data_sr[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y4_N14
dffeas \U1|Inst_i2c_sender|data_sr[12] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|WideOr7~combout ),
	.asdata(\U1|Inst_i2c_sender|data_sr [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U1|Inst_i2c_sender|busy_sr [31]),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|data_sr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[12] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|data_sr[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y4_N44
dffeas \U1|Inst_i2c_sender|data_sr[13] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|WideOr6~combout ),
	.asdata(\U1|Inst_i2c_sender|data_sr [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U1|Inst_i2c_sender|busy_sr [31]),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|data_sr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[13] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|data_sr[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y4_N26
dffeas \U1|Inst_i2c_sender|data_sr[14] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|WideOr5~combout ),
	.asdata(\U1|Inst_i2c_sender|data_sr [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U1|Inst_i2c_sender|busy_sr [31]),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|data_sr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[14] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|data_sr[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y4_N20
dffeas \U1|Inst_i2c_sender|data_sr[15] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|WideOr4~combout ),
	.asdata(\U1|Inst_i2c_sender|data_sr [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U1|Inst_i2c_sender|busy_sr [31]),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|data_sr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[15] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|data_sr[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y4_N50
dffeas \U1|Inst_i2c_sender|data_sr[16] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|WideOr3~combout ),
	.asdata(\U1|Inst_i2c_sender|data_sr [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U1|Inst_i2c_sender|busy_sr [31]),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|data_sr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[16] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|data_sr[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y4_N55
dffeas \U1|Inst_i2c_sender|data_sr[17] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|WideOr2~combout ),
	.asdata(\U1|Inst_i2c_sender|data_sr [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U1|Inst_i2c_sender|busy_sr [31]),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|data_sr [17]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[17] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|data_sr[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y4_N1
dffeas \U1|Inst_i2c_sender|data_sr[18] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|WideOr1~combout ),
	.asdata(\U1|Inst_i2c_sender|data_sr [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U1|Inst_i2c_sender|busy_sr [31]),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|data_sr [18]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[18] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|data_sr[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y4_N40
dffeas \U1|Inst_i2c_sender|data_sr[19] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|WideOr0~combout ),
	.asdata(\U1|Inst_i2c_sender|data_sr [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U1|Inst_i2c_sender|busy_sr [31]),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|data_sr [19]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[19] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|data_sr[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N15
cyclonev_lcell_comb \U1|Inst_i2c_sender|data_sr~12 (
// Equation(s):
// \U1|Inst_i2c_sender|data_sr~12_combout  = (\U1|Inst_i2c_sender|data_sr [19] & \U1|Inst_i2c_sender|busy_sr [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1|Inst_i2c_sender|data_sr [19]),
	.datad(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|data_sr~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr~12 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|data_sr~12 .lut_mask = 64'h000F000F000F000F;
defparam \U1|Inst_i2c_sender|data_sr~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y4_N16
dffeas \U1|Inst_i2c_sender|data_sr[20] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|data_sr~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|data_sr [20]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[20] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|data_sr[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N36
cyclonev_lcell_comb \U1|Inst_i2c_sender|data_sr~11 (
// Equation(s):
// \U1|Inst_i2c_sender|data_sr~11_combout  = (\U1|Inst_i2c_sender|data_sr [20] & \U1|Inst_i2c_sender|busy_sr [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1|Inst_i2c_sender|data_sr [20]),
	.datad(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|data_sr~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr~11 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|data_sr~11 .lut_mask = 64'h000F000F000F000F;
defparam \U1|Inst_i2c_sender|data_sr~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y4_N37
dffeas \U1|Inst_i2c_sender|data_sr[21] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|data_sr~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|data_sr [21]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[21] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|data_sr[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N45
cyclonev_lcell_comb \U1|Inst_i2c_sender|data_sr~10 (
// Equation(s):
// \U1|Inst_i2c_sender|data_sr~10_combout  = ( \U1|Inst_i2c_sender|data_sr [21] ) # ( !\U1|Inst_i2c_sender|data_sr [21] & ( !\U1|Inst_i2c_sender|busy_sr [31] ) )

	.dataa(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|Inst_i2c_sender|data_sr [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|data_sr~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr~10 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|data_sr~10 .lut_mask = 64'hAAAAAAAAFFFFFFFF;
defparam \U1|Inst_i2c_sender|data_sr~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y4_N46
dffeas \U1|Inst_i2c_sender|data_sr[22] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|data_sr~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|data_sr [22]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[22] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|data_sr[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N42
cyclonev_lcell_comb \U1|Inst_i2c_sender|data_sr~9 (
// Equation(s):
// \U1|Inst_i2c_sender|data_sr~9_combout  = ( \U1|Inst_i2c_sender|data_sr [22] & ( \U1|Inst_i2c_sender|busy_sr [31] ) )

	.dataa(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|Inst_i2c_sender|data_sr [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|data_sr~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr~9 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|data_sr~9 .lut_mask = 64'h0000000055555555;
defparam \U1|Inst_i2c_sender|data_sr~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y4_N44
dffeas \U1|Inst_i2c_sender|data_sr[23] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|data_sr~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|data_sr [23]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[23] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|data_sr[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N27
cyclonev_lcell_comb \U1|Inst_i2c_sender|data_sr~8 (
// Equation(s):
// \U1|Inst_i2c_sender|data_sr~8_combout  = (\U1|Inst_i2c_sender|busy_sr [31] & \U1|Inst_i2c_sender|data_sr [23])

	.dataa(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datab(gnd),
	.datac(!\U1|Inst_i2c_sender|data_sr [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|data_sr~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr~8 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|data_sr~8 .lut_mask = 64'h0505050505050505;
defparam \U1|Inst_i2c_sender|data_sr~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y4_N28
dffeas \U1|Inst_i2c_sender|data_sr[24] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|data_sr~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|data_sr [24]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[24] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|data_sr[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N24
cyclonev_lcell_comb \U1|Inst_i2c_sender|data_sr~7 (
// Equation(s):
// \U1|Inst_i2c_sender|data_sr~7_combout  = ( \U1|Inst_i2c_sender|data_sr [24] & ( \U1|Inst_i2c_sender|busy_sr [31] ) )

	.dataa(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|Inst_i2c_sender|data_sr [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|data_sr~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr~7 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|data_sr~7 .lut_mask = 64'h0000000055555555;
defparam \U1|Inst_i2c_sender|data_sr~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y4_N26
dffeas \U1|Inst_i2c_sender|data_sr[25] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|data_sr~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|data_sr [25]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[25] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|data_sr[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N21
cyclonev_lcell_comb \U1|Inst_i2c_sender|data_sr~6 (
// Equation(s):
// \U1|Inst_i2c_sender|data_sr~6_combout  = ( \U1|Inst_i2c_sender|data_sr [25] & ( \U1|Inst_i2c_sender|busy_sr [31] ) )

	.dataa(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|Inst_i2c_sender|data_sr [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|data_sr~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr~6 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|data_sr~6 .lut_mask = 64'h0000000055555555;
defparam \U1|Inst_i2c_sender|data_sr~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y4_N22
dffeas \U1|Inst_i2c_sender|data_sr[26] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|data_sr~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|data_sr [26]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[26] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|data_sr[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N18
cyclonev_lcell_comb \U1|Inst_i2c_sender|data_sr~5 (
// Equation(s):
// \U1|Inst_i2c_sender|data_sr~5_combout  = ( \U1|Inst_i2c_sender|data_sr [26] ) # ( !\U1|Inst_i2c_sender|data_sr [26] & ( !\U1|Inst_i2c_sender|busy_sr [31] ) )

	.dataa(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|Inst_i2c_sender|data_sr [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|data_sr~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr~5 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|data_sr~5 .lut_mask = 64'hAAAAAAAAFFFFFFFF;
defparam \U1|Inst_i2c_sender|data_sr~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y4_N20
dffeas \U1|Inst_i2c_sender|data_sr[27] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|data_sr~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|data_sr [27]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[27] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|data_sr[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N9
cyclonev_lcell_comb \U1|Inst_i2c_sender|data_sr~4 (
// Equation(s):
// \U1|Inst_i2c_sender|data_sr~4_combout  = ( \U1|Inst_i2c_sender|data_sr [27] & ( \U1|Inst_i2c_sender|busy_sr [31] ) )

	.dataa(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|Inst_i2c_sender|data_sr [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|data_sr~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr~4 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|data_sr~4 .lut_mask = 64'h0000000055555555;
defparam \U1|Inst_i2c_sender|data_sr~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y4_N10
dffeas \U1|Inst_i2c_sender|data_sr[28] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|data_sr~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|data_sr [28]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[28] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|data_sr[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N6
cyclonev_lcell_comb \U1|Inst_i2c_sender|data_sr~3 (
// Equation(s):
// \U1|Inst_i2c_sender|data_sr~3_combout  = ( \U1|Inst_i2c_sender|data_sr [28] & ( \U1|Inst_i2c_sender|busy_sr [31] ) )

	.dataa(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|Inst_i2c_sender|data_sr [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|data_sr~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr~3 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|data_sr~3 .lut_mask = 64'h0000000055555555;
defparam \U1|Inst_i2c_sender|data_sr~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y4_N7
dffeas \U1|Inst_i2c_sender|data_sr[29] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|data_sr~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|data_sr [29]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[29] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|data_sr[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N57
cyclonev_lcell_comb \U1|Inst_i2c_sender|data_sr~2 (
// Equation(s):
// \U1|Inst_i2c_sender|data_sr~2_combout  = ( \U1|Inst_i2c_sender|data_sr [29] & ( \U1|Inst_i2c_sender|busy_sr [31] ) )

	.dataa(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|Inst_i2c_sender|data_sr [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|data_sr~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr~2 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|data_sr~2 .lut_mask = 64'h0000000055555555;
defparam \U1|Inst_i2c_sender|data_sr~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y4_N59
dffeas \U1|Inst_i2c_sender|data_sr[30] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|data_sr~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|data_sr [30]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[30] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|data_sr[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N54
cyclonev_lcell_comb \U1|Inst_i2c_sender|data_sr~1 (
// Equation(s):
// \U1|Inst_i2c_sender|data_sr~1_combout  = ( \U1|Inst_i2c_sender|data_sr [30] ) # ( !\U1|Inst_i2c_sender|data_sr [30] & ( !\U1|Inst_i2c_sender|busy_sr [31] ) )

	.dataa(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|Inst_i2c_sender|data_sr [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|data_sr~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr~1 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|data_sr~1 .lut_mask = 64'hAAAAAAAAFFFFFFFF;
defparam \U1|Inst_i2c_sender|data_sr~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y4_N55
dffeas \U1|Inst_i2c_sender|data_sr[31] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|data_sr~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|data_sr [31]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[31] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|data_sr[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N18
cyclonev_lcell_comb \U1|Inst_i2c_sender|always0~0 (
// Equation(s):
// \U1|Inst_i2c_sender|always0~0_combout  = ( \U1|Inst_i2c_sender|busy_sr [10] & ( \U1|Inst_i2c_sender|busy_sr [11] & ( (!\U1|Inst_i2c_sender|busy_sr [20] & (((!\U1|Inst_i2c_sender|busy_sr [29])) # (\U1|Inst_i2c_sender|busy_sr [28]))) # 
// (\U1|Inst_i2c_sender|busy_sr [20] & (\U1|Inst_i2c_sender|busy_sr [19] & ((!\U1|Inst_i2c_sender|busy_sr [29]) # (\U1|Inst_i2c_sender|busy_sr [28])))) ) ) ) # ( \U1|Inst_i2c_sender|busy_sr [10] & ( !\U1|Inst_i2c_sender|busy_sr [11] & ( 
// (!\U1|Inst_i2c_sender|busy_sr [20] & (((!\U1|Inst_i2c_sender|busy_sr [29])) # (\U1|Inst_i2c_sender|busy_sr [28]))) # (\U1|Inst_i2c_sender|busy_sr [20] & (\U1|Inst_i2c_sender|busy_sr [19] & ((!\U1|Inst_i2c_sender|busy_sr [29]) # 
// (\U1|Inst_i2c_sender|busy_sr [28])))) ) ) ) # ( !\U1|Inst_i2c_sender|busy_sr [10] & ( !\U1|Inst_i2c_sender|busy_sr [11] & ( (!\U1|Inst_i2c_sender|busy_sr [20] & (((!\U1|Inst_i2c_sender|busy_sr [29])) # (\U1|Inst_i2c_sender|busy_sr [28]))) # 
// (\U1|Inst_i2c_sender|busy_sr [20] & (\U1|Inst_i2c_sender|busy_sr [19] & ((!\U1|Inst_i2c_sender|busy_sr [29]) # (\U1|Inst_i2c_sender|busy_sr [28])))) ) ) )

	.dataa(!\U1|Inst_i2c_sender|busy_sr [20]),
	.datab(!\U1|Inst_i2c_sender|busy_sr [28]),
	.datac(!\U1|Inst_i2c_sender|busy_sr [19]),
	.datad(!\U1|Inst_i2c_sender|busy_sr [29]),
	.datae(!\U1|Inst_i2c_sender|busy_sr [10]),
	.dataf(!\U1|Inst_i2c_sender|busy_sr [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|always0~0 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|always0~0 .lut_mask = 64'hAF23AF230000AF23;
defparam \U1|Inst_i2c_sender|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y4_N7
dffeas \U1|Inst_i2c_sender|busy_sr[1]~DUPLICATE (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|busy_sr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|busy_sr[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[1]~DUPLICATE .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|busy_sr[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N30
cyclonev_lcell_comb \U1|Inst_i2c_sender|Selector0~1 (
// Equation(s):
// \U1|Inst_i2c_sender|Selector0~1_combout  = ( !\U1|Inst_i2c_sender|busy_sr [2] & ( (!\U1|Inst_i2c_sender|busy_sr [30] & (!\U1|Inst_i2c_sender|busy_sr [29] & !\U1|Inst_i2c_sender|busy_sr[1]~DUPLICATE_q )) ) )

	.dataa(!\U1|Inst_i2c_sender|busy_sr [30]),
	.datab(!\U1|Inst_i2c_sender|busy_sr [29]),
	.datac(!\U1|Inst_i2c_sender|busy_sr[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|Inst_i2c_sender|busy_sr [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|Selector0~1 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|Selector0~1 .lut_mask = 64'h8080808000000000;
defparam \U1|Inst_i2c_sender|Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N27
cyclonev_lcell_comb \U1|Inst_i2c_sender|Selector0~0 (
// Equation(s):
// \U1|Inst_i2c_sender|Selector0~0_combout  = ( \U1|Inst_i2c_sender|busy_sr [30] & ( (\U1|Inst_i2c_sender|busy_sr [2] & (\U1|Inst_i2c_sender|busy_sr [29] & \U1|Inst_i2c_sender|busy_sr[1]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\U1|Inst_i2c_sender|busy_sr [2]),
	.datac(!\U1|Inst_i2c_sender|busy_sr [29]),
	.datad(!\U1|Inst_i2c_sender|busy_sr[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\U1|Inst_i2c_sender|busy_sr [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|Selector0~0 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|Selector0~0 .lut_mask = 64'h0000000000030003;
defparam \U1|Inst_i2c_sender|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N54
cyclonev_lcell_comb \U1|Inst_i2c_sender|Selector0~2 (
// Equation(s):
// \U1|Inst_i2c_sender|Selector0~2_combout  = ( \U1|Inst_i2c_sender|busy_sr[1]~DUPLICATE_q  & ( \U1|Inst_i2c_sender|busy_sr [30] & ( (!\U1|Inst_i2c_sender|busy_sr [2] & (!\U1|Inst_i2c_sender|divider [6] $ ((!\U1|Inst_i2c_sender|divider [7])))) # 
// (\U1|Inst_i2c_sender|busy_sr [2] & ((!\U1|Inst_i2c_sender|divider [6] $ (!\U1|Inst_i2c_sender|divider [7])) # (\U1|Inst_i2c_sender|busy_sr [29]))) ) ) ) # ( !\U1|Inst_i2c_sender|busy_sr[1]~DUPLICATE_q  & ( \U1|Inst_i2c_sender|busy_sr [30] & ( 
// (!\U1|Inst_i2c_sender|busy_sr [2] & ((!\U1|Inst_i2c_sender|divider [6] & (\U1|Inst_i2c_sender|divider [7])) # (\U1|Inst_i2c_sender|divider [6] & ((!\U1|Inst_i2c_sender|divider [7]) # (!\U1|Inst_i2c_sender|busy_sr [29]))))) # (\U1|Inst_i2c_sender|busy_sr 
// [2] & (!\U1|Inst_i2c_sender|busy_sr [29] & (!\U1|Inst_i2c_sender|divider [6] $ (!\U1|Inst_i2c_sender|divider [7])))) ) ) ) # ( \U1|Inst_i2c_sender|busy_sr[1]~DUPLICATE_q  & ( !\U1|Inst_i2c_sender|busy_sr [30] & ( !\U1|Inst_i2c_sender|divider [6] $ 
// (!\U1|Inst_i2c_sender|divider [7]) ) ) ) # ( !\U1|Inst_i2c_sender|busy_sr[1]~DUPLICATE_q  & ( !\U1|Inst_i2c_sender|busy_sr [30] & ( (!\U1|Inst_i2c_sender|busy_sr [2] & ((!\U1|Inst_i2c_sender|busy_sr [29]) # (!\U1|Inst_i2c_sender|divider [6] $ 
// (!\U1|Inst_i2c_sender|divider [7])))) # (\U1|Inst_i2c_sender|busy_sr [2] & (!\U1|Inst_i2c_sender|divider [6] $ ((!\U1|Inst_i2c_sender|divider [7])))) ) ) )

	.dataa(!\U1|Inst_i2c_sender|divider [6]),
	.datab(!\U1|Inst_i2c_sender|busy_sr [2]),
	.datac(!\U1|Inst_i2c_sender|divider [7]),
	.datad(!\U1|Inst_i2c_sender|busy_sr [29]),
	.datae(!\U1|Inst_i2c_sender|busy_sr[1]~DUPLICATE_q ),
	.dataf(!\U1|Inst_i2c_sender|busy_sr [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|Selector0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|Selector0~2 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|Selector0~2 .lut_mask = 64'hDE5A5A5A5E485A7B;
defparam \U1|Inst_i2c_sender|Selector0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N0
cyclonev_lcell_comb \U1|Inst_i2c_sender|Selector0~3 (
// Equation(s):
// \U1|Inst_i2c_sender|Selector0~3_combout  = ( !\U1|Inst_i2c_sender|busy_sr [0] & ( (!\U1|Inst_i2c_sender|busy_sr [31] & ((!\U1|Inst_i2c_sender|divider [7] $ (((!\U1|Inst_i2c_sender|divider[6]~DUPLICATE_q )))) # (\U1|Inst_i2c_sender|Selector0~1_combout ))) 
// # (\U1|Inst_i2c_sender|busy_sr [31] & ((((\U1|Inst_i2c_sender|Selector0~2_combout ))))) ) ) # ( \U1|Inst_i2c_sender|busy_sr [0] & ( ((!\U1|Inst_i2c_sender|Selector0~0_combout  & (!\U1|Inst_i2c_sender|divider [7] $ 
// (((!\U1|Inst_i2c_sender|divider[6]~DUPLICATE_q ))))) # (\U1|Inst_i2c_sender|Selector0~0_combout  & ((!\U1|Inst_i2c_sender|divider [7] $ (!\U1|Inst_i2c_sender|divider[6]~DUPLICATE_q )) # (\U1|Inst_i2c_sender|busy_sr [31])))) ) )

	.dataa(!\U1|Inst_i2c_sender|divider [7]),
	.datab(!\U1|Inst_i2c_sender|Selector0~1_combout ),
	.datac(!\U1|Inst_i2c_sender|Selector0~0_combout ),
	.datad(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datae(!\U1|Inst_i2c_sender|busy_sr [0]),
	.dataf(!\U1|Inst_i2c_sender|divider[6]~DUPLICATE_q ),
	.datag(!\U1|Inst_i2c_sender|Selector0~2_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|Selector0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|Selector0~3 .extended_lut = "on";
defparam \U1|Inst_i2c_sender|Selector0~3 .lut_mask = 64'h770F555FBB0FAAAF;
defparam \U1|Inst_i2c_sender|Selector0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y3_N1
dffeas \U1|Inst_i2c_sender|sioc (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|Selector0~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\U1|Inst_i2c_sender|busy_sr [31]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|sioc~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|sioc .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|sioc .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y32_N30
cyclonev_lcell_comb \U4|Add0~81 (
// Equation(s):
// \U4|Add0~81_sumout  = SUM(( \U4|pixel_count [0] ) + ( VCC ) + ( !VCC ))
// \U4|Add0~82  = CARRY(( \U4|pixel_count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\U4|pixel_count [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\U4|Add0~81_sumout ),
	.cout(\U4|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \U4|Add0~81 .extended_lut = "off";
defparam \U4|Add0~81 .lut_mask = 64'h0000000000003333;
defparam \U4|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y32_N32
dffeas \U4|pixel_count[0] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U4|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U4|Equal1~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|pixel_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|pixel_count[0] .is_wysiwyg = "true";
defparam \U4|pixel_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y32_N33
cyclonev_lcell_comb \U4|Add0~57 (
// Equation(s):
// \U4|Add0~57_sumout  = SUM(( \U4|pixel_count [1] ) + ( GND ) + ( \U4|Add0~82  ))
// \U4|Add0~58  = CARRY(( \U4|pixel_count [1] ) + ( GND ) + ( \U4|Add0~82  ))

	.dataa(!\U4|pixel_count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U4|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U4|Add0~57_sumout ),
	.cout(\U4|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \U4|Add0~57 .extended_lut = "off";
defparam \U4|Add0~57 .lut_mask = 64'h0000FFFF00005555;
defparam \U4|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y32_N35
dffeas \U4|pixel_count[1] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U4|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U4|Equal1~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|pixel_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|pixel_count[1] .is_wysiwyg = "true";
defparam \U4|pixel_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y32_N36
cyclonev_lcell_comb \U4|Add0~53 (
// Equation(s):
// \U4|Add0~53_sumout  = SUM(( \U4|pixel_count [2] ) + ( GND ) + ( \U4|Add0~58  ))
// \U4|Add0~54  = CARRY(( \U4|pixel_count [2] ) + ( GND ) + ( \U4|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U4|pixel_count [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U4|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U4|Add0~53_sumout ),
	.cout(\U4|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \U4|Add0~53 .extended_lut = "off";
defparam \U4|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \U4|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y32_N38
dffeas \U4|pixel_count[2] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U4|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U4|Equal1~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|pixel_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|pixel_count[2] .is_wysiwyg = "true";
defparam \U4|pixel_count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y32_N39
cyclonev_lcell_comb \U4|Add0~61 (
// Equation(s):
// \U4|Add0~61_sumout  = SUM(( \U4|pixel_count [3] ) + ( GND ) + ( \U4|Add0~54  ))
// \U4|Add0~62  = CARRY(( \U4|pixel_count [3] ) + ( GND ) + ( \U4|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U4|pixel_count [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U4|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U4|Add0~61_sumout ),
	.cout(\U4|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \U4|Add0~61 .extended_lut = "off";
defparam \U4|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \U4|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y32_N41
dffeas \U4|pixel_count[3] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U4|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U4|Equal1~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|pixel_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|pixel_count[3] .is_wysiwyg = "true";
defparam \U4|pixel_count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y32_N42
cyclonev_lcell_comb \U4|Add0~65 (
// Equation(s):
// \U4|Add0~65_sumout  = SUM(( \U4|pixel_count [4] ) + ( GND ) + ( \U4|Add0~62  ))
// \U4|Add0~66  = CARRY(( \U4|pixel_count [4] ) + ( GND ) + ( \U4|Add0~62  ))

	.dataa(gnd),
	.datab(!\U4|pixel_count [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U4|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U4|Add0~65_sumout ),
	.cout(\U4|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \U4|Add0~65 .extended_lut = "off";
defparam \U4|Add0~65 .lut_mask = 64'h0000FFFF00003333;
defparam \U4|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y32_N44
dffeas \U4|pixel_count[4] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U4|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U4|Equal1~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|pixel_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|pixel_count[4] .is_wysiwyg = "true";
defparam \U4|pixel_count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y32_N45
cyclonev_lcell_comb \U4|Add0~49 (
// Equation(s):
// \U4|Add0~49_sumout  = SUM(( \U4|pixel_count [5] ) + ( GND ) + ( \U4|Add0~66  ))
// \U4|Add0~50  = CARRY(( \U4|pixel_count [5] ) + ( GND ) + ( \U4|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U4|pixel_count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U4|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U4|Add0~49_sumout ),
	.cout(\U4|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \U4|Add0~49 .extended_lut = "off";
defparam \U4|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \U4|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y32_N47
dffeas \U4|pixel_count[5] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U4|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U4|Equal1~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|pixel_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|pixel_count[5] .is_wysiwyg = "true";
defparam \U4|pixel_count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y32_N12
cyclonev_lcell_comb \U4|Equal3~0 (
// Equation(s):
// \U4|Equal3~0_combout  = ( \U4|pixel_count [3] & ( (\U4|pixel_count [1] & (\U4|pixel_count [0] & (\U4|pixel_count [2] & !\U4|pixel_count [5]))) ) )

	.dataa(!\U4|pixel_count [1]),
	.datab(!\U4|pixel_count [0]),
	.datac(!\U4|pixel_count [2]),
	.datad(!\U4|pixel_count [5]),
	.datae(gnd),
	.dataf(!\U4|pixel_count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|Equal3~0 .extended_lut = "off";
defparam \U4|Equal3~0 .lut_mask = 64'h0000000001000100;
defparam \U4|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y32_N48
cyclonev_lcell_comb \U4|Add0~69 (
// Equation(s):
// \U4|Add0~69_sumout  = SUM(( \U4|pixel_count [6] ) + ( GND ) + ( \U4|Add0~50  ))
// \U4|Add0~70  = CARRY(( \U4|pixel_count [6] ) + ( GND ) + ( \U4|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U4|pixel_count [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U4|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U4|Add0~69_sumout ),
	.cout(\U4|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \U4|Add0~69 .extended_lut = "off";
defparam \U4|Add0~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \U4|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y32_N50
dffeas \U4|pixel_count[6] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U4|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U4|Equal1~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|pixel_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|pixel_count[6] .is_wysiwyg = "true";
defparam \U4|pixel_count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y32_N51
cyclonev_lcell_comb \U4|Add0~45 (
// Equation(s):
// \U4|Add0~45_sumout  = SUM(( \U4|pixel_count [7] ) + ( GND ) + ( \U4|Add0~70  ))
// \U4|Add0~46  = CARRY(( \U4|pixel_count [7] ) + ( GND ) + ( \U4|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U4|pixel_count [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U4|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U4|Add0~45_sumout ),
	.cout(\U4|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \U4|Add0~45 .extended_lut = "off";
defparam \U4|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \U4|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y32_N52
dffeas \U4|pixel_count[7] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U4|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U4|Equal1~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|pixel_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|pixel_count[7] .is_wysiwyg = "true";
defparam \U4|pixel_count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y32_N54
cyclonev_lcell_comb \U4|Add0~73 (
// Equation(s):
// \U4|Add0~73_sumout  = SUM(( \U4|pixel_count [8] ) + ( GND ) + ( \U4|Add0~46  ))
// \U4|Add0~74  = CARRY(( \U4|pixel_count [8] ) + ( GND ) + ( \U4|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U4|pixel_count [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U4|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U4|Add0~73_sumout ),
	.cout(\U4|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \U4|Add0~73 .extended_lut = "off";
defparam \U4|Add0~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \U4|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y32_N56
dffeas \U4|pixel_count[8] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U4|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U4|Equal1~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|pixel_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|pixel_count[8] .is_wysiwyg = "true";
defparam \U4|pixel_count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y32_N57
cyclonev_lcell_comb \U4|Add0~77 (
// Equation(s):
// \U4|Add0~77_sumout  = SUM(( \U4|pixel_count [9] ) + ( GND ) + ( \U4|Add0~74  ))
// \U4|Add0~78  = CARRY(( \U4|pixel_count [9] ) + ( GND ) + ( \U4|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U4|pixel_count [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U4|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U4|Add0~77_sumout ),
	.cout(\U4|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \U4|Add0~77 .extended_lut = "off";
defparam \U4|Add0~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \U4|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y32_N59
dffeas \U4|pixel_count[9] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U4|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U4|Equal1~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|pixel_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|pixel_count[9] .is_wysiwyg = "true";
defparam \U4|pixel_count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y32_N27
cyclonev_lcell_comb \U4|Equal1~0 (
// Equation(s):
// \U4|Equal1~0_combout  = (!\U4|pixel_count [6] & (\U4|pixel_count [9] & (\U4|pixel_count [4] & \U4|pixel_count [8])))

	.dataa(!\U4|pixel_count [6]),
	.datab(!\U4|pixel_count [9]),
	.datac(!\U4|pixel_count [4]),
	.datad(!\U4|pixel_count [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|Equal1~0 .extended_lut = "off";
defparam \U4|Equal1~0 .lut_mask = 64'h0002000200020002;
defparam \U4|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y31_N0
cyclonev_lcell_comb \U4|Add0~17 (
// Equation(s):
// \U4|Add0~17_sumout  = SUM(( \U4|pixel_count [10] ) + ( GND ) + ( \U4|Add0~78  ))
// \U4|Add0~18  = CARRY(( \U4|pixel_count [10] ) + ( GND ) + ( \U4|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U4|pixel_count [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U4|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U4|Add0~17_sumout ),
	.cout(\U4|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \U4|Add0~17 .extended_lut = "off";
defparam \U4|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \U4|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y31_N2
dffeas \U4|pixel_count[10] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U4|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U4|Equal1~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|pixel_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|pixel_count[10] .is_wysiwyg = "true";
defparam \U4|pixel_count[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y31_N3
cyclonev_lcell_comb \U4|Add0~21 (
// Equation(s):
// \U4|Add0~21_sumout  = SUM(( \U4|pixel_count [11] ) + ( GND ) + ( \U4|Add0~18  ))
// \U4|Add0~22  = CARRY(( \U4|pixel_count [11] ) + ( GND ) + ( \U4|Add0~18  ))

	.dataa(!\U4|pixel_count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U4|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U4|Add0~21_sumout ),
	.cout(\U4|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \U4|Add0~21 .extended_lut = "off";
defparam \U4|Add0~21 .lut_mask = 64'h0000FFFF00005555;
defparam \U4|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y31_N5
dffeas \U4|pixel_count[11] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U4|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U4|Equal1~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|pixel_count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|pixel_count[11] .is_wysiwyg = "true";
defparam \U4|pixel_count[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y31_N6
cyclonev_lcell_comb \U4|Add0~1 (
// Equation(s):
// \U4|Add0~1_sumout  = SUM(( \U4|pixel_count [12] ) + ( GND ) + ( \U4|Add0~22  ))
// \U4|Add0~2  = CARRY(( \U4|pixel_count [12] ) + ( GND ) + ( \U4|Add0~22  ))

	.dataa(gnd),
	.datab(!\U4|pixel_count [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U4|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U4|Add0~1_sumout ),
	.cout(\U4|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \U4|Add0~1 .extended_lut = "off";
defparam \U4|Add0~1 .lut_mask = 64'h0000FFFF00003333;
defparam \U4|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y31_N8
dffeas \U4|pixel_count[12] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U4|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U4|Equal1~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|pixel_count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|pixel_count[12] .is_wysiwyg = "true";
defparam \U4|pixel_count[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y31_N9
cyclonev_lcell_comb \U4|Add0~25 (
// Equation(s):
// \U4|Add0~25_sumout  = SUM(( \U4|pixel_count [13] ) + ( GND ) + ( \U4|Add0~2  ))
// \U4|Add0~26  = CARRY(( \U4|pixel_count [13] ) + ( GND ) + ( \U4|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U4|pixel_count [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U4|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U4|Add0~25_sumout ),
	.cout(\U4|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \U4|Add0~25 .extended_lut = "off";
defparam \U4|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \U4|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y31_N11
dffeas \U4|pixel_count[13] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U4|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U4|Equal1~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|pixel_count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|pixel_count[13] .is_wysiwyg = "true";
defparam \U4|pixel_count[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y31_N12
cyclonev_lcell_comb \U4|Add0~29 (
// Equation(s):
// \U4|Add0~29_sumout  = SUM(( \U4|pixel_count [14] ) + ( GND ) + ( \U4|Add0~26  ))
// \U4|Add0~30  = CARRY(( \U4|pixel_count [14] ) + ( GND ) + ( \U4|Add0~26  ))

	.dataa(gnd),
	.datab(!\U4|pixel_count [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U4|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U4|Add0~29_sumout ),
	.cout(\U4|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \U4|Add0~29 .extended_lut = "off";
defparam \U4|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \U4|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y31_N14
dffeas \U4|pixel_count[14] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U4|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U4|Equal1~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|pixel_count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|pixel_count[14] .is_wysiwyg = "true";
defparam \U4|pixel_count[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y31_N15
cyclonev_lcell_comb \U4|Add0~33 (
// Equation(s):
// \U4|Add0~33_sumout  = SUM(( \U4|pixel_count[15]~DUPLICATE_q  ) + ( GND ) + ( \U4|Add0~30  ))
// \U4|Add0~34  = CARRY(( \U4|pixel_count[15]~DUPLICATE_q  ) + ( GND ) + ( \U4|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U4|pixel_count[15]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U4|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U4|Add0~33_sumout ),
	.cout(\U4|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \U4|Add0~33 .extended_lut = "off";
defparam \U4|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \U4|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y31_N17
dffeas \U4|pixel_count[15]~DUPLICATE (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U4|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U4|Equal1~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|pixel_count[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U4|pixel_count[15]~DUPLICATE .is_wysiwyg = "true";
defparam \U4|pixel_count[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y31_N18
cyclonev_lcell_comb \U4|Add0~37 (
// Equation(s):
// \U4|Add0~37_sumout  = SUM(( \U4|pixel_count [16] ) + ( GND ) + ( \U4|Add0~34  ))
// \U4|Add0~38  = CARRY(( \U4|pixel_count [16] ) + ( GND ) + ( \U4|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U4|pixel_count [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U4|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U4|Add0~37_sumout ),
	.cout(\U4|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \U4|Add0~37 .extended_lut = "off";
defparam \U4|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \U4|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y31_N20
dffeas \U4|pixel_count[16] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U4|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U4|Equal1~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|pixel_count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|pixel_count[16] .is_wysiwyg = "true";
defparam \U4|pixel_count[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y31_N21
cyclonev_lcell_comb \U4|Add0~13 (
// Equation(s):
// \U4|Add0~13_sumout  = SUM(( \U4|pixel_count[17]~DUPLICATE_q  ) + ( GND ) + ( \U4|Add0~38  ))
// \U4|Add0~14  = CARRY(( \U4|pixel_count[17]~DUPLICATE_q  ) + ( GND ) + ( \U4|Add0~38  ))

	.dataa(!\U4|pixel_count[17]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U4|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U4|Add0~13_sumout ),
	.cout(\U4|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \U4|Add0~13 .extended_lut = "off";
defparam \U4|Add0~13 .lut_mask = 64'h0000FFFF00005555;
defparam \U4|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y31_N23
dffeas \U4|pixel_count[17]~DUPLICATE (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U4|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U4|Equal1~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|pixel_count[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U4|pixel_count[17]~DUPLICATE .is_wysiwyg = "true";
defparam \U4|pixel_count[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y31_N24
cyclonev_lcell_comb \U4|Add0~9 (
// Equation(s):
// \U4|Add0~9_sumout  = SUM(( \U4|pixel_count [18] ) + ( GND ) + ( \U4|Add0~14  ))
// \U4|Add0~10  = CARRY(( \U4|pixel_count [18] ) + ( GND ) + ( \U4|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U4|pixel_count [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U4|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U4|Add0~9_sumout ),
	.cout(\U4|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \U4|Add0~9 .extended_lut = "off";
defparam \U4|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \U4|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y31_N26
dffeas \U4|pixel_count[18] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U4|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U4|Equal1~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|pixel_count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|pixel_count[18] .is_wysiwyg = "true";
defparam \U4|pixel_count[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y31_N27
cyclonev_lcell_comb \U4|Add0~5 (
// Equation(s):
// \U4|Add0~5_sumout  = SUM(( \U4|pixel_count [19] ) + ( GND ) + ( \U4|Add0~10  ))
// \U4|Add0~6  = CARRY(( \U4|pixel_count [19] ) + ( GND ) + ( \U4|Add0~10  ))

	.dataa(!\U4|pixel_count [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U4|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U4|Add0~5_sumout ),
	.cout(\U4|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \U4|Add0~5 .extended_lut = "off";
defparam \U4|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \U4|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y31_N29
dffeas \U4|pixel_count[19] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U4|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U4|Equal1~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|pixel_count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|pixel_count[19] .is_wysiwyg = "true";
defparam \U4|pixel_count[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y31_N22
dffeas \U4|pixel_count[17] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U4|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U4|Equal1~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|pixel_count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|pixel_count[17] .is_wysiwyg = "true";
defparam \U4|pixel_count[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y31_N48
cyclonev_lcell_comb \U4|VGA_BLANK_N~0 (
// Equation(s):
// \U4|VGA_BLANK_N~0_combout  = ( !\U4|pixel_count [18] & ( (!\U4|pixel_count [19] & (!\U4|pixel_count [17] & (!\U4|pixel_count [10] & !\U4|pixel_count [11]))) ) )

	.dataa(!\U4|pixel_count [19]),
	.datab(!\U4|pixel_count [17]),
	.datac(!\U4|pixel_count [10]),
	.datad(!\U4|pixel_count [11]),
	.datae(gnd),
	.dataf(!\U4|pixel_count [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|VGA_BLANK_N~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|VGA_BLANK_N~0 .extended_lut = "off";
defparam \U4|VGA_BLANK_N~0 .lut_mask = 64'h8000800000000000;
defparam \U4|VGA_BLANK_N~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y31_N54
cyclonev_lcell_comb \U4|Equal1~1 (
// Equation(s):
// \U4|Equal1~1_combout  = ( \U4|VGA_BLANK_N~1_combout  & ( \U4|VGA_BLANK_N~0_combout  & ( (\U4|Equal3~0_combout  & (!\U4|pixel_count [7] & (\U4|Equal1~0_combout  & !\U4|pixel_count [12]))) ) ) )

	.dataa(!\U4|Equal3~0_combout ),
	.datab(!\U4|pixel_count [7]),
	.datac(!\U4|Equal1~0_combout ),
	.datad(!\U4|pixel_count [12]),
	.datae(!\U4|VGA_BLANK_N~1_combout ),
	.dataf(!\U4|VGA_BLANK_N~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|Equal1~1 .extended_lut = "off";
defparam \U4|Equal1~1 .lut_mask = 64'h0000000000000400;
defparam \U4|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y31_N32
dffeas \U4|pixel_count[20]~DUPLICATE (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U4|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U4|Equal1~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|pixel_count[20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U4|pixel_count[20]~DUPLICATE .is_wysiwyg = "true";
defparam \U4|pixel_count[20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y31_N30
cyclonev_lcell_comb \U4|Add0~41 (
// Equation(s):
// \U4|Add0~41_sumout  = SUM(( \U4|pixel_count[20]~DUPLICATE_q  ) + ( GND ) + ( \U4|Add0~6  ))

	.dataa(gnd),
	.datab(!\U4|pixel_count[20]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U4|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U4|Add0~41_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|Add0~41 .extended_lut = "off";
defparam \U4|Add0~41 .lut_mask = 64'h0000FFFF00003333;
defparam \U4|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y31_N31
dffeas \U4|pixel_count[20] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U4|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U4|Equal1~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|pixel_count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|pixel_count[20] .is_wysiwyg = "true";
defparam \U4|pixel_count[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y31_N16
dffeas \U4|pixel_count[15] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U4|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U4|Equal1~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|pixel_count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|pixel_count[15] .is_wysiwyg = "true";
defparam \U4|pixel_count[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y31_N42
cyclonev_lcell_comb \U4|VGA_BLANK_N~1 (
// Equation(s):
// \U4|VGA_BLANK_N~1_combout  = ( !\U4|pixel_count [13] & ( (!\U4|pixel_count [20] & (!\U4|pixel_count [14] & (!\U4|pixel_count [16] & !\U4|pixel_count [15]))) ) )

	.dataa(!\U4|pixel_count [20]),
	.datab(!\U4|pixel_count [14]),
	.datac(!\U4|pixel_count [16]),
	.datad(!\U4|pixel_count [15]),
	.datae(gnd),
	.dataf(!\U4|pixel_count [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|VGA_BLANK_N~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|VGA_BLANK_N~1 .extended_lut = "off";
defparam \U4|VGA_BLANK_N~1 .lut_mask = 64'h8000800000000000;
defparam \U4|VGA_BLANK_N~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y32_N24
cyclonev_lcell_comb \U4|Equal3~1 (
// Equation(s):
// \U4|Equal3~1_combout  = ( !\U4|pixel_count [4] & ( (!\U4|pixel_count [6] & (!\U4|pixel_count [9] & (!\U4|pixel_count [8] & \U4|pixel_count [7]))) ) )

	.dataa(!\U4|pixel_count [6]),
	.datab(!\U4|pixel_count [9]),
	.datac(!\U4|pixel_count [8]),
	.datad(!\U4|pixel_count [7]),
	.datae(gnd),
	.dataf(!\U4|pixel_count [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|Equal3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|Equal3~1 .extended_lut = "off";
defparam \U4|Equal3~1 .lut_mask = 64'h0080008000000000;
defparam \U4|Equal3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y31_N39
cyclonev_lcell_comb \U4|Equal3~2 (
// Equation(s):
// \U4|Equal3~2_combout  = ( !\U4|pixel_count [12] & ( (\U4|VGA_BLANK_N~1_combout  & (\U4|Equal3~0_combout  & (\U4|Equal3~1_combout  & \U4|VGA_BLANK_N~0_combout ))) ) )

	.dataa(!\U4|VGA_BLANK_N~1_combout ),
	.datab(!\U4|Equal3~0_combout ),
	.datac(!\U4|Equal3~1_combout ),
	.datad(!\U4|VGA_BLANK_N~0_combout ),
	.datae(gnd),
	.dataf(!\U4|pixel_count [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|Equal3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|Equal3~2 .extended_lut = "off";
defparam \U4|Equal3~2 .lut_mask = 64'h0001000100000000;
defparam \U4|Equal3~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y31_N1
dffeas \U4|state[0]~DUPLICATE (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U4|Selector1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|state[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U4|state[0]~DUPLICATE .is_wysiwyg = "true";
defparam \U4|state[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y32_N6
cyclonev_lcell_comb \U4|Selector1~0 (
// Equation(s):
// \U4|Selector1~0_combout  = ( \U4|pixel_count [8] & ( \U4|state [1] & ( (!\U4|state[0]~DUPLICATE_q  & (\U4|pixel_count [9] & (!\U4|pixel_count [6] & !\U4|pixel_count [4]))) ) ) ) # ( !\U4|pixel_count [8] & ( !\U4|state [1] & ( (!\U4|state[0]~DUPLICATE_q  & 
// (!\U4|pixel_count [9] & (\U4|pixel_count [6] & \U4|pixel_count [4]))) ) ) )

	.dataa(!\U4|state[0]~DUPLICATE_q ),
	.datab(!\U4|pixel_count [9]),
	.datac(!\U4|pixel_count [6]),
	.datad(!\U4|pixel_count [4]),
	.datae(!\U4|pixel_count [8]),
	.dataf(!\U4|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|Selector1~0 .extended_lut = "off";
defparam \U4|Selector1~0 .lut_mask = 64'h0008000000002000;
defparam \U4|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y31_N36
cyclonev_lcell_comb \U4|Selector1~1 (
// Equation(s):
// \U4|Selector1~1_combout  = ( !\U4|pixel_count [7] & ( (\U4|VGA_BLANK_N~1_combout  & (\U4|Equal3~0_combout  & (\U4|VGA_BLANK_N~0_combout  & !\U4|pixel_count [12]))) ) )

	.dataa(!\U4|VGA_BLANK_N~1_combout ),
	.datab(!\U4|Equal3~0_combout ),
	.datac(!\U4|VGA_BLANK_N~0_combout ),
	.datad(!\U4|pixel_count [12]),
	.datae(gnd),
	.dataf(!\U4|pixel_count [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|Selector1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|Selector1~1 .extended_lut = "off";
defparam \U4|Selector1~1 .lut_mask = 64'h0100010000000000;
defparam \U4|Selector1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y31_N0
cyclonev_lcell_comb \U4|Selector1~2 (
// Equation(s):
// \U4|Selector1~2_combout  = ( \U4|state [0] & ( \U4|state [1] & ( (!\U4|Equal1~1_combout ) # ((\U4|Selector1~0_combout  & \U4|Selector1~1_combout )) ) ) ) # ( !\U4|state [0] & ( \U4|state [1] & ( (\U4|Selector1~0_combout  & \U4|Selector1~1_combout ) ) ) ) 
// # ( \U4|state [0] & ( !\U4|state [1] & ( (!\U4|Equal3~2_combout ) # ((\U4|Selector1~0_combout  & \U4|Selector1~1_combout )) ) ) ) # ( !\U4|state [0] & ( !\U4|state [1] & ( (\U4|Selector1~0_combout  & \U4|Selector1~1_combout ) ) ) )

	.dataa(!\U4|Equal1~1_combout ),
	.datab(!\U4|Equal3~2_combout ),
	.datac(!\U4|Selector1~0_combout ),
	.datad(!\U4|Selector1~1_combout ),
	.datae(!\U4|state [0]),
	.dataf(!\U4|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|Selector1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|Selector1~2 .extended_lut = "off";
defparam \U4|Selector1~2 .lut_mask = 64'h000FCCCF000FAAAF;
defparam \U4|Selector1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y31_N2
dffeas \U4|state[0] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U4|Selector1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|state[0] .is_wysiwyg = "true";
defparam \U4|state[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y31_N54
cyclonev_lcell_comb \U4|Selector0~0 (
// Equation(s):
// \U4|Selector0~0_combout  = ( \U4|state [1] & ( \U4|Equal1~1_combout  & ( !\U4|state [0] ) ) ) # ( !\U4|state [1] & ( \U4|Equal1~1_combout  & ( (\U4|Equal3~2_combout  & \U4|state [0]) ) ) ) # ( \U4|state [1] & ( !\U4|Equal1~1_combout  ) ) # ( !\U4|state 
// [1] & ( !\U4|Equal1~1_combout  & ( (\U4|Equal3~2_combout  & \U4|state [0]) ) ) )

	.dataa(gnd),
	.datab(!\U4|Equal3~2_combout ),
	.datac(!\U4|state [0]),
	.datad(gnd),
	.datae(!\U4|state [1]),
	.dataf(!\U4|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|Selector0~0 .extended_lut = "off";
defparam \U4|Selector0~0 .lut_mask = 64'h0303FFFF0303F0F0;
defparam \U4|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y31_N55
dffeas \U4|state[1] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U4|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|state[1] .is_wysiwyg = "true";
defparam \U4|state[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y32_N15
cyclonev_lcell_comb \U4|Equal7~0 (
// Equation(s):
// \U4|Equal7~0_combout  = ( \U4|state[0]~DUPLICATE_q  ) # ( !\U4|state[0]~DUPLICATE_q  & ( \U4|state [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U4|state [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U4|state[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|Equal7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|Equal7~0 .extended_lut = "off";
defparam \U4|Equal7~0 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \U4|Equal7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y33_N0
cyclonev_lcell_comb \U4|Add1~45 (
// Equation(s):
// \U4|Add1~45_sumout  = SUM(( \U4|line_count [0] ) + ( VCC ) + ( !VCC ))
// \U4|Add1~46  = CARRY(( \U4|line_count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U4|line_count [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\U4|Add1~45_sumout ),
	.cout(\U4|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \U4|Add1~45 .extended_lut = "off";
defparam \U4|Add1~45 .lut_mask = 64'h0000000000000F0F;
defparam \U4|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y31_N51
cyclonev_lcell_comb \U4|line_count[4]~0 (
// Equation(s):
// \U4|line_count[4]~0_combout  = ( \U4|Equal0~3_combout  ) # ( !\U4|Equal0~3_combout  & ( \U4|Equal1~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U4|Equal1~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U4|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|line_count[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|line_count[4]~0 .extended_lut = "off";
defparam \U4|line_count[4]~0 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \U4|line_count[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y33_N2
dffeas \U4|line_count[0] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U4|Add1~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U4|Equal0~3_combout ),
	.sload(gnd),
	.ena(\U4|line_count[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|line_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|line_count[0] .is_wysiwyg = "true";
defparam \U4|line_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y33_N3
cyclonev_lcell_comb \U4|Add1~33 (
// Equation(s):
// \U4|Add1~33_sumout  = SUM(( \U4|line_count [1] ) + ( GND ) + ( \U4|Add1~46  ))
// \U4|Add1~34  = CARRY(( \U4|line_count [1] ) + ( GND ) + ( \U4|Add1~46  ))

	.dataa(!\U4|line_count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U4|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U4|Add1~33_sumout ),
	.cout(\U4|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \U4|Add1~33 .extended_lut = "off";
defparam \U4|Add1~33 .lut_mask = 64'h0000FFFF00005555;
defparam \U4|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y33_N5
dffeas \U4|line_count[1] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U4|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U4|Equal0~3_combout ),
	.sload(gnd),
	.ena(\U4|line_count[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|line_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|line_count[1] .is_wysiwyg = "true";
defparam \U4|line_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y33_N6
cyclonev_lcell_comb \U4|Add1~29 (
// Equation(s):
// \U4|Add1~29_sumout  = SUM(( \U4|line_count [2] ) + ( GND ) + ( \U4|Add1~34  ))
// \U4|Add1~30  = CARRY(( \U4|line_count [2] ) + ( GND ) + ( \U4|Add1~34  ))

	.dataa(gnd),
	.datab(!\U4|line_count [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U4|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U4|Add1~29_sumout ),
	.cout(\U4|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \U4|Add1~29 .extended_lut = "off";
defparam \U4|Add1~29 .lut_mask = 64'h0000FFFF00003333;
defparam \U4|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y33_N8
dffeas \U4|line_count[2] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U4|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U4|Equal0~3_combout ),
	.sload(gnd),
	.ena(\U4|line_count[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|line_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|line_count[2] .is_wysiwyg = "true";
defparam \U4|line_count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y33_N9
cyclonev_lcell_comb \U4|Add1~17 (
// Equation(s):
// \U4|Add1~17_sumout  = SUM(( \U4|line_count[3]~DUPLICATE_q  ) + ( GND ) + ( \U4|Add1~30  ))
// \U4|Add1~18  = CARRY(( \U4|line_count[3]~DUPLICATE_q  ) + ( GND ) + ( \U4|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U4|line_count[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U4|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U4|Add1~17_sumout ),
	.cout(\U4|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \U4|Add1~17 .extended_lut = "off";
defparam \U4|Add1~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \U4|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y33_N12
cyclonev_lcell_comb \U4|Add1~13 (
// Equation(s):
// \U4|Add1~13_sumout  = SUM(( \U4|line_count [4] ) + ( GND ) + ( \U4|Add1~18  ))
// \U4|Add1~14  = CARRY(( \U4|line_count [4] ) + ( GND ) + ( \U4|Add1~18  ))

	.dataa(gnd),
	.datab(!\U4|line_count [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U4|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U4|Add1~13_sumout ),
	.cout(\U4|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \U4|Add1~13 .extended_lut = "off";
defparam \U4|Add1~13 .lut_mask = 64'h0000FFFF00003333;
defparam \U4|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y33_N14
dffeas \U4|line_count[4] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U4|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U4|Equal0~3_combout ),
	.sload(gnd),
	.ena(\U4|line_count[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|line_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|line_count[4] .is_wysiwyg = "true";
defparam \U4|line_count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y33_N15
cyclonev_lcell_comb \U4|Add1~5 (
// Equation(s):
// \U4|Add1~5_sumout  = SUM(( \U4|line_count [5] ) + ( GND ) + ( \U4|Add1~14  ))
// \U4|Add1~6  = CARRY(( \U4|line_count [5] ) + ( GND ) + ( \U4|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U4|line_count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U4|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U4|Add1~5_sumout ),
	.cout(\U4|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \U4|Add1~5 .extended_lut = "off";
defparam \U4|Add1~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \U4|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y33_N17
dffeas \U4|line_count[5] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U4|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U4|Equal0~3_combout ),
	.sload(gnd),
	.ena(\U4|line_count[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|line_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|line_count[5] .is_wysiwyg = "true";
defparam \U4|line_count[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y33_N29
dffeas \U4|line_count[9]~DUPLICATE (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U4|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U4|Equal0~3_combout ),
	.sload(gnd),
	.ena(\U4|line_count[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|line_count[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U4|line_count[9]~DUPLICATE .is_wysiwyg = "true";
defparam \U4|line_count[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y33_N18
cyclonev_lcell_comb \U4|Add1~1 (
// Equation(s):
// \U4|Add1~1_sumout  = SUM(( \U4|line_count [6] ) + ( GND ) + ( \U4|Add1~6  ))
// \U4|Add1~2  = CARRY(( \U4|line_count [6] ) + ( GND ) + ( \U4|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U4|line_count [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U4|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U4|Add1~1_sumout ),
	.cout(\U4|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \U4|Add1~1 .extended_lut = "off";
defparam \U4|Add1~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \U4|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y33_N20
dffeas \U4|line_count[6] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U4|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U4|Equal0~3_combout ),
	.sload(gnd),
	.ena(\U4|line_count[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|line_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|line_count[6] .is_wysiwyg = "true";
defparam \U4|line_count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y33_N21
cyclonev_lcell_comb \U4|Add1~41 (
// Equation(s):
// \U4|Add1~41_sumout  = SUM(( \U4|line_count [7] ) + ( GND ) + ( \U4|Add1~2  ))
// \U4|Add1~42  = CARRY(( \U4|line_count [7] ) + ( GND ) + ( \U4|Add1~2  ))

	.dataa(!\U4|line_count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U4|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U4|Add1~41_sumout ),
	.cout(\U4|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \U4|Add1~41 .extended_lut = "off";
defparam \U4|Add1~41 .lut_mask = 64'h0000FFFF00005555;
defparam \U4|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y33_N23
dffeas \U4|line_count[7] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U4|Add1~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U4|Equal0~3_combout ),
	.sload(gnd),
	.ena(\U4|line_count[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|line_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|line_count[7] .is_wysiwyg = "true";
defparam \U4|line_count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y33_N24
cyclonev_lcell_comb \U4|Add1~9 (
// Equation(s):
// \U4|Add1~9_sumout  = SUM(( \U4|line_count [8] ) + ( GND ) + ( \U4|Add1~42  ))
// \U4|Add1~10  = CARRY(( \U4|line_count [8] ) + ( GND ) + ( \U4|Add1~42  ))

	.dataa(gnd),
	.datab(!\U4|line_count [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U4|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U4|Add1~9_sumout ),
	.cout(\U4|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \U4|Add1~9 .extended_lut = "off";
defparam \U4|Add1~9 .lut_mask = 64'h0000FFFF00003333;
defparam \U4|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y33_N25
dffeas \U4|line_count[8] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U4|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U4|Equal0~3_combout ),
	.sload(gnd),
	.ena(\U4|line_count[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|line_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|line_count[8] .is_wysiwyg = "true";
defparam \U4|line_count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y33_N27
cyclonev_lcell_comb \U4|Add1~37 (
// Equation(s):
// \U4|Add1~37_sumout  = SUM(( \U4|line_count[9]~DUPLICATE_q  ) + ( GND ) + ( \U4|Add1~10  ))
// \U4|Add1~38  = CARRY(( \U4|line_count[9]~DUPLICATE_q  ) + ( GND ) + ( \U4|Add1~10  ))

	.dataa(!\U4|line_count[9]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U4|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U4|Add1~37_sumout ),
	.cout(\U4|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \U4|Add1~37 .extended_lut = "off";
defparam \U4|Add1~37 .lut_mask = 64'h0000FFFF00005555;
defparam \U4|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y33_N28
dffeas \U4|line_count[9] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U4|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U4|Equal0~3_combout ),
	.sload(gnd),
	.ena(\U4|line_count[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|line_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|line_count[9] .is_wysiwyg = "true";
defparam \U4|line_count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y33_N57
cyclonev_lcell_comb \U4|Equal0~2 (
// Equation(s):
// \U4|Equal0~2_combout  = ( \U4|line_count [2] & ( (!\U4|line_count [1] & (\U4|line_count [9] & !\U4|line_count [0])) ) )

	.dataa(!\U4|line_count [1]),
	.datab(!\U4|line_count [9]),
	.datac(gnd),
	.datad(!\U4|line_count [0]),
	.datae(gnd),
	.dataf(!\U4|line_count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|Equal0~2 .extended_lut = "off";
defparam \U4|Equal0~2 .lut_mask = 64'h0000000022002200;
defparam \U4|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y33_N42
cyclonev_lcell_comb \U4|Equal0~1 (
// Equation(s):
// \U4|Equal0~1_combout  = ( !\U4|line_count [6] & ( (!\U4|line_count [7] & !\U4|line_count [8]) ) )

	.dataa(!\U4|line_count [7]),
	.datab(!\U4|line_count [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U4|line_count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|Equal0~1 .extended_lut = "off";
defparam \U4|Equal0~1 .lut_mask = 64'h8888888800000000;
defparam \U4|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y33_N39
cyclonev_lcell_comb \U4|Equal0~3 (
// Equation(s):
// \U4|Equal0~3_combout  = ( \U4|Equal0~1_combout  & ( (\U4|Equal0~0_combout  & (!\U4|line_count [5] & \U4|Equal0~2_combout )) ) )

	.dataa(!\U4|Equal0~0_combout ),
	.datab(!\U4|line_count [5]),
	.datac(!\U4|Equal0~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U4|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|Equal0~3 .extended_lut = "off";
defparam \U4|Equal0~3 .lut_mask = 64'h0000000004040404;
defparam \U4|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y33_N11
dffeas \U4|line_count[3]~DUPLICATE (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U4|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U4|Equal0~3_combout ),
	.sload(gnd),
	.ena(\U4|line_count[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|line_count[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U4|line_count[3]~DUPLICATE .is_wysiwyg = "true";
defparam \U4|line_count[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y33_N10
dffeas \U4|line_count[3] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U4|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U4|Equal0~3_combout ),
	.sload(gnd),
	.ena(\U4|line_count[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|line_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|line_count[3] .is_wysiwyg = "true";
defparam \U4|line_count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y33_N30
cyclonev_lcell_comb \U4|Add1~25 (
// Equation(s):
// \U4|Add1~25_sumout  = SUM(( \U4|line_count [10] ) + ( GND ) + ( \U4|Add1~38  ))
// \U4|Add1~26  = CARRY(( \U4|line_count [10] ) + ( GND ) + ( \U4|Add1~38  ))

	.dataa(gnd),
	.datab(!\U4|line_count [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U4|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U4|Add1~25_sumout ),
	.cout(\U4|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \U4|Add1~25 .extended_lut = "off";
defparam \U4|Add1~25 .lut_mask = 64'h0000FFFF00003333;
defparam \U4|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y33_N32
dffeas \U4|line_count[10] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U4|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U4|Equal0~3_combout ),
	.sload(gnd),
	.ena(\U4|line_count[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|line_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|line_count[10] .is_wysiwyg = "true";
defparam \U4|line_count[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y33_N33
cyclonev_lcell_comb \U4|Add1~21 (
// Equation(s):
// \U4|Add1~21_sumout  = SUM(( \U4|line_count [11] ) + ( GND ) + ( \U4|Add1~26  ))

	.dataa(!\U4|line_count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U4|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U4|Add1~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|Add1~21 .extended_lut = "off";
defparam \U4|Add1~21 .lut_mask = 64'h0000FFFF00005555;
defparam \U4|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y33_N35
dffeas \U4|line_count[11] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U4|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U4|Equal0~3_combout ),
	.sload(gnd),
	.ena(\U4|line_count[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|line_count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|line_count[11] .is_wysiwyg = "true";
defparam \U4|line_count[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y33_N51
cyclonev_lcell_comb \U4|Equal0~0 (
// Equation(s):
// \U4|Equal0~0_combout  = ( !\U4|line_count [11] & ( (\U4|line_count [3] & (!\U4|line_count [4] & !\U4|line_count [10])) ) )

	.dataa(!\U4|line_count [3]),
	.datab(!\U4|line_count [4]),
	.datac(!\U4|line_count [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U4|line_count [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|Equal0~0 .extended_lut = "off";
defparam \U4|Equal0~0 .lut_mask = 64'h4040404000000000;
defparam \U4|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y33_N54
cyclonev_lcell_comb \U4|vsync~0 (
// Equation(s):
// \U4|vsync~0_combout  = ( !\U4|line_count [2] & ( (!\U4|line_count [9] & (\U4|line_count [7] & \U4|line_count [1])) ) )

	.dataa(gnd),
	.datab(!\U4|line_count [9]),
	.datac(!\U4|line_count [7]),
	.datad(!\U4|line_count [1]),
	.datae(gnd),
	.dataf(!\U4|line_count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|vsync~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|vsync~0 .extended_lut = "off";
defparam \U4|vsync~0 .lut_mask = 64'h000C000C00000000;
defparam \U4|vsync~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y33_N36
cyclonev_lcell_comb \U4|vsync~1 (
// Equation(s):
// \U4|vsync~1_combout  = ( \U4|line_count [8] & ( (!\U4|Equal0~0_combout ) # ((!\U4|line_count [5]) # ((!\U4|line_count [6]) # (!\U4|vsync~0_combout ))) ) ) # ( !\U4|line_count [8] )

	.dataa(!\U4|Equal0~0_combout ),
	.datab(!\U4|line_count [5]),
	.datac(!\U4|line_count [6]),
	.datad(!\U4|vsync~0_combout ),
	.datae(gnd),
	.dataf(!\U4|line_count [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|vsync~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|vsync~1 .extended_lut = "off";
defparam \U4|vsync~1 .lut_mask = 64'hFFFFFFFFFFFEFFFE;
defparam \U4|vsync~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N75
cyclonev_io_ibuf \OV7670_PCLK~input (
	.i(OV7670_PCLK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\OV7670_PCLK~input_o ));
// synopsys translate_off
defparam \OV7670_PCLK~input .bus_hold = "false";
defparam \OV7670_PCLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cyclonev_clkena \OV7670_PCLK~inputCLKENA0 (
	.inclk(\OV7670_PCLK~input_o ),
	.ena(vcc),
	.outclk(\OV7670_PCLK~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \OV7670_PCLK~inputCLKENA0 .clock_type = "global clock";
defparam \OV7670_PCLK~inputCLKENA0 .disable_mode = "low";
defparam \OV7670_PCLK~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \OV7670_PCLK~inputCLKENA0 .ena_register_power_up = "high";
defparam \OV7670_PCLK~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N0
cyclonev_lcell_comb \DUT1|Add0~17 (
// Equation(s):
// \DUT1|Add0~17_sumout  = SUM(( \DUT1|address [0] ) + ( VCC ) + ( !VCC ))
// \DUT1|Add0~18  = CARRY(( \DUT1|address [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DUT1|address [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\DUT1|Add0~17_sumout ),
	.cout(\DUT1|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \DUT1|Add0~17 .extended_lut = "off";
defparam \DUT1|Add0~17 .lut_mask = 64'h0000000000000F0F;
defparam \DUT1|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N52
cyclonev_io_ibuf \OV7670_HREF~input (
	.i(OV7670_HREF),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\OV7670_HREF~input_o ));
// synopsys translate_off
defparam \OV7670_HREF~input .bus_hold = "false";
defparam \OV7670_HREF~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N35
cyclonev_io_ibuf \OV7670_VSYNC~input (
	.i(OV7670_VSYNC),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\OV7670_VSYNC~input_o ));
// synopsys translate_off
defparam \OV7670_VSYNC~input .bus_hold = "false";
defparam \OV7670_VSYNC~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X53_Y10_N43
dffeas \DUT1|href_last (
	.clk(\OV7670_PCLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\OV7670_HREF~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|href_last~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|href_last .is_wysiwyg = "true";
defparam \DUT1|href_last .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y10_N0
cyclonev_lcell_comb \DUT1|y_downscaler~0 (
// Equation(s):
// \DUT1|y_downscaler~0_combout  = ( \DUT1|y_downscaler~q  & ( \DUT1|href_last~q  & ( !\OV7670_VSYNC~input_o  ) ) ) # ( \DUT1|y_downscaler~q  & ( !\DUT1|href_last~q  & ( (!\OV7670_HREF~input_o  & !\OV7670_VSYNC~input_o ) ) ) ) # ( !\DUT1|y_downscaler~q  & ( 
// !\DUT1|href_last~q  & ( (\OV7670_HREF~input_o  & !\OV7670_VSYNC~input_o ) ) ) )

	.dataa(!\OV7670_HREF~input_o ),
	.datab(gnd),
	.datac(!\OV7670_VSYNC~input_o ),
	.datad(gnd),
	.datae(!\DUT1|y_downscaler~q ),
	.dataf(!\DUT1|href_last~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT1|y_downscaler~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT1|y_downscaler~0 .extended_lut = "off";
defparam \DUT1|y_downscaler~0 .lut_mask = 64'h5050A0A00000F0F0;
defparam \DUT1|y_downscaler~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y10_N2
dffeas \DUT1|y_downscaler (
	.clk(\OV7670_PCLK~inputCLKENA0_outclk ),
	.d(\DUT1|y_downscaler~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|y_downscaler~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|y_downscaler .is_wysiwyg = "true";
defparam \DUT1|y_downscaler .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y10_N30
cyclonev_lcell_comb \DUT1|pixel_phase~0 (
// Equation(s):
// \DUT1|pixel_phase~0_combout  = ( \DUT1|pixel_phase~q  & ( (!\OV7670_HREF~input_o  & !\OV7670_VSYNC~input_o ) ) ) # ( !\DUT1|pixel_phase~q  & ( (\OV7670_HREF~input_o  & !\OV7670_VSYNC~input_o ) ) )

	.dataa(!\OV7670_HREF~input_o ),
	.datab(gnd),
	.datac(!\OV7670_VSYNC~input_o ),
	.datad(gnd),
	.datae(!\DUT1|pixel_phase~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT1|pixel_phase~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT1|pixel_phase~0 .extended_lut = "off";
defparam \DUT1|pixel_phase~0 .lut_mask = 64'h5050A0A05050A0A0;
defparam \DUT1|pixel_phase~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y10_N32
dffeas \DUT1|pixel_phase (
	.clk(\OV7670_PCLK~inputCLKENA0_outclk ),
	.d(\DUT1|pixel_phase~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|pixel_phase~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|pixel_phase .is_wysiwyg = "true";
defparam \DUT1|pixel_phase .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y10_N57
cyclonev_lcell_comb \DUT1|x_downscaler~0 (
// Equation(s):
// \DUT1|x_downscaler~0_combout  = ( \DUT1|x_downscaler~q  & ( (!\OV7670_VSYNC~input_o  & ((!\DUT1|pixel_phase~q ) # (!\OV7670_HREF~input_o ))) ) ) # ( !\DUT1|x_downscaler~q  & ( (!\OV7670_VSYNC~input_o  & (\DUT1|pixel_phase~q  & \OV7670_HREF~input_o )) ) )

	.dataa(!\OV7670_VSYNC~input_o ),
	.datab(gnd),
	.datac(!\DUT1|pixel_phase~q ),
	.datad(!\OV7670_HREF~input_o ),
	.datae(!\DUT1|x_downscaler~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT1|x_downscaler~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT1|x_downscaler~0 .extended_lut = "off";
defparam \DUT1|x_downscaler~0 .lut_mask = 64'h000AAAA0000AAAA0;
defparam \DUT1|x_downscaler~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y10_N59
dffeas \DUT1|x_downscaler (
	.clk(\OV7670_PCLK~inputCLKENA0_outclk ),
	.d(\DUT1|x_downscaler~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|x_downscaler~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|x_downscaler .is_wysiwyg = "true";
defparam \DUT1|x_downscaler .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y10_N15
cyclonev_lcell_comb \DUT1|pixel_ready~0 (
// Equation(s):
// \DUT1|pixel_ready~0_combout  = (!\OV7670_VSYNC~input_o  & (\DUT1|pixel_phase~q  & \OV7670_HREF~input_o ))

	.dataa(!\OV7670_VSYNC~input_o ),
	.datab(gnd),
	.datac(!\DUT1|pixel_phase~q ),
	.datad(!\OV7670_HREF~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT1|pixel_ready~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT1|pixel_ready~0 .extended_lut = "off";
defparam \DUT1|pixel_ready~0 .lut_mask = 64'h000A000A000A000A;
defparam \DUT1|pixel_ready~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y10_N14
dffeas \DUT1|pixel_ready (
	.clk(\OV7670_PCLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DUT1|pixel_ready~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|pixel_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|pixel_ready .is_wysiwyg = "true";
defparam \DUT1|pixel_ready .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y10_N45
cyclonev_lcell_comb \DUT1|we (
// Equation(s):
// \DUT1|we~combout  = ( \DUT1|x_downscaler~q  & ( \DUT1|pixel_ready~q  & ( !\DUT1|y_downscaler~q  ) ) ) # ( !\DUT1|x_downscaler~q  & ( \DUT1|pixel_ready~q  ) ) # ( \DUT1|x_downscaler~q  & ( !\DUT1|pixel_ready~q  ) ) # ( !\DUT1|x_downscaler~q  & ( 
// !\DUT1|pixel_ready~q  ) )

	.dataa(!\DUT1|y_downscaler~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\DUT1|x_downscaler~q ),
	.dataf(!\DUT1|pixel_ready~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT1|we~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT1|we .extended_lut = "off";
defparam \DUT1|we .lut_mask = 64'hFFFFFFFFFFFFAAAA;
defparam \DUT1|we .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y10_N12
cyclonev_lcell_comb \DUT1|address[12]~0 (
// Equation(s):
// \DUT1|address[12]~0_combout  = ( \OV7670_VSYNC~input_o  ) # ( !\OV7670_VSYNC~input_o  & ( (\DUT1|x_downscaler~q  & (\DUT1|y_downscaler~q  & \DUT1|pixel_ready~q )) ) )

	.dataa(gnd),
	.datab(!\DUT1|x_downscaler~q ),
	.datac(!\DUT1|y_downscaler~q ),
	.datad(!\DUT1|pixel_ready~q ),
	.datae(gnd),
	.dataf(!\OV7670_VSYNC~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT1|address[12]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT1|address[12]~0 .extended_lut = "off";
defparam \DUT1|address[12]~0 .lut_mask = 64'h00030003FFFFFFFF;
defparam \DUT1|address[12]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y18_N2
dffeas \DUT1|address[0] (
	.clk(\OV7670_PCLK~inputCLKENA0_outclk ),
	.d(\DUT1|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DUT1|we~combout ),
	.sload(gnd),
	.ena(\DUT1|address[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|address[0] .is_wysiwyg = "true";
defparam \DUT1|address[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N3
cyclonev_lcell_comb \DUT1|Add0~21 (
// Equation(s):
// \DUT1|Add0~21_sumout  = SUM(( \DUT1|address [1] ) + ( GND ) + ( \DUT1|Add0~18  ))
// \DUT1|Add0~22  = CARRY(( \DUT1|address [1] ) + ( GND ) + ( \DUT1|Add0~18  ))

	.dataa(!\DUT1|address [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DUT1|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DUT1|Add0~21_sumout ),
	.cout(\DUT1|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \DUT1|Add0~21 .extended_lut = "off";
defparam \DUT1|Add0~21 .lut_mask = 64'h0000FFFF00005555;
defparam \DUT1|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y18_N5
dffeas \DUT1|address[1] (
	.clk(\OV7670_PCLK~inputCLKENA0_outclk ),
	.d(\DUT1|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DUT1|we~combout ),
	.sload(gnd),
	.ena(\DUT1|address[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|address[1] .is_wysiwyg = "true";
defparam \DUT1|address[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N6
cyclonev_lcell_comb \DUT1|Add0~25 (
// Equation(s):
// \DUT1|Add0~25_sumout  = SUM(( \DUT1|address [2] ) + ( GND ) + ( \DUT1|Add0~22  ))
// \DUT1|Add0~26  = CARRY(( \DUT1|address [2] ) + ( GND ) + ( \DUT1|Add0~22  ))

	.dataa(gnd),
	.datab(!\DUT1|address [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DUT1|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DUT1|Add0~25_sumout ),
	.cout(\DUT1|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \DUT1|Add0~25 .extended_lut = "off";
defparam \DUT1|Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \DUT1|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y18_N8
dffeas \DUT1|address[2] (
	.clk(\OV7670_PCLK~inputCLKENA0_outclk ),
	.d(\DUT1|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DUT1|we~combout ),
	.sload(gnd),
	.ena(\DUT1|address[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|address[2] .is_wysiwyg = "true";
defparam \DUT1|address[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N9
cyclonev_lcell_comb \DUT1|Add0~29 (
// Equation(s):
// \DUT1|Add0~29_sumout  = SUM(( \DUT1|address [3] ) + ( GND ) + ( \DUT1|Add0~26  ))
// \DUT1|Add0~30  = CARRY(( \DUT1|address [3] ) + ( GND ) + ( \DUT1|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DUT1|address [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DUT1|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DUT1|Add0~29_sumout ),
	.cout(\DUT1|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \DUT1|Add0~29 .extended_lut = "off";
defparam \DUT1|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \DUT1|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y18_N11
dffeas \DUT1|address[3] (
	.clk(\OV7670_PCLK~inputCLKENA0_outclk ),
	.d(\DUT1|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DUT1|we~combout ),
	.sload(gnd),
	.ena(\DUT1|address[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|address[3] .is_wysiwyg = "true";
defparam \DUT1|address[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N12
cyclonev_lcell_comb \DUT1|Add0~33 (
// Equation(s):
// \DUT1|Add0~33_sumout  = SUM(( \DUT1|address [4] ) + ( GND ) + ( \DUT1|Add0~30  ))
// \DUT1|Add0~34  = CARRY(( \DUT1|address [4] ) + ( GND ) + ( \DUT1|Add0~30  ))

	.dataa(gnd),
	.datab(!\DUT1|address [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DUT1|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DUT1|Add0~33_sumout ),
	.cout(\DUT1|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \DUT1|Add0~33 .extended_lut = "off";
defparam \DUT1|Add0~33 .lut_mask = 64'h0000FFFF00003333;
defparam \DUT1|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y18_N14
dffeas \DUT1|address[4] (
	.clk(\OV7670_PCLK~inputCLKENA0_outclk ),
	.d(\DUT1|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DUT1|we~combout ),
	.sload(gnd),
	.ena(\DUT1|address[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|address[4] .is_wysiwyg = "true";
defparam \DUT1|address[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N15
cyclonev_lcell_comb \DUT1|Add0~37 (
// Equation(s):
// \DUT1|Add0~37_sumout  = SUM(( \DUT1|address [5] ) + ( GND ) + ( \DUT1|Add0~34  ))
// \DUT1|Add0~38  = CARRY(( \DUT1|address [5] ) + ( GND ) + ( \DUT1|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DUT1|address [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DUT1|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DUT1|Add0~37_sumout ),
	.cout(\DUT1|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \DUT1|Add0~37 .extended_lut = "off";
defparam \DUT1|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \DUT1|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y18_N17
dffeas \DUT1|address[5] (
	.clk(\OV7670_PCLK~inputCLKENA0_outclk ),
	.d(\DUT1|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DUT1|we~combout ),
	.sload(gnd),
	.ena(\DUT1|address[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|address[5] .is_wysiwyg = "true";
defparam \DUT1|address[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N18
cyclonev_lcell_comb \DUT1|Add0~41 (
// Equation(s):
// \DUT1|Add0~41_sumout  = SUM(( \DUT1|address [6] ) + ( GND ) + ( \DUT1|Add0~38  ))
// \DUT1|Add0~42  = CARRY(( \DUT1|address [6] ) + ( GND ) + ( \DUT1|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DUT1|address [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DUT1|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DUT1|Add0~41_sumout ),
	.cout(\DUT1|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \DUT1|Add0~41 .extended_lut = "off";
defparam \DUT1|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \DUT1|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y18_N20
dffeas \DUT1|address[6] (
	.clk(\OV7670_PCLK~inputCLKENA0_outclk ),
	.d(\DUT1|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DUT1|we~combout ),
	.sload(gnd),
	.ena(\DUT1|address[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|address [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|address[6] .is_wysiwyg = "true";
defparam \DUT1|address[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N21
cyclonev_lcell_comb \DUT1|Add0~45 (
// Equation(s):
// \DUT1|Add0~45_sumout  = SUM(( \DUT1|address [7] ) + ( GND ) + ( \DUT1|Add0~42  ))
// \DUT1|Add0~46  = CARRY(( \DUT1|address [7] ) + ( GND ) + ( \DUT1|Add0~42  ))

	.dataa(!\DUT1|address [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DUT1|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DUT1|Add0~45_sumout ),
	.cout(\DUT1|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \DUT1|Add0~45 .extended_lut = "off";
defparam \DUT1|Add0~45 .lut_mask = 64'h0000FFFF00005555;
defparam \DUT1|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y18_N23
dffeas \DUT1|address[7] (
	.clk(\OV7670_PCLK~inputCLKENA0_outclk ),
	.d(\DUT1|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DUT1|we~combout ),
	.sload(gnd),
	.ena(\DUT1|address[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|address [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|address[7] .is_wysiwyg = "true";
defparam \DUT1|address[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N24
cyclonev_lcell_comb \DUT1|Add0~49 (
// Equation(s):
// \DUT1|Add0~49_sumout  = SUM(( \DUT1|address [8] ) + ( GND ) + ( \DUT1|Add0~46  ))
// \DUT1|Add0~50  = CARRY(( \DUT1|address [8] ) + ( GND ) + ( \DUT1|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DUT1|address [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DUT1|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DUT1|Add0~49_sumout ),
	.cout(\DUT1|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \DUT1|Add0~49 .extended_lut = "off";
defparam \DUT1|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \DUT1|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y18_N26
dffeas \DUT1|address[8] (
	.clk(\OV7670_PCLK~inputCLKENA0_outclk ),
	.d(\DUT1|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DUT1|we~combout ),
	.sload(gnd),
	.ena(\DUT1|address[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|address [8]),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|address[8] .is_wysiwyg = "true";
defparam \DUT1|address[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N27
cyclonev_lcell_comb \DUT1|Add0~53 (
// Equation(s):
// \DUT1|Add0~53_sumout  = SUM(( \DUT1|address [9] ) + ( GND ) + ( \DUT1|Add0~50  ))
// \DUT1|Add0~54  = CARRY(( \DUT1|address [9] ) + ( GND ) + ( \DUT1|Add0~50  ))

	.dataa(!\DUT1|address [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DUT1|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DUT1|Add0~53_sumout ),
	.cout(\DUT1|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \DUT1|Add0~53 .extended_lut = "off";
defparam \DUT1|Add0~53 .lut_mask = 64'h0000FFFF00005555;
defparam \DUT1|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y18_N29
dffeas \DUT1|address[9] (
	.clk(\OV7670_PCLK~inputCLKENA0_outclk ),
	.d(\DUT1|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DUT1|we~combout ),
	.sload(gnd),
	.ena(\DUT1|address[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|address [9]),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|address[9] .is_wysiwyg = "true";
defparam \DUT1|address[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N30
cyclonev_lcell_comb \DUT1|Add0~57 (
// Equation(s):
// \DUT1|Add0~57_sumout  = SUM(( \DUT1|address [10] ) + ( GND ) + ( \DUT1|Add0~54  ))
// \DUT1|Add0~58  = CARRY(( \DUT1|address [10] ) + ( GND ) + ( \DUT1|Add0~54  ))

	.dataa(gnd),
	.datab(!\DUT1|address [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DUT1|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DUT1|Add0~57_sumout ),
	.cout(\DUT1|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \DUT1|Add0~57 .extended_lut = "off";
defparam \DUT1|Add0~57 .lut_mask = 64'h0000FFFF00003333;
defparam \DUT1|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y18_N32
dffeas \DUT1|address[10] (
	.clk(\OV7670_PCLK~inputCLKENA0_outclk ),
	.d(\DUT1|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DUT1|we~combout ),
	.sload(gnd),
	.ena(\DUT1|address[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|address [10]),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|address[10] .is_wysiwyg = "true";
defparam \DUT1|address[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N33
cyclonev_lcell_comb \DUT1|Add0~61 (
// Equation(s):
// \DUT1|Add0~61_sumout  = SUM(( \DUT1|address [11] ) + ( GND ) + ( \DUT1|Add0~58  ))
// \DUT1|Add0~62  = CARRY(( \DUT1|address [11] ) + ( GND ) + ( \DUT1|Add0~58  ))

	.dataa(!\DUT1|address [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DUT1|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DUT1|Add0~61_sumout ),
	.cout(\DUT1|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \DUT1|Add0~61 .extended_lut = "off";
defparam \DUT1|Add0~61 .lut_mask = 64'h0000FFFF00005555;
defparam \DUT1|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y18_N35
dffeas \DUT1|address[11] (
	.clk(\OV7670_PCLK~inputCLKENA0_outclk ),
	.d(\DUT1|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DUT1|we~combout ),
	.sload(gnd),
	.ena(\DUT1|address[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|address [11]),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|address[11] .is_wysiwyg = "true";
defparam \DUT1|address[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N36
cyclonev_lcell_comb \DUT1|Add0~65 (
// Equation(s):
// \DUT1|Add0~65_sumout  = SUM(( \DUT1|address [12] ) + ( GND ) + ( \DUT1|Add0~62  ))
// \DUT1|Add0~66  = CARRY(( \DUT1|address [12] ) + ( GND ) + ( \DUT1|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DUT1|address [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DUT1|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DUT1|Add0~65_sumout ),
	.cout(\DUT1|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \DUT1|Add0~65 .extended_lut = "off";
defparam \DUT1|Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \DUT1|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y18_N38
dffeas \DUT1|address[12] (
	.clk(\OV7670_PCLK~inputCLKENA0_outclk ),
	.d(\DUT1|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DUT1|we~combout ),
	.sload(gnd),
	.ena(\DUT1|address[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|address [12]),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|address[12] .is_wysiwyg = "true";
defparam \DUT1|address[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N39
cyclonev_lcell_comb \DUT1|Add0~9 (
// Equation(s):
// \DUT1|Add0~9_sumout  = SUM(( \DUT1|address [13] ) + ( GND ) + ( \DUT1|Add0~66  ))
// \DUT1|Add0~10  = CARRY(( \DUT1|address [13] ) + ( GND ) + ( \DUT1|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DUT1|address [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DUT1|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DUT1|Add0~9_sumout ),
	.cout(\DUT1|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \DUT1|Add0~9 .extended_lut = "off";
defparam \DUT1|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \DUT1|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y18_N41
dffeas \DUT1|address[13] (
	.clk(\OV7670_PCLK~inputCLKENA0_outclk ),
	.d(\DUT1|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DUT1|we~combout ),
	.sload(gnd),
	.ena(\DUT1|address[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|address [13]),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|address[13] .is_wysiwyg = "true";
defparam \DUT1|address[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N42
cyclonev_lcell_comb \DUT1|Add0~1 (
// Equation(s):
// \DUT1|Add0~1_sumout  = SUM(( \DUT1|address [14] ) + ( GND ) + ( \DUT1|Add0~10  ))
// \DUT1|Add0~2  = CARRY(( \DUT1|address [14] ) + ( GND ) + ( \DUT1|Add0~10  ))

	.dataa(gnd),
	.datab(!\DUT1|address [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DUT1|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DUT1|Add0~1_sumout ),
	.cout(\DUT1|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \DUT1|Add0~1 .extended_lut = "off";
defparam \DUT1|Add0~1 .lut_mask = 64'h0000FFFF00003333;
defparam \DUT1|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y18_N44
dffeas \DUT1|address[14] (
	.clk(\OV7670_PCLK~inputCLKENA0_outclk ),
	.d(\DUT1|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DUT1|we~combout ),
	.sload(gnd),
	.ena(\DUT1|address[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|address [14]),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|address[14] .is_wysiwyg = "true";
defparam \DUT1|address[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N45
cyclonev_lcell_comb \DUT1|Add0~5 (
// Equation(s):
// \DUT1|Add0~5_sumout  = SUM(( \DUT1|address [15] ) + ( GND ) + ( \DUT1|Add0~2  ))
// \DUT1|Add0~6  = CARRY(( \DUT1|address [15] ) + ( GND ) + ( \DUT1|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DUT1|address [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DUT1|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DUT1|Add0~5_sumout ),
	.cout(\DUT1|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \DUT1|Add0~5 .extended_lut = "off";
defparam \DUT1|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \DUT1|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y18_N47
dffeas \DUT1|address[15] (
	.clk(\OV7670_PCLK~inputCLKENA0_outclk ),
	.d(\DUT1|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DUT1|we~combout ),
	.sload(gnd),
	.ena(\DUT1|address[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|address [15]),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|address[15] .is_wysiwyg = "true";
defparam \DUT1|address[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N48
cyclonev_lcell_comb \DUT1|Add0~13 (
// Equation(s):
// \DUT1|Add0~13_sumout  = SUM(( \DUT1|address [16] ) + ( GND ) + ( \DUT1|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DUT1|address [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DUT1|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DUT1|Add0~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT1|Add0~13 .extended_lut = "off";
defparam \DUT1|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \DUT1|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y18_N50
dffeas \DUT1|address[16] (
	.clk(\OV7670_PCLK~inputCLKENA0_outclk ),
	.d(\DUT1|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DUT1|we~combout ),
	.sload(gnd),
	.ena(\DUT1|address[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|address [16]),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|address[16] .is_wysiwyg = "true";
defparam \DUT1|address[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N9
cyclonev_lcell_comb \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w[3] (
// Equation(s):
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3] = ( !\DUT1|we~combout  & ( (!\DUT1|address [15] & (\DUT1|address [13] & (\DUT1|address [16] & \DUT1|address [14]))) ) )

	.dataa(!\DUT1|address [15]),
	.datab(!\DUT1|address [13]),
	.datac(!\DUT1|address [16]),
	.datad(!\DUT1|address [14]),
	.datae(gnd),
	.dataf(!\DUT1|we~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w[3] .extended_lut = "off";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w[3] .lut_mask = 64'h0002000200000000;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y33_N0
cyclonev_lcell_comb \U5|Add1~17 (
// Equation(s):
// \U5|Add1~17_sumout  = SUM(( \U5|y_count [0] ) + ( VCC ) + ( !VCC ))
// \U5|Add1~18  = CARRY(( \U5|y_count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|y_count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|Add1~17_sumout ),
	.cout(\U5|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \U5|Add1~17 .extended_lut = "off";
defparam \U5|Add1~17 .lut_mask = 64'h00000000000000FF;
defparam \U5|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N42
cyclonev_lcell_comb \U5|LessThan1~0 (
// Equation(s):
// \U5|LessThan1~0_combout  = ( \U5|y_count [2] & ( (\U5|y_count [3] & (\U5|y_count [0] & (\U5|y_count [4] & \U5|y_count [1]))) ) )

	.dataa(!\U5|y_count [3]),
	.datab(!\U5|y_count [0]),
	.datac(!\U5|y_count [4]),
	.datad(!\U5|y_count [1]),
	.datae(gnd),
	.dataf(!\U5|y_count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|LessThan1~0 .extended_lut = "off";
defparam \U5|LessThan1~0 .lut_mask = 64'h0000000000010001;
defparam \U5|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y33_N21
cyclonev_lcell_comb \U5|Add1~25 (
// Equation(s):
// \U5|Add1~25_sumout  = SUM(( \U5|y_count [7] ) + ( GND ) + ( \U5|Add1~22  ))
// \U5|Add1~26  = CARRY(( \U5|y_count [7] ) + ( GND ) + ( \U5|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|y_count [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|Add1~25_sumout ),
	.cout(\U5|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \U5|Add1~25 .extended_lut = "off";
defparam \U5|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \U5|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y33_N24
cyclonev_lcell_comb \U5|Add1~29 (
// Equation(s):
// \U5|Add1~29_sumout  = SUM(( \U5|y_count [8] ) + ( GND ) + ( \U5|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|y_count [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|Add1~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|Add1~29 .extended_lut = "off";
defparam \U5|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \U5|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y31_N45
cyclonev_lcell_comb \U4|VGA_BLANK_N~2 (
// Equation(s):
// \U4|VGA_BLANK_N~2_combout  = ( \U4|VGA_BLANK_N~0_combout  & ( (!\U4|pixel_count [12] & \U4|VGA_BLANK_N~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U4|pixel_count [12]),
	.datad(!\U4|VGA_BLANK_N~1_combout ),
	.datae(gnd),
	.dataf(!\U4|VGA_BLANK_N~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|VGA_BLANK_N~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|VGA_BLANK_N~2 .extended_lut = "off";
defparam \U4|VGA_BLANK_N~2 .lut_mask = 64'h0000000000F000F0;
defparam \U4|VGA_BLANK_N~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y33_N34
dffeas \U4|line_count[11]~DUPLICATE (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U4|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U4|Equal0~3_combout ),
	.sload(gnd),
	.ena(\U4|line_count[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|line_count[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U4|line_count[11]~DUPLICATE .is_wysiwyg = "true";
defparam \U4|line_count[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y32_N18
cyclonev_lcell_comb \U4|LessThan2~0 (
// Equation(s):
// \U4|LessThan2~0_combout  = ( !\U4|pixel_count [5] & ( \U4|pixel_count [1] & ( (!\U4|pixel_count [6] & (!\U4|pixel_count [4] & ((!\U4|pixel_count [3]) # (!\U4|pixel_count [2])))) ) ) ) # ( !\U4|pixel_count [5] & ( !\U4|pixel_count [1] & ( (!\U4|pixel_count 
// [6] & !\U4|pixel_count [4]) ) ) )

	.dataa(!\U4|pixel_count [6]),
	.datab(!\U4|pixel_count [3]),
	.datac(!\U4|pixel_count [2]),
	.datad(!\U4|pixel_count [4]),
	.datae(!\U4|pixel_count [5]),
	.dataf(!\U4|pixel_count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|LessThan2~0 .extended_lut = "off";
defparam \U4|LessThan2~0 .lut_mask = 64'hAA000000A8000000;
defparam \U4|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y32_N3
cyclonev_lcell_comb \U4|VGA_BLANK_N~3 (
// Equation(s):
// \U4|VGA_BLANK_N~3_combout  = ( \U4|pixel_count [9] & ( !\U4|line_count [10] & ( (!\U4|line_count[11]~DUPLICATE_q  & ((!\U4|pixel_count [8]) # ((!\U4|pixel_count [7] & \U4|LessThan2~0_combout )))) ) ) ) # ( !\U4|pixel_count [9] & ( !\U4|line_count [10] & ( 
// (!\U4|line_count[11]~DUPLICATE_q  & (((\U4|pixel_count [7] & !\U4|LessThan2~0_combout )) # (\U4|pixel_count [8]))) ) ) )

	.dataa(!\U4|pixel_count [8]),
	.datab(!\U4|pixel_count [7]),
	.datac(!\U4|line_count[11]~DUPLICATE_q ),
	.datad(!\U4|LessThan2~0_combout ),
	.datae(!\U4|pixel_count [9]),
	.dataf(!\U4|line_count [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|VGA_BLANK_N~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|VGA_BLANK_N~3 .extended_lut = "off";
defparam \U4|VGA_BLANK_N~3 .lut_mask = 64'h7050A0E000000000;
defparam \U4|VGA_BLANK_N~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y33_N30
cyclonev_lcell_comb \U5|Add0~25 (
// Equation(s):
// \U5|Add0~25_sumout  = SUM(( \U5|x_count [0] ) + ( VCC ) + ( !VCC ))
// \U5|Add0~26  = CARRY(( \U5|x_count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|x_count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|Add0~25_sumout ),
	.cout(\U5|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \U5|Add0~25 .extended_lut = "off";
defparam \U5|Add0~25 .lut_mask = 64'h00000000000000FF;
defparam \U5|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y33_N48
cyclonev_lcell_comb \U4|LessThan4~1 (
// Equation(s):
// \U4|LessThan4~1_combout  = ( !\U4|line_count [2] & ( (!\U4|line_count [3] & (!\U4|line_count [4] & ((!\U4|line_count [1]) # (!\U4|line_count [0])))) ) )

	.dataa(!\U4|line_count [3]),
	.datab(!\U4|line_count [4]),
	.datac(!\U4|line_count [1]),
	.datad(!\U4|line_count [0]),
	.datae(gnd),
	.dataf(!\U4|line_count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|LessThan4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|LessThan4~1 .extended_lut = "off";
defparam \U4|LessThan4~1 .lut_mask = 64'h8880888000000000;
defparam \U4|LessThan4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y33_N45
cyclonev_lcell_comb \U4|VGA_BLANK_N~4 (
// Equation(s):
// \U4|VGA_BLANK_N~4_combout  = ( \U4|LessThan4~1_combout  & ( (!\U4|line_count[9]~DUPLICATE_q  & (!\U4|Equal0~1_combout )) # (\U4|line_count[9]~DUPLICATE_q  & (\U4|Equal0~1_combout  & !\U4|line_count [5])) ) ) # ( !\U4|LessThan4~1_combout  & ( 
// !\U4|line_count[9]~DUPLICATE_q  ) )

	.dataa(!\U4|line_count[9]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\U4|Equal0~1_combout ),
	.datad(!\U4|line_count [5]),
	.datae(gnd),
	.dataf(!\U4|LessThan4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|VGA_BLANK_N~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|VGA_BLANK_N~4 .extended_lut = "off";
defparam \U4|VGA_BLANK_N~4 .lut_mask = 64'hAAAAAAAAA5A0A5A0;
defparam \U4|VGA_BLANK_N~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y33_N45
cyclonev_lcell_comb \U4|LessThan4~0 (
// Equation(s):
// \U4|LessThan4~0_combout  = ( !\U4|line_count [6] & ( (!\U4|line_count [7] & (!\U4|line_count [8] & (!\U4|line_count [5] & !\U4|line_count[9]~DUPLICATE_q ))) ) )

	.dataa(!\U4|line_count [7]),
	.datab(!\U4|line_count [8]),
	.datac(!\U4|line_count [5]),
	.datad(!\U4|line_count[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\U4|line_count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|LessThan4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|LessThan4~0 .extended_lut = "off";
defparam \U4|LessThan4~0 .lut_mask = 64'h8000800000000000;
defparam \U4|LessThan4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y33_N42
cyclonev_lcell_comb \U4|VGA_BLANK_N (
// Equation(s):
// \U4|VGA_BLANK_N~combout  = ( !\U4|LessThan4~0_combout  & ( (\U4|VGA_BLANK_N~3_combout  & (\U4|VGA_BLANK_N~2_combout  & \U4|VGA_BLANK_N~4_combout )) ) )

	.dataa(gnd),
	.datab(!\U4|VGA_BLANK_N~3_combout ),
	.datac(!\U4|VGA_BLANK_N~2_combout ),
	.datad(!\U4|VGA_BLANK_N~4_combout ),
	.datae(gnd),
	.dataf(!\U4|LessThan4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|VGA_BLANK_N~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|VGA_BLANK_N .extended_lut = "off";
defparam \U4|VGA_BLANK_N .lut_mask = 64'h0003000300000000;
defparam \U4|VGA_BLANK_N .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y33_N31
dffeas \U5|x_count[0] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U5|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U5|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\U4|VGA_BLANK_N~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|x_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|x_count[0] .is_wysiwyg = "true";
defparam \U5|x_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y33_N33
cyclonev_lcell_comb \U5|Add0~13 (
// Equation(s):
// \U5|Add0~13_sumout  = SUM(( \U5|x_count [1] ) + ( GND ) + ( \U5|Add0~26  ))
// \U5|Add0~14  = CARRY(( \U5|x_count [1] ) + ( GND ) + ( \U5|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|x_count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|Add0~13_sumout ),
	.cout(\U5|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \U5|Add0~13 .extended_lut = "off";
defparam \U5|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \U5|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y33_N34
dffeas \U5|x_count[1] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U5|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U5|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\U4|VGA_BLANK_N~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|x_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|x_count[1] .is_wysiwyg = "true";
defparam \U5|x_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y33_N36
cyclonev_lcell_comb \U5|Add0~9 (
// Equation(s):
// \U5|Add0~9_sumout  = SUM(( \U5|x_count [2] ) + ( GND ) + ( \U5|Add0~14  ))
// \U5|Add0~10  = CARRY(( \U5|x_count [2] ) + ( GND ) + ( \U5|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|x_count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|Add0~9_sumout ),
	.cout(\U5|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \U5|Add0~9 .extended_lut = "off";
defparam \U5|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \U5|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y33_N37
dffeas \U5|x_count[2] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U5|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U5|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\U4|VGA_BLANK_N~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|x_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|x_count[2] .is_wysiwyg = "true";
defparam \U5|x_count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y33_N39
cyclonev_lcell_comb \U5|Add0~1 (
// Equation(s):
// \U5|Add0~1_sumout  = SUM(( \U5|x_count [3] ) + ( GND ) + ( \U5|Add0~10  ))
// \U5|Add0~2  = CARRY(( \U5|x_count [3] ) + ( GND ) + ( \U5|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|x_count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|Add0~1_sumout ),
	.cout(\U5|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \U5|Add0~1 .extended_lut = "off";
defparam \U5|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \U5|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y33_N40
dffeas \U5|x_count[3] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U5|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U5|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\U4|VGA_BLANK_N~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|x_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|x_count[3] .is_wysiwyg = "true";
defparam \U5|x_count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y33_N42
cyclonev_lcell_comb \U5|Add0~17 (
// Equation(s):
// \U5|Add0~17_sumout  = SUM(( \U5|x_count [4] ) + ( GND ) + ( \U5|Add0~2  ))
// \U5|Add0~18  = CARRY(( \U5|x_count [4] ) + ( GND ) + ( \U5|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|x_count [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|Add0~17_sumout ),
	.cout(\U5|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \U5|Add0~17 .extended_lut = "off";
defparam \U5|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \U5|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y33_N43
dffeas \U5|x_count[4] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U5|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U5|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\U4|VGA_BLANK_N~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|x_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|x_count[4] .is_wysiwyg = "true";
defparam \U5|x_count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y33_N45
cyclonev_lcell_comb \U5|Add0~21 (
// Equation(s):
// \U5|Add0~21_sumout  = SUM(( \U5|x_count [5] ) + ( GND ) + ( \U5|Add0~18  ))
// \U5|Add0~22  = CARRY(( \U5|x_count [5] ) + ( GND ) + ( \U5|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|x_count [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|Add0~21_sumout ),
	.cout(\U5|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \U5|Add0~21 .extended_lut = "off";
defparam \U5|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \U5|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y33_N46
dffeas \U5|x_count[5] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U5|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U5|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\U4|VGA_BLANK_N~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|x_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|x_count[5] .is_wysiwyg = "true";
defparam \U5|x_count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y33_N48
cyclonev_lcell_comb \U5|Add0~5 (
// Equation(s):
// \U5|Add0~5_sumout  = SUM(( \U5|x_count [6] ) + ( GND ) + ( \U5|Add0~22  ))
// \U5|Add0~6  = CARRY(( \U5|x_count [6] ) + ( GND ) + ( \U5|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|x_count [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|Add0~5_sumout ),
	.cout(\U5|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \U5|Add0~5 .extended_lut = "off";
defparam \U5|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \U5|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y33_N49
dffeas \U5|x_count[6] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U5|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U5|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\U4|VGA_BLANK_N~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|x_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|x_count[6] .is_wysiwyg = "true";
defparam \U5|x_count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y33_N51
cyclonev_lcell_comb \U5|Add0~33 (
// Equation(s):
// \U5|Add0~33_sumout  = SUM(( \U5|x_count [7] ) + ( GND ) + ( \U5|Add0~6  ))
// \U5|Add0~34  = CARRY(( \U5|x_count [7] ) + ( GND ) + ( \U5|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|x_count [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|Add0~33_sumout ),
	.cout(\U5|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \U5|Add0~33 .extended_lut = "off";
defparam \U5|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \U5|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y33_N53
dffeas \U5|x_count[7] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U5|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U5|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\U4|VGA_BLANK_N~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|x_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|x_count[7] .is_wysiwyg = "true";
defparam \U5|x_count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y33_N54
cyclonev_lcell_comb \U5|Add0~37 (
// Equation(s):
// \U5|Add0~37_sumout  = SUM(( \U5|x_count [8] ) + ( GND ) + ( \U5|Add0~34  ))
// \U5|Add0~38  = CARRY(( \U5|x_count [8] ) + ( GND ) + ( \U5|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|x_count [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|Add0~37_sumout ),
	.cout(\U5|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \U5|Add0~37 .extended_lut = "off";
defparam \U5|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \U5|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y33_N55
dffeas \U5|x_count[8] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U5|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U5|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\U4|VGA_BLANK_N~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|x_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|x_count[8] .is_wysiwyg = "true";
defparam \U5|x_count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y33_N57
cyclonev_lcell_comb \U5|Add0~29 (
// Equation(s):
// \U5|Add0~29_sumout  = SUM(( \U5|x_count [9] ) + ( GND ) + ( \U5|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|x_count [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|Add0~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|Add0~29 .extended_lut = "off";
defparam \U5|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \U5|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y33_N58
dffeas \U5|x_count[9] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U5|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U5|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\U4|VGA_BLANK_N~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|x_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|x_count[9] .is_wysiwyg = "true";
defparam \U5|x_count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y33_N12
cyclonev_lcell_comb \U5|LessThan0~0 (
// Equation(s):
// \U5|LessThan0~0_combout  = ( \U5|x_count [1] & ( (\U5|x_count [2] & (\U5|x_count [3] & (\U5|x_count [0] & \U5|x_count [6]))) ) )

	.dataa(!\U5|x_count [2]),
	.datab(!\U5|x_count [3]),
	.datac(!\U5|x_count [0]),
	.datad(!\U5|x_count [6]),
	.datae(gnd),
	.dataf(!\U5|x_count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|LessThan0~0 .extended_lut = "off";
defparam \U5|LessThan0~0 .lut_mask = 64'h0000000000010001;
defparam \U5|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y33_N24
cyclonev_lcell_comb \U5|LessThan0~1 (
// Equation(s):
// \U5|LessThan0~1_combout  = ( \U5|x_count [5] & ( \U5|LessThan0~0_combout  & ( (\U5|x_count [9] & (((\U5|x_count [4]) # (\U5|x_count [7])) # (\U5|x_count [8]))) ) ) ) # ( !\U5|x_count [5] & ( \U5|LessThan0~0_combout  & ( (\U5|x_count [9] & ((\U5|x_count 
// [7]) # (\U5|x_count [8]))) ) ) ) # ( \U5|x_count [5] & ( !\U5|LessThan0~0_combout  & ( (\U5|x_count [9] & ((\U5|x_count [7]) # (\U5|x_count [8]))) ) ) ) # ( !\U5|x_count [5] & ( !\U5|LessThan0~0_combout  & ( (\U5|x_count [9] & ((\U5|x_count [7]) # 
// (\U5|x_count [8]))) ) ) )

	.dataa(!\U5|x_count [9]),
	.datab(!\U5|x_count [8]),
	.datac(!\U5|x_count [7]),
	.datad(!\U5|x_count [4]),
	.datae(!\U5|x_count [5]),
	.dataf(!\U5|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|LessThan0~1 .extended_lut = "off";
defparam \U5|LessThan0~1 .lut_mask = 64'h1515151515151555;
defparam \U5|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y33_N33
cyclonev_lcell_comb \U5|y_count[8]~0 (
// Equation(s):
// \U5|y_count[8]~0_combout  = ( \U4|VGA_BLANK_N~4_combout  & ( !\U4|LessThan4~0_combout  & ( (\U4|VGA_BLANK_N~2_combout  & (\U4|VGA_BLANK_N~3_combout  & \U5|LessThan0~1_combout )) ) ) )

	.dataa(!\U4|VGA_BLANK_N~2_combout ),
	.datab(!\U4|VGA_BLANK_N~3_combout ),
	.datac(!\U5|LessThan0~1_combout ),
	.datad(gnd),
	.datae(!\U4|VGA_BLANK_N~4_combout ),
	.dataf(!\U4|LessThan4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|y_count[8]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|y_count[8]~0 .extended_lut = "off";
defparam \U5|y_count[8]~0 .lut_mask = 64'h0000010100000000;
defparam \U5|y_count[8]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y33_N25
dffeas \U5|y_count[8] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U5|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U5|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\U5|y_count[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|y_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|y_count[8] .is_wysiwyg = "true";
defparam \U5|y_count[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y33_N48
cyclonev_lcell_comb \U5|LessThan1~1 (
// Equation(s):
// \U5|LessThan1~1_combout  = ( \U5|y_count [7] & ( \U5|y_count [8] & ( (\U5|y_count [6] & ((\U5|LessThan1~0_combout ) # (\U5|y_count [5]))) ) ) )

	.dataa(!\U5|y_count [5]),
	.datab(!\U5|y_count [6]),
	.datac(!\U5|LessThan1~0_combout ),
	.datad(gnd),
	.datae(!\U5|y_count [7]),
	.dataf(!\U5|y_count [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|LessThan1~1 .extended_lut = "off";
defparam \U5|LessThan1~1 .lut_mask = 64'h0000000000001313;
defparam \U5|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y33_N1
dffeas \U5|y_count[0] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U5|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U5|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\U5|y_count[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|y_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|y_count[0] .is_wysiwyg = "true";
defparam \U5|y_count[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y33_N3
cyclonev_lcell_comb \U5|Add1~13 (
// Equation(s):
// \U5|Add1~13_sumout  = SUM(( \U5|y_count [1] ) + ( GND ) + ( \U5|Add1~18  ))
// \U5|Add1~14  = CARRY(( \U5|y_count [1] ) + ( GND ) + ( \U5|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|y_count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|Add1~13_sumout ),
	.cout(\U5|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \U5|Add1~13 .extended_lut = "off";
defparam \U5|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \U5|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y33_N4
dffeas \U5|y_count[1] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U5|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U5|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\U5|y_count[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|y_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|y_count[1] .is_wysiwyg = "true";
defparam \U5|y_count[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y33_N6
cyclonev_lcell_comb \U5|Add1~9 (
// Equation(s):
// \U5|Add1~9_sumout  = SUM(( \U5|y_count [2] ) + ( GND ) + ( \U5|Add1~14  ))
// \U5|Add1~10  = CARRY(( \U5|y_count [2] ) + ( GND ) + ( \U5|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|y_count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|Add1~9_sumout ),
	.cout(\U5|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \U5|Add1~9 .extended_lut = "off";
defparam \U5|Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \U5|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y33_N7
dffeas \U5|y_count[2] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U5|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U5|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\U5|y_count[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|y_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|y_count[2] .is_wysiwyg = "true";
defparam \U5|y_count[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y33_N9
cyclonev_lcell_comb \U5|Add1~5 (
// Equation(s):
// \U5|Add1~5_sumout  = SUM(( \U5|y_count [3] ) + ( GND ) + ( \U5|Add1~10  ))
// \U5|Add1~6  = CARRY(( \U5|y_count [3] ) + ( GND ) + ( \U5|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|y_count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|Add1~5_sumout ),
	.cout(\U5|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \U5|Add1~5 .extended_lut = "off";
defparam \U5|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \U5|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y33_N10
dffeas \U5|y_count[3] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U5|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U5|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\U5|y_count[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|y_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|y_count[3] .is_wysiwyg = "true";
defparam \U5|y_count[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y33_N12
cyclonev_lcell_comb \U5|Add1~1 (
// Equation(s):
// \U5|Add1~1_sumout  = SUM(( \U5|y_count [4] ) + ( GND ) + ( \U5|Add1~6  ))
// \U5|Add1~2  = CARRY(( \U5|y_count [4] ) + ( GND ) + ( \U5|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|y_count [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|Add1~1_sumout ),
	.cout(\U5|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \U5|Add1~1 .extended_lut = "off";
defparam \U5|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \U5|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y33_N13
dffeas \U5|y_count[4] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U5|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U5|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\U5|y_count[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|y_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|y_count[4] .is_wysiwyg = "true";
defparam \U5|y_count[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y33_N15
cyclonev_lcell_comb \U5|Add1~33 (
// Equation(s):
// \U5|Add1~33_sumout  = SUM(( \U5|y_count [5] ) + ( GND ) + ( \U5|Add1~2  ))
// \U5|Add1~34  = CARRY(( \U5|y_count [5] ) + ( GND ) + ( \U5|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|y_count [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|Add1~33_sumout ),
	.cout(\U5|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \U5|Add1~33 .extended_lut = "off";
defparam \U5|Add1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \U5|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y33_N16
dffeas \U5|y_count[5] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U5|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U5|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\U5|y_count[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|y_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|y_count[5] .is_wysiwyg = "true";
defparam \U5|y_count[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y33_N18
cyclonev_lcell_comb \U5|Add1~21 (
// Equation(s):
// \U5|Add1~21_sumout  = SUM(( \U5|y_count [6] ) + ( GND ) + ( \U5|Add1~34  ))
// \U5|Add1~22  = CARRY(( \U5|y_count [6] ) + ( GND ) + ( \U5|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|y_count [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|Add1~21_sumout ),
	.cout(\U5|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \U5|Add1~21 .extended_lut = "off";
defparam \U5|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \U5|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y33_N19
dffeas \U5|y_count[6] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U5|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U5|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\U5|y_count[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|y_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|y_count[6] .is_wysiwyg = "true";
defparam \U5|y_count[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y33_N22
dffeas \U5|y_count[7] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U5|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U5|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\U5|y_count[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|y_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|y_count[7] .is_wysiwyg = "true";
defparam \U5|y_count[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y33_N52
dffeas \U5|x_count[7]~DUPLICATE (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U5|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U5|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\U4|VGA_BLANK_N~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|x_count[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U5|x_count[7]~DUPLICATE .is_wysiwyg = "true";
defparam \U5|x_count[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N0
cyclonev_lcell_comb \U3|Add3~17 (
// Equation(s):
// \U3|Add3~17_sumout  = SUM(( !\U5|x_count[7]~DUPLICATE_q  $ (!\U5|y_count [1]) ) + ( !VCC ) + ( !VCC ))
// \U3|Add3~18  = CARRY(( !\U5|x_count[7]~DUPLICATE_q  $ (!\U5|y_count [1]) ) + ( !VCC ) + ( !VCC ))
// \U3|Add3~19  = SHARE((\U5|x_count[7]~DUPLICATE_q  & \U5|y_count [1]))

	.dataa(!\U5|x_count[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\U5|y_count [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\U3|Add3~17_sumout ),
	.cout(\U3|Add3~18 ),
	.shareout(\U3|Add3~19 ));
// synopsys translate_off
defparam \U3|Add3~17 .extended_lut = "off";
defparam \U3|Add3~17 .lut_mask = 64'h0000050500005A5A;
defparam \U3|Add3~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N3
cyclonev_lcell_comb \U3|Add3~21 (
// Equation(s):
// \U3|Add3~21_sumout  = SUM(( !\U5|y_count [2] $ (!\U5|x_count [8]) ) + ( \U3|Add3~19  ) + ( \U3|Add3~18  ))
// \U3|Add3~22  = CARRY(( !\U5|y_count [2] $ (!\U5|x_count [8]) ) + ( \U3|Add3~19  ) + ( \U3|Add3~18  ))
// \U3|Add3~23  = SHARE((\U5|y_count [2] & \U5|x_count [8]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|y_count [2]),
	.datad(!\U5|x_count [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U3|Add3~18 ),
	.sharein(\U3|Add3~19 ),
	.combout(),
	.sumout(\U3|Add3~21_sumout ),
	.cout(\U3|Add3~22 ),
	.shareout(\U3|Add3~23 ));
// synopsys translate_off
defparam \U3|Add3~21 .extended_lut = "off";
defparam \U3|Add3~21 .lut_mask = 64'h0000000F00000FF0;
defparam \U3|Add3~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N6
cyclonev_lcell_comb \U3|Add3~25 (
// Equation(s):
// \U3|Add3~25_sumout  = SUM(( !\U5|x_count [9] $ (!\U5|y_count [1] $ (\U5|y_count [3])) ) + ( \U3|Add3~23  ) + ( \U3|Add3~22  ))
// \U3|Add3~26  = CARRY(( !\U5|x_count [9] $ (!\U5|y_count [1] $ (\U5|y_count [3])) ) + ( \U3|Add3~23  ) + ( \U3|Add3~22  ))
// \U3|Add3~27  = SHARE((!\U5|x_count [9] & (\U5|y_count [1] & \U5|y_count [3])) # (\U5|x_count [9] & ((\U5|y_count [3]) # (\U5|y_count [1]))))

	.dataa(gnd),
	.datab(!\U5|x_count [9]),
	.datac(!\U5|y_count [1]),
	.datad(!\U5|y_count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U3|Add3~22 ),
	.sharein(\U3|Add3~23 ),
	.combout(),
	.sumout(\U3|Add3~25_sumout ),
	.cout(\U3|Add3~26 ),
	.shareout(\U3|Add3~27 ));
// synopsys translate_off
defparam \U3|Add3~25 .extended_lut = "off";
defparam \U3|Add3~25 .lut_mask = 64'h0000033F00003CC3;
defparam \U3|Add3~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N9
cyclonev_lcell_comb \U3|Add3~29 (
// Equation(s):
// \U3|Add3~29_sumout  = SUM(( !\U5|y_count [4] $ (!\U5|y_count [2]) ) + ( \U3|Add3~27  ) + ( \U3|Add3~26  ))
// \U3|Add3~30  = CARRY(( !\U5|y_count [4] $ (!\U5|y_count [2]) ) + ( \U3|Add3~27  ) + ( \U3|Add3~26  ))
// \U3|Add3~31  = SHARE((\U5|y_count [4] & \U5|y_count [2]))

	.dataa(!\U5|y_count [4]),
	.datab(gnd),
	.datac(!\U5|y_count [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U3|Add3~26 ),
	.sharein(\U3|Add3~27 ),
	.combout(),
	.sumout(\U3|Add3~29_sumout ),
	.cout(\U3|Add3~30 ),
	.shareout(\U3|Add3~31 ));
// synopsys translate_off
defparam \U3|Add3~29 .extended_lut = "off";
defparam \U3|Add3~29 .lut_mask = 64'h0000050500005A5A;
defparam \U3|Add3~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N12
cyclonev_lcell_comb \U3|Add3~33 (
// Equation(s):
// \U3|Add3~33_sumout  = SUM(( !\U5|y_count [5] $ (!\U5|y_count [3]) ) + ( \U3|Add3~31  ) + ( \U3|Add3~30  ))
// \U3|Add3~34  = CARRY(( !\U5|y_count [5] $ (!\U5|y_count [3]) ) + ( \U3|Add3~31  ) + ( \U3|Add3~30  ))
// \U3|Add3~35  = SHARE((\U5|y_count [5] & \U5|y_count [3]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|y_count [5]),
	.datad(!\U5|y_count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U3|Add3~30 ),
	.sharein(\U3|Add3~31 ),
	.combout(),
	.sumout(\U3|Add3~33_sumout ),
	.cout(\U3|Add3~34 ),
	.shareout(\U3|Add3~35 ));
// synopsys translate_off
defparam \U3|Add3~33 .extended_lut = "off";
defparam \U3|Add3~33 .lut_mask = 64'h0000000F00000FF0;
defparam \U3|Add3~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N15
cyclonev_lcell_comb \U3|Add3~37 (
// Equation(s):
// \U3|Add3~37_sumout  = SUM(( !\U5|y_count [6] $ (!\U5|y_count [4]) ) + ( \U3|Add3~35  ) + ( \U3|Add3~34  ))
// \U3|Add3~38  = CARRY(( !\U5|y_count [6] $ (!\U5|y_count [4]) ) + ( \U3|Add3~35  ) + ( \U3|Add3~34  ))
// \U3|Add3~39  = SHARE((\U5|y_count [6] & \U5|y_count [4]))

	.dataa(!\U5|y_count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|y_count [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U3|Add3~34 ),
	.sharein(\U3|Add3~35 ),
	.combout(),
	.sumout(\U3|Add3~37_sumout ),
	.cout(\U3|Add3~38 ),
	.shareout(\U3|Add3~39 ));
// synopsys translate_off
defparam \U3|Add3~37 .extended_lut = "off";
defparam \U3|Add3~37 .lut_mask = 64'h00000055000055AA;
defparam \U3|Add3~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N18
cyclonev_lcell_comb \U3|Add3~41 (
// Equation(s):
// \U3|Add3~41_sumout  = SUM(( !\U5|y_count [5] $ (!\U5|y_count [7]) ) + ( \U3|Add3~39  ) + ( \U3|Add3~38  ))
// \U3|Add3~42  = CARRY(( !\U5|y_count [5] $ (!\U5|y_count [7]) ) + ( \U3|Add3~39  ) + ( \U3|Add3~38  ))
// \U3|Add3~43  = SHARE((\U5|y_count [5] & \U5|y_count [7]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|y_count [5]),
	.datad(!\U5|y_count [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U3|Add3~38 ),
	.sharein(\U3|Add3~39 ),
	.combout(),
	.sumout(\U3|Add3~41_sumout ),
	.cout(\U3|Add3~42 ),
	.shareout(\U3|Add3~43 ));
// synopsys translate_off
defparam \U3|Add3~41 .extended_lut = "off";
defparam \U3|Add3~41 .lut_mask = 64'h0000000F00000FF0;
defparam \U3|Add3~41 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N21
cyclonev_lcell_comb \U3|Add3~9 (
// Equation(s):
// \U3|Add3~9_sumout  = SUM(( !\U5|y_count [6] $ (!\U5|y_count [8]) ) + ( \U3|Add3~43  ) + ( \U3|Add3~42  ))
// \U3|Add3~10  = CARRY(( !\U5|y_count [6] $ (!\U5|y_count [8]) ) + ( \U3|Add3~43  ) + ( \U3|Add3~42  ))
// \U3|Add3~11  = SHARE((\U5|y_count [6] & \U5|y_count [8]))

	.dataa(!\U5|y_count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|y_count [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U3|Add3~42 ),
	.sharein(\U3|Add3~43 ),
	.combout(),
	.sumout(\U3|Add3~9_sumout ),
	.cout(\U3|Add3~10 ),
	.shareout(\U3|Add3~11 ));
// synopsys translate_off
defparam \U3|Add3~9 .extended_lut = "off";
defparam \U3|Add3~9 .lut_mask = 64'h00000055000055AA;
defparam \U3|Add3~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N24
cyclonev_lcell_comb \U3|Add3~13 (
// Equation(s):
// \U3|Add3~13_sumout  = SUM(( \U5|y_count [7] ) + ( \U3|Add3~11  ) + ( \U3|Add3~10  ))
// \U3|Add3~14  = CARRY(( \U5|y_count [7] ) + ( \U3|Add3~11  ) + ( \U3|Add3~10  ))
// \U3|Add3~15  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|y_count [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U3|Add3~10 ),
	.sharein(\U3|Add3~11 ),
	.combout(),
	.sumout(\U3|Add3~13_sumout ),
	.cout(\U3|Add3~14 ),
	.shareout(\U3|Add3~15 ));
// synopsys translate_off
defparam \U3|Add3~13 .extended_lut = "off";
defparam \U3|Add3~13 .lut_mask = 64'h0000000000000F0F;
defparam \U3|Add3~13 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X37_Y33_N26
dffeas \U3|rdaddress[14] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U3|Add3~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U4|VGA_BLANK_N~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|rdaddress [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|rdaddress[14] .is_wysiwyg = "true";
defparam \U3|rdaddress[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y33_N22
dffeas \U3|rdaddress[13] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U3|Add3~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U4|VGA_BLANK_N~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|rdaddress [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|rdaddress[13] .is_wysiwyg = "true";
defparam \U3|rdaddress[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N27
cyclonev_lcell_comb \U3|Add3~5 (
// Equation(s):
// \U3|Add3~5_sumout  = SUM(( \U5|y_count [8] ) + ( \U3|Add3~15  ) + ( \U3|Add3~14  ))
// \U3|Add3~6  = CARRY(( \U5|y_count [8] ) + ( \U3|Add3~15  ) + ( \U3|Add3~14  ))
// \U3|Add3~7  = SHARE(GND)

	.dataa(!\U5|y_count [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U3|Add3~14 ),
	.sharein(\U3|Add3~15 ),
	.combout(),
	.sumout(\U3|Add3~5_sumout ),
	.cout(\U3|Add3~6 ),
	.shareout(\U3|Add3~7 ));
// synopsys translate_off
defparam \U3|Add3~5 .extended_lut = "off";
defparam \U3|Add3~5 .lut_mask = 64'h0000000000005555;
defparam \U3|Add3~5 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X37_Y32_N1
dffeas \U3|rdaddress[15] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U3|Add3~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U4|VGA_BLANK_N~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|rdaddress [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|rdaddress[15] .is_wysiwyg = "true";
defparam \U3|rdaddress[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N57
cyclonev_lcell_comb \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0 (
// Equation(s):
// \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout  = ( !\U3|rdaddress [15] & ( (\U3|rdaddress [14] & \U3|rdaddress [13]) ) )

	.dataa(!\U3|rdaddress [14]),
	.datab(!\U3|rdaddress [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U3|rdaddress [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0 .extended_lut = "off";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0 .lut_mask = 64'h1111111100000000;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X84_Y0_N52
cyclonev_io_ibuf \OV7670_DATA[0]~input (
	.i(OV7670_DATA[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\OV7670_DATA[0]~input_o ));
// synopsys translate_off
defparam \OV7670_DATA[0]~input .bus_hold = "false";
defparam \OV7670_DATA[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X64_Y16_N15
cyclonev_lcell_comb \DUT1|red[0]~feeder (
// Equation(s):
// \DUT1|red[0]~feeder_combout  = ( \OV7670_DATA[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\OV7670_DATA[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT1|red[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT1|red[0]~feeder .extended_lut = "off";
defparam \DUT1|red[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DUT1|red[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y10_N39
cyclonev_lcell_comb \DUT1|red[0]~0 (
// Equation(s):
// \DUT1|red[0]~0_combout  = ( \OV7670_HREF~input_o  & ( !\DUT1|pixel_phase~q  & ( !\OV7670_VSYNC~input_o  ) ) )

	.dataa(!\OV7670_VSYNC~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\OV7670_HREF~input_o ),
	.dataf(!\DUT1|pixel_phase~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT1|red[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT1|red[0]~0 .extended_lut = "off";
defparam \DUT1|red[0]~0 .lut_mask = 64'h0000AAAA00000000;
defparam \DUT1|red[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y16_N17
dffeas \DUT1|red[0] (
	.clk(\OV7670_PCLK~inputCLKENA0_outclk ),
	.d(\DUT1|red[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DUT1|red[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|red [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|red[0] .is_wysiwyg = "true";
defparam \DUT1|red[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y33_N5
dffeas \U3|rdaddress[0] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U5|x_count [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U4|VGA_BLANK_N~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|rdaddress [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|rdaddress[0] .is_wysiwyg = "true";
defparam \U3|rdaddress[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y33_N35
dffeas \U3|rdaddress[1] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U5|x_count [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U4|VGA_BLANK_N~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|rdaddress [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|rdaddress[1] .is_wysiwyg = "true";
defparam \U3|rdaddress[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y33_N19
dffeas \U3|rdaddress[2] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U5|x_count [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U4|VGA_BLANK_N~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|rdaddress [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|rdaddress[2] .is_wysiwyg = "true";
defparam \U3|rdaddress[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y33_N28
dffeas \U3|rdaddress[3] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U5|x_count [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U4|VGA_BLANK_N~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|rdaddress [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|rdaddress[3] .is_wysiwyg = "true";
defparam \U3|rdaddress[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y33_N58
dffeas \U3|rdaddress[4] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U5|x_count [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U4|VGA_BLANK_N~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|rdaddress [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|rdaddress[4] .is_wysiwyg = "true";
defparam \U3|rdaddress[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y33_N10
dffeas \U3|rdaddress[5] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U5|x_count [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U4|VGA_BLANK_N~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|rdaddress [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|rdaddress[5] .is_wysiwyg = "true";
defparam \U3|rdaddress[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y33_N1
dffeas \U3|rdaddress[6] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U3|Add3~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U4|VGA_BLANK_N~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|rdaddress [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|rdaddress[6] .is_wysiwyg = "true";
defparam \U3|rdaddress[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y33_N4
dffeas \U3|rdaddress[7] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U3|Add3~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U4|VGA_BLANK_N~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|rdaddress [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|rdaddress[7] .is_wysiwyg = "true";
defparam \U3|rdaddress[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y33_N8
dffeas \U3|rdaddress[8] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U3|Add3~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U4|VGA_BLANK_N~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|rdaddress [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|rdaddress[8] .is_wysiwyg = "true";
defparam \U3|rdaddress[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y33_N10
dffeas \U3|rdaddress[9] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U3|Add3~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U4|VGA_BLANK_N~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|rdaddress [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|rdaddress[9] .is_wysiwyg = "true";
defparam \U3|rdaddress[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y33_N13
dffeas \U3|rdaddress[10] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U3|Add3~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U4|VGA_BLANK_N~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|rdaddress [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|rdaddress[10] .is_wysiwyg = "true";
defparam \U3|rdaddress[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y33_N16
dffeas \U3|rdaddress[11] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U3|Add3~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U4|VGA_BLANK_N~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|rdaddress [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|rdaddress[11] .is_wysiwyg = "true";
defparam \U3|rdaddress[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y33_N19
dffeas \U3|rdaddress[12] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U3|Add3~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U4|VGA_BLANK_N~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|rdaddress [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|rdaddress[12] .is_wysiwyg = "true";
defparam \U3|rdaddress[12] .power_up = "low";
// synopsys translate_on

// Location: M10K_X58_Y19_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 8;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_bit_number = 8;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N0
cyclonev_lcell_comb \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w[3] (
// Equation(s):
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3] = ( \DUT1|address [14] & ( !\DUT1|we~combout  & ( (!\DUT1|address [13] & (!\DUT1|address [15] & \DUT1|address [16])) ) ) )

	.dataa(gnd),
	.datab(!\DUT1|address [13]),
	.datac(!\DUT1|address [15]),
	.datad(!\DUT1|address [16]),
	.datae(!\DUT1|address [14]),
	.dataf(!\DUT1|we~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w[3] .extended_lut = "off";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w[3] .lut_mask = 64'h000000C000000000;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N54
cyclonev_lcell_comb \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0 (
// Equation(s):
// \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout  = ( !\U3|rdaddress [15] & ( (!\U3|rdaddress [13] & \U3|rdaddress [14]) ) )

	.dataa(gnd),
	.datab(!\U3|rdaddress [13]),
	.datac(!\U3|rdaddress [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U3|rdaddress [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0 .extended_lut = "off";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0 .lut_mask = 64'h0C0C0C0C00000000;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y6_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 8;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_bit_number = 8;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N21
cyclonev_lcell_comb \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w[3] (
// Equation(s):
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3] = ( \DUT1|address [16] & ( !\DUT1|we~combout  & ( (!\DUT1|address [15] & (!\DUT1|address [14] & \DUT1|address [13])) ) ) )

	.dataa(!\DUT1|address [15]),
	.datab(!\DUT1|address [14]),
	.datac(!\DUT1|address [13]),
	.datad(gnd),
	.datae(!\DUT1|address [16]),
	.dataf(!\DUT1|we~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w[3] .extended_lut = "off";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w[3] .lut_mask = 64'h0000080800000000;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N3
cyclonev_lcell_comb \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0 (
// Equation(s):
// \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout  = ( !\U3|rdaddress [15] & ( (!\U3|rdaddress [14] & \U3|rdaddress [13]) ) )

	.dataa(!\U3|rdaddress [14]),
	.datab(!\U3|rdaddress [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U3|rdaddress [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0 .extended_lut = "off";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0 .lut_mask = 64'h2222222200000000;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y9_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 8;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_bit_number = 8;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X40_Y29_N40
dffeas \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[0] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U3|rdaddress [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y29_N29
dffeas \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0] .is_wysiwyg = "true";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y20_N53
dffeas \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U3|rdaddress [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y20_N25
dffeas \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE .is_wysiwyg = "true";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N27
cyclonev_lcell_comb \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w[3] (
// Equation(s):
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3] = ( !\DUT1|we~combout  & ( (!\DUT1|address [14] & (!\DUT1|address [13] & (\DUT1|address [16] & !\DUT1|address [15]))) ) )

	.dataa(!\DUT1|address [14]),
	.datab(!\DUT1|address [13]),
	.datac(!\DUT1|address [16]),
	.datad(!\DUT1|address [15]),
	.datae(gnd),
	.dataf(!\DUT1|we~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w[3] .extended_lut = "off";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w[3] .lut_mask = 64'h0800080000000000;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N0
cyclonev_lcell_comb \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w[3] (
// Equation(s):
// \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3] = ( !\U3|rdaddress [15] & ( (!\U3|rdaddress [13] & !\U3|rdaddress [14]) ) )

	.dataa(gnd),
	.datab(!\U3|rdaddress [13]),
	.datac(!\U3|rdaddress [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U3|rdaddress [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w[3] .extended_lut = "off";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w[3] .lut_mask = 64'hC0C0C0C000000000;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y20_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y19_N0
cyclonev_lcell_comb \U3|data_out[8]~2 (
// Equation(s):
// \U3|data_out[8]~2_combout  = ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8~portbdataout  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32~portbdataout ))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44~portbdataout )) ) ) ) # ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8~portbdataout  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20~portbdataout ) ) ) ) # ( 
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8~portbdataout  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32~portbdataout ))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44~portbdataout )) ) ) ) # ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8~portbdataout  & ( 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20~portbdataout  & \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]) ) ) )

	.dataa(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44~portbdataout ),
	.datab(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32~portbdataout ),
	.datac(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20~portbdataout ),
	.datad(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datae(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.dataf(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|data_out[8]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|data_out[8]~2 .extended_lut = "off";
defparam \U3|data_out[8]~2 .lut_mask = 64'h000F3355FF0F3355;
defparam \U3|data_out[8]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y29_N46
dffeas \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[2] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U3|rdaddress [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N48
cyclonev_lcell_comb \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~feeder (
// Equation(s):
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~feeder_combout  = ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~feeder .extended_lut = "off";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y27_N49
dffeas \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2] .is_wysiwyg = "true";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N30
cyclonev_lcell_comb \U3|Add3~1 (
// Equation(s):
// \U3|Add3~1_sumout  = SUM(( GND ) + ( \U3|Add3~7  ) + ( \U3|Add3~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U3|Add3~6 ),
	.sharein(\U3|Add3~7 ),
	.combout(),
	.sumout(\U3|Add3~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|Add3~1 .extended_lut = "off";
defparam \U3|Add3~1 .lut_mask = 64'h0000000000000000;
defparam \U3|Add3~1 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X37_Y33_N32
dffeas \U3|rdaddress[16] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U3|Add3~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U4|VGA_BLANK_N~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|rdaddress [16]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|rdaddress[16] .is_wysiwyg = "true";
defparam \U3|rdaddress[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N57
cyclonev_lcell_comb \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3] (
// Equation(s):
// \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3] = ( !\DUT1|we~combout  & ( (\DUT1|address [14] & (!\DUT1|address [13] & (!\DUT1|address [16] & \DUT1|address [15]))) ) )

	.dataa(!\DUT1|address [14]),
	.datab(!\DUT1|address [13]),
	.datac(!\DUT1|address [16]),
	.datad(!\DUT1|address [15]),
	.datae(gnd),
	.dataf(!\DUT1|we~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3] .extended_lut = "off";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3] .lut_mask = 64'h0040004000000000;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N36
cyclonev_lcell_comb \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0 (
// Equation(s):
// \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout  = ( \U3|rdaddress [14] & ( !\U3|rdaddress [13] & ( \U3|rdaddress [15] ) ) )

	.dataa(gnd),
	.datab(!\U3|rdaddress [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\U3|rdaddress [14]),
	.dataf(!\U3|rdaddress [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0 .extended_lut = "off";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0 .lut_mask = 64'h0000333300000000;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y6_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_bit_number = 8;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_b_first_bit_number = 8;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N6
cyclonev_lcell_comb \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w[3] (
// Equation(s):
// \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3] = ( !\DUT1|we~combout  & ( (\DUT1|address [15] & (!\DUT1|address [13] & (!\DUT1|address [14] & !\DUT1|address [16]))) ) )

	.dataa(!\DUT1|address [15]),
	.datab(!\DUT1|address [13]),
	.datac(!\DUT1|address [14]),
	.datad(!\DUT1|address [16]),
	.datae(gnd),
	.dataf(!\DUT1|we~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w[3] .extended_lut = "off";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w[3] .lut_mask = 64'h4000400000000000;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N24
cyclonev_lcell_comb \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0 (
// Equation(s):
// \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout  = ( \U3|rdaddress [15] & ( (!\U3|rdaddress [14] & !\U3|rdaddress [13]) ) )

	.dataa(!\U3|rdaddress [14]),
	.datab(!\U3|rdaddress [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U3|rdaddress [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0 .extended_lut = "off";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0 .lut_mask = 64'h0000000088888888;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y19_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 8;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_bit_number = 8;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N33
cyclonev_lcell_comb \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w[3] (
// Equation(s):
// \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3] = ( !\DUT1|address [16] & ( !\DUT1|we~combout  & ( (\DUT1|address [15] & (\DUT1|address [14] & \DUT1|address [13])) ) ) )

	.dataa(!\DUT1|address [15]),
	.datab(!\DUT1|address [14]),
	.datac(!\DUT1|address [13]),
	.datad(gnd),
	.datae(!\DUT1|address [16]),
	.dataf(!\DUT1|we~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w[3] .extended_lut = "off";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w[3] .lut_mask = 64'h0101000000000000;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N42
cyclonev_lcell_comb \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0 (
// Equation(s):
// \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout  = ( \U3|rdaddress [14] & ( \U3|rdaddress [15] & ( \U3|rdaddress [13] ) ) )

	.dataa(gnd),
	.datab(!\U3|rdaddress [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\U3|rdaddress [14]),
	.dataf(!\U3|rdaddress [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0 .extended_lut = "off";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0 .lut_mask = 64'h0000000000003333;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y18_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_bit_number = 8;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_b_first_bit_number = 8;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N51
cyclonev_lcell_comb \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w[3] (
// Equation(s):
// \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3] = ( !\DUT1|address [16] & ( !\DUT1|we~combout  & ( (\DUT1|address [15] & (!\DUT1|address [14] & \DUT1|address [13])) ) ) )

	.dataa(!\DUT1|address [15]),
	.datab(!\DUT1|address [14]),
	.datac(!\DUT1|address [13]),
	.datad(gnd),
	.datae(!\DUT1|address [16]),
	.dataf(!\DUT1|we~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w[3] .extended_lut = "off";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w[3] .lut_mask = 64'h0404000000000000;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N27
cyclonev_lcell_comb \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0 (
// Equation(s):
// \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout  = ( \U3|rdaddress [15] & ( (!\U3|rdaddress [14] & \U3|rdaddress [13]) ) )

	.dataa(!\U3|rdaddress [14]),
	.datab(!\U3|rdaddress [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U3|rdaddress [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0 .extended_lut = "off";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0 .lut_mask = 64'h0000000022222222;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y20_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 8;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_b_first_bit_number = 8;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y19_N6
cyclonev_lcell_comb \U3|data_out[8]~1 (
// Equation(s):
// \U3|data_out[8]~1_combout  = ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68~portbdataout  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) # (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92~portbdataout ) ) ) ) # ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68~portbdataout  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56~portbdataout ))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80~portbdataout )) ) ) ) # ( 
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & ( !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68~portbdataout  & ( 
// (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92~portbdataout  & \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) ) ) ) # ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & ( !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68~portbdataout  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56~portbdataout ))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80~portbdataout )) ) ) )

	.dataa(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80~portbdataout ),
	.datab(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56~portbdataout ),
	.datac(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92~portbdataout ),
	.datad(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datae(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.dataf(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|data_out[8]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|data_out[8]~1 .extended_lut = "off";
defparam \U3|data_out[8]~1 .lut_mask = 64'h3355000F3355FF0F;
defparam \U3|data_out[8]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N42
cyclonev_lcell_comb \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w[3] (
// Equation(s):
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3] = ( !\DUT1|we~combout  & ( (\DUT1|address [15] & (!\DUT1|address [13] & (\DUT1|address [14] & \DUT1|address [16]))) ) )

	.dataa(!\DUT1|address [15]),
	.datab(!\DUT1|address [13]),
	.datac(!\DUT1|address [14]),
	.datad(!\DUT1|address [16]),
	.datae(gnd),
	.dataf(!\DUT1|we~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w[3] .extended_lut = "off";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w[3] .lut_mask = 64'h0004000400000000;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y11_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_bit_number = 8;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_b_first_bit_number = 8;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N45
cyclonev_lcell_comb \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w[3] (
// Equation(s):
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3] = ( !\DUT1|we~combout  & ( (\DUT1|address [15] & (\DUT1|address [13] & (\DUT1|address [16] & \DUT1|address [14]))) ) )

	.dataa(!\DUT1|address [15]),
	.datab(!\DUT1|address [13]),
	.datac(!\DUT1|address [16]),
	.datad(!\DUT1|address [14]),
	.datae(gnd),
	.dataf(!\DUT1|we~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w[3] .extended_lut = "off";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w[3] .lut_mask = 64'h0001000100000000;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y5_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_bit_number = 8;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_b_first_bit_number = 8;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N27
cyclonev_lcell_comb \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w[3] (
// Equation(s):
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3] = ( \DUT1|address [15] & ( !\DUT1|we~combout  & ( (!\DUT1|address [14] & (\DUT1|address [13] & \DUT1|address [16])) ) ) )

	.dataa(!\DUT1|address [14]),
	.datab(gnd),
	.datac(!\DUT1|address [13]),
	.datad(!\DUT1|address [16]),
	.datae(!\DUT1|address [15]),
	.dataf(!\DUT1|we~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w[3] .extended_lut = "off";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w[3] .lut_mask = 64'h0000000A00000000;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y7_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 8;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_b_first_bit_number = 8;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N24
cyclonev_lcell_comb \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w[3] (
// Equation(s):
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3] = ( !\DUT1|we~combout  & ( (!\DUT1|address [14] & (!\DUT1|address [13] & (\DUT1|address [15] & \DUT1|address [16]))) ) )

	.dataa(!\DUT1|address [14]),
	.datab(!\DUT1|address [13]),
	.datac(!\DUT1|address [15]),
	.datad(!\DUT1|address [16]),
	.datae(gnd),
	.dataf(!\DUT1|we~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w[3] .extended_lut = "off";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w[3] .lut_mask = 64'h0008000800000000;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y21_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 8;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_bit_number = 8;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y19_N54
cyclonev_lcell_comb \U3|data_out[8]~3 (
// Equation(s):
// \U3|data_out[8]~3_combout  = ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56~portbdataout  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80~portbdataout )) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b 
// [0] & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92~portbdataout ))) ) ) ) # ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( 
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56~portbdataout  & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68~portbdataout ) ) ) ) # ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56~portbdataout  & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80~portbdataout )) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92~portbdataout ))) ) ) ) # ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56~portbdataout  & ( (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68~portbdataout  & 
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]) ) ) )

	.dataa(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80~portbdataout ),
	.datab(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92~portbdataout ),
	.datac(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68~portbdataout ),
	.datad(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datae(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.dataf(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|data_out[8]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|data_out[8]~3 .extended_lut = "off";
defparam \U3|data_out[8]~3 .lut_mask = 64'h000F5533FF0F5533;
defparam \U3|data_out[8]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N42
cyclonev_lcell_comb \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w[3] (
// Equation(s):
// \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3] = ( !\DUT1|address [15] & ( !\DUT1|we~combout  & ( (!\DUT1|address [16] & (\DUT1|address [13] & \DUT1|address [14])) ) ) )

	.dataa(!\DUT1|address [16]),
	.datab(!\DUT1|address [13]),
	.datac(!\DUT1|address [14]),
	.datad(gnd),
	.datae(!\DUT1|address [15]),
	.dataf(!\DUT1|we~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w[3] .extended_lut = "off";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w[3] .lut_mask = 64'h0202000000000000;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y15_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 8;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_bit_number = 8;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N12
cyclonev_lcell_comb \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w[3] (
// Equation(s):
// \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3] = ( \DUT1|address [14] & ( !\DUT1|we~combout  & ( (!\DUT1|address [13] & (!\DUT1|address [15] & !\DUT1|address [16])) ) ) )

	.dataa(gnd),
	.datab(!\DUT1|address [13]),
	.datac(!\DUT1|address [15]),
	.datad(!\DUT1|address [16]),
	.datae(!\DUT1|address [14]),
	.dataf(!\DUT1|we~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w[3] .extended_lut = "off";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w[3] .lut_mask = 64'h0000C00000000000;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y17_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 8;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_bit_number = 8;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N54
cyclonev_lcell_comb \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w[3] (
// Equation(s):
// \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3] = ( !\DUT1|we~combout  & ( (!\DUT1|address [14] & (\DUT1|address [13] & (!\DUT1|address [15] & !\DUT1|address [16]))) ) )

	.dataa(!\DUT1|address [14]),
	.datab(!\DUT1|address [13]),
	.datac(!\DUT1|address [15]),
	.datad(!\DUT1|address [16]),
	.datae(gnd),
	.dataf(!\DUT1|we~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w[3] .extended_lut = "off";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w[3] .lut_mask = 64'h2000200000000000;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y12_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 8;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_bit_number = 8;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N39
cyclonev_lcell_comb \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w[3] (
// Equation(s):
// \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3] = ( !\DUT1|address [16] & ( !\DUT1|we~combout  & ( (!\DUT1|address [15] & (!\DUT1|address [14] & !\DUT1|address [13])) ) ) )

	.dataa(!\DUT1|address [15]),
	.datab(!\DUT1|address [14]),
	.datac(!\DUT1|address [13]),
	.datad(gnd),
	.datae(!\DUT1|address [16]),
	.dataf(!\DUT1|we~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w[3] .extended_lut = "off";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w[3] .lut_mask = 64'h8080000000000000;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y19_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y19_N24
cyclonev_lcell_comb \U3|data_out[8]~0 (
// Equation(s):
// \U3|data_out[8]~0_combout  = ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20~portbdataout  & ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8~portbdataout  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) # ((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32~portbdataout ))) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44~portbdataout ))) ) ) ) # ( !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20~portbdataout  & ( 
// \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8~portbdataout  & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// ((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32~portbdataout ))) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b 
// [0] & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44~portbdataout )))) ) ) ) # ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20~portbdataout  & ( 
// !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8~portbdataout  & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// ((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32~portbdataout ))) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b 
// [0] & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44~portbdataout )))) ) ) ) # ( !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20~portbdataout  & ( 
// !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8~portbdataout  & ( (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// ((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32~portbdataout ))) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b 
// [0] & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44~portbdataout )))) ) ) )

	.dataa(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44~portbdataout ),
	.datab(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datac(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32~portbdataout ),
	.datad(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datae(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20~portbdataout ),
	.dataf(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|data_out[8]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|data_out[8]~0 .extended_lut = "off";
defparam \U3|data_out[8]~0 .lut_mask = 64'h031103DDCF11CFDD;
defparam \U3|data_out[8]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y19_N36
cyclonev_lcell_comb \video_data[8] (
// Equation(s):
// video_data[8] = LCELL(( \U3|data_out[8]~3_combout  & ( \U3|data_out[8]~0_combout  & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & (((!\U3|rdaddress [16])) # (\U3|data_out[8]~2_combout ))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\U3|data_out[8]~1_combout ) # (\U3|rdaddress [16])))) ) ) ) # ( !\U3|data_out[8]~3_combout  & ( \U3|data_out[8]~0_combout  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & (((!\U3|rdaddress [16])) # (\U3|data_out[8]~2_combout ))) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & (((!\U3|rdaddress [16] & 
// \U3|data_out[8]~1_combout )))) ) ) ) # ( \U3|data_out[8]~3_combout  & ( !\U3|data_out[8]~0_combout  & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & (\U3|data_out[8]~2_combout  & (\U3|rdaddress [16]))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\U3|data_out[8]~1_combout ) # (\U3|rdaddress [16])))) ) ) ) # ( !\U3|data_out[8]~3_combout  & ( !\U3|data_out[8]~0_combout  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & (\U3|data_out[8]~2_combout  & (\U3|rdaddress [16]))) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & (((!\U3|rdaddress [16] & 
// \U3|data_out[8]~1_combout )))) ) ) ))

	.dataa(!\U3|data_out[8]~2_combout ),
	.datab(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(!\U3|rdaddress [16]),
	.datad(!\U3|data_out[8]~1_combout ),
	.datae(!\U3|data_out[8]~3_combout ),
	.dataf(!\U3|data_out[8]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(video_data[8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \video_data[8] .extended_lut = "off";
defparam \video_data[8] .lut_mask = 64'h04340737C4F4C7F7;
defparam \video_data[8] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N36
cyclonev_lcell_comb \overlay_inst|roi_border~2 (
// Equation(s):
// \overlay_inst|roi_border~2_combout  = ( \U5|y_count [0] & ( (!\U5|y_count [3] & (\U5|y_count [2] & (\U5|y_count [1] & !\U5|y_count [4]))) # (\U5|y_count [3] & (!\U5|y_count [2] & (!\U5|y_count [1] & \U5|y_count [4]))) ) ) # ( !\U5|y_count [0] & ( 
// (\U5|y_count [1] & ((!\U5|y_count [3] & (\U5|y_count [2] & !\U5|y_count [4])) # (\U5|y_count [3] & (!\U5|y_count [2] & \U5|y_count [4])))) ) )

	.dataa(!\U5|y_count [3]),
	.datab(!\U5|y_count [2]),
	.datac(!\U5|y_count [1]),
	.datad(!\U5|y_count [4]),
	.datae(gnd),
	.dataf(!\U5|y_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\overlay_inst|roi_border~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \overlay_inst|roi_border~2 .extended_lut = "off";
defparam \overlay_inst|roi_border~2 .lut_mask = 64'h0204020402400240;
defparam \overlay_inst|roi_border~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y33_N6
cyclonev_lcell_comb \overlay_inst|roi_border~1 (
// Equation(s):
// \overlay_inst|roi_border~1_combout  = ( !\U5|x_count [3] & ( \U5|x_count [2] & ( (!\U5|x_count [5] & !\U5|x_count [4]) ) ) ) # ( \U5|x_count [3] & ( !\U5|x_count [2] & ( (!\U5|x_count [5] & (!\U5|x_count [4] & ((!\U5|x_count [0]) # (!\U5|x_count [1])))) ) 
// ) ) # ( !\U5|x_count [3] & ( !\U5|x_count [2] & ( (!\U5|x_count [5] & !\U5|x_count [4]) ) ) )

	.dataa(!\U5|x_count [5]),
	.datab(!\U5|x_count [4]),
	.datac(!\U5|x_count [0]),
	.datad(!\U5|x_count [1]),
	.datae(!\U5|x_count [3]),
	.dataf(!\U5|x_count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\overlay_inst|roi_border~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \overlay_inst|roi_border~1 .extended_lut = "off";
defparam \overlay_inst|roi_border~1 .lut_mask = 64'h8888888088880000;
defparam \overlay_inst|roi_border~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y33_N15
cyclonev_lcell_comb \overlay_inst|roi_border~0 (
// Equation(s):
// \overlay_inst|roi_border~0_combout  = ( \U5|x_count [1] & ( (\U5|x_count [4] & (\U5|x_count [5] & ((\U5|x_count [3]) # (\U5|x_count [2])))) ) ) # ( !\U5|x_count [1] & ( (\U5|x_count [3] & (\U5|x_count [4] & \U5|x_count [5])) ) )

	.dataa(!\U5|x_count [2]),
	.datab(!\U5|x_count [3]),
	.datac(!\U5|x_count [4]),
	.datad(!\U5|x_count [5]),
	.datae(gnd),
	.dataf(!\U5|x_count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\overlay_inst|roi_border~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \overlay_inst|roi_border~0 .extended_lut = "off";
defparam \overlay_inst|roi_border~0 .lut_mask = 64'h0003000300070007;
defparam \overlay_inst|roi_border~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y33_N21
cyclonev_lcell_comb \U4|r[0]~2 (
// Equation(s):
// \U4|r[0]~2_combout  = ( \U5|x_count [6] & ( \overlay_inst|roi_border~0_combout  & ( (\overlay_inst|roi_border~2_combout  & \overlay_inst|roi_border~1_combout ) ) ) ) # ( !\U5|x_count [6] & ( \overlay_inst|roi_border~0_combout  & ( 
// \overlay_inst|roi_border~2_combout  ) ) ) # ( \U5|x_count [6] & ( !\overlay_inst|roi_border~0_combout  & ( (\overlay_inst|roi_border~2_combout  & \overlay_inst|roi_border~1_combout ) ) ) )

	.dataa(gnd),
	.datab(!\overlay_inst|roi_border~2_combout ),
	.datac(!\overlay_inst|roi_border~1_combout ),
	.datad(gnd),
	.datae(!\U5|x_count [6]),
	.dataf(!\overlay_inst|roi_border~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|r[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|r[0]~2 .extended_lut = "off";
defparam \U4|r[0]~2 .lut_mask = 64'h0000030333330303;
defparam \U4|r[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N51
cyclonev_lcell_comb \U5|always1~1 (
// Equation(s):
// \U5|always1~1_combout  = ( \U5|y_count [5] & ( (!\U5|x_count[7]~DUPLICATE_q  & (\U5|x_count [8] & !\U5|y_count [8])) ) )

	.dataa(!\U5|x_count[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\U5|x_count [8]),
	.datad(!\U5|y_count [8]),
	.datae(gnd),
	.dataf(!\U5|y_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|always1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|always1~1 .extended_lut = "off";
defparam \U5|always1~1 .lut_mask = 64'h000000000A000A00;
defparam \U5|always1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N54
cyclonev_lcell_comb \U5|always1~2 (
// Equation(s):
// \U5|always1~2_combout  = ( \U5|y_count [7] & ( (\U5|y_count [6] & (!\U5|x_count [9] & \U5|always1~1_combout )) ) )

	.dataa(!\U5|y_count [6]),
	.datab(!\U5|x_count [9]),
	.datac(!\U5|always1~1_combout ),
	.datad(gnd),
	.datae(!\U5|y_count [7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|always1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|always1~2 .extended_lut = "off";
defparam \U5|always1~2 .lut_mask = 64'h0000040400000404;
defparam \U5|always1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N48
cyclonev_lcell_comb \U5|always1~0 (
// Equation(s):
// \U5|always1~0_combout  = ( !\U5|x_count [2] & ( (!\U5|x_count [1] & !\U5|x_count [0]) ) )

	.dataa(gnd),
	.datab(!\U5|x_count [1]),
	.datac(!\U5|x_count [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U5|x_count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|always1~0 .extended_lut = "off";
defparam \U5|always1~0 .lut_mask = 64'hC0C0C0C000000000;
defparam \U5|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N45
cyclonev_lcell_comb \U4|r[0]~0 (
// Equation(s):
// \U4|r[0]~0_combout  = ( \U5|y_count [2] & ( (!\U5|y_count [3] & (!\U5|y_count [1] & !\U5|y_count [4])) # (\U5|y_count [3] & ((\U5|y_count [4]))) ) ) # ( !\U5|y_count [2] & ( (!\U5|y_count [3] & (((!\U5|y_count [4])))) # (\U5|y_count [3] & (\U5|y_count [0] 
// & (\U5|y_count [1] & \U5|y_count [4]))) ) )

	.dataa(!\U5|y_count [3]),
	.datab(!\U5|y_count [0]),
	.datac(!\U5|y_count [1]),
	.datad(!\U5|y_count [4]),
	.datae(gnd),
	.dataf(!\U5|y_count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|r[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|r[0]~0 .extended_lut = "off";
defparam \U4|r[0]~0 .lut_mask = 64'hAA01AA01A055A055;
defparam \U4|r[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y33_N0
cyclonev_lcell_comb \U4|r[0]~1 (
// Equation(s):
// \U4|r[0]~1_combout  = ( \U5|x_count [6] & ( \overlay_inst|roi_border~1_combout  & ( (!\U5|always1~0_combout  & (\U5|x_count [3] & !\U4|r[0]~0_combout )) ) ) ) # ( !\U5|x_count [6] & ( \overlay_inst|roi_border~1_combout  & ( (!\U5|x_count [3] & 
// (!\U4|r[0]~0_combout  & \overlay_inst|roi_border~0_combout )) ) ) ) # ( !\U5|x_count [6] & ( !\overlay_inst|roi_border~1_combout  & ( (!\U5|x_count [3] & (!\U4|r[0]~0_combout  & \overlay_inst|roi_border~0_combout )) ) ) )

	.dataa(!\U5|always1~0_combout ),
	.datab(!\U5|x_count [3]),
	.datac(!\U4|r[0]~0_combout ),
	.datad(!\overlay_inst|roi_border~0_combout ),
	.datae(!\U5|x_count [6]),
	.dataf(!\overlay_inst|roi_border~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|r[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|r[0]~1 .extended_lut = "off";
defparam \U4|r[0]~1 .lut_mask = 64'h00C0000000C02020;
defparam \U4|r[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y31_N24
cyclonev_lcell_comb \U4|r[0]~3 (
// Equation(s):
// \U4|r[0]~3_combout  = ( \U4|state [1] & ( \U4|r[0]~1_combout  & ( (!\U4|state[0]~DUPLICATE_q  & ((\U5|always1~2_combout ) # (video_data[8]))) ) ) ) # ( \U4|state [1] & ( !\U4|r[0]~1_combout  & ( (!\U4|state[0]~DUPLICATE_q  & (((\U4|r[0]~2_combout  & 
// \U5|always1~2_combout )) # (video_data[8]))) ) ) )

	.dataa(!video_data[8]),
	.datab(!\U4|r[0]~2_combout ),
	.datac(!\U5|always1~2_combout ),
	.datad(!\U4|state[0]~DUPLICATE_q ),
	.datae(!\U4|state [1]),
	.dataf(!\U4|r[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|r[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|r[0]~3 .extended_lut = "off";
defparam \U4|r[0]~3 .lut_mask = 64'h0000570000005F00;
defparam \U4|r[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X80_Y0_N35
cyclonev_io_ibuf \OV7670_DATA[1]~input (
	.i(OV7670_DATA[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\OV7670_DATA[1]~input_o ));
// synopsys translate_off
defparam \OV7670_DATA[1]~input .bus_hold = "false";
defparam \OV7670_DATA[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X64_Y16_N9
cyclonev_lcell_comb \DUT1|red[1]~feeder (
// Equation(s):
// \DUT1|red[1]~feeder_combout  = ( \OV7670_DATA[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\OV7670_DATA[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT1|red[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT1|red[1]~feeder .extended_lut = "off";
defparam \DUT1|red[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DUT1|red[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y16_N11
dffeas \DUT1|red[1] (
	.clk(\OV7670_PCLK~inputCLKENA0_outclk ),
	.d(\DUT1|red[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DUT1|red[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|red [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|red[1] .is_wysiwyg = "true";
defparam \DUT1|red[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y33_N7
dffeas \U3|rdaddress[8]~DUPLICATE (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U3|Add3~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U4|VGA_BLANK_N~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|rdaddress[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U3|rdaddress[8]~DUPLICATE .is_wysiwyg = "true";
defparam \U3|rdaddress[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y34_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress[8]~DUPLICATE_q ,\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 9;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_bit_number = 9;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y24_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_bit_number = 9;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_b_first_bit_number = 9;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y31_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress[8]~DUPLICATE_q ,\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_bit_number = 9;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_b_first_bit_number = 9;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y22_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 9;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_bit_number = 9;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N39
cyclonev_lcell_comb \U3|data_out[9]~7 (
// Equation(s):
// \U3|data_out[9]~7_combout  = ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81~portbdataout  & ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33~portbdataout  & ( (!\U3|rdaddress [16] & 
// ((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]) # ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81~portbdataout )))) # (\U3|rdaddress [16] & 
// (((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33~portbdataout )) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]))) ) ) ) # ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81~portbdataout  & ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33~portbdataout  & ( (!\U3|rdaddress [16] & 
// ((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]) # ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81~portbdataout )))) # (\U3|rdaddress [16] & 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33~portbdataout ))) ) ) ) # ( 
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81~portbdataout  & ( !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33~portbdataout  & ( (!\U3|rdaddress [16] & 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81~portbdataout )))) # (\U3|rdaddress [16] & 
// (((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33~portbdataout )) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]))) ) ) ) # ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81~portbdataout  & ( !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33~portbdataout  & ( (!\U3|rdaddress [16] & 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81~portbdataout )))) # (\U3|rdaddress [16] & 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33~portbdataout ))) ) ) )

	.dataa(!\U3|rdaddress [16]),
	.datab(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33~portbdataout ),
	.datad(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81~portbdataout ),
	.datae(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81~portbdataout ),
	.dataf(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|data_out[9]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|data_out[9]~7 .extended_lut = "off";
defparam \U3|data_out[9]~7 .lut_mask = 64'h042615378CAE9DBF;
defparam \U3|data_out[9]~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y21_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 9;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_bit_number = 9;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y35_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress[8]~DUPLICATE_q ,\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 9;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_bit_number = 9;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y34_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress[8]~DUPLICATE_q ,\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 9;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_b_first_bit_number = 9;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y23_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 9;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_b_first_bit_number = 9;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N0
cyclonev_lcell_comb \U3|data_out[9]~6 (
// Equation(s):
// \U3|data_out[9]~6_combout  = ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69~portbdataout  & ( (\U3|rdaddress [16]) # 
// (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69~portbdataout ) ) ) ) # ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & ( 
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69~portbdataout  & ( (!\U3|rdaddress [16] & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21~portbdataout )) # (\U3|rdaddress [16] & 
// ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21~portbdataout ))) ) ) ) # ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69~portbdataout  & ( (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69~portbdataout  & !\U3|rdaddress [16]) ) ) ) # ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69~portbdataout  & ( (!\U3|rdaddress [16] & 
// (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21~portbdataout )) # (\U3|rdaddress [16] & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21~portbdataout ))) ) ) )

	.dataa(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21~portbdataout ),
	.datab(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21~portbdataout ),
	.datac(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69~portbdataout ),
	.datad(!\U3|rdaddress [16]),
	.datae(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.dataf(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|data_out[9]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|data_out[9]~6 .extended_lut = "off";
defparam \U3|data_out[9]~6 .lut_mask = 64'h55330F0055330FFF;
defparam \U3|data_out[9]~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y23_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y21_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 9;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_bit_number = 9;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y29_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y23_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 9;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_bit_number = 9;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N54
cyclonev_lcell_comb \U3|data_out[9]~5 (
// Equation(s):
// \U3|data_out[9]~5_combout  = ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57~portbdataout  & ( (!\U3|rdaddress [16]) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57~portbdataout ) ) ) ) # ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & ( 
// \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57~portbdataout  & ( (!\U3|rdaddress [16] & ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9~portbdataout ))) # (\U3|rdaddress [16] & 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9~portbdataout )) ) ) ) # ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & ( 
// !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57~portbdataout  & ( (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57~portbdataout  & \U3|rdaddress [16]) ) ) ) # ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & ( !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57~portbdataout  & ( (!\U3|rdaddress [16] & 
// ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9~portbdataout ))) # (\U3|rdaddress [16] & (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9~portbdataout )) ) ) )

	.dataa(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9~portbdataout ),
	.datab(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57~portbdataout ),
	.datac(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9~portbdataout ),
	.datad(!\U3|rdaddress [16]),
	.datae(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.dataf(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|data_out[9]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|data_out[9]~5 .extended_lut = "off";
defparam \U3|data_out[9]~5 .lut_mask = 64'h0F5500330F55FF33;
defparam \U3|data_out[9]~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y27_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_bit_number = 9;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_b_first_bit_number = 9;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y34_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 9;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_bit_number = 9;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y23_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_bit_number = 9;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_b_first_bit_number = 9;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y35_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress[8]~DUPLICATE_q ,\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 9;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_bit_number = 9;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N18
cyclonev_lcell_comb \U3|data_out[9]~8 (
// Equation(s):
// \U3|data_out[9]~8_combout  = ( \U3|rdaddress [16] & ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45~portbdataout  & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45~portbdataout ))) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93~portbdataout )) ) ) ) # ( !\U3|rdaddress [16] & ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45~portbdataout  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]) # (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93~portbdataout ) ) ) ) # ( \U3|rdaddress [16] & ( 
// !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45~portbdataout  & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45~portbdataout ))) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93~portbdataout )) ) ) ) # ( !\U3|rdaddress [16] & ( !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45~portbdataout  & ( 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93~portbdataout ) ) ) )

	.dataa(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93~portbdataout ),
	.datab(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45~portbdataout ),
	.datad(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93~portbdataout ),
	.datae(!\U3|rdaddress [16]),
	.dataf(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|data_out[9]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|data_out[9]~8 .extended_lut = "off";
defparam \U3|data_out[9]~8 .lut_mask = 64'h00331D1DCCFF1D1D;
defparam \U3|data_out[9]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N12
cyclonev_lcell_comb \video_data[9] (
// Equation(s):
// video_data[9] = LCELL(( \U3|data_out[9]~5_combout  & ( \U3|data_out[9]~8_combout  & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )) # (\U3|data_out[9]~7_combout ))) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) # (\U3|data_out[9]~6_combout )))) ) ) ) # ( !\U3|data_out[9]~5_combout  & ( \U3|data_out[9]~8_combout  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & (\U3|data_out[9]~7_combout  & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) # (\U3|data_out[9]~6_combout )))) ) ) ) # ( \U3|data_out[9]~5_combout  & ( 
// !\U3|data_out[9]~8_combout  & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & (((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )) # (\U3|data_out[9]~7_combout ))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\U3|data_out[9]~6_combout  & !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )))) ) ) ) # ( !\U3|data_out[9]~5_combout  & ( 
// !\U3|data_out[9]~8_combout  & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & (\U3|data_out[9]~7_combout  & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\U3|data_out[9]~6_combout  & !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )))) ) ) ))

	.dataa(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(!\U3|data_out[9]~7_combout ),
	.datac(!\U3|data_out[9]~6_combout ),
	.datad(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datae(!\U3|data_out[9]~5_combout ),
	.dataf(!\U3|data_out[9]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(video_data[9]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \video_data[9] .extended_lut = "off";
defparam \video_data[9] .lut_mask = 64'h0522AF220577AF77;
defparam \video_data[9] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y31_N30
cyclonev_lcell_comb \U4|r[1]~4 (
// Equation(s):
// \U4|r[1]~4_combout  = ( \U4|state [1] & ( \U4|r[0]~1_combout  & ( (!\U4|state[0]~DUPLICATE_q  & ((video_data[9]) # (\U5|always1~2_combout ))) ) ) ) # ( \U4|state [1] & ( !\U4|r[0]~1_combout  & ( (!\U4|state[0]~DUPLICATE_q  & (((\U5|always1~2_combout  & 
// \U4|r[0]~2_combout )) # (video_data[9]))) ) ) )

	.dataa(!\U5|always1~2_combout ),
	.datab(!\U4|r[0]~2_combout ),
	.datac(!video_data[9]),
	.datad(!\U4|state[0]~DUPLICATE_q ),
	.datae(!\U4|state [1]),
	.dataf(!\U4|r[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|r[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|r[1]~4 .extended_lut = "off";
defparam \U4|r[1]~4 .lut_mask = 64'h00001F0000005F00;
defparam \U4|r[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N92
cyclonev_io_ibuf \OV7670_DATA[2]~input (
	.i(OV7670_DATA[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\OV7670_DATA[2]~input_o ));
// synopsys translate_off
defparam \OV7670_DATA[2]~input .bus_hold = "false";
defparam \OV7670_DATA[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X64_Y16_N24
cyclonev_lcell_comb \DUT1|red[2]~feeder (
// Equation(s):
// \DUT1|red[2]~feeder_combout  = ( \OV7670_DATA[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\OV7670_DATA[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT1|red[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT1|red[2]~feeder .extended_lut = "off";
defparam \DUT1|red[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DUT1|red[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y16_N26
dffeas \DUT1|red[2] (
	.clk(\OV7670_PCLK~inputCLKENA0_outclk ),
	.d(\DUT1|red[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DUT1|red[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|red [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|red[2] .is_wysiwyg = "true";
defparam \DUT1|red[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y26_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_bit_number = 10;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_b_first_bit_number = 10;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y30_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_bit_number = 10;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_b_first_bit_number = 10;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y30_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 10;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_bit_number = 10;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y32_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress[8]~DUPLICATE_q ,\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 10;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_b_first_bit_number = 10;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N18
cyclonev_lcell_comb \U3|data_out[10]~13 (
// Equation(s):
// \U3|data_out[10]~13_combout  = ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70~portbdataout  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82~portbdataout )) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b 
// [0] & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94~portbdataout ))) ) ) ) # ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( 
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70~portbdataout  & ( (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58~portbdataout ) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]) ) ) ) # ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70~portbdataout  & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82~portbdataout )) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94~portbdataout ))) ) ) ) # ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70~portbdataout  & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58~portbdataout ) ) ) )

	.dataa(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82~portbdataout ),
	.datab(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94~portbdataout ),
	.datac(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58~portbdataout ),
	.datae(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.dataf(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|data_out[10]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|data_out[10]~13 .extended_lut = "off";
defparam \U3|data_out[10]~13 .lut_mask = 64'h00F053530FFF5353;
defparam \U3|data_out[10]~13 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y18_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y18_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 10;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_bit_number = 10;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y17_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 10;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_bit_number = 10;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y19_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 10;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_bit_number = 10;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X50_Y19_N12
cyclonev_lcell_comb \U3|data_out[10]~10 (
// Equation(s):
// \U3|data_out[10]~10_combout  = ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34~portbdataout  & ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22~portbdataout  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )) # 
// (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10~portbdataout ))) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) # (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46~portbdataout )))) ) ) ) # ( 
// !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34~portbdataout  & ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22~portbdataout  & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b 
// [0] & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10~portbdataout  & ((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & (((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) # 
// (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46~portbdataout )))) ) ) ) # ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34~portbdataout  & ( 
// !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22~portbdataout  & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )) # (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10~portbdataout ))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46~portbdataout  & 
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )))) ) ) ) # ( !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34~portbdataout  & ( 
// !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22~portbdataout  & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10~portbdataout  & ((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46~portbdataout  & 
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )))) ) ) )

	.dataa(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10~portbdataout ),
	.datac(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46~portbdataout ),
	.datad(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datae(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34~portbdataout ),
	.dataf(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|data_out[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|data_out[10]~10 .extended_lut = "off";
defparam \U3|data_out[10]~10 .lut_mask = 64'h220522AF770577AF;
defparam \U3|data_out[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y22_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_bit_number = 10;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_b_first_bit_number = 10;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y24_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 10;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_bit_number = 10;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y32_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress[8]~DUPLICATE_q ,\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 10;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_b_first_bit_number = 10;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y23_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_bit_number = 10;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_b_first_bit_number = 10;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N36
cyclonev_lcell_comb \U3|data_out[10]~11 (
// Equation(s):
// \U3|data_out[10]~11_combout  = ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70~portbdataout  & ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94~portbdataout  & ( 
// ((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58~portbdataout ))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82~portbdataout ))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]) ) ) ) # ( !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70~portbdataout  & ( 
// \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94~portbdataout  & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58~portbdataout ))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82~portbdataout )))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )))) ) ) ) # ( 
// \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70~portbdataout  & ( !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94~portbdataout  & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b 
// [0] & ((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58~portbdataout ))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82~portbdataout )))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & (((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )))) ) ) ) # ( 
// !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70~portbdataout  & ( !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94~portbdataout  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & ((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58~portbdataout ))) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82~portbdataout )))) ) ) )

	.dataa(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82~portbdataout ),
	.datab(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58~portbdataout ),
	.datac(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datae(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70~portbdataout ),
	.dataf(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|data_out[10]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|data_out[10]~11 .extended_lut = "off";
defparam \U3|data_out[10]~11 .lut_mask = 64'h30503F50305F3F5F;
defparam \U3|data_out[10]~11 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y31_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 10;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_bit_number = 10;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y29_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 10;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_bit_number = 10;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y22_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y30_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 10;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_bit_number = 10;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N24
cyclonev_lcell_comb \U3|data_out[10]~12 (
// Equation(s):
// \U3|data_out[10]~12_combout  = ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10~portbdataout  & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34~portbdataout  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]) # ((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22~portbdataout ))) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46~portbdataout ))) ) ) ) # ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10~portbdataout  & ( 
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34~portbdataout  & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )))) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22~portbdataout ))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46~portbdataout )))) ) ) ) # ( 
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10~portbdataout  & ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34~portbdataout  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & (((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & ((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22~portbdataout ))) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46~portbdataout )))) ) ) ) # ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10~portbdataout  & ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34~portbdataout  & ( (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22~portbdataout ))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46~portbdataout )))) ) ) )

	.dataa(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46~portbdataout ),
	.datab(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22~portbdataout ),
	.datac(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datae(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10~portbdataout ),
	.dataf(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|data_out[10]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|data_out[10]~12 .extended_lut = "off";
defparam \U3|data_out[10]~12 .lut_mask = 64'h0305F30503F5F3F5;
defparam \U3|data_out[10]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N48
cyclonev_lcell_comb \video_data[10] (
// Equation(s):
// video_data[10] = LCELL(( \U3|data_out[10]~11_combout  & ( \U3|data_out[10]~12_combout  & ( (!\U3|rdaddress [16] & (((\U3|data_out[10]~10_combout )) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]))) # (\U3|rdaddress 
// [16] & ((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]) # ((\U3|data_out[10]~13_combout )))) ) ) ) # ( !\U3|data_out[10]~11_combout  & ( \U3|data_out[10]~12_combout  & ( (!\U3|rdaddress [16] & 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\U3|data_out[10]~10_combout )))) # (\U3|rdaddress [16] & ((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]) # 
// ((\U3|data_out[10]~13_combout )))) ) ) ) # ( \U3|data_out[10]~11_combout  & ( !\U3|data_out[10]~12_combout  & ( (!\U3|rdaddress [16] & (((\U3|data_out[10]~10_combout )) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]))) 
// # (\U3|rdaddress [16] & (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & (\U3|data_out[10]~13_combout ))) ) ) ) # ( !\U3|data_out[10]~11_combout  & ( !\U3|data_out[10]~12_combout  & ( (!\U3|rdaddress [16] & 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\U3|data_out[10]~10_combout )))) # (\U3|rdaddress [16] & (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\U3|data_out[10]~13_combout ))) ) ) ))

	.dataa(!\U3|rdaddress [16]),
	.datab(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(!\U3|data_out[10]~13_combout ),
	.datad(!\U3|data_out[10]~10_combout ),
	.datae(!\U3|data_out[10]~11_combout ),
	.dataf(!\U3|data_out[10]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(video_data[10]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \video_data[10] .extended_lut = "off";
defparam \video_data[10] .lut_mask = 64'h018923AB45CD67EF;
defparam \video_data[10] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y31_N51
cyclonev_lcell_comb \U4|r[2]~5 (
// Equation(s):
// \U4|r[2]~5_combout  = ( \U5|always1~2_combout  & ( !\U4|state[0]~DUPLICATE_q  & ( (\U4|state [1] & (((\U4|r[0]~1_combout ) # (\U4|r[0]~2_combout )) # (video_data[10]))) ) ) ) # ( !\U5|always1~2_combout  & ( !\U4|state[0]~DUPLICATE_q  & ( (video_data[10] & 
// \U4|state [1]) ) ) )

	.dataa(!video_data[10]),
	.datab(!\U4|r[0]~2_combout ),
	.datac(!\U4|r[0]~1_combout ),
	.datad(!\U4|state [1]),
	.datae(!\U5|always1~2_combout ),
	.dataf(!\U4|state[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|r[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|r[2]~5 .extended_lut = "off";
defparam \U4|r[2]~5 .lut_mask = 64'h0055007F00000000;
defparam \U4|r[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N75
cyclonev_io_ibuf \OV7670_DATA[3]~input (
	.i(OV7670_DATA[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\OV7670_DATA[3]~input_o ));
// synopsys translate_off
defparam \OV7670_DATA[3]~input .bus_hold = "false";
defparam \OV7670_DATA[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X64_Y16_N54
cyclonev_lcell_comb \DUT1|red[3]~feeder (
// Equation(s):
// \DUT1|red[3]~feeder_combout  = ( \OV7670_DATA[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\OV7670_DATA[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT1|red[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT1|red[3]~feeder .extended_lut = "off";
defparam \DUT1|red[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DUT1|red[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y16_N56
dffeas \DUT1|red[3] (
	.clk(\OV7670_PCLK~inputCLKENA0_outclk ),
	.d(\DUT1|red[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DUT1|red[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|red [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|red[3] .is_wysiwyg = "true";
defparam \DUT1|red[3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y28_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 11;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_bit_number = 11;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y29_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 11;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_bit_number = 11;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y22_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_bit_number = 11;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_b_first_bit_number = 11;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y28_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_bit_number = 11;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_b_first_bit_number = 11;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N42
cyclonev_lcell_comb \U3|data_out[11]~18 (
// Equation(s):
// \U3|data_out[11]~18_combout  = ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95~portbdataout  & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95~portbdataout  & ( ((!\U3|rdaddress [16] & 
// (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47~portbdataout )) # (\U3|rdaddress [16] & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47~portbdataout )))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]) ) ) ) # ( !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95~portbdataout  & ( 
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95~portbdataout  & ( (!\U3|rdaddress [16] & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47~portbdataout  & 
// ((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2])))) # (\U3|rdaddress [16] & (((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47~portbdataout )))) ) ) ) # ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95~portbdataout  & ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95~portbdataout  & ( (!\U3|rdaddress [16] & (((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2])) # 
// (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47~portbdataout ))) # (\U3|rdaddress [16] & (((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47~portbdataout  & 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2])))) ) ) ) # ( !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95~portbdataout  & ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95~portbdataout  & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & ((!\U3|rdaddress [16] & 
// (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47~portbdataout )) # (\U3|rdaddress [16] & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47~portbdataout ))))) ) ) )

	.dataa(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47~portbdataout ),
	.datab(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47~portbdataout ),
	.datac(!\U3|rdaddress [16]),
	.datad(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datae(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95~portbdataout ),
	.dataf(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|data_out[11]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|data_out[11]~18 .extended_lut = "off";
defparam \U3|data_out[11]~18 .lut_mask = 64'h530053F0530F53FF;
defparam \U3|data_out[11]~18 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y28_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 11;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_bit_number = 11;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y28_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress[8]~DUPLICATE_q ,\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 11;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_b_first_bit_number = 11;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y26_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 11;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_bit_number = 11;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y11_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 11;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_b_first_bit_number = 11;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N6
cyclonev_lcell_comb \U3|data_out[11]~16 (
// Equation(s):
// \U3|data_out[11]~16_combout  = ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & ( \U3|rdaddress [16] & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71~portbdataout  ) ) ) # ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & ( \U3|rdaddress [16] & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23~portbdataout  ) ) ) # ( 
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & ( !\U3|rdaddress [16] & ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71~portbdataout  ) ) ) # ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & ( !\U3|rdaddress [16] & ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23~portbdataout  ) ) )

	.dataa(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23~portbdataout ),
	.datab(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71~portbdataout ),
	.datac(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23~portbdataout ),
	.datad(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71~portbdataout ),
	.datae(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.dataf(!\U3|rdaddress [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|data_out[11]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|data_out[11]~16 .extended_lut = "off";
defparam \U3|data_out[11]~16 .lut_mask = 64'h555500FF0F0F3333;
defparam \U3|data_out[11]~16 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y23_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_bit_number = 11;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_b_first_bit_number = 11;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y11_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 11;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_bit_number = 11;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y26_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 11;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_bit_number = 11;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y26_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_bit_number = 11;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_b_first_bit_number = 11;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N36
cyclonev_lcell_comb \U3|data_out[11]~17 (
// Equation(s):
// \U3|data_out[11]~17_combout  = ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83~portbdataout  & ( (!\U3|rdaddress [16]) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83~portbdataout ) ) ) ) # ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & ( 
// \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83~portbdataout  & ( (!\U3|rdaddress [16] & ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35~portbdataout ))) # (\U3|rdaddress [16] & 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35~portbdataout )) ) ) ) # ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & ( 
// !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83~portbdataout  & ( (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83~portbdataout  & \U3|rdaddress [16]) ) ) ) # ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & ( !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83~portbdataout  & ( (!\U3|rdaddress [16] & 
// ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35~portbdataout ))) # (\U3|rdaddress [16] & (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35~portbdataout )) ) ) )

	.dataa(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83~portbdataout ),
	.datab(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35~portbdataout ),
	.datac(!\U3|rdaddress [16]),
	.datad(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35~portbdataout ),
	.datae(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.dataf(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|data_out[11]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|data_out[11]~17 .extended_lut = "off";
defparam \U3|data_out[11]~17 .lut_mask = 64'h03F3050503F3F5F5;
defparam \U3|data_out[11]~17 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y21_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y25_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 11;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_bit_number = 11;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y27_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress[8]~DUPLICATE_q ,\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y17_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 11;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_bit_number = 11;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N54
cyclonev_lcell_comb \U3|data_out[11]~15 (
// Equation(s):
// \U3|data_out[11]~15_combout  = ( \U3|rdaddress [16] & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59~portbdataout  & ( (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11~portbdataout ) ) ) ) # ( !\U3|rdaddress [16] & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59~portbdataout  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11~portbdataout ))) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b 
// [2] & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59~portbdataout )) ) ) ) # ( \U3|rdaddress [16] & ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59~portbdataout  & ( 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11~portbdataout  & !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]) ) ) ) # ( !\U3|rdaddress [16] & ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59~portbdataout  & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11~portbdataout ))) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59~portbdataout )) ) ) )

	.dataa(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11~portbdataout ),
	.datab(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59~portbdataout ),
	.datac(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11~portbdataout ),
	.datad(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datae(!\U3|rdaddress [16]),
	.dataf(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|data_out[11]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|data_out[11]~15 .extended_lut = "off";
defparam \U3|data_out[11]~15 .lut_mask = 64'h0F3355000F3355FF;
defparam \U3|data_out[11]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N12
cyclonev_lcell_comb \video_data[11] (
// Equation(s):
// video_data[11] = LCELL(( \U3|data_out[11]~17_combout  & ( \U3|data_out[11]~15_combout  & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]) # 
// ((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\U3|data_out[11]~16_combout ))) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (\U3|data_out[11]~18_combout ))) ) ) ) # ( !\U3|data_out[11]~17_combout  & ( \U3|data_out[11]~15_combout  & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )))) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\U3|data_out[11]~16_combout ))) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (\U3|data_out[11]~18_combout )))) ) ) ) # ( \U3|data_out[11]~17_combout  & ( !\U3|data_out[11]~15_combout  & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )))) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\U3|data_out[11]~16_combout ))) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (\U3|data_out[11]~18_combout )))) ) ) ) # ( !\U3|data_out[11]~17_combout  & ( !\U3|data_out[11]~15_combout  & ( (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\U3|data_out[11]~16_combout ))) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (\U3|data_out[11]~18_combout )))) ) ) ))

	.dataa(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(!\U3|data_out[11]~18_combout ),
	.datac(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datad(!\U3|data_out[11]~16_combout ),
	.datae(!\U3|data_out[11]~17_combout ),
	.dataf(!\U3|data_out[11]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(video_data[11]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \video_data[11] .extended_lut = "off";
defparam \video_data[11] .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \video_data[11] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y31_N21
cyclonev_lcell_comb \U4|r[3]~6 (
// Equation(s):
// \U4|r[3]~6_combout  = ( \U5|always1~2_combout  & ( !\U4|state[0]~DUPLICATE_q  & ( (\U4|state [1] & (((\U4|r[0]~1_combout ) # (\U4|r[0]~2_combout )) # (video_data[11]))) ) ) ) # ( !\U5|always1~2_combout  & ( !\U4|state[0]~DUPLICATE_q  & ( (video_data[11] & 
// \U4|state [1]) ) ) )

	.dataa(!video_data[11]),
	.datab(!\U4|r[0]~2_combout ),
	.datac(!\U4|r[0]~1_combout ),
	.datad(!\U4|state [1]),
	.datae(!\U5|always1~2_combout ),
	.dataf(!\U4|state[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|r[3]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|r[3]~6 .extended_lut = "off";
defparam \U4|r[3]~6 .lut_mask = 64'h0055007F00000000;
defparam \U4|r[3]~6 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X80_Y0_N52
cyclonev_io_ibuf \OV7670_DATA[4]~input (
	.i(OV7670_DATA[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\OV7670_DATA[4]~input_o ));
// synopsys translate_off
defparam \OV7670_DATA[4]~input .bus_hold = "false";
defparam \OV7670_DATA[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X55_Y15_N12
cyclonev_lcell_comb \DUT1|green[0]~feeder (
// Equation(s):
// \DUT1|green[0]~feeder_combout  = ( \OV7670_DATA[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\OV7670_DATA[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT1|green[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT1|green[0]~feeder .extended_lut = "off";
defparam \DUT1|green[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DUT1|green[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y15_N14
dffeas \DUT1|green[0] (
	.clk(\OV7670_PCLK~inputCLKENA0_outclk ),
	.d(\DUT1|green[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DUT1|pixel_ready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|green [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|green[0] .is_wysiwyg = "true";
defparam \DUT1|green[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y20_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 4;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_bit_number = 4;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y16_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 4;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_bit_number = 4;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y20_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X37_Y20_N26
dffeas \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1] .is_wysiwyg = "true";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y20_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_bit_number = 4;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N3
cyclonev_lcell_comb \U3|data_out[4]~22 (
// Equation(s):
// \U3|data_out[4]~22_combout  = ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28~portbdataout  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16~portbdataout ))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40~portbdataout )) ) ) ) # ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28~portbdataout  & ( (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b 
// [1]) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4~portbdataout ) ) ) ) # ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28~portbdataout  & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16~portbdataout ))) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40~portbdataout )) ) ) ) # ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28~portbdataout  & ( (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4~portbdataout  & 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1]) ) ) )

	.dataa(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40~portbdataout ),
	.datab(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16~portbdataout ),
	.datac(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4~portbdataout ),
	.datad(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datae(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.dataf(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|data_out[4]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|data_out[4]~22 .extended_lut = "off";
defparam \U3|data_out[4]~22 .lut_mask = 64'h0F0033550FFF3355;
defparam \U3|data_out[4]~22 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y16_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_bit_number = 4;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_b_first_bit_number = 4;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y20_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_bit_number = 4;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y17_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 4;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_b_first_bit_number = 4;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y18_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_bit_number = 4;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_b_first_bit_number = 4;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N6
cyclonev_lcell_comb \U3|data_out[4]~23 (
// Equation(s):
// \U3|data_out[4]~23_combout  = ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76~portbdataout  & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88~portbdataout ) ) ) ) # ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76~portbdataout  & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & ( (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b 
// [0] & \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88~portbdataout ) ) ) ) # ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76~portbdataout  & ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52~portbdataout )) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64~portbdataout ))) ) ) ) # ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76~portbdataout  & ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52~portbdataout )) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64~portbdataout ))) ) ) )

	.dataa(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88~portbdataout ),
	.datac(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52~portbdataout ),
	.datad(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64~portbdataout ),
	.datae(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76~portbdataout ),
	.dataf(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|data_out[4]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|data_out[4]~23 .extended_lut = "off";
defparam \U3|data_out[4]~23 .lut_mask = 64'h0A5F0A5F1111BBBB;
defparam \U3|data_out[4]~23 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y22_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_bit_number = 4;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y24_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_bit_number = 4;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_b_first_bit_number = 4;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y28_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_bit_number = 4;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_b_first_bit_number = 4;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y24_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 4;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_b_first_bit_number = 4;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N42
cyclonev_lcell_comb \U3|data_out[4]~21 (
// Equation(s):
// \U3|data_out[4]~21_combout  = ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64~portbdataout  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) # (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88~portbdataout ) ) ) ) # ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64~portbdataout  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52~portbdataout )) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76~portbdataout ))) ) ) ) # ( 
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & ( !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64~portbdataout  & ( 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88~portbdataout ) ) ) ) # ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & ( !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64~portbdataout  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52~portbdataout )) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76~portbdataout ))) ) ) )

	.dataa(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52~portbdataout ),
	.datab(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datac(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88~portbdataout ),
	.datad(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76~portbdataout ),
	.datae(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.dataf(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|data_out[4]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|data_out[4]~21 .extended_lut = "off";
defparam \U3|data_out[4]~21 .lut_mask = 64'h447703034477CFCF;
defparam \U3|data_out[4]~21 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y15_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y28_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_bit_number = 4;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y18_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 4;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_bit_number = 4;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y16_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 4;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_bit_number = 4;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N18
cyclonev_lcell_comb \U3|data_out[4]~20 (
// Equation(s):
// \U3|data_out[4]~20_combout  = ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40~portbdataout  ) ) ) # ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28~portbdataout  ) ) ) # ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b 
// [0] & ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16~portbdataout  ) ) ) # ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4~portbdataout  
// ) ) )

	.dataa(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4~portbdataout ),
	.datab(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28~portbdataout ),
	.datac(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16~portbdataout ),
	.datad(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40~portbdataout ),
	.datae(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.dataf(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|data_out[4]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|data_out[4]~20 .extended_lut = "off";
defparam \U3|data_out[4]~20 .lut_mask = 64'h55550F0F333300FF;
defparam \U3|data_out[4]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N36
cyclonev_lcell_comb \video_data[4] (
// Equation(s):
// video_data[4] = LCELL(( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & ( \U3|data_out[4]~20_combout  & ( (!\U3|rdaddress [16] & ((\U3|data_out[4]~21_combout ))) # (\U3|rdaddress [16] & (\U3|data_out[4]~23_combout )) ) ) 
// ) # ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & ( \U3|data_out[4]~20_combout  & ( (!\U3|rdaddress [16]) # (\U3|data_out[4]~22_combout ) ) ) ) # ( 
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & ( !\U3|data_out[4]~20_combout  & ( (!\U3|rdaddress [16] & ((\U3|data_out[4]~21_combout ))) # (\U3|rdaddress [16] & (\U3|data_out[4]~23_combout )) ) ) ) # ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & ( !\U3|data_out[4]~20_combout  & ( (\U3|data_out[4]~22_combout  & \U3|rdaddress [16]) ) ) ))

	.dataa(!\U3|data_out[4]~22_combout ),
	.datab(!\U3|data_out[4]~23_combout ),
	.datac(!\U3|rdaddress [16]),
	.datad(!\U3|data_out[4]~21_combout ),
	.datae(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.dataf(!\U3|data_out[4]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(video_data[4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \video_data[4] .extended_lut = "off";
defparam \video_data[4] .lut_mask = 64'h050503F3F5F503F3;
defparam \video_data[4] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y31_N12
cyclonev_lcell_comb \U4|g[0]~0 (
// Equation(s):
// \U4|g[0]~0_combout  = ( \U5|always1~2_combout  & ( video_data[4] & ( (\U4|state [1] & !\U4|state[0]~DUPLICATE_q ) ) ) ) # ( !\U5|always1~2_combout  & ( video_data[4] & ( (\U4|state [1] & !\U4|state[0]~DUPLICATE_q ) ) ) ) # ( \U5|always1~2_combout  & ( 
// !video_data[4] & ( (\U4|state [1] & (!\U4|state[0]~DUPLICATE_q  & ((\U4|r[0]~1_combout ) # (\U4|r[0]~2_combout )))) ) ) )

	.dataa(!\U4|state [1]),
	.datab(!\U4|r[0]~2_combout ),
	.datac(!\U4|state[0]~DUPLICATE_q ),
	.datad(!\U4|r[0]~1_combout ),
	.datae(!\U5|always1~2_combout ),
	.dataf(!video_data[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|g[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|g[0]~0 .extended_lut = "off";
defparam \U4|g[0]~0 .lut_mask = 64'h0000105050505050;
defparam \U4|g[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N35
cyclonev_io_ibuf \OV7670_DATA[5]~input (
	.i(OV7670_DATA[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\OV7670_DATA[5]~input_o ));
// synopsys translate_off
defparam \OV7670_DATA[5]~input .bus_hold = "false";
defparam \OV7670_DATA[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X62_Y13_N39
cyclonev_lcell_comb \DUT1|green[1]~feeder (
// Equation(s):
// \DUT1|green[1]~feeder_combout  = ( \OV7670_DATA[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\OV7670_DATA[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT1|green[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT1|green[1]~feeder .extended_lut = "off";
defparam \DUT1|green[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DUT1|green[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y13_N41
dffeas \DUT1|green[1] (
	.clk(\OV7670_PCLK~inputCLKENA0_outclk ),
	.d(\DUT1|green[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DUT1|pixel_ready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|green [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|green[1] .is_wysiwyg = "true";
defparam \DUT1|green[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y10_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_bit_number = 5;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y33_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_bit_number = 5;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_b_first_bit_number = 5;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y26_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_bit_number = 5;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y9_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_bit_number = 5;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_b_first_bit_number = 5;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N30
cyclonev_lcell_comb \U3|data_out[5]~27 (
// Equation(s):
// \U3|data_out[5]~27_combout  = ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29~portbdataout  & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77~portbdataout  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & (((!\U3|rdaddress [16])) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29~portbdataout ))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\U3|rdaddress [16]) # (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77~portbdataout )))) ) ) ) # ( 
// !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29~portbdataout  & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77~portbdataout  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29~portbdataout  & ((\U3|rdaddress [16])))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\U3|rdaddress [16]) # (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77~portbdataout )))) ) ) ) # ( 
// \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29~portbdataout  & ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77~portbdataout  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & (((!\U3|rdaddress [16])) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29~portbdataout ))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77~portbdataout  & !\U3|rdaddress [16])))) ) ) ) # ( 
// !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29~portbdataout  & ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77~portbdataout  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29~portbdataout  & ((\U3|rdaddress [16])))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77~portbdataout  & !\U3|rdaddress [16])))) ) ) )

	.dataa(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datab(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29~portbdataout ),
	.datac(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77~portbdataout ),
	.datad(!\U3|rdaddress [16]),
	.datae(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29~portbdataout ),
	.dataf(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|data_out[5]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|data_out[5]~27 .extended_lut = "off";
defparam \U3|data_out[5]~27 .lut_mask = 64'h0522AF220577AF77;
defparam \U3|data_out[5]~27 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y24_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 5;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_bit_number = 5;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y22_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 5;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_bit_number = 5;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y32_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 5;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_b_first_bit_number = 5;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y26_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 5;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_b_first_bit_number = 5;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N54
cyclonev_lcell_comb \U3|data_out[5]~26 (
// Equation(s):
// \U3|data_out[5]~26_combout  = ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65~portbdataout  & ( \U3|rdaddress [16] & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17~portbdataout )) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65~portbdataout ))) ) ) ) # ( !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65~portbdataout  & ( \U3|rdaddress [16] & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17~portbdataout )) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b 
// [2] & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65~portbdataout ))) ) ) ) # ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65~portbdataout  & ( !\U3|rdaddress [16] & ( 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]) # (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17~portbdataout ) ) ) ) # ( 
// !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65~portbdataout  & ( !\U3|rdaddress [16] & ( (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17~portbdataout  & 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]) ) ) )

	.dataa(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17~portbdataout ),
	.datab(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17~portbdataout ),
	.datac(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65~portbdataout ),
	.datae(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65~portbdataout ),
	.dataf(!\U3|rdaddress [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|data_out[5]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|data_out[5]~26 .extended_lut = "off";
defparam \U3|data_out[5]~26 .lut_mask = 64'h50505F5F303F303F;
defparam \U3|data_out[5]~26 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y24_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y26_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_bit_number = 5;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y12_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y27_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_bit_number = 5;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N0
cyclonev_lcell_comb \U3|data_out[5]~25 (
// Equation(s):
// \U3|data_out[5]~25_combout  = ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5~portbdataout  & ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53~portbdataout  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\U3|rdaddress [16])) # (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5~portbdataout ))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & (((!\U3|rdaddress [16]) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53~portbdataout )))) ) ) ) # ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5~portbdataout  & ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53~portbdataout  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5~portbdataout  & (!\U3|rdaddress [16]))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & (((!\U3|rdaddress [16]) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53~portbdataout )))) ) ) ) # ( 
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5~portbdataout  & ( !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53~portbdataout  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\U3|rdaddress [16])) # (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5~portbdataout ))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\U3|rdaddress [16] & \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53~portbdataout )))) ) ) ) # ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5~portbdataout  & ( !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53~portbdataout  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5~portbdataout  & (!\U3|rdaddress [16]))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\U3|rdaddress [16] & \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53~portbdataout )))) ) ) )

	.dataa(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5~portbdataout ),
	.datab(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(!\U3|rdaddress [16]),
	.datad(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53~portbdataout ),
	.datae(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5~portbdataout ),
	.dataf(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|data_out[5]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|data_out[5]~25 .extended_lut = "off";
defparam \U3|data_out[5]~25 .lut_mask = 64'h40434C4F70737C7F;
defparam \U3|data_out[5]~25 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y33_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 5;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_bit_number = 5;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y33_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress[8]~DUPLICATE_q ,\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_bit_number = 5;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_b_first_bit_number = 5;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y21_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 5;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_bit_number = 5;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y10_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_bit_number = 5;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_b_first_bit_number = 5;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N24
cyclonev_lcell_comb \U3|data_out[5]~28 (
// Equation(s):
// \U3|data_out[5]~28_combout  = ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89~portbdataout  & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & ( (!\U3|rdaddress [16]) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89~portbdataout ) ) ) ) # ( !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89~portbdataout  & ( 
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & ( (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89~portbdataout  & \U3|rdaddress [16]) ) ) ) # ( 
// \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89~portbdataout  & ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & ( (!\U3|rdaddress [16] & 
// ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41~portbdataout ))) # (\U3|rdaddress [16] & (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41~portbdataout )) ) ) ) # ( 
// !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89~portbdataout  & ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & ( (!\U3|rdaddress [16] & 
// ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41~portbdataout ))) # (\U3|rdaddress [16] & (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41~portbdataout )) ) ) )

	.dataa(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41~portbdataout ),
	.datab(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89~portbdataout ),
	.datac(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41~portbdataout ),
	.datad(!\U3|rdaddress [16]),
	.datae(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89~portbdataout ),
	.dataf(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|data_out[5]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|data_out[5]~28 .extended_lut = "off";
defparam \U3|data_out[5]~28 .lut_mask = 64'h0F550F550033FF33;
defparam \U3|data_out[5]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N36
cyclonev_lcell_comb \video_data[5] (
// Equation(s):
// video_data[5] = LCELL(( \U3|data_out[5]~25_combout  & ( \U3|data_out[5]~28_combout  & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )) # (\U3|data_out[5]~27_combout ))) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) # (\U3|data_out[5]~26_combout )))) ) ) ) # ( !\U3|data_out[5]~25_combout  & ( \U3|data_out[5]~28_combout  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & (\U3|data_out[5]~27_combout  & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) # (\U3|data_out[5]~26_combout )))) ) ) ) # ( \U3|data_out[5]~25_combout  & 
// ( !\U3|data_out[5]~28_combout  & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & (((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )) # (\U3|data_out[5]~27_combout ))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\U3|data_out[5]~26_combout  & !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )))) ) ) ) # ( !\U3|data_out[5]~25_combout  & 
// ( !\U3|data_out[5]~28_combout  & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & (\U3|data_out[5]~27_combout  & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\U3|data_out[5]~26_combout  & !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )))) ) ) ))

	.dataa(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(!\U3|data_out[5]~27_combout ),
	.datac(!\U3|data_out[5]~26_combout ),
	.datad(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datae(!\U3|data_out[5]~25_combout ),
	.dataf(!\U3|data_out[5]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(video_data[5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \video_data[5] .extended_lut = "off";
defparam \video_data[5] .lut_mask = 64'h0522AF220577AF77;
defparam \video_data[5] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y31_N6
cyclonev_lcell_comb \U4|g[1]~1 (
// Equation(s):
// \U4|g[1]~1_combout  = ( \U5|always1~2_combout  & ( video_data[5] & ( (!\U4|state[0]~DUPLICATE_q  & \U4|state [1]) ) ) ) # ( !\U5|always1~2_combout  & ( video_data[5] & ( (!\U4|state[0]~DUPLICATE_q  & \U4|state [1]) ) ) ) # ( \U5|always1~2_combout  & ( 
// !video_data[5] & ( (!\U4|state[0]~DUPLICATE_q  & (\U4|state [1] & ((\U4|r[0]~1_combout ) # (\U4|r[0]~2_combout )))) ) ) )

	.dataa(!\U4|state[0]~DUPLICATE_q ),
	.datab(!\U4|r[0]~2_combout ),
	.datac(!\U4|state [1]),
	.datad(!\U4|r[0]~1_combout ),
	.datae(!\U5|always1~2_combout ),
	.dataf(!video_data[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|g[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|g[1]~1 .extended_lut = "off";
defparam \U4|g[1]~1 .lut_mask = 64'h0000020A0A0A0A0A;
defparam \U4|g[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N52
cyclonev_io_ibuf \OV7670_DATA[6]~input (
	.i(OV7670_DATA[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\OV7670_DATA[6]~input_o ));
// synopsys translate_off
defparam \OV7670_DATA[6]~input .bus_hold = "false";
defparam \OV7670_DATA[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X62_Y13_N54
cyclonev_lcell_comb \DUT1|green[2]~feeder (
// Equation(s):
// \DUT1|green[2]~feeder_combout  = ( \OV7670_DATA[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\OV7670_DATA[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT1|green[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT1|green[2]~feeder .extended_lut = "off";
defparam \DUT1|green[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DUT1|green[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y13_N56
dffeas \DUT1|green[2] (
	.clk(\OV7670_PCLK~inputCLKENA0_outclk ),
	.d(\DUT1|green[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DUT1|pixel_ready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|green [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|green[2] .is_wysiwyg = "true";
defparam \DUT1|green[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y8_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 6;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_bit_number = 6;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y17_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y10_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_bit_number = 6;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y16_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 6;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_bit_number = 6;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N42
cyclonev_lcell_comb \U3|data_out[6]~32 (
// Equation(s):
// \U3|data_out[6]~32_combout  = ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42~portbdataout  & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18~portbdataout ) ) ) ) # ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42~portbdataout  & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18~portbdataout  & !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) ) ) ) # ( 
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42~portbdataout  & ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6~portbdataout )) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30~portbdataout ))) ) ) ) # ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42~portbdataout  & ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6~portbdataout )) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30~portbdataout ))) ) ) )

	.dataa(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18~portbdataout ),
	.datab(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datac(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6~portbdataout ),
	.datad(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30~portbdataout ),
	.datae(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42~portbdataout ),
	.dataf(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|data_out[6]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|data_out[6]~32 .extended_lut = "off";
defparam \U3|data_out[6]~32 .lut_mask = 64'h0C3F0C3F44447777;
defparam \U3|data_out[6]~32 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y7_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_bit_number = 6;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_b_first_bit_number = 6;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y15_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_bit_number = 6;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y14_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 6;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_b_first_bit_number = 6;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y16_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_bit_number = 6;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_b_first_bit_number = 6;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X48_Y16_N39
cyclonev_lcell_comb \U3|data_out[6]~31 (
// Equation(s):
// \U3|data_out[6]~31_combout  = ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90~portbdataout  & ( 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]) # (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78~portbdataout ) ) ) ) # ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90~portbdataout  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54~portbdataout )) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] 
// & ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66~portbdataout ))) ) ) ) # ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( 
// !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90~portbdataout  & ( (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78~portbdataout  & !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b 
// [0]) ) ) ) # ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90~portbdataout  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54~portbdataout )) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] 
// & ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66~portbdataout ))) ) ) )

	.dataa(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78~portbdataout ),
	.datab(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54~portbdataout ),
	.datac(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66~portbdataout ),
	.datad(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datae(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.dataf(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|data_out[6]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|data_out[6]~31 .extended_lut = "off";
defparam \U3|data_out[6]~31 .lut_mask = 64'h330F5500330F55FF;
defparam \U3|data_out[6]~31 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y7_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_bit_number = 6;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y14_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 6;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_bit_number = 6;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y10_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y12_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 6;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_bit_number = 6;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y14_N36
cyclonev_lcell_comb \U3|data_out[6]~30 (
// Equation(s):
// \U3|data_out[6]~30_combout  = ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6~portbdataout  & ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18~portbdataout  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) # ((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30~portbdataout )) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42~portbdataout )))) ) ) ) # ( !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6~portbdataout  & ( 
// \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18~portbdataout  & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// ((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30~portbdataout )) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b 
// [0] & ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42~portbdataout ))))) ) ) ) # ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6~portbdataout  & ( 
// !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18~portbdataout  & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// ((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30~portbdataout )) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b 
// [0] & ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42~portbdataout ))))) ) ) ) # ( !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6~portbdataout  & ( 
// !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18~portbdataout  & ( (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// ((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30~portbdataout )) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b 
// [0] & ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42~portbdataout ))))) ) ) )

	.dataa(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30~portbdataout ),
	.datab(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datac(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42~portbdataout ),
	.datad(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datae(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6~portbdataout ),
	.dataf(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|data_out[6]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|data_out[6]~30 .extended_lut = "off";
defparam \U3|data_out[6]~30 .lut_mask = 64'h1103DD0311CFDDCF;
defparam \U3|data_out[6]~30 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y14_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_bit_number = 6;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_b_first_bit_number = 6;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y16_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_bit_number = 6;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_b_first_bit_number = 6;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y12_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 6;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_b_first_bit_number = 6;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y17_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_bit_number = 6;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N30
cyclonev_lcell_comb \U3|data_out[6]~33 (
// Equation(s):
// \U3|data_out[6]~33_combout  = ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66~portbdataout  & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54~portbdataout  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) # ((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78~portbdataout )) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90~portbdataout )))) ) ) ) # ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66~portbdataout  & ( 
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54~portbdataout  & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78~portbdataout ))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90~portbdataout  & 
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )))) ) ) ) # ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66~portbdataout  & ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54~portbdataout  & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78~portbdataout  & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & (((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90~portbdataout )))) ) ) ) # ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66~portbdataout  & ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54~portbdataout  & ( (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// ((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78~portbdataout )) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b 
// [0] & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90~portbdataout ))))) ) ) )

	.dataa(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78~portbdataout ),
	.datac(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90~portbdataout ),
	.datad(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datae(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66~portbdataout ),
	.dataf(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|data_out[6]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|data_out[6]~33 .extended_lut = "off";
defparam \U3|data_out[6]~33 .lut_mask = 64'h00275527AA27FF27;
defparam \U3|data_out[6]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N42
cyclonev_lcell_comb \video_data[6] (
// Equation(s):
// video_data[6] = LCELL(( \U3|data_out[6]~30_combout  & ( \U3|data_out[6]~33_combout  & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & (((!\U3|rdaddress [16])) # (\U3|data_out[6]~32_combout ))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\U3|rdaddress [16]) # (\U3|data_out[6]~31_combout )))) ) ) ) # ( !\U3|data_out[6]~30_combout  & ( \U3|data_out[6]~33_combout  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & (\U3|data_out[6]~32_combout  & ((\U3|rdaddress [16])))) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\U3|rdaddress [16]) # 
// (\U3|data_out[6]~31_combout )))) ) ) ) # ( \U3|data_out[6]~30_combout  & ( !\U3|data_out[6]~33_combout  & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & (((!\U3|rdaddress [16])) # (\U3|data_out[6]~32_combout ))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\U3|data_out[6]~31_combout  & !\U3|rdaddress [16])))) ) ) ) # ( !\U3|data_out[6]~30_combout  & ( !\U3|data_out[6]~33_combout  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & (\U3|data_out[6]~32_combout  & ((\U3|rdaddress [16])))) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (((\U3|data_out[6]~31_combout  & !\U3|rdaddress [16])))) ) ) ))

	.dataa(!\U3|data_out[6]~32_combout ),
	.datab(!\U3|data_out[6]~31_combout ),
	.datac(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(!\U3|rdaddress [16]),
	.datae(!\U3|data_out[6]~30_combout ),
	.dataf(!\U3|data_out[6]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(video_data[6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \video_data[6] .extended_lut = "off";
defparam \video_data[6] .lut_mask = 64'h0350F350035FF35F;
defparam \video_data[6] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y31_N15
cyclonev_lcell_comb \U4|g[2]~2 (
// Equation(s):
// \U4|g[2]~2_combout  = ( \U5|always1~2_combout  & ( video_data[6] & ( (\U4|state [1] & !\U4|state[0]~DUPLICATE_q ) ) ) ) # ( !\U5|always1~2_combout  & ( video_data[6] & ( (\U4|state [1] & !\U4|state[0]~DUPLICATE_q ) ) ) ) # ( \U5|always1~2_combout  & ( 
// !video_data[6] & ( (\U4|state [1] & (!\U4|state[0]~DUPLICATE_q  & ((\U4|r[0]~1_combout ) # (\U4|r[0]~2_combout )))) ) ) )

	.dataa(!\U4|state [1]),
	.datab(!\U4|r[0]~2_combout ),
	.datac(!\U4|r[0]~1_combout ),
	.datad(!\U4|state[0]~DUPLICATE_q ),
	.datae(!\U5|always1~2_combout ),
	.dataf(!video_data[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|g[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|g[2]~2 .extended_lut = "off";
defparam \U4|g[2]~2 .lut_mask = 64'h0000150055005500;
defparam \U4|g[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X78_Y0_N52
cyclonev_io_ibuf \OV7670_DATA[7]~input (
	.i(OV7670_DATA[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\OV7670_DATA[7]~input_o ));
// synopsys translate_off
defparam \OV7670_DATA[7]~input .bus_hold = "false";
defparam \OV7670_DATA[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X59_Y11_N12
cyclonev_lcell_comb \DUT1|green[3]~feeder (
// Equation(s):
// \DUT1|green[3]~feeder_combout  = ( \OV7670_DATA[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\OV7670_DATA[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT1|green[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT1|green[3]~feeder .extended_lut = "off";
defparam \DUT1|green[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DUT1|green[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y11_N14
dffeas \DUT1|green[3] (
	.clk(\OV7670_PCLK~inputCLKENA0_outclk ),
	.d(\DUT1|green[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DUT1|pixel_ready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|green [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|green[3] .is_wysiwyg = "true";
defparam \DUT1|green[3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y33_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_bit_number = 7;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y21_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_bit_number = 7;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y30_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_bit_number = 7;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_b_first_bit_number = 7;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y33_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_bit_number = 7;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_b_first_bit_number = 7;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N18
cyclonev_lcell_comb \U3|data_out[7]~37 (
// Equation(s):
// \U3|data_out[7]~37_combout  = ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79~portbdataout  & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & ( (!\U3|rdaddress [16]) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79~portbdataout ) ) ) ) # ( !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79~portbdataout  & ( 
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & ( (\U3|rdaddress [16] & \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79~portbdataout ) ) ) ) # ( 
// \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79~portbdataout  & ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & ( (!\U3|rdaddress [16] & 
// ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31~portbdataout ))) # (\U3|rdaddress [16] & (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31~portbdataout )) ) ) ) # ( 
// !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79~portbdataout  & ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & ( (!\U3|rdaddress [16] & 
// ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31~portbdataout ))) # (\U3|rdaddress [16] & (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31~portbdataout )) ) ) )

	.dataa(!\U3|rdaddress [16]),
	.datab(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31~portbdataout ),
	.datac(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31~portbdataout ),
	.datad(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79~portbdataout ),
	.datae(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79~portbdataout ),
	.dataf(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|data_out[7]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|data_out[7]~37 .extended_lut = "off";
defparam \U3|data_out[7]~37 .lut_mask = 64'h1B1B1B1B0055AAFF;
defparam \U3|data_out[7]~37 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y35_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress[8]~DUPLICATE_q ,\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 7;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_bit_number = 7;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y29_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 7;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_bit_number = 7;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y32_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 7;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_b_first_bit_number = 7;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y34_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress[8]~DUPLICATE_q ,\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 7;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_b_first_bit_number = 7;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N12
cyclonev_lcell_comb \U3|data_out[7]~36 (
// Equation(s):
// \U3|data_out[7]~36_combout  = ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67~portbdataout  & ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67~portbdataout  & ( ((!\U3|rdaddress [16] & 
// ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19~portbdataout ))) # (\U3|rdaddress [16] & (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19~portbdataout ))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]) ) ) ) # ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67~portbdataout  & ( 
// \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67~portbdataout  & ( (!\U3|rdaddress [16] & (((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19~portbdataout ) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2])))) # (\U3|rdaddress [16] & (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19~portbdataout  & 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]))) ) ) ) # ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67~portbdataout  & ( 
// !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67~portbdataout  & ( (!\U3|rdaddress [16] & (((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19~portbdataout )))) # (\U3|rdaddress [16] & (((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2])) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19~portbdataout ))) ) ) ) # ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67~portbdataout  & ( 
// !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67~portbdataout  & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & ((!\U3|rdaddress [16] & 
// ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19~portbdataout ))) # (\U3|rdaddress [16] & (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19~portbdataout )))) ) ) )

	.dataa(!\U3|rdaddress [16]),
	.datab(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19~portbdataout ),
	.datac(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19~portbdataout ),
	.datae(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67~portbdataout ),
	.dataf(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|data_out[7]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|data_out[7]~36 .extended_lut = "off";
defparam \U3|data_out[7]~36 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \U3|data_out[7]~36 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y33_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress[8]~DUPLICATE_q ,\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_bit_number = 7;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_b_first_bit_number = 7;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y35_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress[8]~DUPLICATE_q ,\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 7;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_bit_number = 7;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y35_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress[8]~DUPLICATE_q ,\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 7;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_bit_number = 7;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y29_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_bit_number = 7;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_b_first_bit_number = 7;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N48
cyclonev_lcell_comb \U3|data_out[7]~38 (
// Equation(s):
// \U3|data_out[7]~38_combout  = ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91~portbdataout  & ( \U3|rdaddress [16] & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43~portbdataout ))) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91~portbdataout )) ) ) ) # ( !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91~portbdataout  & ( \U3|rdaddress [16] & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43~portbdataout ))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91~portbdataout )) ) ) ) # ( 
// \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91~portbdataout  & ( !\U3|rdaddress [16] & ( (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43~portbdataout ) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]) ) ) ) # ( !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91~portbdataout  & ( !\U3|rdaddress [16] & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43~portbdataout ) ) ) )

	.dataa(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datab(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91~portbdataout ),
	.datac(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43~portbdataout ),
	.datad(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43~portbdataout ),
	.datae(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91~portbdataout ),
	.dataf(!\U3|rdaddress [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|data_out[7]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|data_out[7]~38 .extended_lut = "off";
defparam \U3|data_out[7]~38 .lut_mask = 64'h00AA55FF1B1B1B1B;
defparam \U3|data_out[7]~38 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y15_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_bit_number = 7;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y34_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress[8]~DUPLICATE_q ,\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_bit_number = 7;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y29_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y25_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N30
cyclonev_lcell_comb \U3|data_out[7]~35 (
// Equation(s):
// \U3|data_out[7]~35_combout  = ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7~portbdataout  & ( \U3|rdaddress [16] & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55~portbdataout ) ) ) ) # ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7~portbdataout  & ( \U3|rdaddress [16] & ( 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55~portbdataout  & \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]) ) ) ) # ( 
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7~portbdataout  & ( !\U3|rdaddress [16] & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7~portbdataout ))) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55~portbdataout )) ) ) ) # ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7~portbdataout  & ( !\U3|rdaddress [16] & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7~portbdataout ))) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b 
// [2] & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55~portbdataout )) ) ) )

	.dataa(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55~portbdataout ),
	.datab(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55~portbdataout ),
	.datac(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7~portbdataout ),
	.datae(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7~portbdataout ),
	.dataf(!\U3|rdaddress [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|data_out[7]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|data_out[7]~35 .extended_lut = "off";
defparam \U3|data_out[7]~35 .lut_mask = 64'h05F505F50303F3F3;
defparam \U3|data_out[7]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N6
cyclonev_lcell_comb \video_data[7] (
// Equation(s):
// video_data[7] = LCELL(( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & ( \U3|data_out[7]~35_combout  & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (\U3|data_out[7]~36_combout )) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\U3|data_out[7]~38_combout ))) ) ) ) # ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ( \U3|data_out[7]~35_combout  & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) # (\U3|data_out[7]~37_combout ) ) ) ) # ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ( !\U3|data_out[7]~35_combout  & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\U3|data_out[7]~36_combout )) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\U3|data_out[7]~38_combout ))) ) ) ) # ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & ( !\U3|data_out[7]~35_combout  & 
// ( (\U3|data_out[7]~37_combout  & \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) ) ) ))

	.dataa(!\U3|data_out[7]~37_combout ),
	.datab(!\U3|data_out[7]~36_combout ),
	.datac(!\U3|data_out[7]~38_combout ),
	.datad(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datae(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.dataf(!\U3|data_out[7]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(video_data[7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \video_data[7] .extended_lut = "off";
defparam \video_data[7] .lut_mask = 64'h0055330FFF55330F;
defparam \video_data[7] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y31_N9
cyclonev_lcell_comb \U4|g[3]~3 (
// Equation(s):
// \U4|g[3]~3_combout  = ( \U5|always1~2_combout  & ( video_data[7] & ( (!\U4|state[0]~DUPLICATE_q  & \U4|state [1]) ) ) ) # ( !\U5|always1~2_combout  & ( video_data[7] & ( (!\U4|state[0]~DUPLICATE_q  & \U4|state [1]) ) ) ) # ( \U5|always1~2_combout  & ( 
// !video_data[7] & ( (!\U4|state[0]~DUPLICATE_q  & (\U4|state [1] & ((\U4|r[0]~1_combout ) # (\U4|r[0]~2_combout )))) ) ) )

	.dataa(!\U4|state[0]~DUPLICATE_q ),
	.datab(!\U4|r[0]~2_combout ),
	.datac(!\U4|r[0]~1_combout ),
	.datad(!\U4|state [1]),
	.datae(!\U5|always1~2_combout ),
	.dataf(!video_data[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|g[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|g[3]~3 .extended_lut = "off";
defparam \U4|g[3]~3 .lut_mask = 64'h0000002A00AA00AA;
defparam \U4|g[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y16_N3
cyclonev_lcell_comb \DUT1|blue[0]~feeder (
// Equation(s):
// \DUT1|blue[0]~feeder_combout  = ( \OV7670_DATA[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\OV7670_DATA[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT1|blue[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT1|blue[0]~feeder .extended_lut = "off";
defparam \DUT1|blue[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DUT1|blue[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y16_N5
dffeas \DUT1|blue[0] (
	.clk(\OV7670_PCLK~inputCLKENA0_outclk ),
	.d(\DUT1|blue[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DUT1|pixel_ready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|blue [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|blue[0] .is_wysiwyg = "true";
defparam \DUT1|blue[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y11_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_b_first_bit_number = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y7_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_b_first_bit_number = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y21_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_bit_number = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y4_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_bit_number = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_b_first_bit_number = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y19_N18
cyclonev_lcell_comb \U3|data_out[0]~43 (
// Equation(s):
// \U3|data_out[0]~43_combout  = ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84~portbdataout  & ( 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60~portbdataout ) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) ) ) ) # ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84~portbdataout  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48~portbdataout ))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72~portbdataout )) ) ) ) # ( 
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84~portbdataout  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60~portbdataout ) ) ) ) # ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84~portbdataout  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48~portbdataout ))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72~portbdataout )) ) ) )

	.dataa(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72~portbdataout ),
	.datab(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datac(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60~portbdataout ),
	.datad(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48~portbdataout ),
	.datae(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.dataf(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|data_out[0]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|data_out[0]~43 .extended_lut = "off";
defparam \U3|data_out[0]~43 .lut_mask = 64'h11DD0C0C11DD3F3F;
defparam \U3|data_out[0]~43 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y15_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y11_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_bit_number = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y31_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_bit_number = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y19_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_bit_number = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y19_N48
cyclonev_lcell_comb \U3|data_out[0]~42 (
// Equation(s):
// \U3|data_out[0]~42_combout  = ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36~portbdataout  & ( 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12~portbdataout ) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) ) ) ) # ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36~portbdataout  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0~portbdataout )) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24~portbdataout ))) ) ) ) # ( 
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36~portbdataout  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12~portbdataout ) ) ) ) # ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36~portbdataout  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0~portbdataout )) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24~portbdataout ))) ) ) )

	.dataa(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0~portbdataout ),
	.datab(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datac(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12~portbdataout ),
	.datad(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24~portbdataout ),
	.datae(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.dataf(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|data_out[0]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|data_out[0]~42 .extended_lut = "off";
defparam \U3|data_out[0]~42 .lut_mask = 64'h44770C0C44773F3F;
defparam \U3|data_out[0]~42 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y14_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_bit_number = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y10_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y24_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_bit_number = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y13_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_bit_number = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X50_Y19_N6
cyclonev_lcell_comb \U3|data_out[0]~40 (
// Equation(s):
// \U3|data_out[0]~40_combout  = ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24~portbdataout  & ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12~portbdataout  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) # 
// (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0~portbdataout )))) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )) # (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36~portbdataout ))) ) ) ) # ( 
// !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24~portbdataout  & ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12~portbdataout  & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b 
// [0] & (((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0~portbdataout  & !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & (((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )) # 
// (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36~portbdataout ))) ) ) ) # ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24~portbdataout  & ( 
// !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12~portbdataout  & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) # (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0~portbdataout )))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36~portbdataout  & 
// ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )))) ) ) ) # ( !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24~portbdataout  & ( 
// !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12~portbdataout  & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0~portbdataout  & !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36~portbdataout  & 
// ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )))) ) ) )

	.dataa(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36~portbdataout ),
	.datac(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0~portbdataout ),
	.datad(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datae(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24~portbdataout ),
	.dataf(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|data_out[0]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|data_out[0]~40 .extended_lut = "off";
defparam \U3|data_out[0]~40 .lut_mask = 64'h0A110ABB5F115FBB;
defparam \U3|data_out[0]~40 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y25_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_b_first_bit_number = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y15_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_bit_number = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_b_first_bit_number = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y15_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_b_first_bit_number = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y25_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_bit_number = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y19_N33
cyclonev_lcell_comb \U3|data_out[0]~41 (
// Equation(s):
// \U3|data_out[0]~41_combout  = ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48~portbdataout  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72~portbdataout ))) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b 
// [0] & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84~portbdataout )) ) ) ) # ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( 
// \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48~portbdataout  & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]) # 
// (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60~portbdataout ) ) ) ) # ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( 
// !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48~portbdataout  & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72~portbdataout ))) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84~portbdataout )) ) ) ) # ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( 
// !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48~portbdataout  & ( (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60~portbdataout  & \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b 
// [0]) ) ) )

	.dataa(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60~portbdataout ),
	.datab(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84~portbdataout ),
	.datac(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72~portbdataout ),
	.datae(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.dataf(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|data_out[0]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|data_out[0]~41 .extended_lut = "off";
defparam \U3|data_out[0]~41 .lut_mask = 64'h050503F3F5F503F3;
defparam \U3|data_out[0]~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y19_N12
cyclonev_lcell_comb \video_data[0] (
// Equation(s):
// video_data[0] = LCELL(( \U3|data_out[0]~40_combout  & ( \U3|data_out[0]~41_combout  & ( (!\U3|rdaddress [16]) # ((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\U3|data_out[0]~42_combout ))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & (\U3|data_out[0]~43_combout ))) ) ) ) # ( !\U3|data_out[0]~40_combout  & ( \U3|data_out[0]~41_combout  & ( (!\U3|rdaddress [16] & 
// (((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2])))) # (\U3|rdaddress [16] & ((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\U3|data_out[0]~42_combout ))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & (\U3|data_out[0]~43_combout )))) ) ) ) # ( \U3|data_out[0]~40_combout  & ( !\U3|data_out[0]~41_combout  & ( (!\U3|rdaddress [16] & 
// (((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2])))) # (\U3|rdaddress [16] & ((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\U3|data_out[0]~42_combout ))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & (\U3|data_out[0]~43_combout )))) ) ) ) # ( !\U3|data_out[0]~40_combout  & ( !\U3|data_out[0]~41_combout  & ( (\U3|rdaddress [16] & 
// ((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\U3|data_out[0]~42_combout ))) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & (\U3|data_out[0]~43_combout )))) ) ) ))

	.dataa(!\U3|data_out[0]~43_combout ),
	.datab(!\U3|rdaddress [16]),
	.datac(!\U3|data_out[0]~42_combout ),
	.datad(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datae(!\U3|data_out[0]~40_combout ),
	.dataf(!\U3|data_out[0]~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(video_data[0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \video_data[0] .extended_lut = "off";
defparam \video_data[0] .lut_mask = 64'h0311CF1103DDCFDD;
defparam \video_data[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y31_N36
cyclonev_lcell_comb \U4|b[0]~0 (
// Equation(s):
// \U4|b[0]~0_combout  = ( \U5|always1~2_combout  & ( video_data[0] & ( (!\U4|state[0]~DUPLICATE_q  & \U4|state [1]) ) ) ) # ( !\U5|always1~2_combout  & ( video_data[0] & ( (!\U4|state[0]~DUPLICATE_q  & \U4|state [1]) ) ) ) # ( \U5|always1~2_combout  & ( 
// !video_data[0] & ( (!\U4|state[0]~DUPLICATE_q  & (\U4|state [1] & ((\U4|r[0]~1_combout ) # (\U4|r[0]~2_combout )))) ) ) )

	.dataa(!\U4|state[0]~DUPLICATE_q ),
	.datab(!\U4|r[0]~2_combout ),
	.datac(!\U4|state [1]),
	.datad(!\U4|r[0]~1_combout ),
	.datae(!\U5|always1~2_combout ),
	.dataf(!video_data[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|b[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|b[0]~0 .extended_lut = "off";
defparam \U4|b[0]~0 .lut_mask = 64'h0000020A0A0A0A0A;
defparam \U4|b[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y10_N24
cyclonev_lcell_comb \DUT1|blue[1]~feeder (
// Equation(s):
// \DUT1|blue[1]~feeder_combout  = ( \OV7670_DATA[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\OV7670_DATA[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT1|blue[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT1|blue[1]~feeder .extended_lut = "off";
defparam \DUT1|blue[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DUT1|blue[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y10_N26
dffeas \DUT1|blue[1] (
	.clk(\OV7670_PCLK~inputCLKENA0_outclk ),
	.d(\DUT1|blue[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DUT1|pixel_ready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|blue [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|blue[1] .is_wysiwyg = "true";
defparam \DUT1|blue[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X58_Y9_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_b_first_bit_number = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y8_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_bit_number = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y6_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_b_first_bit_number = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y8_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_bit_number = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N33
cyclonev_lcell_comb \U3|data_out[1]~46 (
// Equation(s):
// \U3|data_out[1]~46_combout  = ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13~portbdataout  & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & ( (!\U3|rdaddress [16] & 
// (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61~portbdataout )) # (\U3|rdaddress [16] & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61~portbdataout ))) ) ) ) # ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13~portbdataout  & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & ( (!\U3|rdaddress [16] & 
// (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61~portbdataout )) # (\U3|rdaddress [16] & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61~portbdataout ))) ) ) ) # ( 
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13~portbdataout  & ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & ( 
// (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13~portbdataout ) # (\U3|rdaddress [16]) ) ) ) # ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13~portbdataout  & ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & ( (!\U3|rdaddress [16] & \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13~portbdataout ) ) ) )

	.dataa(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61~portbdataout ),
	.datab(!\U3|rdaddress [16]),
	.datac(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13~portbdataout ),
	.datad(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61~portbdataout ),
	.datae(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13~portbdataout ),
	.dataf(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|data_out[1]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|data_out[1]~46 .extended_lut = "off";
defparam \U3|data_out[1]~46 .lut_mask = 64'h0C0C3F3F44774477;
defparam \U3|data_out[1]~46 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y12_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_bit_number = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y14_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_bit_number = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y5_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_bit_number = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_b_first_bit_number = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y5_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_bit_number = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_b_first_bit_number = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N42
cyclonev_lcell_comb \U3|data_out[1]~48 (
// Equation(s):
// \U3|data_out[1]~48_combout  = ( \U3|rdaddress [16] & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85~portbdataout  ) ) ) # ( !\U3|rdaddress 
// [16] & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85~portbdataout  ) ) ) # ( \U3|rdaddress [16] & ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37~portbdataout  ) ) ) # ( !\U3|rdaddress [16] & ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37~portbdataout  ) ) )

	.dataa(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37~portbdataout ),
	.datab(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37~portbdataout ),
	.datac(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85~portbdataout ),
	.datad(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85~portbdataout ),
	.datae(!\U3|rdaddress [16]),
	.dataf(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|data_out[1]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|data_out[1]~48 .extended_lut = "off";
defparam \U3|data_out[1]~48 .lut_mask = 64'h5555333300FF0F0F;
defparam \U3|data_out[1]~48 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y13_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_bit_number = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_b_first_bit_number = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y9_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_bit_number = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_b_first_bit_number = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y6_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_bit_number = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y13_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_bit_number = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N48
cyclonev_lcell_comb \U3|data_out[1]~47 (
// Equation(s):
// \U3|data_out[1]~47_combout  = ( \U3|rdaddress [16] & ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25~portbdataout  & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25~portbdataout ))) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73~portbdataout )) ) ) ) # ( !\U3|rdaddress [16] & ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25~portbdataout  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]) # (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73~portbdataout ) ) ) ) # ( \U3|rdaddress [16] & ( 
// !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25~portbdataout  & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25~portbdataout ))) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73~portbdataout )) ) ) ) # ( !\U3|rdaddress [16] & ( !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25~portbdataout  & ( 
// (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73~portbdataout  & \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]) ) ) )

	.dataa(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73~portbdataout ),
	.datab(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73~portbdataout ),
	.datac(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25~portbdataout ),
	.datae(!\U3|rdaddress [16]),
	.dataf(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|data_out[1]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|data_out[1]~47 .extended_lut = "off";
defparam \U3|data_out[1]~47 .lut_mask = 64'h030305F5F3F305F5;
defparam \U3|data_out[1]~47 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y14_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_bit_number = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y13_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y14_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_bit_number = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y13_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N12
cyclonev_lcell_comb \U3|data_out[1]~45 (
// Equation(s):
// \U3|data_out[1]~45_combout  = ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1~portbdataout  & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & ( (!\U3|rdaddress [16] & 
// (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49~portbdataout )) # (\U3|rdaddress [16] & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49~portbdataout ))) ) ) ) # ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1~portbdataout  & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & ( (!\U3|rdaddress [16] & 
// (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49~portbdataout )) # (\U3|rdaddress [16] & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49~portbdataout ))) ) ) ) # ( 
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1~portbdataout  & ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & ( 
// (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1~portbdataout ) # (\U3|rdaddress [16]) ) ) ) # ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1~portbdataout  & ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & ( (!\U3|rdaddress [16] & \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1~portbdataout ) ) ) )

	.dataa(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49~portbdataout ),
	.datab(!\U3|rdaddress [16]),
	.datac(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1~portbdataout ),
	.datad(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49~portbdataout ),
	.datae(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1~portbdataout ),
	.dataf(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|data_out[1]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|data_out[1]~45 .extended_lut = "off";
defparam \U3|data_out[1]~45 .lut_mask = 64'h0C0C3F3F44774477;
defparam \U3|data_out[1]~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N39
cyclonev_lcell_comb \video_data[1] (
// Equation(s):
// video_data[1] = LCELL(( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & ( \U3|data_out[1]~45_combout  & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (\U3|data_out[1]~46_combout )) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\U3|data_out[1]~48_combout ))) ) ) ) # ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ( \U3|data_out[1]~45_combout  & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) # (\U3|data_out[1]~47_combout ) ) ) ) # ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ( !\U3|data_out[1]~45_combout  & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\U3|data_out[1]~46_combout )) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\U3|data_out[1]~48_combout ))) ) ) ) # ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & ( !\U3|data_out[1]~45_combout  & 
// ( (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & \U3|data_out[1]~47_combout ) ) ) ))

	.dataa(!\U3|data_out[1]~46_combout ),
	.datab(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datac(!\U3|data_out[1]~48_combout ),
	.datad(!\U3|data_out[1]~47_combout ),
	.datae(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.dataf(!\U3|data_out[1]~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(video_data[1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \video_data[1] .extended_lut = "off";
defparam \video_data[1] .lut_mask = 64'h00334747CCFF4747;
defparam \video_data[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y31_N39
cyclonev_lcell_comb \U4|b[1]~1 (
// Equation(s):
// \U4|b[1]~1_combout  = ( \U5|always1~2_combout  & ( video_data[1] & ( (!\U4|state[0]~DUPLICATE_q  & \U4|state [1]) ) ) ) # ( !\U5|always1~2_combout  & ( video_data[1] & ( (!\U4|state[0]~DUPLICATE_q  & \U4|state [1]) ) ) ) # ( \U5|always1~2_combout  & ( 
// !video_data[1] & ( (!\U4|state[0]~DUPLICATE_q  & (\U4|state [1] & ((\U4|r[0]~1_combout ) # (\U4|r[0]~2_combout )))) ) ) )

	.dataa(!\U4|state[0]~DUPLICATE_q ),
	.datab(!\U4|r[0]~2_combout ),
	.datac(!\U4|r[0]~1_combout ),
	.datad(!\U4|state [1]),
	.datae(!\U5|always1~2_combout ),
	.dataf(!video_data[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|b[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|b[1]~1 .extended_lut = "off";
defparam \U4|b[1]~1 .lut_mask = 64'h0000002A00AA00AA;
defparam \U4|b[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y13_N12
cyclonev_lcell_comb \DUT1|blue[2]~feeder (
// Equation(s):
// \DUT1|blue[2]~feeder_combout  = ( \OV7670_DATA[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\OV7670_DATA[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT1|blue[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT1|blue[2]~feeder .extended_lut = "off";
defparam \DUT1|blue[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DUT1|blue[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y13_N14
dffeas \DUT1|blue[2] (
	.clk(\OV7670_PCLK~inputCLKENA0_outclk ),
	.d(\DUT1|blue[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DUT1|pixel_ready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|blue [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|blue[2] .is_wysiwyg = "true";
defparam \DUT1|blue[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y25_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 2;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_bit_number = 2;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y10_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_bit_number = 2;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y8_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 2;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_bit_number = 2;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y10_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X45_Y14_N39
cyclonev_lcell_comb \U3|data_out[2]~52 (
// Equation(s):
// \U3|data_out[2]~52_combout  = ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14~portbdataout  & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2~portbdataout  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) # ((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26~portbdataout ))) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38~portbdataout ))) ) ) ) # ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14~portbdataout  & ( 
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2~portbdataout  & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26~portbdataout )))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38~portbdataout  & 
// ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )))) ) ) ) # ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14~portbdataout  & ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2~portbdataout  & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26~portbdataout  & \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & (((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38~portbdataout ))) ) ) ) # ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14~portbdataout  & ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2~portbdataout  & ( (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// ((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26~portbdataout ))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38~portbdataout )))) ) ) )

	.dataa(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38~portbdataout ),
	.datab(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26~portbdataout ),
	.datad(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datae(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14~portbdataout ),
	.dataf(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|data_out[2]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|data_out[2]~52 .extended_lut = "off";
defparam \U3|data_out[2]~52 .lut_mask = 64'h001D331DCC1DFF1D;
defparam \U3|data_out[2]~52 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y18_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 2;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_b_first_bit_number = 2;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y22_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_bit_number = 2;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y11_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_bit_number = 2;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_b_first_bit_number = 2;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y19_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 2;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_b_first_bit_number = 2;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N54
cyclonev_lcell_comb \U3|data_out[2]~53 (
// Equation(s):
// \U3|data_out[2]~53_combout  = ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( 
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86~portbdataout  ) ) ) # ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74~portbdataout  ) ) ) # ( 
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( 
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62~portbdataout  ) ) ) # ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50~portbdataout  ) ) )

	.dataa(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74~portbdataout ),
	.datab(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50~portbdataout ),
	.datac(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86~portbdataout ),
	.datad(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62~portbdataout ),
	.datae(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.dataf(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|data_out[2]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|data_out[2]~53 .extended_lut = "off";
defparam \U3|data_out[2]~53 .lut_mask = 64'h333300FF55550F0F;
defparam \U3|data_out[2]~53 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y19_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y20_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_bit_number = 2;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y17_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 2;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_bit_number = 2;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y13_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 2;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_bit_number = 2;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N36
cyclonev_lcell_comb \U3|data_out[2]~50 (
// Equation(s):
// \U3|data_out[2]~50_combout  = ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38~portbdataout  & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]) # (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26~portbdataout ) ) ) ) # ( 
// !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38~portbdataout  & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( 
// (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26~portbdataout  & !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]) ) ) ) # ( 
// \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38~portbdataout  & ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2~portbdataout )) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] 
// & ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14~portbdataout ))) ) ) ) # ( !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38~portbdataout  & ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2~portbdataout )) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14~portbdataout ))) ) ) )

	.dataa(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2~portbdataout ),
	.datab(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26~portbdataout ),
	.datac(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14~portbdataout ),
	.datad(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datae(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38~portbdataout ),
	.dataf(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|data_out[2]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|data_out[2]~50 .extended_lut = "off";
defparam \U3|data_out[2]~50 .lut_mask = 64'h550F550F330033FF;
defparam \U3|data_out[2]~50 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y18_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 2;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_b_first_bit_number = 2;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y16_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_bit_number = 2;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y7_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_bit_number = 2;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_b_first_bit_number = 2;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y9_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 2;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_b_first_bit_number = 2;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N15
cyclonev_lcell_comb \U3|data_out[2]~51 (
// Equation(s):
// \U3|data_out[2]~51_combout  = ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86~portbdataout  & ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74~portbdataout  & ( 
// ((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50~portbdataout ))) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b 
// [0] & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62~portbdataout ))) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1]) ) ) ) # ( 
// !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86~portbdataout  & ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74~portbdataout  & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b 
// [0] & (((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1]) # (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50~portbdataout )))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62~portbdataout  & ((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b 
// [1])))) ) ) ) # ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86~portbdataout  & ( !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74~portbdataout  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50~portbdataout  & !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b 
// [1])))) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1])) # 
// (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62~portbdataout ))) ) ) ) # ( !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86~portbdataout  & ( 
// !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74~portbdataout  & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & ((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b 
// [0] & ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50~portbdataout ))) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62~portbdataout )))) ) ) )

	.dataa(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62~portbdataout ),
	.datac(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50~portbdataout ),
	.datad(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datae(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86~portbdataout ),
	.dataf(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|data_out[2]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|data_out[2]~51 .extended_lut = "off";
defparam \U3|data_out[2]~51 .lut_mask = 64'h1B001B551BAA1BFF;
defparam \U3|data_out[2]~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N45
cyclonev_lcell_comb \video_data[2] (
// Equation(s):
// video_data[2] = LCELL(( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & ( \U3|data_out[2]~51_combout  & ( (!\U3|rdaddress [16]) # (\U3|data_out[2]~53_combout ) ) ) ) # ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & ( \U3|data_out[2]~51_combout  & ( (!\U3|rdaddress [16] & ((\U3|data_out[2]~50_combout ))) # (\U3|rdaddress [16] & (\U3|data_out[2]~52_combout )) ) ) ) # ( 
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & ( !\U3|data_out[2]~51_combout  & ( (\U3|data_out[2]~53_combout  & \U3|rdaddress [16]) ) ) ) # ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & ( !\U3|data_out[2]~51_combout  & ( (!\U3|rdaddress [16] & ((\U3|data_out[2]~50_combout ))) # (\U3|rdaddress [16] & (\U3|data_out[2]~52_combout )) ) ) ))

	.dataa(!\U3|data_out[2]~52_combout ),
	.datab(!\U3|data_out[2]~53_combout ),
	.datac(!\U3|data_out[2]~50_combout ),
	.datad(!\U3|rdaddress [16]),
	.datae(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.dataf(!\U3|data_out[2]~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(video_data[2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \video_data[2] .extended_lut = "off";
defparam \video_data[2] .lut_mask = 64'h0F5500330F55FF33;
defparam \video_data[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y31_N42
cyclonev_lcell_comb \U4|b[2]~2 (
// Equation(s):
// \U4|b[2]~2_combout  = ( \U5|always1~2_combout  & ( video_data[2] & ( (!\U4|state[0]~DUPLICATE_q  & \U4|state [1]) ) ) ) # ( !\U5|always1~2_combout  & ( video_data[2] & ( (!\U4|state[0]~DUPLICATE_q  & \U4|state [1]) ) ) ) # ( \U5|always1~2_combout  & ( 
// !video_data[2] & ( (!\U4|state[0]~DUPLICATE_q  & (\U4|state [1] & ((\U4|r[0]~1_combout ) # (\U4|r[0]~2_combout )))) ) ) )

	.dataa(!\U4|state[0]~DUPLICATE_q ),
	.datab(!\U4|r[0]~2_combout ),
	.datac(!\U4|state [1]),
	.datad(!\U4|r[0]~1_combout ),
	.datae(!\U5|always1~2_combout ),
	.dataf(!video_data[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|b[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|b[2]~2 .extended_lut = "off";
defparam \U4|b[2]~2 .lut_mask = 64'h0000020A0A0A0A0A;
defparam \U4|b[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y16_N42
cyclonev_lcell_comb \DUT1|blue[3]~feeder (
// Equation(s):
// \DUT1|blue[3]~feeder_combout  = ( \OV7670_DATA[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\OV7670_DATA[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT1|blue[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT1|blue[3]~feeder .extended_lut = "off";
defparam \DUT1|blue[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DUT1|blue[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y16_N44
dffeas \DUT1|blue[3] (
	.clk(\OV7670_PCLK~inputCLKENA0_outclk ),
	.d(\DUT1|blue[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DUT1|pixel_ready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|blue [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|blue[3] .is_wysiwyg = "true";
defparam \DUT1|blue[3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y25_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 3;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_bit_number = 3;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y32_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 3;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_bit_number = 3;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y28_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 3;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_b_first_bit_number = 3;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y30_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress[8]~DUPLICATE_q ,\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 3;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_b_first_bit_number = 3;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N27
cyclonev_lcell_comb \U3|data_out[3]~56 (
// Equation(s):
// \U3|data_out[3]~56_combout  = ( \U3|rdaddress [16] & ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63~portbdataout  & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15~portbdataout )) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63~portbdataout ))) ) ) ) # ( !\U3|rdaddress [16] & ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63~portbdataout  & ( 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]) # (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15~portbdataout ) ) ) ) # ( \U3|rdaddress [16] & ( 
// !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63~portbdataout  & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15~portbdataout )) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63~portbdataout ))) ) ) ) # ( !\U3|rdaddress [16] & ( !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63~portbdataout  & ( 
// (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15~portbdataout  & !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]) ) ) )

	.dataa(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15~portbdataout ),
	.datab(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15~portbdataout ),
	.datad(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63~portbdataout ),
	.datae(!\U3|rdaddress [16]),
	.dataf(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|data_out[3]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|data_out[3]~56 .extended_lut = "off";
defparam \U3|data_out[3]~56 .lut_mask = 64'h44440C3F77770C3F;
defparam \U3|data_out[3]~56 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y25_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_bit_number = 3;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y29_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y23_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y27_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_bit_number = 3;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N30
cyclonev_lcell_comb \U3|data_out[3]~55 (
// Equation(s):
// \U3|data_out[3]~55_combout  = ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3~portbdataout  & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51~portbdataout  & ( 
// ((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3~portbdataout ))) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b 
// [2] & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51~portbdataout ))) # (\U3|rdaddress [16]) ) ) ) # ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3~portbdataout  & ( 
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51~portbdataout  & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3~portbdataout  & !\U3|rdaddress [16])))) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\U3|rdaddress [16])) # 
// (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51~portbdataout ))) ) ) ) # ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3~portbdataout  & ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51~portbdataout  & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\U3|rdaddress [16]) # 
// (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3~portbdataout )))) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51~portbdataout  & ((!\U3|rdaddress [16])))) ) ) ) # ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3~portbdataout  & ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51~portbdataout  & ( (!\U3|rdaddress [16] & ((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3~portbdataout ))) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51~portbdataout )))) ) ) )

	.dataa(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51~portbdataout ),
	.datab(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3~portbdataout ),
	.datad(!\U3|rdaddress [16]),
	.datae(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3~portbdataout ),
	.dataf(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|data_out[3]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|data_out[3]~55 .extended_lut = "off";
defparam \U3|data_out[3]~55 .lut_mask = 64'h1D001DCC1D331DFF;
defparam \U3|data_out[3]~55 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y27_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_bit_number = 3;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_b_first_bit_number = 3;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y31_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_bit_number = 3;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_b_first_bit_number = 3;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y30_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 3;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_bit_number = 3;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y31_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 3;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_bit_number = 3;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N36
cyclonev_lcell_comb \U3|data_out[3]~58 (
// Equation(s):
// \U3|data_out[3]~58_combout  = ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39~portbdataout  & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39~portbdataout  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]) # ((!\U3|rdaddress [16] & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87~portbdataout )) # (\U3|rdaddress [16] & 
// ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87~portbdataout )))) ) ) ) # ( !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39~portbdataout  & ( 
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39~portbdataout  & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\U3|rdaddress [16])))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & ((!\U3|rdaddress [16] & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87~portbdataout )) # (\U3|rdaddress [16] & 
// ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87~portbdataout ))))) ) ) ) # ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39~portbdataout  & ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39~portbdataout  & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & (((!\U3|rdaddress [16])))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & ((!\U3|rdaddress [16] & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87~portbdataout )) # (\U3|rdaddress [16] & 
// ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87~portbdataout ))))) ) ) ) # ( !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39~portbdataout  & ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39~portbdataout  & ( (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & ((!\U3|rdaddress [16] & 
// (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87~portbdataout )) # (\U3|rdaddress [16] & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87~portbdataout ))))) ) ) )

	.dataa(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87~portbdataout ),
	.datab(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87~portbdataout ),
	.datad(!\U3|rdaddress [16]),
	.datae(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39~portbdataout ),
	.dataf(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|data_out[3]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|data_out[3]~58 .extended_lut = "off";
defparam \U3|data_out[3]~58 .lut_mask = 64'h1103DD0311CFDDCF;
defparam \U3|data_out[3]~58 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y31_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress[8]~DUPLICATE_q ,\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_bit_number = 3;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_b_first_bit_number = 3;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y30_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_bit_number = 3;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y31_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_bit_number = 3;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_b_first_bit_number = 3;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y27_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_bit_number = 3;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N6
cyclonev_lcell_comb \U3|data_out[3]~57 (
// Equation(s):
// \U3|data_out[3]~57_combout  = ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75~portbdataout  & ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27~portbdataout  & ( (!\U3|rdaddress [16]) # 
// ((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27~portbdataout ))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75~portbdataout ))) ) ) ) # ( 
// !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75~portbdataout  & ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27~portbdataout  & ( (!\U3|rdaddress [16] & 
// (((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2])))) # (\U3|rdaddress [16] & ((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27~portbdataout ))) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75~portbdataout )))) ) ) ) # ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75~portbdataout  & ( 
// !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27~portbdataout  & ( (!\U3|rdaddress [16] & (((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2])))) # (\U3|rdaddress [16] & 
// ((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27~portbdataout ))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75~portbdataout )))) ) ) ) # ( 
// !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75~portbdataout  & ( !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27~portbdataout  & ( (\U3|rdaddress [16] & 
// ((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27~portbdataout ))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75~portbdataout )))) ) ) )

	.dataa(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75~portbdataout ),
	.datab(!\U3|rdaddress [16]),
	.datac(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27~portbdataout ),
	.datad(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datae(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75~portbdataout ),
	.dataf(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|data_out[3]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|data_out[3]~57 .extended_lut = "off";
defparam \U3|data_out[3]~57 .lut_mask = 64'h031103DDCF11CFDD;
defparam \U3|data_out[3]~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N42
cyclonev_lcell_comb \video_data[3] (
// Equation(s):
// video_data[3] = LCELL(( \U3|data_out[3]~58_combout  & ( \U3|data_out[3]~57_combout  & ( ((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\U3|data_out[3]~55_combout ))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & (\U3|data_out[3]~56_combout ))) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) ) ) ) # ( !\U3|data_out[3]~58_combout  & ( 
// \U3|data_out[3]~57_combout  & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\U3|data_out[3]~55_combout )) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\U3|data_out[3]~56_combout ))) ) ) ) # ( \U3|data_out[3]~58_combout  & ( 
// !\U3|data_out[3]~57_combout  & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\U3|data_out[3]~55_combout )))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\U3|data_out[3]~56_combout )) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ))) ) ) ) # ( !\U3|data_out[3]~58_combout  
// & ( !\U3|data_out[3]~57_combout  & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\U3|data_out[3]~55_combout ))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & (\U3|data_out[3]~56_combout )))) ) ) ))

	.dataa(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datac(!\U3|data_out[3]~56_combout ),
	.datad(!\U3|data_out[3]~55_combout ),
	.datae(!\U3|data_out[3]~58_combout ),
	.dataf(!\U3|data_out[3]~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(video_data[3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \video_data[3] .extended_lut = "off";
defparam \video_data[3] .lut_mask = 64'h048C159D26AE37BF;
defparam \video_data[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y31_N45
cyclonev_lcell_comb \U4|b[3]~3 (
// Equation(s):
// \U4|b[3]~3_combout  = ( \U5|always1~2_combout  & ( video_data[3] & ( (!\U4|state[0]~DUPLICATE_q  & \U4|state [1]) ) ) ) # ( !\U5|always1~2_combout  & ( video_data[3] & ( (!\U4|state[0]~DUPLICATE_q  & \U4|state [1]) ) ) ) # ( \U5|always1~2_combout  & ( 
// !video_data[3] & ( (!\U4|state[0]~DUPLICATE_q  & (\U4|state [1] & ((\U4|r[0]~1_combout ) # (\U4|r[0]~2_combout )))) ) ) )

	.dataa(!\U4|state[0]~DUPLICATE_q ),
	.datab(!\U4|r[0]~2_combout ),
	.datac(!\U4|r[0]~1_combout ),
	.datad(!\U4|state [1]),
	.datae(!\U5|always1~2_combout ),
	.dataf(!video_data[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|b[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|b[3]~3 .extended_lut = "off";
defparam \U4|b[3]~3 .lut_mask = 64'h0000002A00AA00AA;
defparam \U4|b[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y13_N38
dffeas \u_display|bcd0[0] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_display|bcd0[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|bcd0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|bcd0[0] .is_wysiwyg = "true";
defparam \u_display|bcd0[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y13_N5
dffeas \u_display|current_state[0] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_display|current_state[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|current_state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|current_state[0] .is_wysiwyg = "true";
defparam \u_display|current_state[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y13_N3
cyclonev_lcell_comb \u_display|current_state[0]~0 (
// Equation(s):
// \u_display|current_state[0]~0_combout  = !\u_display|current_state [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_display|current_state [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|current_state[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|current_state[0]~0 .extended_lut = "off";
defparam \u_display|current_state[0]~0 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \u_display|current_state[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y13_N4
dffeas \u_display|current_state[0]~DUPLICATE (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_display|current_state[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|current_state[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|current_state[0]~DUPLICATE .is_wysiwyg = "true";
defparam \u_display|current_state[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N21
cyclonev_lcell_comb \u_display|Equal0~2 (
// Equation(s):
// \u_display|Equal0~2_combout  = ( \u_display|current_state [1] & ( !\u_display|current_state[0]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_display|current_state[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_display|current_state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|Equal0~2 .extended_lut = "off";
defparam \u_display|Equal0~2 .lut_mask = 64'h00000000F0F0F0F0;
defparam \u_display|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y13_N19
dffeas \u_display|count[3] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_display|count~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_display|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|count[3] .is_wysiwyg = "true";
defparam \u_display|count[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y13_N8
dffeas \u_display|count[0] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_display|count~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_display|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|count[0] .is_wysiwyg = "true";
defparam \u_display|count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N6
cyclonev_lcell_comb \u_display|count~0 (
// Equation(s):
// \u_display|count~0_combout  = ( \u_display|count [1] & ( (!\u_display|count [0] & ((!\u_display|count [3]) # (\u_display|count [2]))) ) ) # ( !\u_display|count [1] & ( !\u_display|count [0] ) )

	.dataa(gnd),
	.datab(!\u_display|count [3]),
	.datac(!\u_display|count [2]),
	.datad(!\u_display|count [0]),
	.datae(gnd),
	.dataf(!\u_display|count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|count~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|count~0 .extended_lut = "off";
defparam \u_display|count~0 .lut_mask = 64'hFF00FF00CF00CF00;
defparam \u_display|count~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y13_N7
dffeas \u_display|count[0]~DUPLICATE (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_display|count~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_display|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|count[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|count[0]~DUPLICATE .is_wysiwyg = "true";
defparam \u_display|count[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N51
cyclonev_lcell_comb \u_display|count[2]~2 (
// Equation(s):
// \u_display|count[2]~2_combout  = ( \u_display|count[0]~DUPLICATE_q  & ( !\u_display|count [2] $ (((!\u_display|Equal0~2_combout ) # (!\u_display|count [1]))) ) ) # ( !\u_display|count[0]~DUPLICATE_q  & ( \u_display|count [2] ) )

	.dataa(!\u_display|Equal0~2_combout ),
	.datab(gnd),
	.datac(!\u_display|count [1]),
	.datad(!\u_display|count [2]),
	.datae(gnd),
	.dataf(!\u_display|count[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|count[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|count[2]~2 .extended_lut = "off";
defparam \u_display|count[2]~2 .lut_mask = 64'h00FF00FF05FA05FA;
defparam \u_display|count[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y13_N53
dffeas \u_display|count[2] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_display|count[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|count[2] .is_wysiwyg = "true";
defparam \u_display|count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N9
cyclonev_lcell_comb \u_display|count~1 (
// Equation(s):
// \u_display|count~1_combout  = ( \u_display|count[0]~DUPLICATE_q  & ( !\u_display|count [1] ) ) # ( !\u_display|count[0]~DUPLICATE_q  & ( (\u_display|count [1] & ((!\u_display|count [3]) # (\u_display|count [2]))) ) )

	.dataa(!\u_display|count [2]),
	.datab(!\u_display|count [3]),
	.datac(gnd),
	.datad(!\u_display|count [1]),
	.datae(gnd),
	.dataf(!\u_display|count[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|count~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|count~1 .extended_lut = "off";
defparam \u_display|count~1 .lut_mask = 64'h00DD00DDFF00FF00;
defparam \u_display|count~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y13_N11
dffeas \u_display|count[1] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_display|count~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_display|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|count[1] .is_wysiwyg = "true";
defparam \u_display|count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N18
cyclonev_lcell_comb \u_display|count~3 (
// Equation(s):
// \u_display|count~3_combout  = ( \u_display|count[0]~DUPLICATE_q  & ( !\u_display|count [3] $ (((!\u_display|count [1]) # (!\u_display|count [2]))) ) ) # ( !\u_display|count[0]~DUPLICATE_q  & ( (\u_display|count [3] & ((!\u_display|count [1]) # 
// (\u_display|count [2]))) ) )

	.dataa(gnd),
	.datab(!\u_display|count [1]),
	.datac(!\u_display|count [2]),
	.datad(!\u_display|count [3]),
	.datae(gnd),
	.dataf(!\u_display|count[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|count~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|count~3 .extended_lut = "off";
defparam \u_display|count~3 .lut_mask = 64'h00CF00CF03FC03FC;
defparam \u_display|count~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y13_N20
dffeas \u_display|count[3]~DUPLICATE (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_display|count~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_display|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|count[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|count[3]~DUPLICATE .is_wysiwyg = "true";
defparam \u_display|count[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N42
cyclonev_lcell_comb \u_display|Selector0~0 (
// Equation(s):
// \u_display|Selector0~0_combout  = ( \u_display|current_state [1] & ( \u_display|count [1] & ( (\u_display|count[3]~DUPLICATE_q  & (!\u_display|current_state[0]~DUPLICATE_q  & (!\u_display|count [2] & !\u_display|count [0]))) ) ) ) # ( 
// !\u_display|current_state [1] & ( \u_display|count [1] & ( \u_display|current_state[0]~DUPLICATE_q  ) ) ) # ( !\u_display|current_state [1] & ( !\u_display|count [1] & ( \u_display|current_state[0]~DUPLICATE_q  ) ) )

	.dataa(!\u_display|count[3]~DUPLICATE_q ),
	.datab(!\u_display|current_state[0]~DUPLICATE_q ),
	.datac(!\u_display|count [2]),
	.datad(!\u_display|count [0]),
	.datae(!\u_display|current_state [1]),
	.dataf(!\u_display|count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|Selector0~0 .extended_lut = "off";
defparam \u_display|Selector0~0 .lut_mask = 64'h3333000033334000;
defparam \u_display|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y13_N44
dffeas \u_display|current_state[1] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_display|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|current_state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|current_state[1] .is_wysiwyg = "true";
defparam \u_display|current_state[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N39
cyclonev_lcell_comb \u_display|bcd0[1]~2 (
// Equation(s):
// \u_display|bcd0[1]~2_combout  = ( \u_display|bcd0[0]~DUPLICATE_q  & ( (!\u_display|bcd0[3]~0_combout  & (((\u_display|current_state[0]~DUPLICATE_q  & \u_display|bcd0 [1])) # (\u_display|current_state [1]))) # (\u_display|bcd0[3]~0_combout  & 
// (((\u_display|bcd0 [1])))) ) ) # ( !\u_display|bcd0[0]~DUPLICATE_q  & ( (!\u_display|bcd0[3]~0_combout  & (\u_display|current_state[0]~DUPLICATE_q  & (!\u_display|current_state [1] & !\u_display|bcd0 [1]))) # (\u_display|bcd0[3]~0_combout  & 
// (((\u_display|bcd0 [1])))) ) )

	.dataa(!\u_display|bcd0[3]~0_combout ),
	.datab(!\u_display|current_state[0]~DUPLICATE_q ),
	.datac(!\u_display|current_state [1]),
	.datad(!\u_display|bcd0 [1]),
	.datae(gnd),
	.dataf(!\u_display|bcd0[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|bcd0[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|bcd0[1]~2 .extended_lut = "off";
defparam \u_display|bcd0[1]~2 .lut_mask = 64'h205520550A7F0A7F;
defparam \u_display|bcd0[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y13_N41
dffeas \u_display|bcd0[1] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_display|bcd0[1]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|bcd0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|bcd0[1] .is_wysiwyg = "true";
defparam \u_display|bcd0[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y13_N43
dffeas \u_display|current_state[1]~DUPLICATE (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_display|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|current_state[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|current_state[1]~DUPLICATE .is_wysiwyg = "true";
defparam \u_display|current_state[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N0
cyclonev_lcell_comb \u_display|bcd0[3]~4 (
// Equation(s):
// \u_display|bcd0[3]~4_combout  = ( \u_display|bcd0 [3] & ( \u_display|current_state[1]~DUPLICATE_q  & ( \u_display|bcd0 [2] ) ) ) # ( !\u_display|bcd0 [3] & ( \u_display|current_state[1]~DUPLICATE_q  & ( \u_display|bcd0 [2] ) ) ) # ( \u_display|bcd0 [3] & 
// ( !\u_display|current_state[1]~DUPLICATE_q  & ( (\u_display|current_state[0]~DUPLICATE_q  & ((!\u_display|bcd0 [2]) # ((!\u_display|bcd0 [0] & !\u_display|bcd0 [1])))) ) ) ) # ( !\u_display|bcd0 [3] & ( !\u_display|current_state[1]~DUPLICATE_q  & ( 
// (\u_display|current_state[0]~DUPLICATE_q  & (\u_display|bcd0 [2] & ((\u_display|bcd0 [1]) # (\u_display|bcd0 [0])))) ) ) )

	.dataa(!\u_display|bcd0 [0]),
	.datab(!\u_display|current_state[0]~DUPLICATE_q ),
	.datac(!\u_display|bcd0 [2]),
	.datad(!\u_display|bcd0 [1]),
	.datae(!\u_display|bcd0 [3]),
	.dataf(!\u_display|current_state[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|bcd0[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|bcd0[3]~4 .extended_lut = "off";
defparam \u_display|bcd0[3]~4 .lut_mask = 64'h010332300F0F0F0F;
defparam \u_display|bcd0[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y13_N2
dffeas \u_display|bcd0[3] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_display|bcd0[3]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|bcd0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|bcd0[3] .is_wysiwyg = "true";
defparam \u_display|bcd0[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N54
cyclonev_lcell_comb \u_display|bcd0[2]~3 (
// Equation(s):
// \u_display|bcd0[2]~3_combout  = ( \u_display|bcd0 [2] & ( \u_display|current_state[1]~DUPLICATE_q  & ( \u_display|bcd0 [1] ) ) ) # ( !\u_display|bcd0 [2] & ( \u_display|current_state[1]~DUPLICATE_q  & ( \u_display|bcd0 [1] ) ) ) # ( \u_display|bcd0 [2] & 
// ( !\u_display|current_state[1]~DUPLICATE_q  & ( (\u_display|current_state[0]~DUPLICATE_q  & (!\u_display|bcd0 [0] & !\u_display|bcd0 [1])) ) ) ) # ( !\u_display|bcd0 [2] & ( !\u_display|current_state[1]~DUPLICATE_q  & ( (\u_display|bcd0 [3] & 
// (\u_display|current_state[0]~DUPLICATE_q  & ((\u_display|bcd0 [1]) # (\u_display|bcd0 [0])))) ) ) )

	.dataa(!\u_display|bcd0 [3]),
	.datab(!\u_display|current_state[0]~DUPLICATE_q ),
	.datac(!\u_display|bcd0 [0]),
	.datad(!\u_display|bcd0 [1]),
	.datae(!\u_display|bcd0 [2]),
	.dataf(!\u_display|current_state[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|bcd0[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|bcd0[2]~3 .extended_lut = "off";
defparam \u_display|bcd0[2]~3 .lut_mask = 64'h0111300000FF00FF;
defparam \u_display|bcd0[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y13_N56
dffeas \u_display|bcd0[2] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_display|bcd0[2]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|bcd0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|bcd0[2] .is_wysiwyg = "true";
defparam \u_display|bcd0[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N15
cyclonev_lcell_comb \u_display|Equal0~1 (
// Equation(s):
// \u_display|Equal0~1_combout  = (!\u_display|current_state[0]~DUPLICATE_q ) # (\u_display|current_state[1]~DUPLICATE_q )

	.dataa(!\u_display|current_state[1]~DUPLICATE_q ),
	.datab(!\u_display|current_state[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|Equal0~1 .extended_lut = "off";
defparam \u_display|Equal0~1 .lut_mask = 64'hDDDDDDDDDDDDDDDD;
defparam \u_display|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N24
cyclonev_lcell_comb \u_display|bcd0[3]~0 (
// Equation(s):
// \u_display|bcd0[3]~0_combout  = ( \u_display|bcd0[0]~DUPLICATE_q  & ( (!\u_display|bcd0 [2] & (!\u_display|bcd0 [3] & !\u_display|Equal0~1_combout )) ) ) # ( !\u_display|bcd0[0]~DUPLICATE_q  & ( (!\u_display|bcd0 [3] & (!\u_display|Equal0~1_combout  & 
// ((!\u_display|bcd0 [2]) # (!\u_display|bcd0 [1])))) ) )

	.dataa(!\u_display|bcd0 [2]),
	.datab(!\u_display|bcd0 [1]),
	.datac(!\u_display|bcd0 [3]),
	.datad(!\u_display|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\u_display|bcd0[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|bcd0[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|bcd0[3]~0 .extended_lut = "off";
defparam \u_display|bcd0[3]~0 .lut_mask = 64'hE000E000A000A000;
defparam \u_display|bcd0[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N12
cyclonev_lcell_comb \u_display|Equal3~0 (
// Equation(s):
// \u_display|Equal3~0_combout  = (\u_display|current_state[0]~DUPLICATE_q ) # (\u_display|current_state[1]~DUPLICATE_q )

	.dataa(!\u_display|current_state[1]~DUPLICATE_q ),
	.datab(!\u_display|current_state[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|Equal3~0 .extended_lut = "off";
defparam \u_display|Equal3~0 .lut_mask = 64'h7777777777777777;
defparam \u_display|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N39
cyclonev_lcell_comb \U5|always1~3 (
// Equation(s):
// \U5|always1~3_combout  = ( !\U5|x_count [3] & ( (!\U5|y_count [3] & (!\U5|y_count [2] & (\U5|x_count [6] & \U5|y_count [4]))) ) )

	.dataa(!\U5|y_count [3]),
	.datab(!\U5|y_count [2]),
	.datac(!\U5|x_count [6]),
	.datad(!\U5|y_count [4]),
	.datae(gnd),
	.dataf(!\U5|x_count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|always1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|always1~3 .extended_lut = "off";
defparam \U5|always1~3 .lut_mask = 64'h0008000800000000;
defparam \U5|always1~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y33_N36
cyclonev_lcell_comb \U5|always1~4 (
// Equation(s):
// \U5|always1~4_combout  = ( !\U5|y_count [1] & ( !\U5|x_count [5] & ( (\U5|always1~3_combout  & (!\U5|x_count [4] & (!\U5|y_count [0] & \U5|always1~0_combout ))) ) ) )

	.dataa(!\U5|always1~3_combout ),
	.datab(!\U5|x_count [4]),
	.datac(!\U5|y_count [0]),
	.datad(!\U5|always1~0_combout ),
	.datae(!\U5|y_count [1]),
	.dataf(!\U5|x_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|always1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|always1~4 .extended_lut = "off";
defparam \U5|always1~4 .lut_mask = 64'h0040000000000000;
defparam \U5|always1~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y33_N54
cyclonev_lcell_comb \U5|always1~5 (
// Equation(s):
// \U5|always1~5_combout  = ( \U5|always1~4_combout  & ( !\U4|LessThan4~0_combout  & ( (\U4|VGA_BLANK_N~2_combout  & (\U4|VGA_BLANK_N~4_combout  & (\U5|always1~2_combout  & \U4|VGA_BLANK_N~3_combout ))) ) ) )

	.dataa(!\U4|VGA_BLANK_N~2_combout ),
	.datab(!\U4|VGA_BLANK_N~4_combout ),
	.datac(!\U5|always1~2_combout ),
	.datad(!\U4|VGA_BLANK_N~3_combout ),
	.datae(!\U5|always1~4_combout ),
	.dataf(!\U4|LessThan4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|always1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|always1~5 .extended_lut = "off";
defparam \U5|always1~5 .lut_mask = 64'h0000000100000000;
defparam \U5|always1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y19_N14
dffeas \U5|center_blue[0] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(video_data[0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U5|always1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|center_blue [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|center_blue[0] .is_wysiwyg = "true";
defparam \U5|center_blue[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y19_N38
dffeas \U5|center_pixel[8] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(video_data[8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U5|always1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|center_pixel [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|center_pixel[8] .is_wysiwyg = "true";
defparam \U5|center_pixel[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y26_N14
dffeas \U5|center_pixel[11] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(video_data[11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U5|always1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|center_pixel [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|center_pixel[11] .is_wysiwyg = "true";
defparam \U5|center_pixel[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y24_N44
dffeas \U5|center_green[2] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(video_data[6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U5|always1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|center_green [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|center_green[2] .is_wysiwyg = "true";
defparam \U5|center_green[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y26_N50
dffeas \U5|center_pixel[10] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(video_data[10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U5|always1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|center_pixel [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|center_pixel[10] .is_wysiwyg = "true";
defparam \U5|center_pixel[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y24_N38
dffeas \U5|center_green[1] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(video_data[5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U5|always1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|center_green [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|center_green[1] .is_wysiwyg = "true";
defparam \U5|center_green[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y20_N38
dffeas \U5|center_green[0] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(video_data[4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U5|always1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|center_green [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|center_green[0] .is_wysiwyg = "true";
defparam \U5|center_green[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y27_N14
dffeas \U5|center_pixel[9] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(video_data[9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U5|always1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|center_pixel [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|center_pixel[9] .is_wysiwyg = "true";
defparam \U5|center_pixel[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N21
cyclonev_lcell_comb \U5|hsv_converter|LessThan4~0 (
// Equation(s):
// \U5|hsv_converter|LessThan4~0_combout  = ( \U5|center_pixel [9] & ( (\U5|center_green [1] & (\U5|center_green [0] & !\U5|center_pixel [8])) ) ) # ( !\U5|center_pixel [9] & ( ((\U5|center_green [0] & !\U5|center_pixel [8])) # (\U5|center_green [1]) ) )

	.dataa(gnd),
	.datab(!\U5|center_green [1]),
	.datac(!\U5|center_green [0]),
	.datad(!\U5|center_pixel [8]),
	.datae(gnd),
	.dataf(!\U5|center_pixel [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|LessThan4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|LessThan4~0 .extended_lut = "off";
defparam \U5|hsv_converter|LessThan4~0 .lut_mask = 64'h3F333F3303000300;
defparam \U5|hsv_converter|LessThan4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y29_N8
dffeas \U5|center_green[3] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(video_data[7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U5|always1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|center_green [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|center_green[3] .is_wysiwyg = "true";
defparam \U5|center_green[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N24
cyclonev_lcell_comb \U5|hsv_converter|LessThan4~1 (
// Equation(s):
// \U5|hsv_converter|LessThan4~1_combout  = ( \U5|center_green [3] & ( (!\U5|center_pixel [11]) # ((!\U5|center_green [2] & (!\U5|center_pixel [10] & \U5|hsv_converter|LessThan4~0_combout )) # (\U5|center_green [2] & ((!\U5|center_pixel [10]) # 
// (\U5|hsv_converter|LessThan4~0_combout )))) ) ) # ( !\U5|center_green [3] & ( (!\U5|center_pixel [11] & ((!\U5|center_green [2] & (!\U5|center_pixel [10] & \U5|hsv_converter|LessThan4~0_combout )) # (\U5|center_green [2] & ((!\U5|center_pixel [10]) # 
// (\U5|hsv_converter|LessThan4~0_combout ))))) ) )

	.dataa(!\U5|center_pixel [11]),
	.datab(!\U5|center_green [2]),
	.datac(!\U5|center_pixel [10]),
	.datad(!\U5|hsv_converter|LessThan4~0_combout ),
	.datae(gnd),
	.dataf(!\U5|center_green [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|LessThan4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|LessThan4~1 .extended_lut = "off";
defparam \U5|hsv_converter|LessThan4~1 .lut_mask = 64'h20A220A2BAFBBAFB;
defparam \U5|hsv_converter|LessThan4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y13_N41
dffeas \U5|center_blue[1] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(video_data[1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U5|always1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|center_blue [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|center_blue[1] .is_wysiwyg = "true";
defparam \U5|center_blue[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N9
cyclonev_lcell_comb \U5|hsv_converter|always0~6 (
// Equation(s):
// \U5|hsv_converter|always0~6_combout  = ( \U5|center_blue [0] & ( (\U5|center_green [1] & !\U5|center_blue [1]) ) ) # ( !\U5|center_blue [0] & ( (!\U5|center_green [0] & (\U5|center_green [1] & !\U5|center_blue [1])) # (\U5|center_green [0] & 
// ((!\U5|center_blue [1]) # (\U5|center_green [1]))) ) )

	.dataa(!\U5|center_green [0]),
	.datab(!\U5|center_green [1]),
	.datac(!\U5|center_blue [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U5|center_blue [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|always0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|always0~6 .extended_lut = "off";
defparam \U5|hsv_converter|always0~6 .lut_mask = 64'h7171717130303030;
defparam \U5|hsv_converter|always0~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y27_N44
dffeas \U5|center_blue[3] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(video_data[3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U5|always1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|center_blue [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|center_blue[3] .is_wysiwyg = "true";
defparam \U5|center_blue[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y20_N47
dffeas \U5|center_blue[2] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(video_data[2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U5|always1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|center_blue [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|center_blue[2] .is_wysiwyg = "true";
defparam \U5|center_blue[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N18
cyclonev_lcell_comb \U5|hsv_converter|always0~7 (
// Equation(s):
// \U5|hsv_converter|always0~7_combout  = ( \U5|center_green [2] & ( \U5|center_blue [2] & ( (!\U5|hsv_converter|LessThan4~1_combout  & ((!\U5|center_green [3] & ((!\U5|hsv_converter|always0~6_combout ) # (\U5|center_blue [3]))) # (\U5|center_green [3] & 
// (!\U5|hsv_converter|always0~6_combout  & \U5|center_blue [3])))) ) ) ) # ( !\U5|center_green [2] & ( \U5|center_blue [2] & ( (!\U5|hsv_converter|LessThan4~1_combout  & ((!\U5|center_green [3]) # (\U5|center_blue [3]))) ) ) ) # ( \U5|center_green [2] & ( 
// !\U5|center_blue [2] & ( (!\U5|hsv_converter|LessThan4~1_combout  & (!\U5|center_green [3] & \U5|center_blue [3])) ) ) ) # ( !\U5|center_green [2] & ( !\U5|center_blue [2] & ( (!\U5|hsv_converter|LessThan4~1_combout  & ((!\U5|center_green [3] & 
// ((!\U5|hsv_converter|always0~6_combout ) # (\U5|center_blue [3]))) # (\U5|center_green [3] & (!\U5|hsv_converter|always0~6_combout  & \U5|center_blue [3])))) ) ) )

	.dataa(!\U5|hsv_converter|LessThan4~1_combout ),
	.datab(!\U5|center_green [3]),
	.datac(!\U5|hsv_converter|always0~6_combout ),
	.datad(!\U5|center_blue [3]),
	.datae(!\U5|center_green [2]),
	.dataf(!\U5|center_blue [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|always0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|always0~7 .extended_lut = "off";
defparam \U5|hsv_converter|always0~7 .lut_mask = 64'h80A8008888AA80A8;
defparam \U5|hsv_converter|always0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N24
cyclonev_lcell_comb \U5|hsv_converter|LessThan2~0 (
// Equation(s):
// \U5|hsv_converter|LessThan2~0_combout  = ( \U5|center_pixel [9] & ( (!\U5|center_green [1]) # ((!\U5|center_green [0] & \U5|center_pixel [8])) ) ) # ( !\U5|center_pixel [9] & ( (!\U5|center_green [1] & (!\U5|center_green [0] & \U5|center_pixel [8])) ) )

	.dataa(gnd),
	.datab(!\U5|center_green [1]),
	.datac(!\U5|center_green [0]),
	.datad(!\U5|center_pixel [8]),
	.datae(gnd),
	.dataf(!\U5|center_pixel [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|LessThan2~0 .extended_lut = "off";
defparam \U5|hsv_converter|LessThan2~0 .lut_mask = 64'h00C000C0CCFCCCFC;
defparam \U5|hsv_converter|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N27
cyclonev_lcell_comb \U5|hsv_converter|LessThan2~1 (
// Equation(s):
// \U5|hsv_converter|LessThan2~1_combout  = ( \U5|hsv_converter|LessThan2~0_combout  & ( (!\U5|center_pixel [11] & (!\U5|center_green [3] & ((!\U5|center_green [2]) # (\U5|center_pixel [10])))) # (\U5|center_pixel [11] & ((!\U5|center_green [2]) # 
// ((!\U5|center_green [3]) # (\U5|center_pixel [10])))) ) ) # ( !\U5|hsv_converter|LessThan2~0_combout  & ( (!\U5|center_pixel [11] & (!\U5|center_green [2] & (!\U5|center_green [3] & \U5|center_pixel [10]))) # (\U5|center_pixel [11] & ((!\U5|center_green 
// [3]) # ((!\U5|center_green [2] & \U5|center_pixel [10])))) ) )

	.dataa(!\U5|center_pixel [11]),
	.datab(!\U5|center_green [2]),
	.datac(!\U5|center_green [3]),
	.datad(!\U5|center_pixel [10]),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|LessThan2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|LessThan2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|LessThan2~1 .extended_lut = "off";
defparam \U5|hsv_converter|LessThan2~1 .lut_mask = 64'h50D450D4D4F5D4F5;
defparam \U5|hsv_converter|LessThan2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N3
cyclonev_lcell_comb \U5|hsv_converter|always0~4 (
// Equation(s):
// \U5|hsv_converter|always0~4_combout  = ( \U5|center_pixel [9] & ( (!\U5|center_blue [1]) # ((!\U5|center_blue [0] & \U5|center_pixel [8])) ) ) # ( !\U5|center_pixel [9] & ( (!\U5|center_blue [0] & (!\U5|center_blue [1] & \U5|center_pixel [8])) ) )

	.dataa(!\U5|center_blue [0]),
	.datab(gnd),
	.datac(!\U5|center_blue [1]),
	.datad(!\U5|center_pixel [8]),
	.datae(gnd),
	.dataf(!\U5|center_pixel [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|always0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|always0~4 .extended_lut = "off";
defparam \U5|hsv_converter|always0~4 .lut_mask = 64'h00A000A0F0FAF0FA;
defparam \U5|hsv_converter|always0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N12
cyclonev_lcell_comb \U5|hsv_converter|always0~5 (
// Equation(s):
// \U5|hsv_converter|always0~5_combout  = ( \U5|hsv_converter|always0~4_combout  & ( \U5|center_blue [2] & ( (!\U5|hsv_converter|LessThan2~1_combout  & ((!\U5|center_pixel [11] & ((!\U5|center_pixel [10]) # (\U5|center_blue [3]))) # (\U5|center_pixel [11] & 
// (!\U5|center_pixel [10] & \U5|center_blue [3])))) ) ) ) # ( !\U5|hsv_converter|always0~4_combout  & ( \U5|center_blue [2] & ( (!\U5|hsv_converter|LessThan2~1_combout  & ((!\U5|center_pixel [11]) # (\U5|center_blue [3]))) ) ) ) # ( 
// \U5|hsv_converter|always0~4_combout  & ( !\U5|center_blue [2] & ( (!\U5|center_pixel [11] & (!\U5|hsv_converter|LessThan2~1_combout  & \U5|center_blue [3])) ) ) ) # ( !\U5|hsv_converter|always0~4_combout  & ( !\U5|center_blue [2] & ( 
// (!\U5|hsv_converter|LessThan2~1_combout  & ((!\U5|center_pixel [11] & ((!\U5|center_pixel [10]) # (\U5|center_blue [3]))) # (\U5|center_pixel [11] & (!\U5|center_pixel [10] & \U5|center_blue [3])))) ) ) )

	.dataa(!\U5|center_pixel [11]),
	.datab(!\U5|center_pixel [10]),
	.datac(!\U5|hsv_converter|LessThan2~1_combout ),
	.datad(!\U5|center_blue [3]),
	.datae(!\U5|hsv_converter|always0~4_combout ),
	.dataf(!\U5|center_blue [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|always0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|always0~5 .extended_lut = "off";
defparam \U5|hsv_converter|always0~5 .lut_mask = 64'h80E000A0A0F080E0;
defparam \U5|hsv_converter|always0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N15
cyclonev_lcell_comb \U5|hsv_converter|min_val~0 (
// Equation(s):
// \U5|hsv_converter|min_val~0_combout  = ( \U5|center_green [0] & ( (!\U5|hsv_converter|always0~5_combout  & (((\U5|hsv_converter|always0~7_combout )) # (\U5|center_blue [0]))) # (\U5|hsv_converter|always0~5_combout  & (((\U5|center_pixel [8])))) ) ) # ( 
// !\U5|center_green [0] & ( (!\U5|hsv_converter|always0~5_combout  & (\U5|center_blue [0] & ((!\U5|hsv_converter|always0~7_combout )))) # (\U5|hsv_converter|always0~5_combout  & (((\U5|center_pixel [8])))) ) )

	.dataa(!\U5|center_blue [0]),
	.datab(!\U5|center_pixel [8]),
	.datac(!\U5|hsv_converter|always0~7_combout ),
	.datad(!\U5|hsv_converter|always0~5_combout ),
	.datae(gnd),
	.dataf(!\U5|center_green [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|min_val~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|min_val~0 .extended_lut = "off";
defparam \U5|hsv_converter|min_val~0 .lut_mask = 64'h503350335F335F33;
defparam \U5|hsv_converter|min_val~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y25_N16
dffeas \U5|hsv_converter|min_val[0] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U5|hsv_converter|min_val~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|hsv_converter|min_val [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|hsv_converter|min_val[0] .is_wysiwyg = "true";
defparam \U5|hsv_converter|min_val[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N6
cyclonev_lcell_comb \U5|hsv_converter|always0~2 (
// Equation(s):
// \U5|hsv_converter|always0~2_combout  = ( \U5|center_blue [0] & ( (!\U5|center_green [0] & ((!\U5|center_green [1]) # (\U5|center_blue [1]))) # (\U5|center_green [0] & (!\U5|center_green [1] & \U5|center_blue [1])) ) ) # ( !\U5|center_blue [0] & ( 
// (!\U5|center_green [1] & \U5|center_blue [1]) ) )

	.dataa(!\U5|center_green [0]),
	.datab(!\U5|center_green [1]),
	.datac(gnd),
	.datad(!\U5|center_blue [1]),
	.datae(gnd),
	.dataf(!\U5|center_blue [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|always0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|always0~2 .extended_lut = "off";
defparam \U5|hsv_converter|always0~2 .lut_mask = 64'h00CC00CC88EE88EE;
defparam \U5|hsv_converter|always0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N30
cyclonev_lcell_comb \U5|hsv_converter|always0~3 (
// Equation(s):
// \U5|hsv_converter|always0~3_combout  = ( \U5|center_green [2] & ( \U5|center_blue [2] & ( (!\U5|hsv_converter|LessThan2~1_combout  & ((!\U5|hsv_converter|always0~2_combout  & ((!\U5|center_blue [3]) # (\U5|center_green [3]))) # 
// (\U5|hsv_converter|always0~2_combout  & (\U5|center_green [3] & !\U5|center_blue [3])))) ) ) ) # ( !\U5|center_green [2] & ( \U5|center_blue [2] & ( (\U5|center_green [3] & (!\U5|hsv_converter|LessThan2~1_combout  & !\U5|center_blue [3])) ) ) ) # ( 
// \U5|center_green [2] & ( !\U5|center_blue [2] & ( (!\U5|hsv_converter|LessThan2~1_combout  & ((!\U5|center_blue [3]) # (\U5|center_green [3]))) ) ) ) # ( !\U5|center_green [2] & ( !\U5|center_blue [2] & ( (!\U5|hsv_converter|LessThan2~1_combout  & 
// ((!\U5|hsv_converter|always0~2_combout  & ((!\U5|center_blue [3]) # (\U5|center_green [3]))) # (\U5|hsv_converter|always0~2_combout  & (\U5|center_green [3] & !\U5|center_blue [3])))) ) ) )

	.dataa(!\U5|hsv_converter|always0~2_combout ),
	.datab(!\U5|center_green [3]),
	.datac(!\U5|hsv_converter|LessThan2~1_combout ),
	.datad(!\U5|center_blue [3]),
	.datae(!\U5|center_green [2]),
	.dataf(!\U5|center_blue [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|always0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|always0~3 .extended_lut = "off";
defparam \U5|hsv_converter|always0~3 .lut_mask = 64'hB020F0303000B020;
defparam \U5|hsv_converter|always0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N0
cyclonev_lcell_comb \U5|hsv_converter|always0~0 (
// Equation(s):
// \U5|hsv_converter|always0~0_combout  = ( \U5|center_pixel [9] & ( (\U5|center_blue [0] & (!\U5|center_pixel [8] & \U5|center_blue [1])) ) ) # ( !\U5|center_pixel [9] & ( ((\U5|center_blue [0] & !\U5|center_pixel [8])) # (\U5|center_blue [1]) ) )

	.dataa(!\U5|center_blue [0]),
	.datab(!\U5|center_pixel [8]),
	.datac(gnd),
	.datad(!\U5|center_blue [1]),
	.datae(gnd),
	.dataf(!\U5|center_pixel [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|always0~0 .extended_lut = "off";
defparam \U5|hsv_converter|always0~0 .lut_mask = 64'h44FF44FF00440044;
defparam \U5|hsv_converter|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N3
cyclonev_lcell_comb \U5|hsv_converter|always0~1 (
// Equation(s):
// \U5|hsv_converter|always0~1_combout  = ( \U5|center_pixel [11] & ( \U5|hsv_converter|LessThan4~1_combout  ) ) # ( !\U5|center_pixel [11] & ( \U5|hsv_converter|LessThan4~1_combout  ) ) # ( \U5|center_pixel [11] & ( !\U5|hsv_converter|LessThan4~1_combout  & 
// ( (\U5|center_blue [3] & ((!\U5|center_blue [2] & (\U5|hsv_converter|always0~0_combout  & !\U5|center_pixel [10])) # (\U5|center_blue [2] & ((!\U5|center_pixel [10]) # (\U5|hsv_converter|always0~0_combout ))))) ) ) ) # ( !\U5|center_pixel [11] & ( 
// !\U5|hsv_converter|LessThan4~1_combout  & ( ((!\U5|center_blue [2] & (\U5|hsv_converter|always0~0_combout  & !\U5|center_pixel [10])) # (\U5|center_blue [2] & ((!\U5|center_pixel [10]) # (\U5|hsv_converter|always0~0_combout )))) # (\U5|center_blue [3]) ) 
// ) )

	.dataa(!\U5|center_blue [2]),
	.datab(!\U5|hsv_converter|always0~0_combout ),
	.datac(!\U5|center_blue [3]),
	.datad(!\U5|center_pixel [10]),
	.datae(!\U5|center_pixel [11]),
	.dataf(!\U5|hsv_converter|LessThan4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|always0~1 .extended_lut = "off";
defparam \U5|hsv_converter|always0~1 .lut_mask = 64'h7F1F0701FFFFFFFF;
defparam \U5|hsv_converter|always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N12
cyclonev_lcell_comb \U5|hsv_converter|max_val~0 (
// Equation(s):
// \U5|hsv_converter|max_val~0_combout  = ( \U5|hsv_converter|always0~1_combout  & ( (!\U5|hsv_converter|always0~3_combout  & (\U5|center_blue [0])) # (\U5|hsv_converter|always0~3_combout  & ((\U5|center_green [0]))) ) ) # ( 
// !\U5|hsv_converter|always0~1_combout  & ( \U5|center_pixel [8] ) )

	.dataa(!\U5|center_blue [0]),
	.datab(!\U5|center_pixel [8]),
	.datac(!\U5|hsv_converter|always0~3_combout ),
	.datad(!\U5|center_green [0]),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|always0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|max_val~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|max_val~0 .extended_lut = "off";
defparam \U5|hsv_converter|max_val~0 .lut_mask = 64'h33333333505F505F;
defparam \U5|hsv_converter|max_val~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y25_N32
dffeas \U5|hsv_converter|max_val[4] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U5|hsv_converter|max_val~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|hsv_converter|max_val [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|hsv_converter|max_val[4] .is_wysiwyg = "true";
defparam \U5|hsv_converter|max_val[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N30
cyclonev_lcell_comb \U5|hsv_converter|Add0~1 (
// Equation(s):
// \U5|hsv_converter|Add0~1_sumout  = SUM(( !\U5|hsv_converter|min_val [0] $ (!\U5|hsv_converter|max_val [4]) ) + ( !VCC ) + ( !VCC ))
// \U5|hsv_converter|Add0~2  = CARRY(( !\U5|hsv_converter|min_val [0] $ (!\U5|hsv_converter|max_val [4]) ) + ( !VCC ) + ( !VCC ))
// \U5|hsv_converter|Add0~3  = SHARE((!\U5|hsv_converter|min_val [0]) # (\U5|hsv_converter|max_val [4]))

	.dataa(gnd),
	.datab(!\U5|hsv_converter|min_val [0]),
	.datac(!\U5|hsv_converter|max_val [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Add0~1_sumout ),
	.cout(\U5|hsv_converter|Add0~2 ),
	.shareout(\U5|hsv_converter|Add0~3 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add0~1 .extended_lut = "off";
defparam \U5|hsv_converter|Add0~1 .lut_mask = 64'h0000CFCF00003C3C;
defparam \U5|hsv_converter|Add0~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N42
cyclonev_lcell_comb \U5|hsv_converter|delta[0]~feeder (
// Equation(s):
// \U5|hsv_converter|delta[0]~feeder_combout  = ( \U5|hsv_converter|Add0~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|delta[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|delta[0]~feeder .extended_lut = "off";
defparam \U5|hsv_converter|delta[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U5|hsv_converter|delta[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y23_N43
dffeas \U5|hsv_converter|delta[0]~DUPLICATE (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U5|hsv_converter|delta[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|hsv_converter|delta[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U5|hsv_converter|delta[0]~DUPLICATE .is_wysiwyg = "true";
defparam \U5|hsv_converter|delta[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N27
cyclonev_lcell_comb \U5|hsv_converter|min_val~1 (
// Equation(s):
// \U5|hsv_converter|min_val~1_combout  = ( \U5|center_pixel [9] & ( ((!\U5|hsv_converter|always0~7_combout  & ((\U5|center_blue [1]))) # (\U5|hsv_converter|always0~7_combout  & (\U5|center_green [1]))) # (\U5|hsv_converter|always0~5_combout ) ) ) # ( 
// !\U5|center_pixel [9] & ( (!\U5|hsv_converter|always0~5_combout  & ((!\U5|hsv_converter|always0~7_combout  & ((\U5|center_blue [1]))) # (\U5|hsv_converter|always0~7_combout  & (\U5|center_green [1])))) ) )

	.dataa(!\U5|hsv_converter|always0~5_combout ),
	.datab(!\U5|center_green [1]),
	.datac(!\U5|hsv_converter|always0~7_combout ),
	.datad(!\U5|center_blue [1]),
	.datae(gnd),
	.dataf(!\U5|center_pixel [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|min_val~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|min_val~1 .extended_lut = "off";
defparam \U5|hsv_converter|min_val~1 .lut_mask = 64'h02A202A257F757F7;
defparam \U5|hsv_converter|min_val~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y25_N28
dffeas \U5|hsv_converter|min_val[5] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U5|hsv_converter|min_val~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|hsv_converter|min_val [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|hsv_converter|min_val[5] .is_wysiwyg = "true";
defparam \U5|hsv_converter|min_val[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N18
cyclonev_lcell_comb \U5|hsv_converter|max_val~1 (
// Equation(s):
// \U5|hsv_converter|max_val~1_combout  = ( \U5|hsv_converter|always0~1_combout  & ( (!\U5|hsv_converter|always0~3_combout  & ((\U5|center_blue [1]))) # (\U5|hsv_converter|always0~3_combout  & (\U5|center_green [1])) ) ) # ( 
// !\U5|hsv_converter|always0~1_combout  & ( \U5|center_pixel [9] ) )

	.dataa(!\U5|center_pixel [9]),
	.datab(!\U5|center_green [1]),
	.datac(!\U5|hsv_converter|always0~3_combout ),
	.datad(!\U5|center_blue [1]),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|always0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|max_val~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|max_val~1 .extended_lut = "off";
defparam \U5|hsv_converter|max_val~1 .lut_mask = 64'h5555555503F303F3;
defparam \U5|hsv_converter|max_val~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y25_N19
dffeas \U5|hsv_converter|max_val[5] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U5|hsv_converter|max_val~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|hsv_converter|max_val [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|hsv_converter|max_val[5] .is_wysiwyg = "true";
defparam \U5|hsv_converter|max_val[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N6
cyclonev_lcell_comb \U5|hsv_converter|max_val~3 (
// Equation(s):
// \U5|hsv_converter|max_val~3_combout  = ( \U5|center_blue [3] & ( (!\U5|hsv_converter|always0~1_combout  & (\U5|center_pixel [11])) # (\U5|hsv_converter|always0~1_combout  & (((!\U5|hsv_converter|always0~3_combout ) # (\U5|center_green [3])))) ) ) # ( 
// !\U5|center_blue [3] & ( (!\U5|hsv_converter|always0~1_combout  & (\U5|center_pixel [11])) # (\U5|hsv_converter|always0~1_combout  & (((\U5|center_green [3] & \U5|hsv_converter|always0~3_combout )))) ) )

	.dataa(!\U5|center_pixel [11]),
	.datab(!\U5|center_green [3]),
	.datac(!\U5|hsv_converter|always0~1_combout ),
	.datad(!\U5|hsv_converter|always0~3_combout ),
	.datae(gnd),
	.dataf(!\U5|center_blue [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|max_val~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|max_val~3 .extended_lut = "off";
defparam \U5|hsv_converter|max_val~3 .lut_mask = 64'h505350535F535F53;
defparam \U5|hsv_converter|max_val~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y24_N7
dffeas \U5|hsv_converter|max_val[7] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U5|hsv_converter|max_val~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|hsv_converter|max_val [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|hsv_converter|max_val[7] .is_wysiwyg = "true";
defparam \U5|hsv_converter|max_val[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N9
cyclonev_lcell_comb \U5|hsv_converter|min_val~3 (
// Equation(s):
// \U5|hsv_converter|min_val~3_combout  = ( \U5|hsv_converter|always0~5_combout  & ( \U5|center_pixel [11] ) ) # ( !\U5|hsv_converter|always0~5_combout  & ( (!\U5|hsv_converter|always0~7_combout  & ((\U5|center_blue [3]))) # 
// (\U5|hsv_converter|always0~7_combout  & (\U5|center_green [3])) ) )

	.dataa(!\U5|center_pixel [11]),
	.datab(!\U5|center_green [3]),
	.datac(!\U5|center_blue [3]),
	.datad(!\U5|hsv_converter|always0~7_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|always0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|min_val~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|min_val~3 .extended_lut = "off";
defparam \U5|hsv_converter|min_val~3 .lut_mask = 64'h0F330F3355555555;
defparam \U5|hsv_converter|min_val~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y24_N10
dffeas \U5|hsv_converter|min_val[7] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U5|hsv_converter|min_val~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|hsv_converter|min_val [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|hsv_converter|min_val[7] .is_wysiwyg = "true";
defparam \U5|hsv_converter|min_val[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N48
cyclonev_lcell_comb \U5|hsv_converter|min_val~2 (
// Equation(s):
// \U5|hsv_converter|min_val~2_combout  = ( \U5|hsv_converter|always0~5_combout  & ( \U5|center_pixel [10] ) ) # ( !\U5|hsv_converter|always0~5_combout  & ( (!\U5|hsv_converter|always0~7_combout  & (\U5|center_blue [2])) # 
// (\U5|hsv_converter|always0~7_combout  & ((\U5|center_green [2]))) ) )

	.dataa(!\U5|center_blue [2]),
	.datab(!\U5|center_green [2]),
	.datac(!\U5|hsv_converter|always0~7_combout ),
	.datad(!\U5|center_pixel [10]),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|always0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|min_val~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|min_val~2 .extended_lut = "off";
defparam \U5|hsv_converter|min_val~2 .lut_mask = 64'h5353535300FF00FF;
defparam \U5|hsv_converter|min_val~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y24_N49
dffeas \U5|hsv_converter|min_val[6] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U5|hsv_converter|min_val~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|hsv_converter|min_val [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|hsv_converter|min_val[6] .is_wysiwyg = "true";
defparam \U5|hsv_converter|min_val[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N51
cyclonev_lcell_comb \U5|hsv_converter|max_val~2 (
// Equation(s):
// \U5|hsv_converter|max_val~2_combout  = ( \U5|center_pixel [10] & ( (!\U5|hsv_converter|always0~1_combout ) # ((!\U5|hsv_converter|always0~3_combout  & (\U5|center_blue [2])) # (\U5|hsv_converter|always0~3_combout  & ((\U5|center_green [2])))) ) ) # ( 
// !\U5|center_pixel [10] & ( (\U5|hsv_converter|always0~1_combout  & ((!\U5|hsv_converter|always0~3_combout  & (\U5|center_blue [2])) # (\U5|hsv_converter|always0~3_combout  & ((\U5|center_green [2]))))) ) )

	.dataa(!\U5|center_blue [2]),
	.datab(!\U5|center_green [2]),
	.datac(!\U5|hsv_converter|always0~3_combout ),
	.datad(!\U5|hsv_converter|always0~1_combout ),
	.datae(gnd),
	.dataf(!\U5|center_pixel [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|max_val~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|max_val~2 .extended_lut = "off";
defparam \U5|hsv_converter|max_val~2 .lut_mask = 64'h00530053FF53FF53;
defparam \U5|hsv_converter|max_val~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y24_N52
dffeas \U5|hsv_converter|max_val[6] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U5|hsv_converter|max_val~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|hsv_converter|max_val [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|hsv_converter|max_val[6] .is_wysiwyg = "true";
defparam \U5|hsv_converter|max_val[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N33
cyclonev_lcell_comb \U5|hsv_converter|Add0~5 (
// Equation(s):
// \U5|hsv_converter|Add0~5_sumout  = SUM(( !\U5|hsv_converter|max_val [5] $ (\U5|hsv_converter|min_val [5]) ) + ( \U5|hsv_converter|Add0~3  ) + ( \U5|hsv_converter|Add0~2  ))
// \U5|hsv_converter|Add0~6  = CARRY(( !\U5|hsv_converter|max_val [5] $ (\U5|hsv_converter|min_val [5]) ) + ( \U5|hsv_converter|Add0~3  ) + ( \U5|hsv_converter|Add0~2  ))
// \U5|hsv_converter|Add0~7  = SHARE((\U5|hsv_converter|max_val [5] & !\U5|hsv_converter|min_val [5]))

	.dataa(!\U5|hsv_converter|max_val [5]),
	.datab(gnd),
	.datac(!\U5|hsv_converter|min_val [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Add0~2 ),
	.sharein(\U5|hsv_converter|Add0~3 ),
	.combout(),
	.sumout(\U5|hsv_converter|Add0~5_sumout ),
	.cout(\U5|hsv_converter|Add0~6 ),
	.shareout(\U5|hsv_converter|Add0~7 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add0~5 .extended_lut = "off";
defparam \U5|hsv_converter|Add0~5 .lut_mask = 64'h000050500000A5A5;
defparam \U5|hsv_converter|Add0~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N36
cyclonev_lcell_comb \U5|hsv_converter|Add0~9 (
// Equation(s):
// \U5|hsv_converter|Add0~9_sumout  = SUM(( !\U5|hsv_converter|min_val [6] $ (\U5|hsv_converter|max_val [6]) ) + ( \U5|hsv_converter|Add0~7  ) + ( \U5|hsv_converter|Add0~6  ))
// \U5|hsv_converter|Add0~10  = CARRY(( !\U5|hsv_converter|min_val [6] $ (\U5|hsv_converter|max_val [6]) ) + ( \U5|hsv_converter|Add0~7  ) + ( \U5|hsv_converter|Add0~6  ))
// \U5|hsv_converter|Add0~11  = SHARE((!\U5|hsv_converter|min_val [6] & \U5|hsv_converter|max_val [6]))

	.dataa(gnd),
	.datab(!\U5|hsv_converter|min_val [6]),
	.datac(!\U5|hsv_converter|max_val [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Add0~6 ),
	.sharein(\U5|hsv_converter|Add0~7 ),
	.combout(),
	.sumout(\U5|hsv_converter|Add0~9_sumout ),
	.cout(\U5|hsv_converter|Add0~10 ),
	.shareout(\U5|hsv_converter|Add0~11 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add0~9 .extended_lut = "off";
defparam \U5|hsv_converter|Add0~9 .lut_mask = 64'h00000C0C0000C3C3;
defparam \U5|hsv_converter|Add0~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N39
cyclonev_lcell_comb \U5|hsv_converter|Add0~13 (
// Equation(s):
// \U5|hsv_converter|Add0~13_sumout  = SUM(( !\U5|hsv_converter|max_val [7] $ (\U5|hsv_converter|min_val [7]) ) + ( \U5|hsv_converter|Add0~11  ) + ( \U5|hsv_converter|Add0~10  ))
// \U5|hsv_converter|Add0~14  = CARRY(( !\U5|hsv_converter|max_val [7] $ (\U5|hsv_converter|min_val [7]) ) + ( \U5|hsv_converter|Add0~11  ) + ( \U5|hsv_converter|Add0~10  ))
// \U5|hsv_converter|Add0~15  = SHARE((\U5|hsv_converter|max_val [7] & !\U5|hsv_converter|min_val [7]))

	.dataa(!\U5|hsv_converter|max_val [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|min_val [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Add0~10 ),
	.sharein(\U5|hsv_converter|Add0~11 ),
	.combout(),
	.sumout(\U5|hsv_converter|Add0~13_sumout ),
	.cout(\U5|hsv_converter|Add0~14 ),
	.shareout(\U5|hsv_converter|Add0~15 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add0~13 .extended_lut = "off";
defparam \U5|hsv_converter|Add0~13 .lut_mask = 64'h000055000000AA55;
defparam \U5|hsv_converter|Add0~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N42
cyclonev_lcell_comb \U5|hsv_converter|Add0~17 (
// Equation(s):
// \U5|hsv_converter|Add0~17_sumout  = SUM(( !\U5|hsv_converter|min_val [0] $ (\U5|hsv_converter|max_val [4]) ) + ( \U5|hsv_converter|Add0~15  ) + ( \U5|hsv_converter|Add0~14  ))
// \U5|hsv_converter|Add0~18  = CARRY(( !\U5|hsv_converter|min_val [0] $ (\U5|hsv_converter|max_val [4]) ) + ( \U5|hsv_converter|Add0~15  ) + ( \U5|hsv_converter|Add0~14  ))
// \U5|hsv_converter|Add0~19  = SHARE((!\U5|hsv_converter|min_val [0] & \U5|hsv_converter|max_val [4]))

	.dataa(gnd),
	.datab(!\U5|hsv_converter|min_val [0]),
	.datac(!\U5|hsv_converter|max_val [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Add0~14 ),
	.sharein(\U5|hsv_converter|Add0~15 ),
	.combout(),
	.sumout(\U5|hsv_converter|Add0~17_sumout ),
	.cout(\U5|hsv_converter|Add0~18 ),
	.shareout(\U5|hsv_converter|Add0~19 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add0~17 .extended_lut = "off";
defparam \U5|hsv_converter|Add0~17 .lut_mask = 64'h00000C0C0000C3C3;
defparam \U5|hsv_converter|Add0~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N45
cyclonev_lcell_comb \U5|hsv_converter|Add0~21 (
// Equation(s):
// \U5|hsv_converter|Add0~21_sumout  = SUM(( !\U5|hsv_converter|min_val [5] $ (\U5|hsv_converter|max_val [5]) ) + ( \U5|hsv_converter|Add0~19  ) + ( \U5|hsv_converter|Add0~18  ))
// \U5|hsv_converter|Add0~22  = CARRY(( !\U5|hsv_converter|min_val [5] $ (\U5|hsv_converter|max_val [5]) ) + ( \U5|hsv_converter|Add0~19  ) + ( \U5|hsv_converter|Add0~18  ))
// \U5|hsv_converter|Add0~23  = SHARE((!\U5|hsv_converter|min_val [5] & \U5|hsv_converter|max_val [5]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|min_val [5]),
	.datad(!\U5|hsv_converter|max_val [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Add0~18 ),
	.sharein(\U5|hsv_converter|Add0~19 ),
	.combout(),
	.sumout(\U5|hsv_converter|Add0~21_sumout ),
	.cout(\U5|hsv_converter|Add0~22 ),
	.shareout(\U5|hsv_converter|Add0~23 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add0~21 .extended_lut = "off";
defparam \U5|hsv_converter|Add0~21 .lut_mask = 64'h000000F00000F00F;
defparam \U5|hsv_converter|Add0~21 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X37_Y23_N29
dffeas \U5|hsv_converter|delta[5] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U5|hsv_converter|Add0~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|hsv_converter|delta [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|hsv_converter|delta[5] .is_wysiwyg = "true";
defparam \U5|hsv_converter|delta[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y23_N11
dffeas \U5|hsv_converter|delta[3] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U5|hsv_converter|Add0~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|hsv_converter|delta [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|hsv_converter|delta[3] .is_wysiwyg = "true";
defparam \U5|hsv_converter|delta[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N48
cyclonev_lcell_comb \U5|hsv_converter|Add0~29 (
// Equation(s):
// \U5|hsv_converter|Add0~29_sumout  = SUM(( !\U5|hsv_converter|min_val [6] $ (\U5|hsv_converter|max_val [6]) ) + ( \U5|hsv_converter|Add0~23  ) + ( \U5|hsv_converter|Add0~22  ))
// \U5|hsv_converter|Add0~30  = CARRY(( !\U5|hsv_converter|min_val [6] $ (\U5|hsv_converter|max_val [6]) ) + ( \U5|hsv_converter|Add0~23  ) + ( \U5|hsv_converter|Add0~22  ))
// \U5|hsv_converter|Add0~31  = SHARE((!\U5|hsv_converter|min_val [6] & \U5|hsv_converter|max_val [6]))

	.dataa(gnd),
	.datab(!\U5|hsv_converter|min_val [6]),
	.datac(!\U5|hsv_converter|max_val [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Add0~22 ),
	.sharein(\U5|hsv_converter|Add0~23 ),
	.combout(),
	.sumout(\U5|hsv_converter|Add0~29_sumout ),
	.cout(\U5|hsv_converter|Add0~30 ),
	.shareout(\U5|hsv_converter|Add0~31 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add0~29 .extended_lut = "off";
defparam \U5|hsv_converter|Add0~29 .lut_mask = 64'h00000C0C0000C3C3;
defparam \U5|hsv_converter|Add0~29 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X37_Y23_N26
dffeas \U5|hsv_converter|delta[6] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U5|hsv_converter|Add0~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|hsv_converter|delta [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|hsv_converter|delta[6] .is_wysiwyg = "true";
defparam \U5|hsv_converter|delta[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N51
cyclonev_lcell_comb \U5|hsv_converter|Add0~25 (
// Equation(s):
// \U5|hsv_converter|Add0~25_sumout  = SUM(( !\U5|hsv_converter|max_val [7] $ (\U5|hsv_converter|min_val [7]) ) + ( \U5|hsv_converter|Add0~31  ) + ( \U5|hsv_converter|Add0~30  ))

	.dataa(!\U5|hsv_converter|max_val [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|min_val [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Add0~30 ),
	.sharein(\U5|hsv_converter|Add0~31 ),
	.combout(),
	.sumout(\U5|hsv_converter|Add0~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Add0~25 .extended_lut = "off";
defparam \U5|hsv_converter|Add0~25 .lut_mask = 64'h000000000000AA55;
defparam \U5|hsv_converter|Add0~25 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X37_Y23_N56
dffeas \U5|hsv_converter|delta[7] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U5|hsv_converter|Add0~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|hsv_converter|delta [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|hsv_converter|delta[7] .is_wysiwyg = "true";
defparam \U5|hsv_converter|delta[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y23_N35
dffeas \U5|hsv_converter|delta[4] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U5|hsv_converter|Add0~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|hsv_converter|delta [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|hsv_converter|delta[4] .is_wysiwyg = "true";
defparam \U5|hsv_converter|delta[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N54
cyclonev_lcell_comb \U5|hsv_converter|Equal0~0 (
// Equation(s):
// \U5|hsv_converter|Equal0~0_combout  = ( !\U5|hsv_converter|delta [4] & ( (!\U5|hsv_converter|delta [5] & (!\U5|hsv_converter|delta [3] & (!\U5|hsv_converter|delta [6] & !\U5|hsv_converter|delta [7]))) ) )

	.dataa(!\U5|hsv_converter|delta [5]),
	.datab(!\U5|hsv_converter|delta [3]),
	.datac(!\U5|hsv_converter|delta [6]),
	.datad(!\U5|hsv_converter|delta [7]),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Equal0~0 .extended_lut = "off";
defparam \U5|hsv_converter|Equal0~0 .lut_mask = 64'h8000800000000000;
defparam \U5|hsv_converter|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y23_N59
dffeas \U5|hsv_converter|delta[2] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U5|hsv_converter|Add0~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|hsv_converter|delta [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|hsv_converter|delta[2] .is_wysiwyg = "true";
defparam \U5|hsv_converter|delta[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y23_N8
dffeas \U5|hsv_converter|delta[1] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U5|hsv_converter|Add0~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|hsv_converter|delta [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|hsv_converter|delta[1] .is_wysiwyg = "true";
defparam \U5|hsv_converter|delta[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N57
cyclonev_lcell_comb \U5|hsv_converter|Equal0~1 (
// Equation(s):
// \U5|hsv_converter|Equal0~1_combout  = ( !\U5|hsv_converter|delta [1] & ( (\U5|hsv_converter|Equal0~0_combout  & !\U5|hsv_converter|delta [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Equal0~0_combout ),
	.datad(!\U5|hsv_converter|delta [2]),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Equal0~1 .extended_lut = "off";
defparam \U5|hsv_converter|Equal0~1 .lut_mask = 64'h0F000F0000000000;
defparam \U5|hsv_converter|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N57
cyclonev_lcell_comb \U5|hsv_converter|Equal0~2 (
// Equation(s):
// \U5|hsv_converter|Equal0~2_combout  = ( \U5|hsv_converter|Equal0~1_combout  & ( !\U5|hsv_converter|delta[0]~DUPLICATE_q  ) )

	.dataa(!\U5|hsv_converter|delta[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\U5|hsv_converter|Equal0~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Equal0~2 .extended_lut = "off";
defparam \U5|hsv_converter|Equal0~2 .lut_mask = 64'h0000AAAA0000AAAA;
defparam \U5|hsv_converter|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y24_N53
dffeas \U5|hsv_converter|b8_d[7] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U5|center_blue [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|hsv_converter|b8_d [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|hsv_converter|b8_d[7] .is_wysiwyg = "true";
defparam \U5|hsv_converter|b8_d[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y24_N11
dffeas \U5|hsv_converter|g8_d[7] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U5|center_green [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|hsv_converter|g8_d [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|hsv_converter|g8_d[7] .is_wysiwyg = "true";
defparam \U5|hsv_converter|g8_d[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y24_N8
dffeas \U5|hsv_converter|g8_d[6] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U5|center_green [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|hsv_converter|g8_d [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|hsv_converter|g8_d[6] .is_wysiwyg = "true";
defparam \U5|hsv_converter|g8_d[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y24_N50
dffeas \U5|hsv_converter|b8_d[6] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U5|center_blue [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|hsv_converter|b8_d [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|hsv_converter|b8_d[6] .is_wysiwyg = "true";
defparam \U5|hsv_converter|b8_d[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y24_N47
dffeas \U5|hsv_converter|b8_d[5] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U5|center_blue [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|hsv_converter|b8_d [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|hsv_converter|b8_d[5] .is_wysiwyg = "true";
defparam \U5|hsv_converter|b8_d[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y24_N5
dffeas \U5|hsv_converter|g8_d[5] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U5|center_green [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|hsv_converter|g8_d [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|hsv_converter|g8_d[5] .is_wysiwyg = "true";
defparam \U5|hsv_converter|g8_d[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y24_N32
dffeas \U5|hsv_converter|b8_d[4] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U5|center_blue [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|hsv_converter|b8_d [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|hsv_converter|b8_d[4] .is_wysiwyg = "true";
defparam \U5|hsv_converter|b8_d[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y25_N14
dffeas \U5|hsv_converter|g8_d[4] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U5|center_green [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|hsv_converter|g8_d [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|hsv_converter|g8_d[4] .is_wysiwyg = "true";
defparam \U5|hsv_converter|g8_d[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N0
cyclonev_lcell_comb \U5|hsv_converter|Add1~33 (
// Equation(s):
// \U5|hsv_converter|Add1~33_sumout  = SUM(( !\U5|hsv_converter|b8_d [4] $ (!\U5|hsv_converter|g8_d [4]) ) + ( !VCC ) + ( !VCC ))
// \U5|hsv_converter|Add1~34  = CARRY(( !\U5|hsv_converter|b8_d [4] $ (!\U5|hsv_converter|g8_d [4]) ) + ( !VCC ) + ( !VCC ))
// \U5|hsv_converter|Add1~35  = SHARE((!\U5|hsv_converter|b8_d [4]) # (\U5|hsv_converter|g8_d [4]))

	.dataa(gnd),
	.datab(!\U5|hsv_converter|b8_d [4]),
	.datac(gnd),
	.datad(!\U5|hsv_converter|g8_d [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Add1~33_sumout ),
	.cout(\U5|hsv_converter|Add1~34 ),
	.shareout(\U5|hsv_converter|Add1~35 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add1~33 .extended_lut = "off";
defparam \U5|hsv_converter|Add1~33 .lut_mask = 64'h0000CCFF000033CC;
defparam \U5|hsv_converter|Add1~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N3
cyclonev_lcell_comb \U5|hsv_converter|Add1~29 (
// Equation(s):
// \U5|hsv_converter|Add1~29_sumout  = SUM(( !\U5|hsv_converter|b8_d [5] $ (\U5|hsv_converter|g8_d [5]) ) + ( \U5|hsv_converter|Add1~35  ) + ( \U5|hsv_converter|Add1~34  ))
// \U5|hsv_converter|Add1~30  = CARRY(( !\U5|hsv_converter|b8_d [5] $ (\U5|hsv_converter|g8_d [5]) ) + ( \U5|hsv_converter|Add1~35  ) + ( \U5|hsv_converter|Add1~34  ))
// \U5|hsv_converter|Add1~31  = SHARE((!\U5|hsv_converter|b8_d [5] & \U5|hsv_converter|g8_d [5]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|b8_d [5]),
	.datad(!\U5|hsv_converter|g8_d [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Add1~34 ),
	.sharein(\U5|hsv_converter|Add1~35 ),
	.combout(),
	.sumout(\U5|hsv_converter|Add1~29_sumout ),
	.cout(\U5|hsv_converter|Add1~30 ),
	.shareout(\U5|hsv_converter|Add1~31 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add1~29 .extended_lut = "off";
defparam \U5|hsv_converter|Add1~29 .lut_mask = 64'h000000F00000F00F;
defparam \U5|hsv_converter|Add1~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N6
cyclonev_lcell_comb \U5|hsv_converter|Add1~25 (
// Equation(s):
// \U5|hsv_converter|Add1~25_sumout  = SUM(( !\U5|hsv_converter|b8_d [6] $ (\U5|hsv_converter|g8_d [6]) ) + ( \U5|hsv_converter|Add1~31  ) + ( \U5|hsv_converter|Add1~30  ))
// \U5|hsv_converter|Add1~26  = CARRY(( !\U5|hsv_converter|b8_d [6] $ (\U5|hsv_converter|g8_d [6]) ) + ( \U5|hsv_converter|Add1~31  ) + ( \U5|hsv_converter|Add1~30  ))
// \U5|hsv_converter|Add1~27  = SHARE((!\U5|hsv_converter|b8_d [6] & \U5|hsv_converter|g8_d [6]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|b8_d [6]),
	.datad(!\U5|hsv_converter|g8_d [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Add1~30 ),
	.sharein(\U5|hsv_converter|Add1~31 ),
	.combout(),
	.sumout(\U5|hsv_converter|Add1~25_sumout ),
	.cout(\U5|hsv_converter|Add1~26 ),
	.shareout(\U5|hsv_converter|Add1~27 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add1~25 .extended_lut = "off";
defparam \U5|hsv_converter|Add1~25 .lut_mask = 64'h000000F00000F00F;
defparam \U5|hsv_converter|Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N9
cyclonev_lcell_comb \U5|hsv_converter|Add1~21 (
// Equation(s):
// \U5|hsv_converter|Add1~21_sumout  = SUM(( !\U5|hsv_converter|b8_d [7] $ (\U5|hsv_converter|g8_d [7]) ) + ( \U5|hsv_converter|Add1~27  ) + ( \U5|hsv_converter|Add1~26  ))
// \U5|hsv_converter|Add1~22  = CARRY(( !\U5|hsv_converter|b8_d [7] $ (\U5|hsv_converter|g8_d [7]) ) + ( \U5|hsv_converter|Add1~27  ) + ( \U5|hsv_converter|Add1~26  ))
// \U5|hsv_converter|Add1~23  = SHARE((!\U5|hsv_converter|b8_d [7] & \U5|hsv_converter|g8_d [7]))

	.dataa(!\U5|hsv_converter|b8_d [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|g8_d [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Add1~26 ),
	.sharein(\U5|hsv_converter|Add1~27 ),
	.combout(),
	.sumout(\U5|hsv_converter|Add1~21_sumout ),
	.cout(\U5|hsv_converter|Add1~22 ),
	.shareout(\U5|hsv_converter|Add1~23 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add1~21 .extended_lut = "off";
defparam \U5|hsv_converter|Add1~21 .lut_mask = 64'h000000AA0000AA55;
defparam \U5|hsv_converter|Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N12
cyclonev_lcell_comb \U5|hsv_converter|Add1~17 (
// Equation(s):
// \U5|hsv_converter|Add1~17_sumout  = SUM(( !\U5|hsv_converter|b8_d [4] $ (\U5|hsv_converter|g8_d [4]) ) + ( \U5|hsv_converter|Add1~23  ) + ( \U5|hsv_converter|Add1~22  ))
// \U5|hsv_converter|Add1~18  = CARRY(( !\U5|hsv_converter|b8_d [4] $ (\U5|hsv_converter|g8_d [4]) ) + ( \U5|hsv_converter|Add1~23  ) + ( \U5|hsv_converter|Add1~22  ))
// \U5|hsv_converter|Add1~19  = SHARE((!\U5|hsv_converter|b8_d [4] & \U5|hsv_converter|g8_d [4]))

	.dataa(gnd),
	.datab(!\U5|hsv_converter|b8_d [4]),
	.datac(gnd),
	.datad(!\U5|hsv_converter|g8_d [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Add1~22 ),
	.sharein(\U5|hsv_converter|Add1~23 ),
	.combout(),
	.sumout(\U5|hsv_converter|Add1~17_sumout ),
	.cout(\U5|hsv_converter|Add1~18 ),
	.shareout(\U5|hsv_converter|Add1~19 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add1~17 .extended_lut = "off";
defparam \U5|hsv_converter|Add1~17 .lut_mask = 64'h000000CC0000CC33;
defparam \U5|hsv_converter|Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N15
cyclonev_lcell_comb \U5|hsv_converter|Add1~13 (
// Equation(s):
// \U5|hsv_converter|Add1~13_sumout  = SUM(( !\U5|hsv_converter|b8_d [5] $ (\U5|hsv_converter|g8_d [5]) ) + ( \U5|hsv_converter|Add1~19  ) + ( \U5|hsv_converter|Add1~18  ))
// \U5|hsv_converter|Add1~14  = CARRY(( !\U5|hsv_converter|b8_d [5] $ (\U5|hsv_converter|g8_d [5]) ) + ( \U5|hsv_converter|Add1~19  ) + ( \U5|hsv_converter|Add1~18  ))
// \U5|hsv_converter|Add1~15  = SHARE((!\U5|hsv_converter|b8_d [5] & \U5|hsv_converter|g8_d [5]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|b8_d [5]),
	.datad(!\U5|hsv_converter|g8_d [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Add1~18 ),
	.sharein(\U5|hsv_converter|Add1~19 ),
	.combout(),
	.sumout(\U5|hsv_converter|Add1~13_sumout ),
	.cout(\U5|hsv_converter|Add1~14 ),
	.shareout(\U5|hsv_converter|Add1~15 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add1~13 .extended_lut = "off";
defparam \U5|hsv_converter|Add1~13 .lut_mask = 64'h000000F00000F00F;
defparam \U5|hsv_converter|Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N18
cyclonev_lcell_comb \U5|hsv_converter|Add1~9 (
// Equation(s):
// \U5|hsv_converter|Add1~9_sumout  = SUM(( !\U5|hsv_converter|g8_d [6] $ (\U5|hsv_converter|b8_d [6]) ) + ( \U5|hsv_converter|Add1~15  ) + ( \U5|hsv_converter|Add1~14  ))
// \U5|hsv_converter|Add1~10  = CARRY(( !\U5|hsv_converter|g8_d [6] $ (\U5|hsv_converter|b8_d [6]) ) + ( \U5|hsv_converter|Add1~15  ) + ( \U5|hsv_converter|Add1~14  ))
// \U5|hsv_converter|Add1~11  = SHARE((\U5|hsv_converter|g8_d [6] & !\U5|hsv_converter|b8_d [6]))

	.dataa(gnd),
	.datab(!\U5|hsv_converter|g8_d [6]),
	.datac(!\U5|hsv_converter|b8_d [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Add1~14 ),
	.sharein(\U5|hsv_converter|Add1~15 ),
	.combout(),
	.sumout(\U5|hsv_converter|Add1~9_sumout ),
	.cout(\U5|hsv_converter|Add1~10 ),
	.shareout(\U5|hsv_converter|Add1~11 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add1~9 .extended_lut = "off";
defparam \U5|hsv_converter|Add1~9 .lut_mask = 64'h000030300000C3C3;
defparam \U5|hsv_converter|Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N21
cyclonev_lcell_comb \U5|hsv_converter|Add1~5 (
// Equation(s):
// \U5|hsv_converter|Add1~5_sumout  = SUM(( !\U5|hsv_converter|b8_d [7] $ (\U5|hsv_converter|g8_d [7]) ) + ( \U5|hsv_converter|Add1~11  ) + ( \U5|hsv_converter|Add1~10  ))
// \U5|hsv_converter|Add1~6  = CARRY(( !\U5|hsv_converter|b8_d [7] $ (\U5|hsv_converter|g8_d [7]) ) + ( \U5|hsv_converter|Add1~11  ) + ( \U5|hsv_converter|Add1~10  ))
// \U5|hsv_converter|Add1~7  = SHARE((!\U5|hsv_converter|b8_d [7] & \U5|hsv_converter|g8_d [7]))

	.dataa(!\U5|hsv_converter|b8_d [7]),
	.datab(gnd),
	.datac(!\U5|hsv_converter|g8_d [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Add1~10 ),
	.sharein(\U5|hsv_converter|Add1~11 ),
	.combout(),
	.sumout(\U5|hsv_converter|Add1~5_sumout ),
	.cout(\U5|hsv_converter|Add1~6 ),
	.shareout(\U5|hsv_converter|Add1~7 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add1~5 .extended_lut = "off";
defparam \U5|hsv_converter|Add1~5 .lut_mask = 64'h00000A0A0000A5A5;
defparam \U5|hsv_converter|Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N24
cyclonev_lcell_comb \U5|hsv_converter|Add1~1 (
// Equation(s):
// \U5|hsv_converter|Add1~1_sumout  = SUM(( VCC ) + ( \U5|hsv_converter|Add1~7  ) + ( \U5|hsv_converter|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Add1~6 ),
	.sharein(\U5|hsv_converter|Add1~7 ),
	.combout(),
	.sumout(\U5|hsv_converter|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Add1~1 .extended_lut = "off";
defparam \U5|hsv_converter|Add1~1 .lut_mask = 64'h000000000000FFFF;
defparam \U5|hsv_converter|Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N0
cyclonev_lcell_comb \U5|hsv_converter|Add2~53 (
// Equation(s):
// \U5|hsv_converter|Add2~53_sumout  = SUM(( \U5|hsv_converter|Add1~33_sumout  ) + ( !VCC ) + ( !VCC ))
// \U5|hsv_converter|Add2~54  = CARRY(( \U5|hsv_converter|Add1~33_sumout  ) + ( !VCC ) + ( !VCC ))
// \U5|hsv_converter|Add2~55  = SHARE(!\U5|hsv_converter|Add1~33_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Add1~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Add2~53_sumout ),
	.cout(\U5|hsv_converter|Add2~54 ),
	.shareout(\U5|hsv_converter|Add2~55 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add2~53 .extended_lut = "off";
defparam \U5|hsv_converter|Add2~53 .lut_mask = 64'h0000FF00000000FF;
defparam \U5|hsv_converter|Add2~53 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N3
cyclonev_lcell_comb \U5|hsv_converter|Add2~49 (
// Equation(s):
// \U5|hsv_converter|Add2~49_sumout  = SUM(( !\U5|hsv_converter|Add1~29_sumout  ) + ( \U5|hsv_converter|Add2~55  ) + ( \U5|hsv_converter|Add2~54  ))
// \U5|hsv_converter|Add2~50  = CARRY(( !\U5|hsv_converter|Add1~29_sumout  ) + ( \U5|hsv_converter|Add2~55  ) + ( \U5|hsv_converter|Add2~54  ))
// \U5|hsv_converter|Add2~51  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Add1~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Add2~54 ),
	.sharein(\U5|hsv_converter|Add2~55 ),
	.combout(),
	.sumout(\U5|hsv_converter|Add2~49_sumout ),
	.cout(\U5|hsv_converter|Add2~50 ),
	.shareout(\U5|hsv_converter|Add2~51 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add2~49 .extended_lut = "off";
defparam \U5|hsv_converter|Add2~49 .lut_mask = 64'h000000000000FF00;
defparam \U5|hsv_converter|Add2~49 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N6
cyclonev_lcell_comb \U5|hsv_converter|Add2~45 (
// Equation(s):
// \U5|hsv_converter|Add2~45_sumout  = SUM(( !\U5|hsv_converter|Add1~25_sumout  ) + ( \U5|hsv_converter|Add2~51  ) + ( \U5|hsv_converter|Add2~50  ))
// \U5|hsv_converter|Add2~46  = CARRY(( !\U5|hsv_converter|Add1~25_sumout  ) + ( \U5|hsv_converter|Add2~51  ) + ( \U5|hsv_converter|Add2~50  ))
// \U5|hsv_converter|Add2~47  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Add1~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Add2~50 ),
	.sharein(\U5|hsv_converter|Add2~51 ),
	.combout(),
	.sumout(\U5|hsv_converter|Add2~45_sumout ),
	.cout(\U5|hsv_converter|Add2~46 ),
	.shareout(\U5|hsv_converter|Add2~47 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add2~45 .extended_lut = "off";
defparam \U5|hsv_converter|Add2~45 .lut_mask = 64'h000000000000FF00;
defparam \U5|hsv_converter|Add2~45 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N9
cyclonev_lcell_comb \U5|hsv_converter|Add2~41 (
// Equation(s):
// \U5|hsv_converter|Add2~41_sumout  = SUM(( !\U5|hsv_converter|Add1~21_sumout  ) + ( \U5|hsv_converter|Add2~47  ) + ( \U5|hsv_converter|Add2~46  ))
// \U5|hsv_converter|Add2~42  = CARRY(( !\U5|hsv_converter|Add1~21_sumout  ) + ( \U5|hsv_converter|Add2~47  ) + ( \U5|hsv_converter|Add2~46  ))
// \U5|hsv_converter|Add2~43  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Add1~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Add2~46 ),
	.sharein(\U5|hsv_converter|Add2~47 ),
	.combout(),
	.sumout(\U5|hsv_converter|Add2~41_sumout ),
	.cout(\U5|hsv_converter|Add2~42 ),
	.shareout(\U5|hsv_converter|Add2~43 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add2~41 .extended_lut = "off";
defparam \U5|hsv_converter|Add2~41 .lut_mask = 64'h000000000000F0F0;
defparam \U5|hsv_converter|Add2~41 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N12
cyclonev_lcell_comb \U5|hsv_converter|Add2~37 (
// Equation(s):
// \U5|hsv_converter|Add2~37_sumout  = SUM(( !\U5|hsv_converter|Add1~17_sumout  $ (\U5|hsv_converter|Add1~33_sumout ) ) + ( \U5|hsv_converter|Add2~43  ) + ( \U5|hsv_converter|Add2~42  ))
// \U5|hsv_converter|Add2~38  = CARRY(( !\U5|hsv_converter|Add1~17_sumout  $ (\U5|hsv_converter|Add1~33_sumout ) ) + ( \U5|hsv_converter|Add2~43  ) + ( \U5|hsv_converter|Add2~42  ))
// \U5|hsv_converter|Add2~39  = SHARE((!\U5|hsv_converter|Add1~17_sumout  & \U5|hsv_converter|Add1~33_sumout ))

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Add1~17_sumout ),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Add1~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Add2~42 ),
	.sharein(\U5|hsv_converter|Add2~43 ),
	.combout(),
	.sumout(\U5|hsv_converter|Add2~37_sumout ),
	.cout(\U5|hsv_converter|Add2~38 ),
	.shareout(\U5|hsv_converter|Add2~39 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add2~37 .extended_lut = "off";
defparam \U5|hsv_converter|Add2~37 .lut_mask = 64'h000000CC0000CC33;
defparam \U5|hsv_converter|Add2~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N15
cyclonev_lcell_comb \U5|hsv_converter|Add2~33 (
// Equation(s):
// \U5|hsv_converter|Add2~33_sumout  = SUM(( !\U5|hsv_converter|Add1~13_sumout  $ (\U5|hsv_converter|Add1~29_sumout ) ) + ( \U5|hsv_converter|Add2~39  ) + ( \U5|hsv_converter|Add2~38  ))
// \U5|hsv_converter|Add2~34  = CARRY(( !\U5|hsv_converter|Add1~13_sumout  $ (\U5|hsv_converter|Add1~29_sumout ) ) + ( \U5|hsv_converter|Add2~39  ) + ( \U5|hsv_converter|Add2~38  ))
// \U5|hsv_converter|Add2~35  = SHARE((!\U5|hsv_converter|Add1~13_sumout  & \U5|hsv_converter|Add1~29_sumout ))

	.dataa(!\U5|hsv_converter|Add1~13_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Add1~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Add2~38 ),
	.sharein(\U5|hsv_converter|Add2~39 ),
	.combout(),
	.sumout(\U5|hsv_converter|Add2~33_sumout ),
	.cout(\U5|hsv_converter|Add2~34 ),
	.shareout(\U5|hsv_converter|Add2~35 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add2~33 .extended_lut = "off";
defparam \U5|hsv_converter|Add2~33 .lut_mask = 64'h000000AA0000AA55;
defparam \U5|hsv_converter|Add2~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N18
cyclonev_lcell_comb \U5|hsv_converter|Add2~29 (
// Equation(s):
// \U5|hsv_converter|Add2~29_sumout  = SUM(( !\U5|hsv_converter|Add1~9_sumout  $ (\U5|hsv_converter|Add1~25_sumout ) ) + ( \U5|hsv_converter|Add2~35  ) + ( \U5|hsv_converter|Add2~34  ))
// \U5|hsv_converter|Add2~30  = CARRY(( !\U5|hsv_converter|Add1~9_sumout  $ (\U5|hsv_converter|Add1~25_sumout ) ) + ( \U5|hsv_converter|Add2~35  ) + ( \U5|hsv_converter|Add2~34  ))
// \U5|hsv_converter|Add2~31  = SHARE((!\U5|hsv_converter|Add1~9_sumout  & \U5|hsv_converter|Add1~25_sumout ))

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Add1~9_sumout ),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Add1~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Add2~34 ),
	.sharein(\U5|hsv_converter|Add2~35 ),
	.combout(),
	.sumout(\U5|hsv_converter|Add2~29_sumout ),
	.cout(\U5|hsv_converter|Add2~30 ),
	.shareout(\U5|hsv_converter|Add2~31 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add2~29 .extended_lut = "off";
defparam \U5|hsv_converter|Add2~29 .lut_mask = 64'h000000CC0000CC33;
defparam \U5|hsv_converter|Add2~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N21
cyclonev_lcell_comb \U5|hsv_converter|Add2~25 (
// Equation(s):
// \U5|hsv_converter|Add2~25_sumout  = SUM(( !\U5|hsv_converter|Add1~21_sumout  $ (\U5|hsv_converter|Add1~5_sumout ) ) + ( \U5|hsv_converter|Add2~31  ) + ( \U5|hsv_converter|Add2~30  ))
// \U5|hsv_converter|Add2~26  = CARRY(( !\U5|hsv_converter|Add1~21_sumout  $ (\U5|hsv_converter|Add1~5_sumout ) ) + ( \U5|hsv_converter|Add2~31  ) + ( \U5|hsv_converter|Add2~30  ))
// \U5|hsv_converter|Add2~27  = SHARE((\U5|hsv_converter|Add1~21_sumout  & !\U5|hsv_converter|Add1~5_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Add1~21_sumout ),
	.datad(!\U5|hsv_converter|Add1~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Add2~30 ),
	.sharein(\U5|hsv_converter|Add2~31 ),
	.combout(),
	.sumout(\U5|hsv_converter|Add2~25_sumout ),
	.cout(\U5|hsv_converter|Add2~26 ),
	.shareout(\U5|hsv_converter|Add2~27 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add2~25 .extended_lut = "off";
defparam \U5|hsv_converter|Add2~25 .lut_mask = 64'h00000F000000F00F;
defparam \U5|hsv_converter|Add2~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N24
cyclonev_lcell_comb \U5|hsv_converter|Add2~21 (
// Equation(s):
// \U5|hsv_converter|Add2~21_sumout  = SUM(( !\U5|hsv_converter|Add1~1_sumout  $ (\U5|hsv_converter|Add1~17_sumout ) ) + ( \U5|hsv_converter|Add2~27  ) + ( \U5|hsv_converter|Add2~26  ))
// \U5|hsv_converter|Add2~22  = CARRY(( !\U5|hsv_converter|Add1~1_sumout  $ (\U5|hsv_converter|Add1~17_sumout ) ) + ( \U5|hsv_converter|Add2~27  ) + ( \U5|hsv_converter|Add2~26  ))
// \U5|hsv_converter|Add2~23  = SHARE((!\U5|hsv_converter|Add1~1_sumout  & \U5|hsv_converter|Add1~17_sumout ))

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Add1~1_sumout ),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Add1~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Add2~26 ),
	.sharein(\U5|hsv_converter|Add2~27 ),
	.combout(),
	.sumout(\U5|hsv_converter|Add2~21_sumout ),
	.cout(\U5|hsv_converter|Add2~22 ),
	.shareout(\U5|hsv_converter|Add2~23 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add2~21 .extended_lut = "off";
defparam \U5|hsv_converter|Add2~21 .lut_mask = 64'h000000CC0000CC33;
defparam \U5|hsv_converter|Add2~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N27
cyclonev_lcell_comb \U5|hsv_converter|Add2~17 (
// Equation(s):
// \U5|hsv_converter|Add2~17_sumout  = SUM(( !\U5|hsv_converter|Add1~1_sumout  $ (\U5|hsv_converter|Add1~13_sumout ) ) + ( \U5|hsv_converter|Add2~23  ) + ( \U5|hsv_converter|Add2~22  ))
// \U5|hsv_converter|Add2~18  = CARRY(( !\U5|hsv_converter|Add1~1_sumout  $ (\U5|hsv_converter|Add1~13_sumout ) ) + ( \U5|hsv_converter|Add2~23  ) + ( \U5|hsv_converter|Add2~22  ))
// \U5|hsv_converter|Add2~19  = SHARE((!\U5|hsv_converter|Add1~1_sumout  & \U5|hsv_converter|Add1~13_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Add1~1_sumout ),
	.datad(!\U5|hsv_converter|Add1~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Add2~22 ),
	.sharein(\U5|hsv_converter|Add2~23 ),
	.combout(),
	.sumout(\U5|hsv_converter|Add2~17_sumout ),
	.cout(\U5|hsv_converter|Add2~18 ),
	.shareout(\U5|hsv_converter|Add2~19 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add2~17 .extended_lut = "off";
defparam \U5|hsv_converter|Add2~17 .lut_mask = 64'h000000F00000F00F;
defparam \U5|hsv_converter|Add2~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N30
cyclonev_lcell_comb \U5|hsv_converter|Add2~13 (
// Equation(s):
// \U5|hsv_converter|Add2~13_sumout  = SUM(( !\U5|hsv_converter|Add1~1_sumout  $ (\U5|hsv_converter|Add1~9_sumout ) ) + ( \U5|hsv_converter|Add2~19  ) + ( \U5|hsv_converter|Add2~18  ))
// \U5|hsv_converter|Add2~14  = CARRY(( !\U5|hsv_converter|Add1~1_sumout  $ (\U5|hsv_converter|Add1~9_sumout ) ) + ( \U5|hsv_converter|Add2~19  ) + ( \U5|hsv_converter|Add2~18  ))
// \U5|hsv_converter|Add2~15  = SHARE((!\U5|hsv_converter|Add1~1_sumout  & \U5|hsv_converter|Add1~9_sumout ))

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Add1~1_sumout ),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Add1~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Add2~18 ),
	.sharein(\U5|hsv_converter|Add2~19 ),
	.combout(),
	.sumout(\U5|hsv_converter|Add2~13_sumout ),
	.cout(\U5|hsv_converter|Add2~14 ),
	.shareout(\U5|hsv_converter|Add2~15 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add2~13 .extended_lut = "off";
defparam \U5|hsv_converter|Add2~13 .lut_mask = 64'h000000CC0000CC33;
defparam \U5|hsv_converter|Add2~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N33
cyclonev_lcell_comb \U5|hsv_converter|Add2~9 (
// Equation(s):
// \U5|hsv_converter|Add2~9_sumout  = SUM(( !\U5|hsv_converter|Add1~1_sumout  $ (\U5|hsv_converter|Add1~5_sumout ) ) + ( \U5|hsv_converter|Add2~15  ) + ( \U5|hsv_converter|Add2~14  ))
// \U5|hsv_converter|Add2~10  = CARRY(( !\U5|hsv_converter|Add1~1_sumout  $ (\U5|hsv_converter|Add1~5_sumout ) ) + ( \U5|hsv_converter|Add2~15  ) + ( \U5|hsv_converter|Add2~14  ))
// \U5|hsv_converter|Add2~11  = SHARE((!\U5|hsv_converter|Add1~1_sumout  & \U5|hsv_converter|Add1~5_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Add1~1_sumout ),
	.datad(!\U5|hsv_converter|Add1~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Add2~14 ),
	.sharein(\U5|hsv_converter|Add2~15 ),
	.combout(),
	.sumout(\U5|hsv_converter|Add2~9_sumout ),
	.cout(\U5|hsv_converter|Add2~10 ),
	.shareout(\U5|hsv_converter|Add2~11 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add2~9 .extended_lut = "off";
defparam \U5|hsv_converter|Add2~9 .lut_mask = 64'h000000F00000F00F;
defparam \U5|hsv_converter|Add2~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N36
cyclonev_lcell_comb \U5|hsv_converter|Add2~5 (
// Equation(s):
// \U5|hsv_converter|Add2~5_sumout  = SUM(( VCC ) + ( \U5|hsv_converter|Add2~11  ) + ( \U5|hsv_converter|Add2~10  ))
// \U5|hsv_converter|Add2~6  = CARRY(( VCC ) + ( \U5|hsv_converter|Add2~11  ) + ( \U5|hsv_converter|Add2~10  ))
// \U5|hsv_converter|Add2~7  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Add2~10 ),
	.sharein(\U5|hsv_converter|Add2~11 ),
	.combout(),
	.sumout(\U5|hsv_converter|Add2~5_sumout ),
	.cout(\U5|hsv_converter|Add2~6 ),
	.shareout(\U5|hsv_converter|Add2~7 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add2~5 .extended_lut = "off";
defparam \U5|hsv_converter|Add2~5 .lut_mask = 64'h000000000000FFFF;
defparam \U5|hsv_converter|Add2~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N39
cyclonev_lcell_comb \U5|hsv_converter|Add2~1 (
// Equation(s):
// \U5|hsv_converter|Add2~1_sumout  = SUM(( VCC ) + ( \U5|hsv_converter|Add2~7  ) + ( \U5|hsv_converter|Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Add2~6 ),
	.sharein(\U5|hsv_converter|Add2~7 ),
	.combout(),
	.sumout(\U5|hsv_converter|Add2~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Add2~1 .extended_lut = "off";
defparam \U5|hsv_converter|Add2~1 .lut_mask = 64'h000000000000FFFF;
defparam \U5|hsv_converter|Add2~1 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X40_Y24_N1
dffeas \U5|hsv_converter|max_channel.00 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U5|hsv_converter|always0~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|hsv_converter|max_channel.00~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U5|hsv_converter|max_channel.00 .is_wysiwyg = "true";
defparam \U5|hsv_converter|max_channel.00 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y22_N35
dffeas \U5|hsv_converter|max_channel_d.00 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U5|hsv_converter|max_channel.00~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|hsv_converter|max_channel_d.00~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U5|hsv_converter|max_channel_d.00 .is_wysiwyg = "true";
defparam \U5|hsv_converter|max_channel_d.00 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N54
cyclonev_lcell_comb \U5|hsv_converter|max_channel~5 (
// Equation(s):
// \U5|hsv_converter|max_channel~5_combout  = (\U5|hsv_converter|always0~1_combout  & !\U5|hsv_converter|always0~3_combout )

	.dataa(!\U5|hsv_converter|always0~1_combout ),
	.datab(!\U5|hsv_converter|always0~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|max_channel~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|max_channel~5 .extended_lut = "off";
defparam \U5|hsv_converter|max_channel~5 .lut_mask = 64'h4444444444444444;
defparam \U5|hsv_converter|max_channel~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y24_N55
dffeas \U5|hsv_converter|max_channel.10 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U5|hsv_converter|max_channel~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|hsv_converter|max_channel.10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U5|hsv_converter|max_channel.10 .is_wysiwyg = "true";
defparam \U5|hsv_converter|max_channel.10 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y22_N38
dffeas \U5|hsv_converter|max_channel_d.10 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U5|hsv_converter|max_channel.10~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|hsv_converter|max_channel_d.10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U5|hsv_converter|max_channel_d.10 .is_wysiwyg = "true";
defparam \U5|hsv_converter|max_channel_d.10 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N57
cyclonev_lcell_comb \U5|hsv_converter|max_channel~6 (
// Equation(s):
// \U5|hsv_converter|max_channel~6_combout  = (\U5|hsv_converter|always0~1_combout  & \U5|hsv_converter|always0~3_combout )

	.dataa(!\U5|hsv_converter|always0~1_combout ),
	.datab(!\U5|hsv_converter|always0~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|max_channel~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|max_channel~6 .extended_lut = "off";
defparam \U5|hsv_converter|max_channel~6 .lut_mask = 64'h1111111111111111;
defparam \U5|hsv_converter|max_channel~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y24_N58
dffeas \U5|hsv_converter|max_channel.01 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U5|hsv_converter|max_channel~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|hsv_converter|max_channel.01~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U5|hsv_converter|max_channel.01 .is_wysiwyg = "true";
defparam \U5|hsv_converter|max_channel.01 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y22_N19
dffeas \U5|hsv_converter|max_channel_d.01 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U5|hsv_converter|max_channel.01~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|hsv_converter|max_channel_d.01~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U5|hsv_converter|max_channel_d.01 .is_wysiwyg = "true";
defparam \U5|hsv_converter|max_channel_d.01 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N36
cyclonev_lcell_comb \U5|hsv_converter|h_out[3]~0 (
// Equation(s):
// \U5|hsv_converter|h_out[3]~0_combout  = ( \U5|hsv_converter|max_channel_d.01~q  & ( !\U5|hsv_converter|max_channel_d.10~q  ) ) # ( !\U5|hsv_converter|max_channel_d.01~q  & ( (\U5|hsv_converter|Add2~1_sumout  & !\U5|hsv_converter|max_channel_d.10~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Add2~1_sumout ),
	.datad(!\U5|hsv_converter|max_channel_d.10~q ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|max_channel_d.01~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|h_out[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|h_out[3]~0 .extended_lut = "off";
defparam \U5|hsv_converter|h_out[3]~0 .lut_mask = 64'h0F000F00FF00FF00;
defparam \U5|hsv_converter|h_out[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y23_N44
dffeas \U5|hsv_converter|delta[0] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U5|hsv_converter|delta[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|hsv_converter|delta [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|hsv_converter|delta[0] .is_wysiwyg = "true";
defparam \U5|hsv_converter|delta[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y24_N41
dffeas \U5|hsv_converter|r8_d[7] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U5|center_pixel [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|hsv_converter|r8_d [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|hsv_converter|r8_d[7] .is_wysiwyg = "true";
defparam \U5|hsv_converter|r8_d[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y24_N38
dffeas \U5|hsv_converter|r8_d[6] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U5|center_pixel [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|hsv_converter|r8_d [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|hsv_converter|r8_d[6] .is_wysiwyg = "true";
defparam \U5|hsv_converter|r8_d[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y24_N35
dffeas \U5|hsv_converter|r8_d[5] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U5|center_pixel [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|hsv_converter|r8_d [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|hsv_converter|r8_d[5] .is_wysiwyg = "true";
defparam \U5|hsv_converter|r8_d[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y24_N44
dffeas \U5|hsv_converter|r8_d[4] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U5|center_pixel [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|hsv_converter|r8_d [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|hsv_converter|r8_d[4] .is_wysiwyg = "true";
defparam \U5|hsv_converter|r8_d[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N30
cyclonev_lcell_comb \U5|hsv_converter|Add5~33 (
// Equation(s):
// \U5|hsv_converter|Add5~33_sumout  = SUM(( !\U5|hsv_converter|r8_d [4] $ (!\U5|hsv_converter|b8_d [4]) ) + ( !VCC ) + ( !VCC ))
// \U5|hsv_converter|Add5~34  = CARRY(( !\U5|hsv_converter|r8_d [4] $ (!\U5|hsv_converter|b8_d [4]) ) + ( !VCC ) + ( !VCC ))
// \U5|hsv_converter|Add5~35  = SHARE((!\U5|hsv_converter|r8_d [4]) # (\U5|hsv_converter|b8_d [4]))

	.dataa(gnd),
	.datab(!\U5|hsv_converter|r8_d [4]),
	.datac(gnd),
	.datad(!\U5|hsv_converter|b8_d [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Add5~33_sumout ),
	.cout(\U5|hsv_converter|Add5~34 ),
	.shareout(\U5|hsv_converter|Add5~35 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add5~33 .extended_lut = "off";
defparam \U5|hsv_converter|Add5~33 .lut_mask = 64'h0000CCFF000033CC;
defparam \U5|hsv_converter|Add5~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N33
cyclonev_lcell_comb \U5|hsv_converter|Add5~29 (
// Equation(s):
// \U5|hsv_converter|Add5~29_sumout  = SUM(( !\U5|hsv_converter|b8_d [5] $ (\U5|hsv_converter|r8_d [5]) ) + ( \U5|hsv_converter|Add5~35  ) + ( \U5|hsv_converter|Add5~34  ))
// \U5|hsv_converter|Add5~30  = CARRY(( !\U5|hsv_converter|b8_d [5] $ (\U5|hsv_converter|r8_d [5]) ) + ( \U5|hsv_converter|Add5~35  ) + ( \U5|hsv_converter|Add5~34  ))
// \U5|hsv_converter|Add5~31  = SHARE((\U5|hsv_converter|b8_d [5] & !\U5|hsv_converter|r8_d [5]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|b8_d [5]),
	.datad(!\U5|hsv_converter|r8_d [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Add5~34 ),
	.sharein(\U5|hsv_converter|Add5~35 ),
	.combout(),
	.sumout(\U5|hsv_converter|Add5~29_sumout ),
	.cout(\U5|hsv_converter|Add5~30 ),
	.shareout(\U5|hsv_converter|Add5~31 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add5~29 .extended_lut = "off";
defparam \U5|hsv_converter|Add5~29 .lut_mask = 64'h00000F000000F00F;
defparam \U5|hsv_converter|Add5~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N36
cyclonev_lcell_comb \U5|hsv_converter|Add5~25 (
// Equation(s):
// \U5|hsv_converter|Add5~25_sumout  = SUM(( !\U5|hsv_converter|b8_d [6] $ (\U5|hsv_converter|r8_d [6]) ) + ( \U5|hsv_converter|Add5~31  ) + ( \U5|hsv_converter|Add5~30  ))
// \U5|hsv_converter|Add5~26  = CARRY(( !\U5|hsv_converter|b8_d [6] $ (\U5|hsv_converter|r8_d [6]) ) + ( \U5|hsv_converter|Add5~31  ) + ( \U5|hsv_converter|Add5~30  ))
// \U5|hsv_converter|Add5~27  = SHARE((\U5|hsv_converter|b8_d [6] & !\U5|hsv_converter|r8_d [6]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|b8_d [6]),
	.datad(!\U5|hsv_converter|r8_d [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Add5~30 ),
	.sharein(\U5|hsv_converter|Add5~31 ),
	.combout(),
	.sumout(\U5|hsv_converter|Add5~25_sumout ),
	.cout(\U5|hsv_converter|Add5~26 ),
	.shareout(\U5|hsv_converter|Add5~27 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add5~25 .extended_lut = "off";
defparam \U5|hsv_converter|Add5~25 .lut_mask = 64'h00000F000000F00F;
defparam \U5|hsv_converter|Add5~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N39
cyclonev_lcell_comb \U5|hsv_converter|Add5~21 (
// Equation(s):
// \U5|hsv_converter|Add5~21_sumout  = SUM(( !\U5|hsv_converter|b8_d [7] $ (\U5|hsv_converter|r8_d [7]) ) + ( \U5|hsv_converter|Add5~27  ) + ( \U5|hsv_converter|Add5~26  ))
// \U5|hsv_converter|Add5~22  = CARRY(( !\U5|hsv_converter|b8_d [7] $ (\U5|hsv_converter|r8_d [7]) ) + ( \U5|hsv_converter|Add5~27  ) + ( \U5|hsv_converter|Add5~26  ))
// \U5|hsv_converter|Add5~23  = SHARE((\U5|hsv_converter|b8_d [7] & !\U5|hsv_converter|r8_d [7]))

	.dataa(!\U5|hsv_converter|b8_d [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|r8_d [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Add5~26 ),
	.sharein(\U5|hsv_converter|Add5~27 ),
	.combout(),
	.sumout(\U5|hsv_converter|Add5~21_sumout ),
	.cout(\U5|hsv_converter|Add5~22 ),
	.shareout(\U5|hsv_converter|Add5~23 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add5~21 .extended_lut = "off";
defparam \U5|hsv_converter|Add5~21 .lut_mask = 64'h000055000000AA55;
defparam \U5|hsv_converter|Add5~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N42
cyclonev_lcell_comb \U5|hsv_converter|Add5~17 (
// Equation(s):
// \U5|hsv_converter|Add5~17_sumout  = SUM(( !\U5|hsv_converter|b8_d [4] $ (\U5|hsv_converter|r8_d [4]) ) + ( \U5|hsv_converter|Add5~23  ) + ( \U5|hsv_converter|Add5~22  ))
// \U5|hsv_converter|Add5~18  = CARRY(( !\U5|hsv_converter|b8_d [4] $ (\U5|hsv_converter|r8_d [4]) ) + ( \U5|hsv_converter|Add5~23  ) + ( \U5|hsv_converter|Add5~22  ))
// \U5|hsv_converter|Add5~19  = SHARE((\U5|hsv_converter|b8_d [4] & !\U5|hsv_converter|r8_d [4]))

	.dataa(gnd),
	.datab(!\U5|hsv_converter|b8_d [4]),
	.datac(gnd),
	.datad(!\U5|hsv_converter|r8_d [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Add5~22 ),
	.sharein(\U5|hsv_converter|Add5~23 ),
	.combout(),
	.sumout(\U5|hsv_converter|Add5~17_sumout ),
	.cout(\U5|hsv_converter|Add5~18 ),
	.shareout(\U5|hsv_converter|Add5~19 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add5~17 .extended_lut = "off";
defparam \U5|hsv_converter|Add5~17 .lut_mask = 64'h000033000000CC33;
defparam \U5|hsv_converter|Add5~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N45
cyclonev_lcell_comb \U5|hsv_converter|Add5~13 (
// Equation(s):
// \U5|hsv_converter|Add5~13_sumout  = SUM(( !\U5|hsv_converter|r8_d [5] $ (\U5|hsv_converter|b8_d [5]) ) + ( \U5|hsv_converter|Add5~19  ) + ( \U5|hsv_converter|Add5~18  ))
// \U5|hsv_converter|Add5~14  = CARRY(( !\U5|hsv_converter|r8_d [5] $ (\U5|hsv_converter|b8_d [5]) ) + ( \U5|hsv_converter|Add5~19  ) + ( \U5|hsv_converter|Add5~18  ))
// \U5|hsv_converter|Add5~15  = SHARE((!\U5|hsv_converter|r8_d [5] & \U5|hsv_converter|b8_d [5]))

	.dataa(!\U5|hsv_converter|r8_d [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|b8_d [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Add5~18 ),
	.sharein(\U5|hsv_converter|Add5~19 ),
	.combout(),
	.sumout(\U5|hsv_converter|Add5~13_sumout ),
	.cout(\U5|hsv_converter|Add5~14 ),
	.shareout(\U5|hsv_converter|Add5~15 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add5~13 .extended_lut = "off";
defparam \U5|hsv_converter|Add5~13 .lut_mask = 64'h000000AA0000AA55;
defparam \U5|hsv_converter|Add5~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N48
cyclonev_lcell_comb \U5|hsv_converter|Add5~9 (
// Equation(s):
// \U5|hsv_converter|Add5~9_sumout  = SUM(( !\U5|hsv_converter|r8_d [6] $ (\U5|hsv_converter|b8_d [6]) ) + ( \U5|hsv_converter|Add5~15  ) + ( \U5|hsv_converter|Add5~14  ))
// \U5|hsv_converter|Add5~10  = CARRY(( !\U5|hsv_converter|r8_d [6] $ (\U5|hsv_converter|b8_d [6]) ) + ( \U5|hsv_converter|Add5~15  ) + ( \U5|hsv_converter|Add5~14  ))
// \U5|hsv_converter|Add5~11  = SHARE((!\U5|hsv_converter|r8_d [6] & \U5|hsv_converter|b8_d [6]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|r8_d [6]),
	.datad(!\U5|hsv_converter|b8_d [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Add5~14 ),
	.sharein(\U5|hsv_converter|Add5~15 ),
	.combout(),
	.sumout(\U5|hsv_converter|Add5~9_sumout ),
	.cout(\U5|hsv_converter|Add5~10 ),
	.shareout(\U5|hsv_converter|Add5~11 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add5~9 .extended_lut = "off";
defparam \U5|hsv_converter|Add5~9 .lut_mask = 64'h000000F00000F00F;
defparam \U5|hsv_converter|Add5~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N51
cyclonev_lcell_comb \U5|hsv_converter|Add5~5 (
// Equation(s):
// \U5|hsv_converter|Add5~5_sumout  = SUM(( !\U5|hsv_converter|r8_d [7] $ (\U5|hsv_converter|b8_d [7]) ) + ( \U5|hsv_converter|Add5~11  ) + ( \U5|hsv_converter|Add5~10  ))
// \U5|hsv_converter|Add5~6  = CARRY(( !\U5|hsv_converter|r8_d [7] $ (\U5|hsv_converter|b8_d [7]) ) + ( \U5|hsv_converter|Add5~11  ) + ( \U5|hsv_converter|Add5~10  ))
// \U5|hsv_converter|Add5~7  = SHARE((!\U5|hsv_converter|r8_d [7] & \U5|hsv_converter|b8_d [7]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|r8_d [7]),
	.datad(!\U5|hsv_converter|b8_d [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Add5~10 ),
	.sharein(\U5|hsv_converter|Add5~11 ),
	.combout(),
	.sumout(\U5|hsv_converter|Add5~5_sumout ),
	.cout(\U5|hsv_converter|Add5~6 ),
	.shareout(\U5|hsv_converter|Add5~7 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add5~5 .extended_lut = "off";
defparam \U5|hsv_converter|Add5~5 .lut_mask = 64'h000000F00000F00F;
defparam \U5|hsv_converter|Add5~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N54
cyclonev_lcell_comb \U5|hsv_converter|Add5~1 (
// Equation(s):
// \U5|hsv_converter|Add5~1_sumout  = SUM(( VCC ) + ( \U5|hsv_converter|Add5~7  ) + ( \U5|hsv_converter|Add5~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Add5~6 ),
	.sharein(\U5|hsv_converter|Add5~7 ),
	.combout(),
	.sumout(\U5|hsv_converter|Add5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Add5~1 .extended_lut = "off";
defparam \U5|hsv_converter|Add5~1 .lut_mask = 64'h000000000000FFFF;
defparam \U5|hsv_converter|Add5~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N0
cyclonev_lcell_comb \U5|hsv_converter|Add6~53 (
// Equation(s):
// \U5|hsv_converter|Add6~53_sumout  = SUM(( \U5|hsv_converter|Add5~33_sumout  ) + ( !VCC ) + ( !VCC ))
// \U5|hsv_converter|Add6~54  = CARRY(( \U5|hsv_converter|Add5~33_sumout  ) + ( !VCC ) + ( !VCC ))
// \U5|hsv_converter|Add6~55  = SHARE(!\U5|hsv_converter|Add5~33_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Add5~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Add6~53_sumout ),
	.cout(\U5|hsv_converter|Add6~54 ),
	.shareout(\U5|hsv_converter|Add6~55 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add6~53 .extended_lut = "off";
defparam \U5|hsv_converter|Add6~53 .lut_mask = 64'h0000FF00000000FF;
defparam \U5|hsv_converter|Add6~53 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N3
cyclonev_lcell_comb \U5|hsv_converter|Add6~49 (
// Equation(s):
// \U5|hsv_converter|Add6~49_sumout  = SUM(( !\U5|hsv_converter|Add5~29_sumout  ) + ( \U5|hsv_converter|Add6~55  ) + ( \U5|hsv_converter|Add6~54  ))
// \U5|hsv_converter|Add6~50  = CARRY(( !\U5|hsv_converter|Add5~29_sumout  ) + ( \U5|hsv_converter|Add6~55  ) + ( \U5|hsv_converter|Add6~54  ))
// \U5|hsv_converter|Add6~51  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Add5~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Add6~54 ),
	.sharein(\U5|hsv_converter|Add6~55 ),
	.combout(),
	.sumout(\U5|hsv_converter|Add6~49_sumout ),
	.cout(\U5|hsv_converter|Add6~50 ),
	.shareout(\U5|hsv_converter|Add6~51 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add6~49 .extended_lut = "off";
defparam \U5|hsv_converter|Add6~49 .lut_mask = 64'h000000000000FF00;
defparam \U5|hsv_converter|Add6~49 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N6
cyclonev_lcell_comb \U5|hsv_converter|Add6~45 (
// Equation(s):
// \U5|hsv_converter|Add6~45_sumout  = SUM(( !\U5|hsv_converter|Add5~25_sumout  ) + ( \U5|hsv_converter|Add6~51  ) + ( \U5|hsv_converter|Add6~50  ))
// \U5|hsv_converter|Add6~46  = CARRY(( !\U5|hsv_converter|Add5~25_sumout  ) + ( \U5|hsv_converter|Add6~51  ) + ( \U5|hsv_converter|Add6~50  ))
// \U5|hsv_converter|Add6~47  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Add5~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Add6~50 ),
	.sharein(\U5|hsv_converter|Add6~51 ),
	.combout(),
	.sumout(\U5|hsv_converter|Add6~45_sumout ),
	.cout(\U5|hsv_converter|Add6~46 ),
	.shareout(\U5|hsv_converter|Add6~47 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add6~45 .extended_lut = "off";
defparam \U5|hsv_converter|Add6~45 .lut_mask = 64'h000000000000F0F0;
defparam \U5|hsv_converter|Add6~45 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N9
cyclonev_lcell_comb \U5|hsv_converter|Add6~41 (
// Equation(s):
// \U5|hsv_converter|Add6~41_sumout  = SUM(( !\U5|hsv_converter|Add5~21_sumout  ) + ( \U5|hsv_converter|Add6~47  ) + ( \U5|hsv_converter|Add6~46  ))
// \U5|hsv_converter|Add6~42  = CARRY(( !\U5|hsv_converter|Add5~21_sumout  ) + ( \U5|hsv_converter|Add6~47  ) + ( \U5|hsv_converter|Add6~46  ))
// \U5|hsv_converter|Add6~43  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Add5~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Add6~46 ),
	.sharein(\U5|hsv_converter|Add6~47 ),
	.combout(),
	.sumout(\U5|hsv_converter|Add6~41_sumout ),
	.cout(\U5|hsv_converter|Add6~42 ),
	.shareout(\U5|hsv_converter|Add6~43 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add6~41 .extended_lut = "off";
defparam \U5|hsv_converter|Add6~41 .lut_mask = 64'h000000000000FF00;
defparam \U5|hsv_converter|Add6~41 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N12
cyclonev_lcell_comb \U5|hsv_converter|Add6~37 (
// Equation(s):
// \U5|hsv_converter|Add6~37_sumout  = SUM(( !\U5|hsv_converter|Add5~17_sumout  $ (\U5|hsv_converter|Add5~33_sumout ) ) + ( \U5|hsv_converter|Add6~43  ) + ( \U5|hsv_converter|Add6~42  ))
// \U5|hsv_converter|Add6~38  = CARRY(( !\U5|hsv_converter|Add5~17_sumout  $ (\U5|hsv_converter|Add5~33_sumout ) ) + ( \U5|hsv_converter|Add6~43  ) + ( \U5|hsv_converter|Add6~42  ))
// \U5|hsv_converter|Add6~39  = SHARE((!\U5|hsv_converter|Add5~17_sumout  & \U5|hsv_converter|Add5~33_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Add5~17_sumout ),
	.datad(!\U5|hsv_converter|Add5~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Add6~42 ),
	.sharein(\U5|hsv_converter|Add6~43 ),
	.combout(),
	.sumout(\U5|hsv_converter|Add6~37_sumout ),
	.cout(\U5|hsv_converter|Add6~38 ),
	.shareout(\U5|hsv_converter|Add6~39 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add6~37 .extended_lut = "off";
defparam \U5|hsv_converter|Add6~37 .lut_mask = 64'h000000F00000F00F;
defparam \U5|hsv_converter|Add6~37 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N15
cyclonev_lcell_comb \U5|hsv_converter|Add6~33 (
// Equation(s):
// \U5|hsv_converter|Add6~33_sumout  = SUM(( !\U5|hsv_converter|Add5~13_sumout  $ (\U5|hsv_converter|Add5~29_sumout ) ) + ( \U5|hsv_converter|Add6~39  ) + ( \U5|hsv_converter|Add6~38  ))
// \U5|hsv_converter|Add6~34  = CARRY(( !\U5|hsv_converter|Add5~13_sumout  $ (\U5|hsv_converter|Add5~29_sumout ) ) + ( \U5|hsv_converter|Add6~39  ) + ( \U5|hsv_converter|Add6~38  ))
// \U5|hsv_converter|Add6~35  = SHARE((!\U5|hsv_converter|Add5~13_sumout  & \U5|hsv_converter|Add5~29_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Add5~13_sumout ),
	.datad(!\U5|hsv_converter|Add5~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Add6~38 ),
	.sharein(\U5|hsv_converter|Add6~39 ),
	.combout(),
	.sumout(\U5|hsv_converter|Add6~33_sumout ),
	.cout(\U5|hsv_converter|Add6~34 ),
	.shareout(\U5|hsv_converter|Add6~35 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add6~33 .extended_lut = "off";
defparam \U5|hsv_converter|Add6~33 .lut_mask = 64'h000000F00000F00F;
defparam \U5|hsv_converter|Add6~33 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N18
cyclonev_lcell_comb \U5|hsv_converter|Add6~29 (
// Equation(s):
// \U5|hsv_converter|Add6~29_sumout  = SUM(( !\U5|hsv_converter|Add5~25_sumout  $ (\U5|hsv_converter|Add5~9_sumout ) ) + ( \U5|hsv_converter|Add6~35  ) + ( \U5|hsv_converter|Add6~34  ))
// \U5|hsv_converter|Add6~30  = CARRY(( !\U5|hsv_converter|Add5~25_sumout  $ (\U5|hsv_converter|Add5~9_sumout ) ) + ( \U5|hsv_converter|Add6~35  ) + ( \U5|hsv_converter|Add6~34  ))
// \U5|hsv_converter|Add6~31  = SHARE((\U5|hsv_converter|Add5~25_sumout  & !\U5|hsv_converter|Add5~9_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Add5~25_sumout ),
	.datad(!\U5|hsv_converter|Add5~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Add6~34 ),
	.sharein(\U5|hsv_converter|Add6~35 ),
	.combout(),
	.sumout(\U5|hsv_converter|Add6~29_sumout ),
	.cout(\U5|hsv_converter|Add6~30 ),
	.shareout(\U5|hsv_converter|Add6~31 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add6~29 .extended_lut = "off";
defparam \U5|hsv_converter|Add6~29 .lut_mask = 64'h00000F000000F00F;
defparam \U5|hsv_converter|Add6~29 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N21
cyclonev_lcell_comb \U5|hsv_converter|Add6~25 (
// Equation(s):
// \U5|hsv_converter|Add6~25_sumout  = SUM(( !\U5|hsv_converter|Add5~5_sumout  $ (\U5|hsv_converter|Add5~21_sumout ) ) + ( \U5|hsv_converter|Add6~31  ) + ( \U5|hsv_converter|Add6~30  ))
// \U5|hsv_converter|Add6~26  = CARRY(( !\U5|hsv_converter|Add5~5_sumout  $ (\U5|hsv_converter|Add5~21_sumout ) ) + ( \U5|hsv_converter|Add6~31  ) + ( \U5|hsv_converter|Add6~30  ))
// \U5|hsv_converter|Add6~27  = SHARE((!\U5|hsv_converter|Add5~5_sumout  & \U5|hsv_converter|Add5~21_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Add5~5_sumout ),
	.datad(!\U5|hsv_converter|Add5~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Add6~30 ),
	.sharein(\U5|hsv_converter|Add6~31 ),
	.combout(),
	.sumout(\U5|hsv_converter|Add6~25_sumout ),
	.cout(\U5|hsv_converter|Add6~26 ),
	.shareout(\U5|hsv_converter|Add6~27 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add6~25 .extended_lut = "off";
defparam \U5|hsv_converter|Add6~25 .lut_mask = 64'h000000F00000F00F;
defparam \U5|hsv_converter|Add6~25 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N24
cyclonev_lcell_comb \U5|hsv_converter|Add6~21 (
// Equation(s):
// \U5|hsv_converter|Add6~21_sumout  = SUM(( !\U5|hsv_converter|Add5~17_sumout  $ (\U5|hsv_converter|Add5~1_sumout ) ) + ( \U5|hsv_converter|Add6~27  ) + ( \U5|hsv_converter|Add6~26  ))
// \U5|hsv_converter|Add6~22  = CARRY(( !\U5|hsv_converter|Add5~17_sumout  $ (\U5|hsv_converter|Add5~1_sumout ) ) + ( \U5|hsv_converter|Add6~27  ) + ( \U5|hsv_converter|Add6~26  ))
// \U5|hsv_converter|Add6~23  = SHARE((\U5|hsv_converter|Add5~17_sumout  & !\U5|hsv_converter|Add5~1_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Add5~17_sumout ),
	.datad(!\U5|hsv_converter|Add5~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Add6~26 ),
	.sharein(\U5|hsv_converter|Add6~27 ),
	.combout(),
	.sumout(\U5|hsv_converter|Add6~21_sumout ),
	.cout(\U5|hsv_converter|Add6~22 ),
	.shareout(\U5|hsv_converter|Add6~23 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add6~21 .extended_lut = "off";
defparam \U5|hsv_converter|Add6~21 .lut_mask = 64'h00000F000000F00F;
defparam \U5|hsv_converter|Add6~21 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N27
cyclonev_lcell_comb \U5|hsv_converter|Add6~17 (
// Equation(s):
// \U5|hsv_converter|Add6~17_sumout  = SUM(( !\U5|hsv_converter|Add5~1_sumout  $ (\U5|hsv_converter|Add5~13_sumout ) ) + ( \U5|hsv_converter|Add6~23  ) + ( \U5|hsv_converter|Add6~22  ))
// \U5|hsv_converter|Add6~18  = CARRY(( !\U5|hsv_converter|Add5~1_sumout  $ (\U5|hsv_converter|Add5~13_sumout ) ) + ( \U5|hsv_converter|Add6~23  ) + ( \U5|hsv_converter|Add6~22  ))
// \U5|hsv_converter|Add6~19  = SHARE((!\U5|hsv_converter|Add5~1_sumout  & \U5|hsv_converter|Add5~13_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Add5~1_sumout ),
	.datad(!\U5|hsv_converter|Add5~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Add6~22 ),
	.sharein(\U5|hsv_converter|Add6~23 ),
	.combout(),
	.sumout(\U5|hsv_converter|Add6~17_sumout ),
	.cout(\U5|hsv_converter|Add6~18 ),
	.shareout(\U5|hsv_converter|Add6~19 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add6~17 .extended_lut = "off";
defparam \U5|hsv_converter|Add6~17 .lut_mask = 64'h000000F00000F00F;
defparam \U5|hsv_converter|Add6~17 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N30
cyclonev_lcell_comb \U5|hsv_converter|Add6~13 (
// Equation(s):
// \U5|hsv_converter|Add6~13_sumout  = SUM(( !\U5|hsv_converter|Add5~9_sumout  $ (\U5|hsv_converter|Add5~1_sumout ) ) + ( \U5|hsv_converter|Add6~19  ) + ( \U5|hsv_converter|Add6~18  ))
// \U5|hsv_converter|Add6~14  = CARRY(( !\U5|hsv_converter|Add5~9_sumout  $ (\U5|hsv_converter|Add5~1_sumout ) ) + ( \U5|hsv_converter|Add6~19  ) + ( \U5|hsv_converter|Add6~18  ))
// \U5|hsv_converter|Add6~15  = SHARE((\U5|hsv_converter|Add5~9_sumout  & !\U5|hsv_converter|Add5~1_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Add5~9_sumout ),
	.datad(!\U5|hsv_converter|Add5~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Add6~18 ),
	.sharein(\U5|hsv_converter|Add6~19 ),
	.combout(),
	.sumout(\U5|hsv_converter|Add6~13_sumout ),
	.cout(\U5|hsv_converter|Add6~14 ),
	.shareout(\U5|hsv_converter|Add6~15 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add6~13 .extended_lut = "off";
defparam \U5|hsv_converter|Add6~13 .lut_mask = 64'h00000F000000F00F;
defparam \U5|hsv_converter|Add6~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N33
cyclonev_lcell_comb \U5|hsv_converter|Add6~9 (
// Equation(s):
// \U5|hsv_converter|Add6~9_sumout  = SUM(( !\U5|hsv_converter|Add5~5_sumout  $ (\U5|hsv_converter|Add5~1_sumout ) ) + ( \U5|hsv_converter|Add6~15  ) + ( \U5|hsv_converter|Add6~14  ))
// \U5|hsv_converter|Add6~10  = CARRY(( !\U5|hsv_converter|Add5~5_sumout  $ (\U5|hsv_converter|Add5~1_sumout ) ) + ( \U5|hsv_converter|Add6~15  ) + ( \U5|hsv_converter|Add6~14  ))
// \U5|hsv_converter|Add6~11  = SHARE((\U5|hsv_converter|Add5~5_sumout  & !\U5|hsv_converter|Add5~1_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Add5~5_sumout ),
	.datad(!\U5|hsv_converter|Add5~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Add6~14 ),
	.sharein(\U5|hsv_converter|Add6~15 ),
	.combout(),
	.sumout(\U5|hsv_converter|Add6~9_sumout ),
	.cout(\U5|hsv_converter|Add6~10 ),
	.shareout(\U5|hsv_converter|Add6~11 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add6~9 .extended_lut = "off";
defparam \U5|hsv_converter|Add6~9 .lut_mask = 64'h00000F000000F00F;
defparam \U5|hsv_converter|Add6~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N36
cyclonev_lcell_comb \U5|hsv_converter|Add6~5 (
// Equation(s):
// \U5|hsv_converter|Add6~5_sumout  = SUM(( VCC ) + ( \U5|hsv_converter|Add6~11  ) + ( \U5|hsv_converter|Add6~10  ))
// \U5|hsv_converter|Add6~6  = CARRY(( VCC ) + ( \U5|hsv_converter|Add6~11  ) + ( \U5|hsv_converter|Add6~10  ))
// \U5|hsv_converter|Add6~7  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Add6~10 ),
	.sharein(\U5|hsv_converter|Add6~11 ),
	.combout(),
	.sumout(\U5|hsv_converter|Add6~5_sumout ),
	.cout(\U5|hsv_converter|Add6~6 ),
	.shareout(\U5|hsv_converter|Add6~7 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add6~5 .extended_lut = "off";
defparam \U5|hsv_converter|Add6~5 .lut_mask = 64'h000000000000FFFF;
defparam \U5|hsv_converter|Add6~5 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N39
cyclonev_lcell_comb \U5|hsv_converter|Add6~1 (
// Equation(s):
// \U5|hsv_converter|Add6~1_sumout  = SUM(( VCC ) + ( \U5|hsv_converter|Add6~7  ) + ( \U5|hsv_converter|Add6~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Add6~6 ),
	.sharein(\U5|hsv_converter|Add6~7 ),
	.combout(),
	.sumout(\U5|hsv_converter|Add6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Add6~1 .extended_lut = "off";
defparam \U5|hsv_converter|Add6~1 .lut_mask = 64'h000000000000FFFF;
defparam \U5|hsv_converter|Add6~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N30
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_0_result_int[0]~1 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout  = SUM(( !\U5|hsv_converter|delta [0] $ (!\U5|hsv_converter|Add6~1_sumout ) ) + ( !VCC ) + ( !VCC ))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_0_result_int[0]~2  = CARRY(( !\U5|hsv_converter|delta [0] $ (!\U5|hsv_converter|Add6~1_sumout ) ) + ( !VCC ) + ( !VCC ))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_0_result_int[0]~3  = SHARE((!\U5|hsv_converter|delta [0]) # (\U5|hsv_converter|Add6~1_sumout ))

	.dataa(gnd),
	.datab(!\U5|hsv_converter|delta [0]),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Add6~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_0_result_int[0]~2 ),
	.shareout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_0_result_int[0]~3 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_0_result_int[0]~1 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_0_result_int[0]~1 .lut_mask = 64'h0000CCFF000033CC;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_0_result_int[0]~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N33
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_0_result_int[1]~5 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout  = SUM(( VCC ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_0_result_int[0]~3  ) + ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_0_result_int[0]~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_0_result_int[0]~2 ),
	.sharein(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_0_result_int[0]~3 ),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_0_result_int[1]~5 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_0_result_int[1]~5 .lut_mask = 64'h000000000000FFFF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_0_result_int[1]~5 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N24
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[0]~3 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[0]~3_combout  = ( \U5|hsv_converter|Add6~1_sumout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout  ) ) # ( !\U5|hsv_converter|Add6~1_sumout  & ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout  & ( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout  & \U5|hsv_converter|Equal0~1_combout ) ) ) ) # ( 
// \U5|hsv_converter|Add6~1_sumout  & ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout  & ( (!\U5|hsv_converter|Equal0~1_combout ) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout ),
	.datad(!\U5|hsv_converter|Equal0~1_combout ),
	.datae(!\U5|hsv_converter|Add6~1_sumout ),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[0]~3 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[0]~3 .lut_mask = 64'h0000FF0F00F0FFFF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N54
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|selnose[0] (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|selnose [0] = ( \U5|hsv_converter|Equal0~1_combout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout  ) ) # ( !\U5|hsv_converter|Equal0~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|selnose [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|selnose[0] .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|selnose[0] .lut_mask = 64'hFFFFFFFF00FF00FF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|selnose[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N0
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_1_result_int[0]~9 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout  = SUM(( !\U5|hsv_converter|Add6~5_sumout  $ (!\U5|hsv_converter|delta[0]~DUPLICATE_q ) ) + ( !VCC ) + ( !VCC ))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_1_result_int[0]~10  = CARRY(( !\U5|hsv_converter|Add6~5_sumout  $ (!\U5|hsv_converter|delta[0]~DUPLICATE_q ) ) + ( !VCC ) + ( !VCC ))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_1_result_int[0]~11  = SHARE((!\U5|hsv_converter|delta[0]~DUPLICATE_q ) # (\U5|hsv_converter|Add6~5_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Add6~5_sumout ),
	.datad(!\U5|hsv_converter|delta[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_1_result_int[0]~10 ),
	.shareout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_1_result_int[0]~11 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_1_result_int[0]~9 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_1_result_int[0]~9 .lut_mask = 64'h0000FF0F00000FF0;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_1_result_int[0]~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N3
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_1_result_int[1]~1 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_1_result_int[1]~1_sumout  = SUM(( !\U5|hsv_converter|delta [1] $ (((!\U5|hsv_converter|Div1|auto_generated|divider|divider|selnose [0] & 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout )) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|selnose [0] & ((\U5|hsv_converter|Add6~1_sumout ))))) ) + ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_1_result_int[0]~11  ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_1_result_int[0]~10  ))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_1_result_int[1]~2  = CARRY(( !\U5|hsv_converter|delta [1] $ (((!\U5|hsv_converter|Div1|auto_generated|divider|divider|selnose [0] & 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout )) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|selnose [0] & ((\U5|hsv_converter|Add6~1_sumout ))))) ) + ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_1_result_int[0]~11  ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_1_result_int[0]~10  ))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_1_result_int[1]~3  = SHARE((!\U5|hsv_converter|delta [1] & ((!\U5|hsv_converter|Div1|auto_generated|divider|divider|selnose [0] & 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout )) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|selnose [0] & ((\U5|hsv_converter|Add6~1_sumout ))))))

	.dataa(!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout ),
	.datab(!\U5|hsv_converter|delta [1]),
	.datac(!\U5|hsv_converter|Add6~1_sumout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|selnose [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_1_result_int[0]~10 ),
	.sharein(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_1_result_int[0]~11 ),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_1_result_int[1]~1_sumout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_1_result_int[1]~2 ),
	.shareout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_1_result_int[1]~3 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_1_result_int[1]~1 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_1_result_int[1]~1 .lut_mask = 64'h0000440C000099C3;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_1_result_int[1]~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N6
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_1_result_int[2]~5 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_1_result_int[2]~5_sumout  = SUM(( VCC ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_1_result_int[1]~3  ) + ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_1_result_int[1]~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_1_result_int[1]~2 ),
	.sharein(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_1_result_int[1]~3 ),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_1_result_int[2]~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_1_result_int[2]~5 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_1_result_int[2]~5 .lut_mask = 64'h000000000000FFFF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_1_result_int[2]~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N45
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|selnose[17] (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|selnose [17] = ( \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_1_result_int[2]~5_sumout  ) # ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_1_result_int[2]~5_sumout  & 
// ( (!\U5|hsv_converter|Equal0~0_combout ) # (\U5|hsv_converter|delta [2]) ) )

	.dataa(!\U5|hsv_converter|Equal0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|delta [2]),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_1_result_int[2]~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|selnose [17]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|selnose[17] .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|selnose[17] .lut_mask = 64'hAAFFAAFFFFFFFFFF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|selnose[17] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N30
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~13 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~13_sumout  = SUM(( !\U5|hsv_converter|Add6~9_sumout  $ (!\U5|hsv_converter|delta[0]~DUPLICATE_q ) ) + ( !VCC ) + ( !VCC ))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~14  = CARRY(( !\U5|hsv_converter|Add6~9_sumout  $ (!\U5|hsv_converter|delta[0]~DUPLICATE_q ) ) + ( !VCC ) + ( !VCC ))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~15  = SHARE((!\U5|hsv_converter|delta[0]~DUPLICATE_q ) # (\U5|hsv_converter|Add6~9_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Add6~9_sumout ),
	.datad(!\U5|hsv_converter|delta[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~13_sumout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~14 ),
	.shareout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~15 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~13 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~13 .lut_mask = 64'h0000FF0F00000FF0;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N33
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~9 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout  = SUM(( !\U5|hsv_converter|delta [1] $ (((!\U5|hsv_converter|Div1|auto_generated|divider|divider|selnose [17] & 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout )) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|selnose [17] & ((\U5|hsv_converter|Add6~5_sumout ))))) ) + ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~15  ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~14  ))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~10  = CARRY(( !\U5|hsv_converter|delta [1] $ (((!\U5|hsv_converter|Div1|auto_generated|divider|divider|selnose [17] & 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout )) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|selnose [17] & ((\U5|hsv_converter|Add6~5_sumout ))))) ) + ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~15  ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~14  ))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~11  = SHARE((!\U5|hsv_converter|delta [1] & ((!\U5|hsv_converter|Div1|auto_generated|divider|divider|selnose [17] & 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout )) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|selnose [17] & ((\U5|hsv_converter|Add6~5_sumout ))))))

	.dataa(!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout ),
	.datab(!\U5|hsv_converter|delta [1]),
	.datac(!\U5|hsv_converter|Add6~5_sumout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|selnose [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~14 ),
	.sharein(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~15 ),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~10 ),
	.shareout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~11 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~9 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~9 .lut_mask = 64'h0000440C000099C3;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N36
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[2]~5 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout  = SUM(( !\U5|hsv_converter|delta [2] $ (((!\U5|hsv_converter|Div1|auto_generated|divider|divider|selnose [17] & 
// ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_1_result_int[1]~1_sumout ))) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|selnose [17] & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[0]~3_combout )))) ) + ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~11  ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~10  ))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[2]~6  = CARRY(( !\U5|hsv_converter|delta [2] $ (((!\U5|hsv_converter|Div1|auto_generated|divider|divider|selnose [17] & 
// ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_1_result_int[1]~1_sumout ))) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|selnose [17] & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[0]~3_combout )))) ) + ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~11  ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~10  ))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[2]~7  = SHARE((!\U5|hsv_converter|delta [2] & ((!\U5|hsv_converter|Div1|auto_generated|divider|divider|selnose [17] & 
// ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_1_result_int[1]~1_sumout ))) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|selnose [17] & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[0]~3_combout )))))

	.dataa(!\U5|hsv_converter|delta [2]),
	.datab(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[0]~3_combout ),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_1_result_int[1]~1_sumout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|selnose [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~10 ),
	.sharein(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~11 ),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[2]~6 ),
	.shareout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[2]~7 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[2]~5 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[2]~5 .lut_mask = 64'h00000A220000A599;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[2]~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N42
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[10]~2 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[10]~2_combout  = ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_1_result_int[2]~5_sumout  & ( (\U5|hsv_converter|Equal0~0_combout  & (!\U5|hsv_converter|delta [2] & 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_1_result_int[1]~1_sumout )) ) )

	.dataa(!\U5|hsv_converter|Equal0~0_combout ),
	.datab(gnd),
	.datac(!\U5|hsv_converter|delta [2]),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_1_result_int[1]~1_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_1_result_int[2]~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[10]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[10]~2 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[10]~2 .lut_mask = 64'h0050005000000000;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[10]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N39
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~1 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  = SUM(( VCC ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[2]~7  ) + ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[2]~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[2]~6 ),
	.sharein(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[2]~7 ),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~1 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~1 .lut_mask = 64'h000000000000FFFF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N48
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|selnose[34] (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|selnose [34] = ( \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  ) # ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & 
// ( !\U5|hsv_converter|Equal0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Equal0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|selnose [34]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|selnose[34] .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|selnose[34] .lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|selnose[34] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N21
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[10]~4 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[10]~4_combout  = ( \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[0]~3_combout  & ( (!\U5|hsv_converter|Equal0~0_combout ) # 
// ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_1_result_int[2]~5_sumout ) # (\U5|hsv_converter|delta [2])) ) )

	.dataa(!\U5|hsv_converter|Equal0~0_combout ),
	.datab(gnd),
	.datac(!\U5|hsv_converter|delta [2]),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_1_result_int[2]~5_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[0]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[10]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[10]~4 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[10]~4 .lut_mask = 64'h00000000AFFFAFFF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[10]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N12
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[9]~12 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[9]~12_combout  = ( \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_1_result_int[2]~5_sumout  & ( \U5|hsv_converter|Add6~5_sumout  ) ) # ( 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_1_result_int[2]~5_sumout  & ( \U5|hsv_converter|Add6~5_sumout  & ( ((!\U5|hsv_converter|Equal0~0_combout ) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout )) # (\U5|hsv_converter|delta [2]) ) ) ) # ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_1_result_int[2]~5_sumout  & ( 
// !\U5|hsv_converter|Add6~5_sumout  & ( (!\U5|hsv_converter|delta [2] & (\U5|hsv_converter|Equal0~0_combout  & \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout )) ) ) )

	.dataa(!\U5|hsv_converter|delta [2]),
	.datab(!\U5|hsv_converter|Equal0~0_combout ),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout ),
	.datad(gnd),
	.datae(!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_1_result_int[2]~5_sumout ),
	.dataf(!\U5|hsv_converter|Add6~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[9]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[9]~12 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[9]~12 .lut_mask = 64'h02020000DFDFFFFF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[9]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N12
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~22 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~22_cout ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~22 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~22 .lut_mask = 64'h000000000000FFFF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N15
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~17 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~17_sumout  = SUM(( \U5|hsv_converter|Add6~13_sumout  ) + ( !\U5|hsv_converter|delta[0]~DUPLICATE_q  ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~22_cout  ))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~18  = CARRY(( \U5|hsv_converter|Add6~13_sumout  ) + ( !\U5|hsv_converter|delta[0]~DUPLICATE_q  ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|delta[0]~DUPLICATE_q ),
	.datad(!\U5|hsv_converter|Add6~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~17_sumout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~18 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~17 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~17 .lut_mask = 64'h00000F0F000000FF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N18
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~13 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~13_sumout  = SUM(( (!\U5|hsv_converter|Equal0~0_combout  & (((\U5|hsv_converter|Add6~9_sumout )))) # (\U5|hsv_converter|Equal0~0_combout  & 
// ((!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~13_sumout )) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & ((\U5|hsv_converter|Add6~9_sumout ))))) ) + ( !\U5|hsv_converter|delta [1] ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~18  ))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~14  = CARRY(( (!\U5|hsv_converter|Equal0~0_combout  & (((\U5|hsv_converter|Add6~9_sumout )))) # (\U5|hsv_converter|Equal0~0_combout  & 
// ((!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~13_sumout )) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & ((\U5|hsv_converter|Add6~9_sumout ))))) ) + ( !\U5|hsv_converter|delta [1] ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~18  ))

	.dataa(!\U5|hsv_converter|Equal0~0_combout ),
	.datab(!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout ),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~13_sumout ),
	.datad(!\U5|hsv_converter|Add6~9_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [1]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~13_sumout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~14 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~13 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~13 .lut_mask = 64'h000000FF000004BF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N21
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~9 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~9_sumout  = SUM(( (!\U5|hsv_converter|Equal0~0_combout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[9]~12_combout )))) # (\U5|hsv_converter|Equal0~0_combout  & 
// ((!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout )) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[9]~12_combout ))))) ) + ( !\U5|hsv_converter|delta [2] ) + ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~14  ))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~10  = CARRY(( (!\U5|hsv_converter|Equal0~0_combout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[9]~12_combout )))) # (\U5|hsv_converter|Equal0~0_combout  & 
// ((!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout )) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[9]~12_combout ))))) ) + ( !\U5|hsv_converter|delta [2] ) + ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~14  ))

	.dataa(!\U5|hsv_converter|Equal0~0_combout ),
	.datab(!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout ),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[9]~12_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [2]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~9_sumout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~10 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~9 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~9 .lut_mask = 64'h000000FF000004BF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N24
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~5 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~5_sumout  = SUM(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|selnose [34] & (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout )) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|selnose [34] & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[10]~4_combout ) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[10]~2_combout )))) ) + ( 
// !\U5|hsv_converter|delta [3] ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~10  ))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~6  = CARRY(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|selnose [34] & (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout )) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|selnose [34] & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[10]~4_combout ) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[10]~2_combout )))) ) + ( 
// !\U5|hsv_converter|delta [3] ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~10  ))

	.dataa(!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout ),
	.datab(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[10]~2_combout ),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|selnose [34]),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[10]~4_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [3]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~5_sumout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~6 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~5 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~5 .lut_mask = 64'h000000FF0000535F;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N27
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~1 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~1_sumout  = SUM(( VCC ) + ( GND ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~1 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N51
cyclonev_lcell_comb \U5|hsv_converter|Equal0~3 (
// Equation(s):
// \U5|hsv_converter|Equal0~3_combout  = ( !\U5|hsv_converter|delta [6] & ( !\U5|hsv_converter|delta [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\U5|hsv_converter|delta [6]),
	.dataf(!\U5|hsv_converter|delta [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Equal0~3 .extended_lut = "off";
defparam \U5|hsv_converter|Equal0~3 .lut_mask = 64'hFFFF000000000000;
defparam \U5|hsv_converter|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N42
cyclonev_lcell_comb \U5|hsv_converter|Equal0~4 (
// Equation(s):
// \U5|hsv_converter|Equal0~4_combout  = ( !\U5|hsv_converter|delta [5] & ( \U5|hsv_converter|Equal0~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\U5|hsv_converter|delta [5]),
	.dataf(!\U5|hsv_converter|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Equal0~4 .extended_lut = "off";
defparam \U5|hsv_converter|Equal0~4 .lut_mask = 64'h00000000FFFF0000;
defparam \U5|hsv_converter|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N21
cyclonev_lcell_comb \U5|hsv_converter|Equal0~5 (
// Equation(s):
// \U5|hsv_converter|Equal0~5_combout  = ( \U5|hsv_converter|Equal0~4_combout  & ( !\U5|hsv_converter|delta [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|delta [4]),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Equal0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Equal0~5 .extended_lut = "off";
defparam \U5|hsv_converter|Equal0~5 .lut_mask = 64'h00000000FF00FF00;
defparam \U5|hsv_converter|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N24
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[30]~1 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[30]~1_combout  = ( \U5|hsv_converter|Equal0~5_combout  & ( (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~5_sumout  & 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~1_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~5_sumout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~1_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Equal0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[30]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[30]~1 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[30]~1 .lut_mask = 64'h000000000F000F00;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[30]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N39
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[20]~5 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[20]~5_combout  = ( \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout  & ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & ( (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[10]~4_combout ) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[10]~2_combout ) ) 
// ) ) # ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & ( 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[10]~4_combout ) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[10]~2_combout ) ) ) ) # ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout  & ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & ( 
// ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[10]~4_combout ) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[10]~2_combout )) # (\U5|hsv_converter|Equal0~0_combout ) ) ) ) # ( 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout  & ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & ( (!\U5|hsv_converter|Equal0~0_combout  & 
// ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[10]~4_combout ) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[10]~2_combout ))) ) ) )

	.dataa(!\U5|hsv_converter|Equal0~0_combout ),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[10]~2_combout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[10]~4_combout ),
	.datae(!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout ),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[20]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[20]~5 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[20]~5 .lut_mask = 64'h0AAA5FFF0FFF0FFF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[20]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N57
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[19]~13 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[19]~13_combout  = ( \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout  & ( ((\U5|hsv_converter|Equal0~0_combout  & 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout )) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[9]~12_combout ) ) ) # ( 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout  & ( (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[9]~12_combout  & ((!\U5|hsv_converter|Equal0~0_combout ) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout ))) ) )

	.dataa(!\U5|hsv_converter|Equal0~0_combout ),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[9]~12_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[19]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[19]~13 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[19]~13 .lut_mask = 64'h00AF00AF50FF50FF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[19]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N18
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[18]~21 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[18]~21_combout  = ( \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & ( \U5|hsv_converter|Add6~9_sumout  ) ) # ( 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & ( (!\U5|hsv_converter|Equal0~0_combout  & ((\U5|hsv_converter|Add6~9_sumout ))) # (\U5|hsv_converter|Equal0~0_combout  & 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~13_sumout )) ) )

	.dataa(!\U5|hsv_converter|Equal0~0_combout ),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~13_sumout ),
	.datad(!\U5|hsv_converter|Add6~9_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[18]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[18]~21 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[18]~21 .lut_mask = 64'h05AF05AF00FF00FF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[18]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N0
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~26 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~26_cout ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~26 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~26 .lut_mask = 64'h000000000000FFFF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N3
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~21 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~21_sumout  = SUM(( \U5|hsv_converter|Add6~17_sumout  ) + ( !\U5|hsv_converter|delta[0]~DUPLICATE_q  ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~26_cout  ))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~22  = CARRY(( \U5|hsv_converter|Add6~17_sumout  ) + ( !\U5|hsv_converter|delta[0]~DUPLICATE_q  ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~26_cout  ))

	.dataa(!\U5|hsv_converter|delta[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Add6~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~21_sumout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~22 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~21 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~21 .lut_mask = 64'h00005555000000FF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N6
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~17 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~17_sumout  = SUM(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~1_sumout  & ((!\U5|hsv_converter|Equal0~5_combout  & ((\U5|hsv_converter|Add6~13_sumout ))) # 
// (\U5|hsv_converter|Equal0~5_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~17_sumout )))) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~1_sumout  & (((\U5|hsv_converter|Add6~13_sumout )))) ) + ( 
// !\U5|hsv_converter|delta [1] ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~22  ))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~18  = CARRY(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~1_sumout  & ((!\U5|hsv_converter|Equal0~5_combout  & ((\U5|hsv_converter|Add6~13_sumout ))) # 
// (\U5|hsv_converter|Equal0~5_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~17_sumout )))) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~1_sumout  & (((\U5|hsv_converter|Add6~13_sumout )))) ) + ( 
// !\U5|hsv_converter|delta [1] ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~22  ))

	.dataa(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~1_sumout ),
	.datab(!\U5|hsv_converter|Equal0~5_combout ),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~17_sumout ),
	.datad(!\U5|hsv_converter|Add6~13_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [1]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~17_sumout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~18 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~17 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~17 .lut_mask = 64'h000000FF000002DF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N9
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~13 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~13_sumout  = SUM(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~1_sumout  & ((!\U5|hsv_converter|Equal0~5_combout  & 
// ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[18]~21_combout ))) # (\U5|hsv_converter|Equal0~5_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~13_sumout )))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[18]~21_combout )))) ) + ( !\U5|hsv_converter|delta [2] ) + ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~18  ))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~14  = CARRY(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~1_sumout  & ((!\U5|hsv_converter|Equal0~5_combout  & 
// ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[18]~21_combout ))) # (\U5|hsv_converter|Equal0~5_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~13_sumout )))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[18]~21_combout )))) ) + ( !\U5|hsv_converter|delta [2] ) + ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~18  ))

	.dataa(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~1_sumout ),
	.datab(!\U5|hsv_converter|Equal0~5_combout ),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~13_sumout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[18]~21_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [2]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~13_sumout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~14 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~13 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~13 .lut_mask = 64'h000000FF000002DF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N12
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~9 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~9_sumout  = SUM(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~1_sumout  & ((!\U5|hsv_converter|Equal0~5_combout  & 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[19]~13_combout )) # (\U5|hsv_converter|Equal0~5_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~9_sumout ))))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[19]~13_combout )))) ) + ( !\U5|hsv_converter|delta [3] ) + ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~14  ))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~10  = CARRY(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~1_sumout  & ((!\U5|hsv_converter|Equal0~5_combout  & 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[19]~13_combout )) # (\U5|hsv_converter|Equal0~5_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~9_sumout ))))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[19]~13_combout )))) ) + ( !\U5|hsv_converter|delta [3] ) + ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~14  ))

	.dataa(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~1_sumout ),
	.datab(!\U5|hsv_converter|Equal0~5_combout ),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[19]~13_combout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~9_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [3]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~9_sumout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~10 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~9 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~9 .lut_mask = 64'h000000FF00000D2F;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N15
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~5 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~5_sumout  = SUM(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~1_sumout  & ((!\U5|hsv_converter|Equal0~5_combout  & 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[20]~5_combout )) # (\U5|hsv_converter|Equal0~5_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~5_sumout ))))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[20]~5_combout )))) ) + ( !\U5|hsv_converter|delta [4] ) + ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~10  ))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~6  = CARRY(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~1_sumout  & ((!\U5|hsv_converter|Equal0~5_combout  & 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[20]~5_combout )) # (\U5|hsv_converter|Equal0~5_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~5_sumout ))))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[20]~5_combout )))) ) + ( !\U5|hsv_converter|delta [4] ) + ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~10  ))

	.dataa(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~1_sumout ),
	.datab(!\U5|hsv_converter|Equal0~5_combout ),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[20]~5_combout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~5_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [4]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~5_sumout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~6 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~5 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~5 .lut_mask = 64'h000000FF00000D2F;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N18
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~1 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~1_sumout  = SUM(( VCC ) + ( GND ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~1 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N33
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|selnose[68] (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|selnose [68] = ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~1_sumout  ) # ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~1_sumout  & ( 
// !\U5|hsv_converter|Equal0~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Equal0~4_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|selnose [68]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|selnose[68] .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|selnose[68] .lut_mask = 64'hFF00FF00FFFFFFFF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|selnose[68] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N57
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[30]~6 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[30]~6_combout  = ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~1_sumout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[20]~5_combout  ) ) # ( 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~1_sumout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[20]~5_combout  & ( !\U5|hsv_converter|Equal0~5_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Equal0~5_combout ),
	.datae(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~1_sumout ),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[20]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[30]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[30]~6 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[30]~6 .lut_mask = 64'h00000000FF00FFFF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[30]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N51
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[29]~14 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[29]~14_combout  = ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~9_sumout  & ( ((\U5|hsv_converter|Equal0~5_combout  & 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~1_sumout )) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[19]~13_combout ) ) ) # ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~9_sumout  & ( 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[19]~13_combout  & ((!\U5|hsv_converter|Equal0~5_combout ) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~1_sumout ))) ) )

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Equal0~5_combout ),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[19]~13_combout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~1_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[29]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[29]~14 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[29]~14 .lut_mask = 64'h0C0F0C0F3F0F3F0F;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[29]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N21
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[28]~22 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[28]~22_combout  = ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~1_sumout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[18]~21_combout  ) ) # ( 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~1_sumout  & ( (!\U5|hsv_converter|Equal0~5_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[18]~21_combout )) # (\U5|hsv_converter|Equal0~5_combout  & 
// ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~13_sumout ))) ) )

	.dataa(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[18]~21_combout ),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Equal0~5_combout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~13_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[28]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[28]~22 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[28]~22 .lut_mask = 64'h505F505F55555555;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[28]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N51
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[27]~30 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[27]~30_combout  = ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~17_sumout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~1_sumout  & ( 
// \U5|hsv_converter|Add6~13_sumout  ) ) ) # ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~17_sumout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~1_sumout  & ( \U5|hsv_converter|Add6~13_sumout  ) ) ) # ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~17_sumout  & ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~1_sumout  & ( (\U5|hsv_converter|Equal0~5_combout ) # (\U5|hsv_converter|Add6~13_sumout ) ) ) ) # ( 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~17_sumout  & ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~1_sumout  & ( (\U5|hsv_converter|Add6~13_sumout  & !\U5|hsv_converter|Equal0~5_combout ) ) ) )

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Add6~13_sumout ),
	.datac(!\U5|hsv_converter|Equal0~5_combout ),
	.datad(gnd),
	.datae(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~17_sumout ),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_10~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[27]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[27]~30 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[27]~30 .lut_mask = 64'h30303F3F33333333;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[27]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N36
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~30 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~30_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~30_cout ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~30 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~30 .lut_mask = 64'h000000000000FFFF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N39
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~25 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~25_sumout  = SUM(( \U5|hsv_converter|Add6~21_sumout  ) + ( !\U5|hsv_converter|delta[0]~DUPLICATE_q  ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~30_cout  ))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~26  = CARRY(( \U5|hsv_converter|Add6~21_sumout  ) + ( !\U5|hsv_converter|delta[0]~DUPLICATE_q  ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~30_cout  ))

	.dataa(!\U5|hsv_converter|Add6~21_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~25_sumout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~26 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~25 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~25 .lut_mask = 64'h000000FF00005555;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N42
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~21 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~21_sumout  = SUM(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~1_sumout  & ((!\U5|hsv_converter|Equal0~4_combout  & ((\U5|hsv_converter|Add6~17_sumout ))) # 
// (\U5|hsv_converter|Equal0~4_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~21_sumout )))) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~1_sumout  & (((\U5|hsv_converter|Add6~17_sumout )))) ) + ( 
// !\U5|hsv_converter|delta [1] ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~26  ))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~22  = CARRY(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~1_sumout  & ((!\U5|hsv_converter|Equal0~4_combout  & ((\U5|hsv_converter|Add6~17_sumout ))) # 
// (\U5|hsv_converter|Equal0~4_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~21_sumout )))) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~1_sumout  & (((\U5|hsv_converter|Add6~17_sumout )))) ) + ( 
// !\U5|hsv_converter|delta [1] ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~26  ))

	.dataa(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~1_sumout ),
	.datab(!\U5|hsv_converter|Equal0~4_combout ),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~21_sumout ),
	.datad(!\U5|hsv_converter|Add6~17_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [1]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~21_sumout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~22 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~21 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~21 .lut_mask = 64'h000000FF000002DF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N45
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~17 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~17_sumout  = SUM(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~1_sumout  & ((!\U5|hsv_converter|Equal0~4_combout  & 
// ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[27]~30_combout ))) # (\U5|hsv_converter|Equal0~4_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~17_sumout )))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[27]~30_combout )))) ) + ( !\U5|hsv_converter|delta [2] ) + ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~22  ))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~18  = CARRY(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~1_sumout  & ((!\U5|hsv_converter|Equal0~4_combout  & 
// ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[27]~30_combout ))) # (\U5|hsv_converter|Equal0~4_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~17_sumout )))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[27]~30_combout )))) ) + ( !\U5|hsv_converter|delta [2] ) + ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~22  ))

	.dataa(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~1_sumout ),
	.datab(!\U5|hsv_converter|Equal0~4_combout ),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~17_sumout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[27]~30_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [2]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~17_sumout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~18 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~17 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~17 .lut_mask = 64'h000000FF000002DF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N48
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~13 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~13_sumout  = SUM(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~1_sumout  & ((!\U5|hsv_converter|Equal0~4_combout  & 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[28]~22_combout )) # (\U5|hsv_converter|Equal0~4_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~13_sumout ))))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[28]~22_combout )))) ) + ( !\U5|hsv_converter|delta [3] ) + ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~18  ))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~14  = CARRY(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~1_sumout  & ((!\U5|hsv_converter|Equal0~4_combout  & 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[28]~22_combout )) # (\U5|hsv_converter|Equal0~4_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~13_sumout ))))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[28]~22_combout )))) ) + ( !\U5|hsv_converter|delta [3] ) + ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~18  ))

	.dataa(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~1_sumout ),
	.datab(!\U5|hsv_converter|Equal0~4_combout ),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[28]~22_combout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~13_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [3]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~13_sumout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~14 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~13 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~13 .lut_mask = 64'h000000FF00000D2F;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N51
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~9 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~9_sumout  = SUM(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~1_sumout  & ((!\U5|hsv_converter|Equal0~4_combout  & 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[29]~14_combout )) # (\U5|hsv_converter|Equal0~4_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~9_sumout ))))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[29]~14_combout )))) ) + ( !\U5|hsv_converter|delta [4] ) + ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~14  ))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~10  = CARRY(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~1_sumout  & ((!\U5|hsv_converter|Equal0~4_combout  & 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[29]~14_combout )) # (\U5|hsv_converter|Equal0~4_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~9_sumout ))))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[29]~14_combout )))) ) + ( !\U5|hsv_converter|delta [4] ) + ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~14  ))

	.dataa(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~1_sumout ),
	.datab(!\U5|hsv_converter|Equal0~4_combout ),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[29]~14_combout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~9_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [4]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~9_sumout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~10 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~9 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~9 .lut_mask = 64'h000000FF00000D2F;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N54
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~5 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~5_sumout  = SUM(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|selnose [68] & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~5_sumout )))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|selnose [68] & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[30]~6_combout )) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[30]~1_combout ))) ) + ( 
// !\U5|hsv_converter|delta [5] ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~10  ))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~6  = CARRY(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|selnose [68] & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~5_sumout )))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|selnose [68] & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[30]~6_combout )) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[30]~1_combout ))) ) + ( 
// !\U5|hsv_converter|delta [5] ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~10  ))

	.dataa(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[30]~1_combout ),
	.datab(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~5_sumout ),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|selnose [68]),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[30]~6_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [5]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~5_sumout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~6 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~5 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~5 .lut_mask = 64'h000000FF0000353F;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N57
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~1 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~1_sumout  = SUM(( VCC ) + ( GND ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~1 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N48
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[40]~7 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[40]~7_combout  = ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~1_sumout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~5_sumout  & ( 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[30]~6_combout ) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[30]~1_combout ) ) ) ) # ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~1_sumout  & ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~5_sumout  & ( ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[30]~6_combout ) # (\U5|hsv_converter|Equal0~4_combout )) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[30]~1_combout ) ) ) ) # ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~1_sumout  & ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~5_sumout  & ( 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[30]~6_combout ) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[30]~1_combout ) ) ) ) # ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~1_sumout  & ( 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~5_sumout  & ( (!\U5|hsv_converter|Equal0~4_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[30]~6_combout ) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[30]~1_combout ))) ) ) )

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[30]~1_combout ),
	.datac(!\U5|hsv_converter|Equal0~4_combout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[30]~6_combout ),
	.datae(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~1_sumout ),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[40]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[40]~7 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[40]~7 .lut_mask = 64'h30F033FF3FFF33FF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[40]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N33
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[39]~15 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[39]~15_combout  = ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~9_sumout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~1_sumout  & ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[29]~14_combout  ) ) ) # ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~9_sumout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~1_sumout  & ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[29]~14_combout  ) ) ) # ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~9_sumout  & ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~1_sumout  & ( 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[29]~14_combout ) # (\U5|hsv_converter|Equal0~4_combout ) ) ) ) # ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~9_sumout  & ( 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~1_sumout  & ( (!\U5|hsv_converter|Equal0~4_combout  & \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[29]~14_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Equal0~4_combout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[29]~14_combout ),
	.datae(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~9_sumout ),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[39]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[39]~15 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[39]~15 .lut_mask = 64'h00F00FFF00FF00FF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[39]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N24
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[38]~23 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[38]~23_combout  = ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~13_sumout  & ( ((\U5|hsv_converter|Equal0~4_combout  & 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~1_sumout )) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[28]~22_combout ) ) ) # ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~13_sumout  & ( 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[28]~22_combout  & ((!\U5|hsv_converter|Equal0~4_combout ) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~1_sumout ))) ) )

	.dataa(!\U5|hsv_converter|Equal0~4_combout ),
	.datab(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~1_sumout ),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[28]~22_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[38]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[38]~23 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[38]~23 .lut_mask = 64'h00BB00BB44FF44FF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[38]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N3
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[37]~31 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[37]~31_combout  = ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~17_sumout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~1_sumout  & ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[27]~30_combout  ) ) ) # ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~17_sumout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~1_sumout  & ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[27]~30_combout  ) ) ) # ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~17_sumout  & ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~1_sumout  & ( 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[27]~30_combout ) # (\U5|hsv_converter|Equal0~4_combout ) ) ) ) # ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~17_sumout  & ( 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~1_sumout  & ( (!\U5|hsv_converter|Equal0~4_combout  & \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[27]~30_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Equal0~4_combout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[27]~30_combout ),
	.datae(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~17_sumout ),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[37]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[37]~31 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[37]~31 .lut_mask = 64'h00F00FFF00FF00FF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[37]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N27
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[36]~40 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[36]~40_combout  = ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~1_sumout  & ( \U5|hsv_converter|Add6~17_sumout  ) ) # ( 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~1_sumout  & ( (!\U5|hsv_converter|Equal0~4_combout  & ((\U5|hsv_converter|Add6~17_sumout ))) # (\U5|hsv_converter|Equal0~4_combout  & 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~21_sumout )) ) )

	.dataa(!\U5|hsv_converter|Equal0~4_combout ),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~21_sumout ),
	.datad(!\U5|hsv_converter|Add6~17_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_11~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[36]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[36]~40 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[36]~40 .lut_mask = 64'h05AF05AF00FF00FF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[36]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N30
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~34 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~34_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~34_cout ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~34 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~34 .lut_mask = 64'h000000000000FFFF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N33
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~29 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~29_sumout  = SUM(( \U5|hsv_converter|Add6~25_sumout  ) + ( !\U5|hsv_converter|delta[0]~DUPLICATE_q  ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~34_cout  ))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~30  = CARRY(( \U5|hsv_converter|Add6~25_sumout  ) + ( !\U5|hsv_converter|delta[0]~DUPLICATE_q  ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~34_cout  ))

	.dataa(!\U5|hsv_converter|delta[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Add6~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~29_sumout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~30 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~29 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~29 .lut_mask = 64'h00005555000000FF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N36
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~25 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~25_sumout  = SUM(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~1_sumout  & ((!\U5|hsv_converter|Equal0~3_combout  & ((\U5|hsv_converter|Add6~21_sumout ))) # 
// (\U5|hsv_converter|Equal0~3_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~25_sumout )))) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~1_sumout  & (((\U5|hsv_converter|Add6~21_sumout )))) ) + ( 
// !\U5|hsv_converter|delta [1] ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~30  ))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~26  = CARRY(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~1_sumout  & ((!\U5|hsv_converter|Equal0~3_combout  & ((\U5|hsv_converter|Add6~21_sumout ))) # 
// (\U5|hsv_converter|Equal0~3_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~25_sumout )))) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~1_sumout  & (((\U5|hsv_converter|Add6~21_sumout )))) ) + ( 
// !\U5|hsv_converter|delta [1] ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~30  ))

	.dataa(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~1_sumout ),
	.datab(!\U5|hsv_converter|Equal0~3_combout ),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~25_sumout ),
	.datad(!\U5|hsv_converter|Add6~21_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [1]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~25_sumout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~26 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~25 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~25 .lut_mask = 64'h000000FF000002DF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N39
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~21 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~21_sumout  = SUM(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~1_sumout  & ((!\U5|hsv_converter|Equal0~3_combout  & 
// ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[36]~40_combout ))) # (\U5|hsv_converter|Equal0~3_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~21_sumout )))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[36]~40_combout )))) ) + ( !\U5|hsv_converter|delta [2] ) + ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~26  ))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~22  = CARRY(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~1_sumout  & ((!\U5|hsv_converter|Equal0~3_combout  & 
// ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[36]~40_combout ))) # (\U5|hsv_converter|Equal0~3_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~21_sumout )))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[36]~40_combout )))) ) + ( !\U5|hsv_converter|delta [2] ) + ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~26  ))

	.dataa(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~1_sumout ),
	.datab(!\U5|hsv_converter|Equal0~3_combout ),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~21_sumout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[36]~40_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [2]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~21_sumout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~22 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~21 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~21 .lut_mask = 64'h000000FF000002DF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N42
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~17 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~17_sumout  = SUM(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~1_sumout  & ((!\U5|hsv_converter|Equal0~3_combout  & 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[37]~31_combout )) # (\U5|hsv_converter|Equal0~3_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~17_sumout ))))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[37]~31_combout )))) ) + ( !\U5|hsv_converter|delta [3] ) + ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~22  ))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~18  = CARRY(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~1_sumout  & ((!\U5|hsv_converter|Equal0~3_combout  & 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[37]~31_combout )) # (\U5|hsv_converter|Equal0~3_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~17_sumout ))))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[37]~31_combout )))) ) + ( !\U5|hsv_converter|delta [3] ) + ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~22  ))

	.dataa(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~1_sumout ),
	.datab(!\U5|hsv_converter|Equal0~3_combout ),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[37]~31_combout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~17_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [3]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~17_sumout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~18 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~17 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~17 .lut_mask = 64'h000000FF00000D2F;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N45
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~13 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~13_sumout  = SUM(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~1_sumout  & ((!\U5|hsv_converter|Equal0~3_combout  & 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[38]~23_combout )) # (\U5|hsv_converter|Equal0~3_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~13_sumout ))))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[38]~23_combout )))) ) + ( !\U5|hsv_converter|delta [4] ) + ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~18  ))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~14  = CARRY(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~1_sumout  & ((!\U5|hsv_converter|Equal0~3_combout  & 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[38]~23_combout )) # (\U5|hsv_converter|Equal0~3_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~13_sumout ))))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[38]~23_combout )))) ) + ( !\U5|hsv_converter|delta [4] ) + ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~18  ))

	.dataa(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~1_sumout ),
	.datab(!\U5|hsv_converter|Equal0~3_combout ),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[38]~23_combout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~13_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [4]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~13_sumout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~14 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~13 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~13 .lut_mask = 64'h000000FF00000D2F;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N48
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~9 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~9_sumout  = SUM(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~1_sumout  & ((!\U5|hsv_converter|Equal0~3_combout  & 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[39]~15_combout )) # (\U5|hsv_converter|Equal0~3_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~9_sumout ))))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[39]~15_combout )))) ) + ( !\U5|hsv_converter|delta [5] ) + ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~14  ))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~10  = CARRY(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~1_sumout  & ((!\U5|hsv_converter|Equal0~3_combout  & 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[39]~15_combout )) # (\U5|hsv_converter|Equal0~3_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~9_sumout ))))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[39]~15_combout )))) ) + ( !\U5|hsv_converter|delta [5] ) + ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~14  ))

	.dataa(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~1_sumout ),
	.datab(!\U5|hsv_converter|Equal0~3_combout ),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[39]~15_combout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~9_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [5]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~9_sumout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~10 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~9 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~9 .lut_mask = 64'h000000FF00000D2F;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N51
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~5 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~5_sumout  = SUM(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~1_sumout  & ((!\U5|hsv_converter|Equal0~3_combout  & 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[40]~7_combout )) # (\U5|hsv_converter|Equal0~3_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~5_sumout ))))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[40]~7_combout )))) ) + ( !\U5|hsv_converter|delta [6] ) + ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~10  ))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~6  = CARRY(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~1_sumout  & ((!\U5|hsv_converter|Equal0~3_combout  & 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[40]~7_combout )) # (\U5|hsv_converter|Equal0~3_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~5_sumout ))))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[40]~7_combout )))) ) + ( !\U5|hsv_converter|delta [6] ) + ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~10  ))

	.dataa(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~1_sumout ),
	.datab(!\U5|hsv_converter|Equal0~3_combout ),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[40]~7_combout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~5_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [6]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~5_sumout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~6 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~5 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~5 .lut_mask = 64'h000000FF00000D2F;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N27
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[50]~0 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[50]~0_combout  = ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~1_sumout  & ( (\U5|hsv_converter|Equal0~3_combout  & 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~5_sumout ) ) )

	.dataa(!\U5|hsv_converter|Equal0~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~5_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[50]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[50]~0 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[50]~0 .lut_mask = 64'h0055005500000000;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[50]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N54
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~1 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~1_sumout  = SUM(( VCC ) + ( GND ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~1 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N39
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|selnose[102] (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|selnose [102] = ( \U5|hsv_converter|delta [7] & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~1_sumout  ) ) # ( !\U5|hsv_converter|delta [7] & ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~1_sumout  ) ) # ( \U5|hsv_converter|delta [7] & ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\U5|hsv_converter|delta [7]),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|selnose [102]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|selnose[102] .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|selnose[102] .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|selnose[102] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N30
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[50]~8 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[50]~8_combout  = ( \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[40]~7_combout  & ( (!\U5|hsv_converter|Equal0~3_combout ) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~1_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Equal0~3_combout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~1_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[40]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[50]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[50]~8 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[50]~8 .lut_mask = 64'h00000000F0FFF0FF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[50]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N12
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[49]~16 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[49]~16_combout  = ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~9_sumout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~1_sumout  & ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[39]~15_combout  ) ) ) # ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~9_sumout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~1_sumout  & ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[39]~15_combout  ) ) ) # ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~9_sumout  & ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~1_sumout  & ( 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[39]~15_combout ) # (\U5|hsv_converter|Equal0~3_combout ) ) ) ) # ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~9_sumout  & ( 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~1_sumout  & ( (!\U5|hsv_converter|Equal0~3_combout  & \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[39]~15_combout ) ) ) )

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Equal0~3_combout ),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[39]~15_combout ),
	.datae(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~9_sumout ),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[49]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[49]~16 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[49]~16 .lut_mask = 64'h00CC33FF00FF00FF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[49]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N3
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[48]~24 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[48]~24_combout  = ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~13_sumout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[38]~23_combout  ) ) # ( 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~13_sumout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[38]~23_combout  & ( (!\U5|hsv_converter|Equal0~3_combout ) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~1_sumout ) ) ) ) # ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~13_sumout  & ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[38]~23_combout  & ( 
// (\U5|hsv_converter|Equal0~3_combout  & !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~1_sumout ) ) ) )

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Equal0~3_combout ),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~1_sumout ),
	.datad(gnd),
	.datae(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~13_sumout ),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[38]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[48]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[48]~24 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[48]~24 .lut_mask = 64'h00003030CFCFFFFF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[48]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N18
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[47]~32 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[47]~32_combout  = ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~17_sumout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~1_sumout  & ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[37]~31_combout  ) ) ) # ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~17_sumout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~1_sumout  & ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[37]~31_combout  ) ) ) # ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~17_sumout  & ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~1_sumout  & ( 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[37]~31_combout ) # (\U5|hsv_converter|Equal0~3_combout ) ) ) ) # ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~17_sumout  & ( 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~1_sumout  & ( (!\U5|hsv_converter|Equal0~3_combout  & \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[37]~31_combout ) ) ) )

	.dataa(!\U5|hsv_converter|Equal0~3_combout ),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[37]~31_combout ),
	.datad(gnd),
	.datae(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~17_sumout ),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[47]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[47]~32 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[47]~32 .lut_mask = 64'h0A0A5F5F0F0F0F0F;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[47]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N48
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[46]~41 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[46]~41_combout  = ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~21_sumout  & ( ((\U5|hsv_converter|Equal0~3_combout  & 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~1_sumout )) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[36]~40_combout ) ) ) # ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~21_sumout  & ( 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[36]~40_combout  & ((!\U5|hsv_converter|Equal0~3_combout ) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~1_sumout ))) ) )

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Equal0~3_combout ),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[36]~40_combout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~1_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[46]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[46]~41 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[46]~41 .lut_mask = 64'h0C0F0C0F3F0F3F0F;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[46]~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N27
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[45]~49 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[45]~49_combout  = ( \U5|hsv_converter|Add6~21_sumout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~1_sumout  ) ) # ( \U5|hsv_converter|Add6~21_sumout  & ( 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~1_sumout  & ( (!\U5|hsv_converter|Equal0~3_combout ) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~25_sumout ) ) ) ) # ( !\U5|hsv_converter|Add6~21_sumout  & ( 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~1_sumout  & ( (\U5|hsv_converter|Equal0~3_combout  & \U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~25_sumout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Equal0~3_combout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~25_sumout ),
	.datae(!\U5|hsv_converter|Add6~21_sumout ),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_12~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[45]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[45]~49 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[45]~49 .lut_mask = 64'h000FF0FF0000FFFF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[45]~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N0
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~38 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~38_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~38_cout ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~38 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~38 .lut_mask = 64'h000000000000FFFF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N3
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~33 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~33_sumout  = SUM(( \U5|hsv_converter|Add6~29_sumout  ) + ( !\U5|hsv_converter|delta[0]~DUPLICATE_q  ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~38_cout  ))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~34  = CARRY(( \U5|hsv_converter|Add6~29_sumout  ) + ( !\U5|hsv_converter|delta[0]~DUPLICATE_q  ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~38_cout  ))

	.dataa(!\U5|hsv_converter|delta[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Add6~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~33_sumout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~34 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~33 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~33 .lut_mask = 64'h00005555000000FF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N6
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~29 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~29_sumout  = SUM(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~1_sumout  & ((!\U5|hsv_converter|delta [7] & 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~29_sumout )) # (\U5|hsv_converter|delta [7] & ((\U5|hsv_converter|Add6~25_sumout ))))) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~1_sumout  & 
// (((\U5|hsv_converter|Add6~25_sumout )))) ) + ( !\U5|hsv_converter|delta [1] ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~34  ))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~30  = CARRY(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~1_sumout  & ((!\U5|hsv_converter|delta [7] & (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~29_sumout )) 
// # (\U5|hsv_converter|delta [7] & ((\U5|hsv_converter|Add6~25_sumout ))))) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~1_sumout  & (((\U5|hsv_converter|Add6~25_sumout )))) ) + ( !\U5|hsv_converter|delta [1] ) + ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~34  ))

	.dataa(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~1_sumout ),
	.datab(!\U5|hsv_converter|delta [7]),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~29_sumout ),
	.datad(!\U5|hsv_converter|Add6~25_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [1]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~29_sumout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~30 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~29 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~29 .lut_mask = 64'h000000FF0000087F;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N9
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~25 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~25_sumout  = SUM(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~1_sumout  & ((!\U5|hsv_converter|delta [7] & 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~25_sumout )) # (\U5|hsv_converter|delta [7] & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[45]~49_combout ))))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[45]~49_combout )))) ) + ( !\U5|hsv_converter|delta [2] ) + ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~30  ))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~26  = CARRY(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~1_sumout  & ((!\U5|hsv_converter|delta [7] & (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~25_sumout )) 
// # (\U5|hsv_converter|delta [7] & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[45]~49_combout ))))) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~1_sumout  & 
// (((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[45]~49_combout )))) ) + ( !\U5|hsv_converter|delta [2] ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~30  ))

	.dataa(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~1_sumout ),
	.datab(!\U5|hsv_converter|delta [7]),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~25_sumout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[45]~49_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [2]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~25_sumout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~26 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~25 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~25 .lut_mask = 64'h000000FF0000087F;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N12
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~21 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~21_sumout  = SUM(( !\U5|hsv_converter|delta [3] ) + ( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~1_sumout  & ((!\U5|hsv_converter|delta [7] & 
// ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~21_sumout ))) # (\U5|hsv_converter|delta [7] & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[46]~41_combout )))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[46]~41_combout )))) ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~26  ))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~22  = CARRY(( !\U5|hsv_converter|delta [3] ) + ( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~1_sumout  & ((!\U5|hsv_converter|delta [7] & 
// ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~21_sumout ))) # (\U5|hsv_converter|delta [7] & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[46]~41_combout )))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[46]~41_combout )))) ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~26  ))

	.dataa(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~1_sumout ),
	.datab(!\U5|hsv_converter|delta [7]),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[46]~41_combout ),
	.datad(!\U5|hsv_converter|delta [3]),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~21_sumout ),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~21_sumout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~22 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~21 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~21 .lut_mask = 64'h0000F8700000FF00;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N15
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~17 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~17_sumout  = SUM(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~1_sumout  & ((!\U5|hsv_converter|delta [7] & 
// ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~17_sumout ))) # (\U5|hsv_converter|delta [7] & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[47]~32_combout )))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[47]~32_combout )))) ) + ( !\U5|hsv_converter|delta [4] ) + ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~22  ))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~18  = CARRY(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~1_sumout  & ((!\U5|hsv_converter|delta [7] & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~17_sumout 
// ))) # (\U5|hsv_converter|delta [7] & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[47]~32_combout )))) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~1_sumout  & 
// (((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[47]~32_combout )))) ) + ( !\U5|hsv_converter|delta [4] ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~22  ))

	.dataa(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~1_sumout ),
	.datab(!\U5|hsv_converter|delta [7]),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[47]~32_combout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~17_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [4]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~17_sumout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~18 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~17 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~17 .lut_mask = 64'h000000FF0000078F;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N18
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~13 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~13_sumout  = SUM(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~1_sumout  & ((!\U5|hsv_converter|delta [7] & 
// ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~13_sumout ))) # (\U5|hsv_converter|delta [7] & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[48]~24_combout )))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[48]~24_combout )))) ) + ( !\U5|hsv_converter|delta [5] ) + ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~18  ))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~14  = CARRY(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~1_sumout  & ((!\U5|hsv_converter|delta [7] & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~13_sumout 
// ))) # (\U5|hsv_converter|delta [7] & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[48]~24_combout )))) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~1_sumout  & 
// (((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[48]~24_combout )))) ) + ( !\U5|hsv_converter|delta [5] ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~18  ))

	.dataa(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~1_sumout ),
	.datab(!\U5|hsv_converter|delta [7]),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[48]~24_combout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~13_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [5]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~13_sumout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~14 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~13 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~13 .lut_mask = 64'h000000FF0000078F;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N21
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~9 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~9_sumout  = SUM(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~1_sumout  & ((!\U5|hsv_converter|delta [7] & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~9_sumout 
// ))) # (\U5|hsv_converter|delta [7] & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[49]~16_combout )))) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~1_sumout  & 
// (((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[49]~16_combout )))) ) + ( !\U5|hsv_converter|delta [6] ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~14  ))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~10  = CARRY(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~1_sumout  & ((!\U5|hsv_converter|delta [7] & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~9_sumout ))) 
// # (\U5|hsv_converter|delta [7] & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[49]~16_combout )))) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~1_sumout  & 
// (((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[49]~16_combout )))) ) + ( !\U5|hsv_converter|delta [6] ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~14  ))

	.dataa(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~1_sumout ),
	.datab(!\U5|hsv_converter|delta [7]),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[49]~16_combout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~9_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [6]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~9_sumout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~10 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~9 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~9 .lut_mask = 64'h000000FF0000078F;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N24
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~5 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~5_sumout  = SUM(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|selnose [102] & (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~5_sumout )) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|selnose [102] & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[50]~8_combout ) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[50]~0_combout )))) ) + ( 
// !\U5|hsv_converter|delta [7] ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~10  ))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~6  = CARRY(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|selnose [102] & (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~5_sumout )) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|selnose [102] & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[50]~8_combout ) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[50]~0_combout )))) ) + ( 
// !\U5|hsv_converter|delta [7] ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~10  ))

	.dataa(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~5_sumout ),
	.datab(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[50]~0_combout ),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|selnose [102]),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[50]~8_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [7]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~5_sumout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~6 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~5 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~5 .lut_mask = 64'h000000FF0000535F;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N27
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~1 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~1_sumout  = SUM(( VCC ) + ( GND ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~1 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N12
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[60]~9 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[60]~9_combout  = ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~5_sumout  & ( (!\U5|hsv_converter|delta [7] & 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\U5|hsv_converter|delta [7]),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[60]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[60]~9 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[60]~9 .lut_mask = 64'h00000000C0C0C0C0;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[60]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N9
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[60]~10 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[60]~10_combout  = ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~1_sumout  & ( (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[50]~0_combout ) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[50]~8_combout ) ) ) # ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~1_sumout  & ( (\U5|hsv_converter|delta [7] & 
// ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[50]~0_combout ) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[50]~8_combout ))) ) )

	.dataa(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[50]~8_combout ),
	.datab(gnd),
	.datac(!\U5|hsv_converter|delta [7]),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[50]~0_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[60]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[60]~10 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[60]~10 .lut_mask = 64'h050F050F55FF55FF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[60]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N0
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[59]~17 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[59]~17_combout  = ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~9_sumout  & ( ((!\U5|hsv_converter|delta [7] & 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~1_sumout )) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[49]~16_combout ) ) ) # ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~9_sumout  & ( 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[49]~16_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~1_sumout ) # (\U5|hsv_converter|delta [7]))) ) )

	.dataa(gnd),
	.datab(!\U5|hsv_converter|delta [7]),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~1_sumout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[49]~16_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[59]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[59]~17 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[59]~17 .lut_mask = 64'h003F003FC0FFC0FF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[59]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N3
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[58]~20 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[58]~20_combout  = ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~13_sumout  & ( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~1_sumout  & 
// !\U5|hsv_converter|delta [7]) ) )

	.dataa(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~1_sumout ),
	.datab(!\U5|hsv_converter|delta [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[58]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[58]~20 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[58]~20 .lut_mask = 64'h0000000088888888;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[58]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N42
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[58]~25 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[58]~25_combout  = ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~1_sumout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[48]~24_combout  ) ) # ( 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~1_sumout  & ( (\U5|hsv_converter|delta [7] & \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[48]~24_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|delta [7]),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[48]~24_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[58]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[58]~25 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[58]~25 .lut_mask = 64'h000F000F00FF00FF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[58]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N12
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[57]~33 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[57]~33_combout  = ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~1_sumout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~17_sumout  & ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[47]~32_combout  ) ) ) # ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~1_sumout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~17_sumout  & ( 
// (!\U5|hsv_converter|delta [7]) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[47]~32_combout ) ) ) ) # ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~1_sumout  & ( 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~17_sumout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[47]~32_combout  ) ) ) # ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~1_sumout  & ( 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~17_sumout  & ( (\U5|hsv_converter|delta [7] & \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[47]~32_combout ) ) ) )

	.dataa(!\U5|hsv_converter|delta [7]),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[47]~32_combout ),
	.datad(gnd),
	.datae(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~1_sumout ),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[57]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[57]~33 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[57]~33 .lut_mask = 64'h05050F0FAFAF0F0F;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[57]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N15
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[56]~39 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[56]~39_combout  = ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~21_sumout  & ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~1_sumout  & ( 
// !\U5|hsv_converter|delta [7] ) ) )

	.dataa(!\U5|hsv_converter|delta [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~21_sumout ),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[56]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[56]~39 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[56]~39 .lut_mask = 64'h0000AAAA00000000;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[56]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N51
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[56]~42 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[56]~42_combout  = ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~1_sumout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[46]~41_combout  ) ) # ( 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~1_sumout  & ( (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[46]~41_combout  & \U5|hsv_converter|delta [7]) ) )

	.dataa(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[46]~41_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|delta [7]),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[56]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[56]~42 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[56]~42 .lut_mask = 64'h0055005555555555;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[56]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N48
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[55]~50 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[55]~50_combout  = ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~25_sumout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~1_sumout  & ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[45]~49_combout  ) ) ) # ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~25_sumout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~1_sumout  & ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[45]~49_combout  ) ) ) # ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~25_sumout  & ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~1_sumout  & ( 
// (!\U5|hsv_converter|delta [7]) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[45]~49_combout ) ) ) ) # ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~25_sumout  & ( 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~1_sumout  & ( (\U5|hsv_converter|delta [7] & \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[45]~49_combout ) ) ) )

	.dataa(!\U5|hsv_converter|delta [7]),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[45]~49_combout ),
	.datad(gnd),
	.datae(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~25_sumout ),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[55]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[55]~50 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[55]~50 .lut_mask = 64'h0505AFAF0F0F0F0F;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[55]~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N18
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[54]~57 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[54]~57_combout  = ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~1_sumout  & ( \U5|hsv_converter|Add6~25_sumout  ) ) # ( 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~1_sumout  & ( (!\U5|hsv_converter|delta [7] & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~29_sumout ))) # (\U5|hsv_converter|delta [7] & (\U5|hsv_converter|Add6~25_sumout )) ) 
// )

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Add6~25_sumout ),
	.datac(!\U5|hsv_converter|delta [7]),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~29_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_13~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[54]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[54]~57 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[54]~57 .lut_mask = 64'h03F303F333333333;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[54]~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N18
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~42 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~42_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~42_cout ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~42 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~42 .lut_mask = 64'h000000000000FFFF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N21
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~37 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~37_sumout  = SUM(( !\U5|hsv_converter|delta [0] ) + ( \U5|hsv_converter|Add6~33_sumout  ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~42_cout  ))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~38  = CARRY(( !\U5|hsv_converter|delta [0] ) + ( \U5|hsv_converter|Add6~33_sumout  ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~42_cout  ))

	.dataa(!\U5|hsv_converter|Add6~33_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|delta [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~42_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~37_sumout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~38 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~37 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~37 .lut_mask = 64'h0000AAAA0000FF00;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N24
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~33 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~33_sumout  = SUM(( !\U5|hsv_converter|delta [1] ) + ( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~1_sumout  & 
// ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~33_sumout ))) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~1_sumout  & (\U5|hsv_converter|Add6~29_sumout )) ) + ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~38  ))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~34  = CARRY(( !\U5|hsv_converter|delta [1] ) + ( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~1_sumout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~33_sumout 
// ))) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~1_sumout  & (\U5|hsv_converter|Add6~29_sumout )) ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~38  ))

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Add6~29_sumout ),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~1_sumout ),
	.datad(!\U5|hsv_converter|delta [1]),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~33_sumout ),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~33_sumout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~34 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~33 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~33 .lut_mask = 64'h0000FC0C0000FF00;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N27
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~29 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~29_sumout  = SUM(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~1_sumout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~29_sumout ))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~1_sumout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[54]~57_combout )) ) + ( !\U5|hsv_converter|delta [2] ) + ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~34  ))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~30  = CARRY(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~1_sumout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~29_sumout ))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~1_sumout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[54]~57_combout )) ) + ( !\U5|hsv_converter|delta [2] ) + ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~34  ))

	.dataa(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~1_sumout ),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[54]~57_combout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~29_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [2]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~29_sumout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~30 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~29 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~29 .lut_mask = 64'h000000FF000005AF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N30
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~25 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~25_sumout  = SUM(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~1_sumout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~25_sumout ))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~1_sumout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[55]~50_combout )) ) + ( !\U5|hsv_converter|delta [3] ) + ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~30  ))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~26  = CARRY(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~1_sumout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~25_sumout ))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~1_sumout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[55]~50_combout )) ) + ( !\U5|hsv_converter|delta [3] ) + ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~30  ))

	.dataa(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~1_sumout ),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[55]~50_combout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~25_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [3]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~25_sumout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~26 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~25 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~25 .lut_mask = 64'h000000FF000005AF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N33
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~21 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~21_sumout  = SUM(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~21_sumout )))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[56]~42_combout )) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[56]~39_combout ))) ) + ( 
// !\U5|hsv_converter|delta [4] ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~26  ))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~22  = CARRY(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~21_sumout )))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[56]~42_combout )) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[56]~39_combout ))) ) + ( 
// !\U5|hsv_converter|delta [4] ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~26  ))

	.dataa(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~1_sumout ),
	.datab(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[56]~39_combout ),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~21_sumout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[56]~42_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [4]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~21_sumout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~22 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~21 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~21 .lut_mask = 64'h000000FF00001B5F;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N36
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~17 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~17_sumout  = SUM(( !\U5|hsv_converter|delta [5] ) + ( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~1_sumout  & 
// ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~17_sumout ))) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~1_sumout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[57]~33_combout )) ) + ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~22  ))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~18  = CARRY(( !\U5|hsv_converter|delta [5] ) + ( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~1_sumout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~17_sumout 
// ))) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~1_sumout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[57]~33_combout )) ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~22  ))

	.dataa(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~1_sumout ),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[57]~33_combout ),
	.datad(!\U5|hsv_converter|delta [5]),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~17_sumout ),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~17_sumout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~18 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~17 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~17 .lut_mask = 64'h0000FA500000FF00;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N39
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~13 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~13_sumout  = SUM(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~13_sumout )))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[58]~25_combout )) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[58]~20_combout ))) ) + ( 
// !\U5|hsv_converter|delta [6] ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~18  ))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~14  = CARRY(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~13_sumout )))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[58]~25_combout )) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[58]~20_combout ))) ) + ( 
// !\U5|hsv_converter|delta [6] ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~18  ))

	.dataa(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~1_sumout ),
	.datab(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[58]~20_combout ),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~13_sumout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[58]~25_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [6]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~13_sumout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~14 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~13 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~13 .lut_mask = 64'h000000FF00001B5F;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N42
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~9 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~9_sumout  = SUM(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~1_sumout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~9_sumout ))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~1_sumout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[59]~17_combout )) ) + ( !\U5|hsv_converter|delta [7] ) + ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~14  ))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~10  = CARRY(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~1_sumout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~9_sumout ))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~1_sumout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[59]~17_combout )) ) + ( !\U5|hsv_converter|delta [7] ) + ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~14  ))

	.dataa(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~1_sumout ),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[59]~17_combout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~9_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [7]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~9_sumout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~10 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~9 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~9 .lut_mask = 64'h000000FF000005AF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N45
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~6 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~6_cout  = CARRY(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~5_sumout )))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[60]~10_combout )) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[60]~9_combout ))) ) + ( VCC ) + 
// ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~10  ))

	.dataa(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~1_sumout ),
	.datab(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[60]~9_combout ),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~5_sumout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[60]~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~6_cout ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~6 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~6 .lut_mask = 64'h0000000000001B5F;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N48
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~1 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~1_sumout  = SUM(( VCC ) + ( GND ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~1 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N30
cyclonev_lcell_comb \U5|hsv_converter|Add9~33 (
// Equation(s):
// \U5|hsv_converter|Add9~33_sumout  = SUM(( !\U5|hsv_converter|g8_d [4] $ (!\U5|hsv_converter|r8_d [4]) ) + ( !VCC ) + ( !VCC ))
// \U5|hsv_converter|Add9~34  = CARRY(( !\U5|hsv_converter|g8_d [4] $ (!\U5|hsv_converter|r8_d [4]) ) + ( !VCC ) + ( !VCC ))
// \U5|hsv_converter|Add9~35  = SHARE((!\U5|hsv_converter|g8_d [4]) # (\U5|hsv_converter|r8_d [4]))

	.dataa(gnd),
	.datab(!\U5|hsv_converter|g8_d [4]),
	.datac(!\U5|hsv_converter|r8_d [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Add9~33_sumout ),
	.cout(\U5|hsv_converter|Add9~34 ),
	.shareout(\U5|hsv_converter|Add9~35 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add9~33 .extended_lut = "off";
defparam \U5|hsv_converter|Add9~33 .lut_mask = 64'h0000CFCF00003C3C;
defparam \U5|hsv_converter|Add9~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N33
cyclonev_lcell_comb \U5|hsv_converter|Add9~29 (
// Equation(s):
// \U5|hsv_converter|Add9~29_sumout  = SUM(( !\U5|hsv_converter|g8_d [5] $ (\U5|hsv_converter|r8_d [5]) ) + ( \U5|hsv_converter|Add9~35  ) + ( \U5|hsv_converter|Add9~34  ))
// \U5|hsv_converter|Add9~30  = CARRY(( !\U5|hsv_converter|g8_d [5] $ (\U5|hsv_converter|r8_d [5]) ) + ( \U5|hsv_converter|Add9~35  ) + ( \U5|hsv_converter|Add9~34  ))
// \U5|hsv_converter|Add9~31  = SHARE((!\U5|hsv_converter|g8_d [5] & \U5|hsv_converter|r8_d [5]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|g8_d [5]),
	.datad(!\U5|hsv_converter|r8_d [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Add9~34 ),
	.sharein(\U5|hsv_converter|Add9~35 ),
	.combout(),
	.sumout(\U5|hsv_converter|Add9~29_sumout ),
	.cout(\U5|hsv_converter|Add9~30 ),
	.shareout(\U5|hsv_converter|Add9~31 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add9~29 .extended_lut = "off";
defparam \U5|hsv_converter|Add9~29 .lut_mask = 64'h000000F00000F00F;
defparam \U5|hsv_converter|Add9~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N36
cyclonev_lcell_comb \U5|hsv_converter|Add9~25 (
// Equation(s):
// \U5|hsv_converter|Add9~25_sumout  = SUM(( !\U5|hsv_converter|g8_d [6] $ (\U5|hsv_converter|r8_d [6]) ) + ( \U5|hsv_converter|Add9~31  ) + ( \U5|hsv_converter|Add9~30  ))
// \U5|hsv_converter|Add9~26  = CARRY(( !\U5|hsv_converter|g8_d [6] $ (\U5|hsv_converter|r8_d [6]) ) + ( \U5|hsv_converter|Add9~31  ) + ( \U5|hsv_converter|Add9~30  ))
// \U5|hsv_converter|Add9~27  = SHARE((!\U5|hsv_converter|g8_d [6] & \U5|hsv_converter|r8_d [6]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|g8_d [6]),
	.datad(!\U5|hsv_converter|r8_d [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Add9~30 ),
	.sharein(\U5|hsv_converter|Add9~31 ),
	.combout(),
	.sumout(\U5|hsv_converter|Add9~25_sumout ),
	.cout(\U5|hsv_converter|Add9~26 ),
	.shareout(\U5|hsv_converter|Add9~27 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add9~25 .extended_lut = "off";
defparam \U5|hsv_converter|Add9~25 .lut_mask = 64'h000000F00000F00F;
defparam \U5|hsv_converter|Add9~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N39
cyclonev_lcell_comb \U5|hsv_converter|Add9~21 (
// Equation(s):
// \U5|hsv_converter|Add9~21_sumout  = SUM(( !\U5|hsv_converter|r8_d [7] $ (\U5|hsv_converter|g8_d [7]) ) + ( \U5|hsv_converter|Add9~27  ) + ( \U5|hsv_converter|Add9~26  ))
// \U5|hsv_converter|Add9~22  = CARRY(( !\U5|hsv_converter|r8_d [7] $ (\U5|hsv_converter|g8_d [7]) ) + ( \U5|hsv_converter|Add9~27  ) + ( \U5|hsv_converter|Add9~26  ))
// \U5|hsv_converter|Add9~23  = SHARE((\U5|hsv_converter|r8_d [7] & !\U5|hsv_converter|g8_d [7]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|r8_d [7]),
	.datad(!\U5|hsv_converter|g8_d [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Add9~26 ),
	.sharein(\U5|hsv_converter|Add9~27 ),
	.combout(),
	.sumout(\U5|hsv_converter|Add9~21_sumout ),
	.cout(\U5|hsv_converter|Add9~22 ),
	.shareout(\U5|hsv_converter|Add9~23 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add9~21 .extended_lut = "off";
defparam \U5|hsv_converter|Add9~21 .lut_mask = 64'h00000F000000F00F;
defparam \U5|hsv_converter|Add9~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N42
cyclonev_lcell_comb \U5|hsv_converter|Add9~17 (
// Equation(s):
// \U5|hsv_converter|Add9~17_sumout  = SUM(( !\U5|hsv_converter|g8_d [4] $ (\U5|hsv_converter|r8_d [4]) ) + ( \U5|hsv_converter|Add9~23  ) + ( \U5|hsv_converter|Add9~22  ))
// \U5|hsv_converter|Add9~18  = CARRY(( !\U5|hsv_converter|g8_d [4] $ (\U5|hsv_converter|r8_d [4]) ) + ( \U5|hsv_converter|Add9~23  ) + ( \U5|hsv_converter|Add9~22  ))
// \U5|hsv_converter|Add9~19  = SHARE((!\U5|hsv_converter|g8_d [4] & \U5|hsv_converter|r8_d [4]))

	.dataa(gnd),
	.datab(!\U5|hsv_converter|g8_d [4]),
	.datac(!\U5|hsv_converter|r8_d [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Add9~22 ),
	.sharein(\U5|hsv_converter|Add9~23 ),
	.combout(),
	.sumout(\U5|hsv_converter|Add9~17_sumout ),
	.cout(\U5|hsv_converter|Add9~18 ),
	.shareout(\U5|hsv_converter|Add9~19 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add9~17 .extended_lut = "off";
defparam \U5|hsv_converter|Add9~17 .lut_mask = 64'h00000C0C0000C3C3;
defparam \U5|hsv_converter|Add9~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N45
cyclonev_lcell_comb \U5|hsv_converter|Add9~13 (
// Equation(s):
// \U5|hsv_converter|Add9~13_sumout  = SUM(( !\U5|hsv_converter|g8_d [5] $ (\U5|hsv_converter|r8_d [5]) ) + ( \U5|hsv_converter|Add9~19  ) + ( \U5|hsv_converter|Add9~18  ))
// \U5|hsv_converter|Add9~14  = CARRY(( !\U5|hsv_converter|g8_d [5] $ (\U5|hsv_converter|r8_d [5]) ) + ( \U5|hsv_converter|Add9~19  ) + ( \U5|hsv_converter|Add9~18  ))
// \U5|hsv_converter|Add9~15  = SHARE((!\U5|hsv_converter|g8_d [5] & \U5|hsv_converter|r8_d [5]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|g8_d [5]),
	.datad(!\U5|hsv_converter|r8_d [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Add9~18 ),
	.sharein(\U5|hsv_converter|Add9~19 ),
	.combout(),
	.sumout(\U5|hsv_converter|Add9~13_sumout ),
	.cout(\U5|hsv_converter|Add9~14 ),
	.shareout(\U5|hsv_converter|Add9~15 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add9~13 .extended_lut = "off";
defparam \U5|hsv_converter|Add9~13 .lut_mask = 64'h000000F00000F00F;
defparam \U5|hsv_converter|Add9~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N48
cyclonev_lcell_comb \U5|hsv_converter|Add9~9 (
// Equation(s):
// \U5|hsv_converter|Add9~9_sumout  = SUM(( !\U5|hsv_converter|g8_d [6] $ (\U5|hsv_converter|r8_d [6]) ) + ( \U5|hsv_converter|Add9~15  ) + ( \U5|hsv_converter|Add9~14  ))
// \U5|hsv_converter|Add9~10  = CARRY(( !\U5|hsv_converter|g8_d [6] $ (\U5|hsv_converter|r8_d [6]) ) + ( \U5|hsv_converter|Add9~15  ) + ( \U5|hsv_converter|Add9~14  ))
// \U5|hsv_converter|Add9~11  = SHARE((!\U5|hsv_converter|g8_d [6] & \U5|hsv_converter|r8_d [6]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|g8_d [6]),
	.datad(!\U5|hsv_converter|r8_d [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Add9~14 ),
	.sharein(\U5|hsv_converter|Add9~15 ),
	.combout(),
	.sumout(\U5|hsv_converter|Add9~9_sumout ),
	.cout(\U5|hsv_converter|Add9~10 ),
	.shareout(\U5|hsv_converter|Add9~11 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add9~9 .extended_lut = "off";
defparam \U5|hsv_converter|Add9~9 .lut_mask = 64'h000000F00000F00F;
defparam \U5|hsv_converter|Add9~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N51
cyclonev_lcell_comb \U5|hsv_converter|Add9~5 (
// Equation(s):
// \U5|hsv_converter|Add9~5_sumout  = SUM(( !\U5|hsv_converter|r8_d [7] $ (\U5|hsv_converter|g8_d [7]) ) + ( \U5|hsv_converter|Add9~11  ) + ( \U5|hsv_converter|Add9~10  ))
// \U5|hsv_converter|Add9~6  = CARRY(( !\U5|hsv_converter|r8_d [7] $ (\U5|hsv_converter|g8_d [7]) ) + ( \U5|hsv_converter|Add9~11  ) + ( \U5|hsv_converter|Add9~10  ))
// \U5|hsv_converter|Add9~7  = SHARE((\U5|hsv_converter|r8_d [7] & !\U5|hsv_converter|g8_d [7]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|r8_d [7]),
	.datad(!\U5|hsv_converter|g8_d [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Add9~10 ),
	.sharein(\U5|hsv_converter|Add9~11 ),
	.combout(),
	.sumout(\U5|hsv_converter|Add9~5_sumout ),
	.cout(\U5|hsv_converter|Add9~6 ),
	.shareout(\U5|hsv_converter|Add9~7 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add9~5 .extended_lut = "off";
defparam \U5|hsv_converter|Add9~5 .lut_mask = 64'h00000F000000F00F;
defparam \U5|hsv_converter|Add9~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N54
cyclonev_lcell_comb \U5|hsv_converter|Add9~1 (
// Equation(s):
// \U5|hsv_converter|Add9~1_sumout  = SUM(( VCC ) + ( \U5|hsv_converter|Add9~7  ) + ( \U5|hsv_converter|Add9~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Add9~6 ),
	.sharein(\U5|hsv_converter|Add9~7 ),
	.combout(),
	.sumout(\U5|hsv_converter|Add9~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Add9~1 .extended_lut = "off";
defparam \U5|hsv_converter|Add9~1 .lut_mask = 64'h000000000000FFFF;
defparam \U5|hsv_converter|Add9~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N0
cyclonev_lcell_comb \U5|hsv_converter|Add10~53 (
// Equation(s):
// \U5|hsv_converter|Add10~53_sumout  = SUM(( \U5|hsv_converter|Add9~33_sumout  ) + ( !VCC ) + ( !VCC ))
// \U5|hsv_converter|Add10~54  = CARRY(( \U5|hsv_converter|Add9~33_sumout  ) + ( !VCC ) + ( !VCC ))
// \U5|hsv_converter|Add10~55  = SHARE(!\U5|hsv_converter|Add9~33_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Add9~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Add10~53_sumout ),
	.cout(\U5|hsv_converter|Add10~54 ),
	.shareout(\U5|hsv_converter|Add10~55 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add10~53 .extended_lut = "off";
defparam \U5|hsv_converter|Add10~53 .lut_mask = 64'h0000FF00000000FF;
defparam \U5|hsv_converter|Add10~53 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N3
cyclonev_lcell_comb \U5|hsv_converter|Add10~49 (
// Equation(s):
// \U5|hsv_converter|Add10~49_sumout  = SUM(( !\U5|hsv_converter|Add9~29_sumout  ) + ( \U5|hsv_converter|Add10~55  ) + ( \U5|hsv_converter|Add10~54  ))
// \U5|hsv_converter|Add10~50  = CARRY(( !\U5|hsv_converter|Add9~29_sumout  ) + ( \U5|hsv_converter|Add10~55  ) + ( \U5|hsv_converter|Add10~54  ))
// \U5|hsv_converter|Add10~51  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Add9~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Add10~54 ),
	.sharein(\U5|hsv_converter|Add10~55 ),
	.combout(),
	.sumout(\U5|hsv_converter|Add10~49_sumout ),
	.cout(\U5|hsv_converter|Add10~50 ),
	.shareout(\U5|hsv_converter|Add10~51 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add10~49 .extended_lut = "off";
defparam \U5|hsv_converter|Add10~49 .lut_mask = 64'h000000000000FF00;
defparam \U5|hsv_converter|Add10~49 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N6
cyclonev_lcell_comb \U5|hsv_converter|Add10~45 (
// Equation(s):
// \U5|hsv_converter|Add10~45_sumout  = SUM(( !\U5|hsv_converter|Add9~25_sumout  ) + ( \U5|hsv_converter|Add10~51  ) + ( \U5|hsv_converter|Add10~50  ))
// \U5|hsv_converter|Add10~46  = CARRY(( !\U5|hsv_converter|Add9~25_sumout  ) + ( \U5|hsv_converter|Add10~51  ) + ( \U5|hsv_converter|Add10~50  ))
// \U5|hsv_converter|Add10~47  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Add9~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Add10~50 ),
	.sharein(\U5|hsv_converter|Add10~51 ),
	.combout(),
	.sumout(\U5|hsv_converter|Add10~45_sumout ),
	.cout(\U5|hsv_converter|Add10~46 ),
	.shareout(\U5|hsv_converter|Add10~47 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add10~45 .extended_lut = "off";
defparam \U5|hsv_converter|Add10~45 .lut_mask = 64'h000000000000F0F0;
defparam \U5|hsv_converter|Add10~45 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N9
cyclonev_lcell_comb \U5|hsv_converter|Add10~41 (
// Equation(s):
// \U5|hsv_converter|Add10~41_sumout  = SUM(( !\U5|hsv_converter|Add9~21_sumout  ) + ( \U5|hsv_converter|Add10~47  ) + ( \U5|hsv_converter|Add10~46  ))
// \U5|hsv_converter|Add10~42  = CARRY(( !\U5|hsv_converter|Add9~21_sumout  ) + ( \U5|hsv_converter|Add10~47  ) + ( \U5|hsv_converter|Add10~46  ))
// \U5|hsv_converter|Add10~43  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Add9~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Add10~46 ),
	.sharein(\U5|hsv_converter|Add10~47 ),
	.combout(),
	.sumout(\U5|hsv_converter|Add10~41_sumout ),
	.cout(\U5|hsv_converter|Add10~42 ),
	.shareout(\U5|hsv_converter|Add10~43 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add10~41 .extended_lut = "off";
defparam \U5|hsv_converter|Add10~41 .lut_mask = 64'h000000000000FF00;
defparam \U5|hsv_converter|Add10~41 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N12
cyclonev_lcell_comb \U5|hsv_converter|Add10~37 (
// Equation(s):
// \U5|hsv_converter|Add10~37_sumout  = SUM(( !\U5|hsv_converter|Add9~17_sumout  $ (\U5|hsv_converter|Add9~33_sumout ) ) + ( \U5|hsv_converter|Add10~43  ) + ( \U5|hsv_converter|Add10~42  ))
// \U5|hsv_converter|Add10~38  = CARRY(( !\U5|hsv_converter|Add9~17_sumout  $ (\U5|hsv_converter|Add9~33_sumout ) ) + ( \U5|hsv_converter|Add10~43  ) + ( \U5|hsv_converter|Add10~42  ))
// \U5|hsv_converter|Add10~39  = SHARE((!\U5|hsv_converter|Add9~17_sumout  & \U5|hsv_converter|Add9~33_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Add9~17_sumout ),
	.datad(!\U5|hsv_converter|Add9~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Add10~42 ),
	.sharein(\U5|hsv_converter|Add10~43 ),
	.combout(),
	.sumout(\U5|hsv_converter|Add10~37_sumout ),
	.cout(\U5|hsv_converter|Add10~38 ),
	.shareout(\U5|hsv_converter|Add10~39 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add10~37 .extended_lut = "off";
defparam \U5|hsv_converter|Add10~37 .lut_mask = 64'h000000F00000F00F;
defparam \U5|hsv_converter|Add10~37 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N15
cyclonev_lcell_comb \U5|hsv_converter|Add10~33 (
// Equation(s):
// \U5|hsv_converter|Add10~33_sumout  = SUM(( !\U5|hsv_converter|Add9~29_sumout  $ (\U5|hsv_converter|Add9~13_sumout ) ) + ( \U5|hsv_converter|Add10~39  ) + ( \U5|hsv_converter|Add10~38  ))
// \U5|hsv_converter|Add10~34  = CARRY(( !\U5|hsv_converter|Add9~29_sumout  $ (\U5|hsv_converter|Add9~13_sumout ) ) + ( \U5|hsv_converter|Add10~39  ) + ( \U5|hsv_converter|Add10~38  ))
// \U5|hsv_converter|Add10~35  = SHARE((\U5|hsv_converter|Add9~29_sumout  & !\U5|hsv_converter|Add9~13_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Add9~29_sumout ),
	.datad(!\U5|hsv_converter|Add9~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Add10~38 ),
	.sharein(\U5|hsv_converter|Add10~39 ),
	.combout(),
	.sumout(\U5|hsv_converter|Add10~33_sumout ),
	.cout(\U5|hsv_converter|Add10~34 ),
	.shareout(\U5|hsv_converter|Add10~35 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add10~33 .extended_lut = "off";
defparam \U5|hsv_converter|Add10~33 .lut_mask = 64'h00000F000000F00F;
defparam \U5|hsv_converter|Add10~33 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N18
cyclonev_lcell_comb \U5|hsv_converter|Add10~29 (
// Equation(s):
// \U5|hsv_converter|Add10~29_sumout  = SUM(( !\U5|hsv_converter|Add9~25_sumout  $ (\U5|hsv_converter|Add9~9_sumout ) ) + ( \U5|hsv_converter|Add10~35  ) + ( \U5|hsv_converter|Add10~34  ))
// \U5|hsv_converter|Add10~30  = CARRY(( !\U5|hsv_converter|Add9~25_sumout  $ (\U5|hsv_converter|Add9~9_sumout ) ) + ( \U5|hsv_converter|Add10~35  ) + ( \U5|hsv_converter|Add10~34  ))
// \U5|hsv_converter|Add10~31  = SHARE((\U5|hsv_converter|Add9~25_sumout  & !\U5|hsv_converter|Add9~9_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Add9~25_sumout ),
	.datad(!\U5|hsv_converter|Add9~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Add10~34 ),
	.sharein(\U5|hsv_converter|Add10~35 ),
	.combout(),
	.sumout(\U5|hsv_converter|Add10~29_sumout ),
	.cout(\U5|hsv_converter|Add10~30 ),
	.shareout(\U5|hsv_converter|Add10~31 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add10~29 .extended_lut = "off";
defparam \U5|hsv_converter|Add10~29 .lut_mask = 64'h00000F000000F00F;
defparam \U5|hsv_converter|Add10~29 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N21
cyclonev_lcell_comb \U5|hsv_converter|Add10~25 (
// Equation(s):
// \U5|hsv_converter|Add10~25_sumout  = SUM(( !\U5|hsv_converter|Add9~5_sumout  $ (\U5|hsv_converter|Add9~21_sumout ) ) + ( \U5|hsv_converter|Add10~31  ) + ( \U5|hsv_converter|Add10~30  ))
// \U5|hsv_converter|Add10~26  = CARRY(( !\U5|hsv_converter|Add9~5_sumout  $ (\U5|hsv_converter|Add9~21_sumout ) ) + ( \U5|hsv_converter|Add10~31  ) + ( \U5|hsv_converter|Add10~30  ))
// \U5|hsv_converter|Add10~27  = SHARE((!\U5|hsv_converter|Add9~5_sumout  & \U5|hsv_converter|Add9~21_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Add9~5_sumout ),
	.datad(!\U5|hsv_converter|Add9~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Add10~30 ),
	.sharein(\U5|hsv_converter|Add10~31 ),
	.combout(),
	.sumout(\U5|hsv_converter|Add10~25_sumout ),
	.cout(\U5|hsv_converter|Add10~26 ),
	.shareout(\U5|hsv_converter|Add10~27 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add10~25 .extended_lut = "off";
defparam \U5|hsv_converter|Add10~25 .lut_mask = 64'h000000F00000F00F;
defparam \U5|hsv_converter|Add10~25 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N24
cyclonev_lcell_comb \U5|hsv_converter|Add10~21 (
// Equation(s):
// \U5|hsv_converter|Add10~21_sumout  = SUM(( !\U5|hsv_converter|Add9~17_sumout  $ (\U5|hsv_converter|Add9~1_sumout ) ) + ( \U5|hsv_converter|Add10~27  ) + ( \U5|hsv_converter|Add10~26  ))
// \U5|hsv_converter|Add10~22  = CARRY(( !\U5|hsv_converter|Add9~17_sumout  $ (\U5|hsv_converter|Add9~1_sumout ) ) + ( \U5|hsv_converter|Add10~27  ) + ( \U5|hsv_converter|Add10~26  ))
// \U5|hsv_converter|Add10~23  = SHARE((\U5|hsv_converter|Add9~17_sumout  & !\U5|hsv_converter|Add9~1_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Add9~17_sumout ),
	.datad(!\U5|hsv_converter|Add9~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Add10~26 ),
	.sharein(\U5|hsv_converter|Add10~27 ),
	.combout(),
	.sumout(\U5|hsv_converter|Add10~21_sumout ),
	.cout(\U5|hsv_converter|Add10~22 ),
	.shareout(\U5|hsv_converter|Add10~23 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add10~21 .extended_lut = "off";
defparam \U5|hsv_converter|Add10~21 .lut_mask = 64'h00000F000000F00F;
defparam \U5|hsv_converter|Add10~21 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N27
cyclonev_lcell_comb \U5|hsv_converter|Add10~17 (
// Equation(s):
// \U5|hsv_converter|Add10~17_sumout  = SUM(( !\U5|hsv_converter|Add9~1_sumout  $ (\U5|hsv_converter|Add9~13_sumout ) ) + ( \U5|hsv_converter|Add10~23  ) + ( \U5|hsv_converter|Add10~22  ))
// \U5|hsv_converter|Add10~18  = CARRY(( !\U5|hsv_converter|Add9~1_sumout  $ (\U5|hsv_converter|Add9~13_sumout ) ) + ( \U5|hsv_converter|Add10~23  ) + ( \U5|hsv_converter|Add10~22  ))
// \U5|hsv_converter|Add10~19  = SHARE((!\U5|hsv_converter|Add9~1_sumout  & \U5|hsv_converter|Add9~13_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Add9~1_sumout ),
	.datad(!\U5|hsv_converter|Add9~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Add10~22 ),
	.sharein(\U5|hsv_converter|Add10~23 ),
	.combout(),
	.sumout(\U5|hsv_converter|Add10~17_sumout ),
	.cout(\U5|hsv_converter|Add10~18 ),
	.shareout(\U5|hsv_converter|Add10~19 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add10~17 .extended_lut = "off";
defparam \U5|hsv_converter|Add10~17 .lut_mask = 64'h000000F00000F00F;
defparam \U5|hsv_converter|Add10~17 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N30
cyclonev_lcell_comb \U5|hsv_converter|Add10~13 (
// Equation(s):
// \U5|hsv_converter|Add10~13_sumout  = SUM(( !\U5|hsv_converter|Add9~1_sumout  $ (\U5|hsv_converter|Add9~9_sumout ) ) + ( \U5|hsv_converter|Add10~19  ) + ( \U5|hsv_converter|Add10~18  ))
// \U5|hsv_converter|Add10~14  = CARRY(( !\U5|hsv_converter|Add9~1_sumout  $ (\U5|hsv_converter|Add9~9_sumout ) ) + ( \U5|hsv_converter|Add10~19  ) + ( \U5|hsv_converter|Add10~18  ))
// \U5|hsv_converter|Add10~15  = SHARE((!\U5|hsv_converter|Add9~1_sumout  & \U5|hsv_converter|Add9~9_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Add9~1_sumout ),
	.datad(!\U5|hsv_converter|Add9~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Add10~18 ),
	.sharein(\U5|hsv_converter|Add10~19 ),
	.combout(),
	.sumout(\U5|hsv_converter|Add10~13_sumout ),
	.cout(\U5|hsv_converter|Add10~14 ),
	.shareout(\U5|hsv_converter|Add10~15 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add10~13 .extended_lut = "off";
defparam \U5|hsv_converter|Add10~13 .lut_mask = 64'h000000F00000F00F;
defparam \U5|hsv_converter|Add10~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N33
cyclonev_lcell_comb \U5|hsv_converter|Add10~9 (
// Equation(s):
// \U5|hsv_converter|Add10~9_sumout  = SUM(( !\U5|hsv_converter|Add9~5_sumout  $ (\U5|hsv_converter|Add9~1_sumout ) ) + ( \U5|hsv_converter|Add10~15  ) + ( \U5|hsv_converter|Add10~14  ))
// \U5|hsv_converter|Add10~10  = CARRY(( !\U5|hsv_converter|Add9~5_sumout  $ (\U5|hsv_converter|Add9~1_sumout ) ) + ( \U5|hsv_converter|Add10~15  ) + ( \U5|hsv_converter|Add10~14  ))
// \U5|hsv_converter|Add10~11  = SHARE((\U5|hsv_converter|Add9~5_sumout  & !\U5|hsv_converter|Add9~1_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Add9~5_sumout ),
	.datad(!\U5|hsv_converter|Add9~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Add10~14 ),
	.sharein(\U5|hsv_converter|Add10~15 ),
	.combout(),
	.sumout(\U5|hsv_converter|Add10~9_sumout ),
	.cout(\U5|hsv_converter|Add10~10 ),
	.shareout(\U5|hsv_converter|Add10~11 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add10~9 .extended_lut = "off";
defparam \U5|hsv_converter|Add10~9 .lut_mask = 64'h00000F000000F00F;
defparam \U5|hsv_converter|Add10~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N36
cyclonev_lcell_comb \U5|hsv_converter|Add10~5 (
// Equation(s):
// \U5|hsv_converter|Add10~5_sumout  = SUM(( VCC ) + ( \U5|hsv_converter|Add10~11  ) + ( \U5|hsv_converter|Add10~10  ))
// \U5|hsv_converter|Add10~6  = CARRY(( VCC ) + ( \U5|hsv_converter|Add10~11  ) + ( \U5|hsv_converter|Add10~10  ))
// \U5|hsv_converter|Add10~7  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Add10~10 ),
	.sharein(\U5|hsv_converter|Add10~11 ),
	.combout(),
	.sumout(\U5|hsv_converter|Add10~5_sumout ),
	.cout(\U5|hsv_converter|Add10~6 ),
	.shareout(\U5|hsv_converter|Add10~7 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add10~5 .extended_lut = "off";
defparam \U5|hsv_converter|Add10~5 .lut_mask = 64'h000000000000FFFF;
defparam \U5|hsv_converter|Add10~5 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N39
cyclonev_lcell_comb \U5|hsv_converter|Add10~1 (
// Equation(s):
// \U5|hsv_converter|Add10~1_sumout  = SUM(( VCC ) + ( \U5|hsv_converter|Add10~7  ) + ( \U5|hsv_converter|Add10~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Add10~6 ),
	.sharein(\U5|hsv_converter|Add10~7 ),
	.combout(),
	.sumout(\U5|hsv_converter|Add10~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Add10~1 .extended_lut = "off";
defparam \U5|hsv_converter|Add10~1 .lut_mask = 64'h000000000000FFFF;
defparam \U5|hsv_converter|Add10~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N0
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_0_result_int[0]~1 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout  = SUM(( !\U5|hsv_converter|delta [0] $ (!\U5|hsv_converter|Add10~1_sumout ) ) + ( !VCC ) + ( !VCC ))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_0_result_int[0]~2  = CARRY(( !\U5|hsv_converter|delta [0] $ (!\U5|hsv_converter|Add10~1_sumout ) ) + ( !VCC ) + ( !VCC ))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_0_result_int[0]~3  = SHARE((!\U5|hsv_converter|delta [0]) # (\U5|hsv_converter|Add10~1_sumout ))

	.dataa(gnd),
	.datab(!\U5|hsv_converter|delta [0]),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Add10~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_0_result_int[0]~2 ),
	.shareout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_0_result_int[0]~3 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_0_result_int[0]~1 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_0_result_int[0]~1 .lut_mask = 64'h0000CCFF000033CC;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_0_result_int[0]~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N3
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_0_result_int[1]~5 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout  = SUM(( VCC ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_0_result_int[0]~3  ) + ( 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_0_result_int[0]~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_0_result_int[0]~2 ),
	.sharein(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_0_result_int[0]~3 ),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_0_result_int[1]~5 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_0_result_int[1]~5 .lut_mask = 64'h000000000000FFFF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_0_result_int[1]~5 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N9
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|selnose[0] (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|selnose [0] = ( \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout  & ( \U5|hsv_converter|Equal0~1_combout  ) ) # ( 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout  & ( !\U5|hsv_converter|Equal0~1_combout  ) ) # ( !\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout  & ( 
// !\U5|hsv_converter|Equal0~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout ),
	.dataf(!\U5|hsv_converter|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|selnose [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|selnose[0] .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|selnose[0] .lut_mask = 64'hFFFFFFFF0000FFFF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|selnose[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N30
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_1_result_int[0]~9 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout  = SUM(( !\U5|hsv_converter|Add10~5_sumout  $ (!\U5|hsv_converter|delta[0]~DUPLICATE_q ) ) + ( !VCC ) + ( !VCC ))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_1_result_int[0]~10  = CARRY(( !\U5|hsv_converter|Add10~5_sumout  $ (!\U5|hsv_converter|delta[0]~DUPLICATE_q ) ) + ( !VCC ) + ( !VCC ))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_1_result_int[0]~11  = SHARE((!\U5|hsv_converter|delta[0]~DUPLICATE_q ) # (\U5|hsv_converter|Add10~5_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Add10~5_sumout ),
	.datad(!\U5|hsv_converter|delta[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_1_result_int[0]~10 ),
	.shareout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_1_result_int[0]~11 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_1_result_int[0]~9 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_1_result_int[0]~9 .lut_mask = 64'h0000FF0F00000FF0;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_1_result_int[0]~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N33
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_1_result_int[1]~1 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_1_result_int[1]~1_sumout  = SUM(( !\U5|hsv_converter|delta [1] $ (((!\U5|hsv_converter|Div2|auto_generated|divider|divider|selnose [0] & 
// ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout ))) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|selnose [0] & (\U5|hsv_converter|Add10~1_sumout )))) ) + ( 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_1_result_int[0]~11  ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_1_result_int[0]~10  ))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_1_result_int[1]~2  = CARRY(( !\U5|hsv_converter|delta [1] $ (((!\U5|hsv_converter|Div2|auto_generated|divider|divider|selnose [0] & 
// ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout ))) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|selnose [0] & (\U5|hsv_converter|Add10~1_sumout )))) ) + ( 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_1_result_int[0]~11  ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_1_result_int[0]~10  ))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_1_result_int[1]~3  = SHARE((!\U5|hsv_converter|delta [1] & ((!\U5|hsv_converter|Div2|auto_generated|divider|divider|selnose [0] & 
// ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout ))) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|selnose [0] & (\U5|hsv_converter|Add10~1_sumout )))))

	.dataa(!\U5|hsv_converter|Add10~1_sumout ),
	.datab(!\U5|hsv_converter|delta [1]),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|selnose [0]),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_1_result_int[0]~10 ),
	.sharein(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_1_result_int[0]~11 ),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_1_result_int[1]~1_sumout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_1_result_int[1]~2 ),
	.shareout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_1_result_int[1]~3 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_1_result_int[1]~1 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_1_result_int[1]~1 .lut_mask = 64'h000004C40000C939;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_1_result_int[1]~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N36
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_1_result_int[2]~5 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_1_result_int[2]~5_sumout  = SUM(( VCC ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_1_result_int[1]~3  ) + ( 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_1_result_int[1]~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_1_result_int[1]~2 ),
	.sharein(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_1_result_int[1]~3 ),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_1_result_int[2]~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_1_result_int[2]~5 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_1_result_int[2]~5 .lut_mask = 64'h000000000000FFFF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_1_result_int[2]~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N12
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[10]~2 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[10]~2_combout  = ( \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_1_result_int[1]~1_sumout  & ( (!\U5|hsv_converter|delta [2] & (\U5|hsv_converter|Equal0~0_combout  & 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_1_result_int[2]~5_sumout )) ) )

	.dataa(gnd),
	.datab(!\U5|hsv_converter|delta [2]),
	.datac(!\U5|hsv_converter|Equal0~0_combout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_1_result_int[2]~5_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_1_result_int[1]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[10]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[10]~2 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[10]~2 .lut_mask = 64'h000000000C000C00;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[10]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N15
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[0]~3 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[0]~3_combout  = ( \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout  & ( \U5|hsv_converter|Add10~1_sumout  ) ) # ( 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout  & ( (!\U5|hsv_converter|Equal0~1_combout  & (\U5|hsv_converter|Add10~1_sumout )) # (\U5|hsv_converter|Equal0~1_combout  & 
// ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout ))) ) )

	.dataa(!\U5|hsv_converter|Add10~1_sumout ),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Equal0~1_combout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[0]~3 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[0]~3 .lut_mask = 64'h505F505F55555555;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N27
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|selnose[17] (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|selnose [17] = ( \U5|hsv_converter|Equal0~0_combout  & ( (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_1_result_int[2]~5_sumout ) # (\U5|hsv_converter|delta [2]) ) ) # ( 
// !\U5|hsv_converter|Equal0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|delta [2]),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_1_result_int[2]~5_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|selnose [17]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|selnose[17] .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|selnose[17] .lut_mask = 64'hFFFFFFFF0FFF0FFF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|selnose[17] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N0
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[0]~13 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[0]~13_sumout  = SUM(( !\U5|hsv_converter|delta[0]~DUPLICATE_q  $ (!\U5|hsv_converter|Add10~9_sumout ) ) + ( !VCC ) + ( !VCC ))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[0]~14  = CARRY(( !\U5|hsv_converter|delta[0]~DUPLICATE_q  $ (!\U5|hsv_converter|Add10~9_sumout ) ) + ( !VCC ) + ( !VCC ))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[0]~15  = SHARE((!\U5|hsv_converter|delta[0]~DUPLICATE_q ) # (\U5|hsv_converter|Add10~9_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|delta[0]~DUPLICATE_q ),
	.datad(!\U5|hsv_converter|Add10~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[0]~13_sumout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[0]~14 ),
	.shareout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[0]~15 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[0]~13 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[0]~13 .lut_mask = 64'h0000F0FF00000FF0;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[0]~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N3
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[1]~9 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout  = SUM(( !\U5|hsv_converter|delta [1] $ (((!\U5|hsv_converter|Div2|auto_generated|divider|divider|selnose [17] & 
// ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout ))) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|selnose [17] & (\U5|hsv_converter|Add10~5_sumout )))) ) + ( 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[0]~15  ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[0]~14  ))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[1]~10  = CARRY(( !\U5|hsv_converter|delta [1] $ (((!\U5|hsv_converter|Div2|auto_generated|divider|divider|selnose [17] & 
// ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout ))) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|selnose [17] & (\U5|hsv_converter|Add10~5_sumout )))) ) + ( 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[0]~15  ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[0]~14  ))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[1]~11  = SHARE((!\U5|hsv_converter|delta [1] & ((!\U5|hsv_converter|Div2|auto_generated|divider|divider|selnose [17] & 
// ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout ))) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|selnose [17] & (\U5|hsv_converter|Add10~5_sumout )))))

	.dataa(!\U5|hsv_converter|Add10~5_sumout ),
	.datab(!\U5|hsv_converter|delta [1]),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|selnose [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[0]~14 ),
	.sharein(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[0]~15 ),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[1]~10 ),
	.shareout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[1]~11 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[1]~9 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[1]~9 .lut_mask = 64'h00000C440000C399;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[1]~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N6
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[2]~5 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout  = SUM(( !\U5|hsv_converter|delta [2] $ (((!\U5|hsv_converter|Div2|auto_generated|divider|divider|selnose [17] & 
// ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_1_result_int[1]~1_sumout ))) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|selnose [17] & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[0]~3_combout )))) ) + ( 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[1]~11  ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[1]~10  ))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[2]~6  = CARRY(( !\U5|hsv_converter|delta [2] $ (((!\U5|hsv_converter|Div2|auto_generated|divider|divider|selnose [17] & 
// ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_1_result_int[1]~1_sumout ))) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|selnose [17] & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[0]~3_combout )))) ) + ( 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[1]~11  ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[1]~10  ))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[2]~7  = SHARE((!\U5|hsv_converter|delta [2] & ((!\U5|hsv_converter|Div2|auto_generated|divider|divider|selnose [17] & 
// ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_1_result_int[1]~1_sumout ))) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|selnose [17] & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[0]~3_combout )))))

	.dataa(!\U5|hsv_converter|delta [2]),
	.datab(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[0]~3_combout ),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_1_result_int[1]~1_sumout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|selnose [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[1]~10 ),
	.sharein(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[1]~11 ),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[2]~6 ),
	.shareout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[2]~7 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[2]~5 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[2]~5 .lut_mask = 64'h00000A220000A599;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[2]~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N9
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[3]~1 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  = SUM(( VCC ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[2]~7  ) + ( 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[2]~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[2]~6 ),
	.sharein(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[2]~7 ),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[3]~1 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[3]~1 .lut_mask = 64'h000000000000FFFF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[3]~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N18
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|selnose[34] (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|selnose [34] = ( \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  ) # ( !\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & 
// ( !\U5|hsv_converter|Equal0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Equal0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|selnose [34]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|selnose[34] .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|selnose[34] .lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|selnose[34] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N24
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[10]~4 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[10]~4_combout  = ( \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[0]~3_combout  & ( ((!\U5|hsv_converter|Equal0~0_combout ) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_1_result_int[2]~5_sumout )) # (\U5|hsv_converter|delta [2]) ) )

	.dataa(gnd),
	.datab(!\U5|hsv_converter|delta [2]),
	.datac(!\U5|hsv_converter|Equal0~0_combout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_1_result_int[2]~5_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[0]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[10]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[10]~4 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[10]~4 .lut_mask = 64'h00000000F3FFF3FF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[10]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N42
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[9]~12 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[9]~12_combout  = ( \U5|hsv_converter|Add10~5_sumout  & ( \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_1_result_int[2]~5_sumout  ) ) # ( \U5|hsv_converter|Add10~5_sumout  & ( 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_1_result_int[2]~5_sumout  & ( ((!\U5|hsv_converter|Equal0~0_combout ) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout )) # (\U5|hsv_converter|delta 
// [2]) ) ) ) # ( !\U5|hsv_converter|Add10~5_sumout  & ( !\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_1_result_int[2]~5_sumout  & ( (!\U5|hsv_converter|delta [2] & 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout  & \U5|hsv_converter|Equal0~0_combout )) ) ) )

	.dataa(!\U5|hsv_converter|delta [2]),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout ),
	.datad(!\U5|hsv_converter|Equal0~0_combout ),
	.datae(!\U5|hsv_converter|Add10~5_sumout ),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_1_result_int[2]~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[9]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[9]~12 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[9]~12 .lut_mask = 64'h000AFF5F0000FFFF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[9]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N42
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~22 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~22_cout ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~22 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~22 .lut_mask = 64'h000000000000FFFF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N45
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~17 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~17_sumout  = SUM(( !\U5|hsv_converter|delta[0]~DUPLICATE_q  ) + ( \U5|hsv_converter|Add10~13_sumout  ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~22_cout  ))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~18  = CARRY(( !\U5|hsv_converter|delta[0]~DUPLICATE_q  ) + ( \U5|hsv_converter|Add10~13_sumout  ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~22_cout  ))

	.dataa(!\U5|hsv_converter|Add10~13_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|delta[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~17_sumout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~18 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~17 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~17 .lut_mask = 64'h0000AAAA0000FF00;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N48
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~13 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~13_sumout  = SUM(( (!\U5|hsv_converter|Equal0~0_combout  & (((\U5|hsv_converter|Add10~9_sumout )))) # (\U5|hsv_converter|Equal0~0_combout  & 
// ((!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[0]~13_sumout )) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & ((\U5|hsv_converter|Add10~9_sumout ))))) ) + ( !\U5|hsv_converter|delta [1] ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~18  ))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~14  = CARRY(( (!\U5|hsv_converter|Equal0~0_combout  & (((\U5|hsv_converter|Add10~9_sumout )))) # (\U5|hsv_converter|Equal0~0_combout  & 
// ((!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[0]~13_sumout )) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & ((\U5|hsv_converter|Add10~9_sumout ))))) ) + ( !\U5|hsv_converter|delta [1] ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~18  ))

	.dataa(!\U5|hsv_converter|Equal0~0_combout ),
	.datab(!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout ),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[0]~13_sumout ),
	.datad(!\U5|hsv_converter|Add10~9_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [1]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~13_sumout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~14 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~13 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~13 .lut_mask = 64'h000000FF000004BF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N51
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~9 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~9_sumout  = SUM(( (!\U5|hsv_converter|Equal0~0_combout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[9]~12_combout )))) # (\U5|hsv_converter|Equal0~0_combout  & 
// ((!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout )) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[9]~12_combout ))))) ) + ( !\U5|hsv_converter|delta [2] ) + ( 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~14  ))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~10  = CARRY(( (!\U5|hsv_converter|Equal0~0_combout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[9]~12_combout )))) # (\U5|hsv_converter|Equal0~0_combout  & 
// ((!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout )) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[9]~12_combout ))))) ) + ( !\U5|hsv_converter|delta [2] ) + ( 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~14  ))

	.dataa(!\U5|hsv_converter|Equal0~0_combout ),
	.datab(!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout ),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[9]~12_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [2]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~9_sumout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~10 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~9 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~9 .lut_mask = 64'h000000FF000004BF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N54
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~5 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~5_sumout  = SUM(( !\U5|hsv_converter|delta [3] ) + ( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|selnose [34] & 
// (((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout )))) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|selnose [34] & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[10]~4_combout )) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[10]~2_combout ))) ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~10  ))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~6  = CARRY(( !\U5|hsv_converter|delta [3] ) + ( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|selnose [34] & 
// (((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout )))) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|selnose [34] & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[10]~4_combout )) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[10]~2_combout ))) ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~10  ))

	.dataa(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[10]~2_combout ),
	.datab(!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout ),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|selnose [34]),
	.datad(!\U5|hsv_converter|delta [3]),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[10]~4_combout ),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~5_sumout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~6 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~5 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~5 .lut_mask = 64'h0000CAC00000FF00;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N57
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~1 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~1_sumout  = SUM(( VCC ) + ( GND ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~1 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N21
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[20]~5 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[20]~5_combout  = ( \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout  & ( (((\U5|hsv_converter|Equal0~0_combout  & 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout )) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[10]~4_combout )) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[10]~2_combout ) 
// ) ) # ( !\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout  & ( (!\U5|hsv_converter|Equal0~0_combout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[10]~4_combout ) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[10]~2_combout )))) # (\U5|hsv_converter|Equal0~0_combout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & 
// ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[10]~4_combout ) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[10]~2_combout )))) ) )

	.dataa(!\U5|hsv_converter|Equal0~0_combout ),
	.datab(!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout ),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[10]~2_combout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[10]~4_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[20]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[20]~5 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[20]~5 .lut_mask = 64'h0BBB0BBB4FFF4FFF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[20]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N57
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[19]~13 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[19]~13_combout  = ( \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & ( \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[9]~12_combout  ) 
// ) # ( !\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & ( (!\U5|hsv_converter|Equal0~0_combout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[9]~12_combout )) # 
// (\U5|hsv_converter|Equal0~0_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout ))) ) )

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Equal0~0_combout ),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[9]~12_combout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[19]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[19]~13 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[19]~13 .lut_mask = 64'h0C3F0C3F0F0F0F0F;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[19]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N48
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[18]~21 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[18]~21_combout  = ( \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & ( \U5|hsv_converter|Add10~9_sumout  ) ) # ( 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & ( (!\U5|hsv_converter|Equal0~0_combout  & (\U5|hsv_converter|Add10~9_sumout )) # (\U5|hsv_converter|Equal0~0_combout  & 
// ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[0]~13_sumout ))) ) )

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Equal0~0_combout ),
	.datac(!\U5|hsv_converter|Add10~9_sumout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[0]~13_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[18]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[18]~21 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[18]~21 .lut_mask = 64'h0C3F0C3F0F0F0F0F;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[18]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N12
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~26 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~26_cout ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~26 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~26 .lut_mask = 64'h000000000000FFFF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N15
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~21 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~21_sumout  = SUM(( \U5|hsv_converter|Add10~17_sumout  ) + ( !\U5|hsv_converter|delta[0]~DUPLICATE_q  ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~26_cout  ))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~22  = CARRY(( \U5|hsv_converter|Add10~17_sumout  ) + ( !\U5|hsv_converter|delta[0]~DUPLICATE_q  ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|delta[0]~DUPLICATE_q ),
	.datad(!\U5|hsv_converter|Add10~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~21_sumout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~22 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~21 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~21 .lut_mask = 64'h00000F0F000000FF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N18
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~17 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~17_sumout  = SUM(( !\U5|hsv_converter|delta [1] ) + ( (!\U5|hsv_converter|Equal0~5_combout  & (((\U5|hsv_converter|Add10~13_sumout )))) # (\U5|hsv_converter|Equal0~5_combout  & 
// ((!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~1_sumout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~17_sumout )) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~1_sumout  & 
// ((\U5|hsv_converter|Add10~13_sumout ))))) ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~22  ))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~18  = CARRY(( !\U5|hsv_converter|delta [1] ) + ( (!\U5|hsv_converter|Equal0~5_combout  & (((\U5|hsv_converter|Add10~13_sumout )))) # (\U5|hsv_converter|Equal0~5_combout  & 
// ((!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~1_sumout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~17_sumout )) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~1_sumout  & 
// ((\U5|hsv_converter|Add10~13_sumout ))))) ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~22  ))

	.dataa(!\U5|hsv_converter|Equal0~5_combout ),
	.datab(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~17_sumout ),
	.datad(!\U5|hsv_converter|delta [1]),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Add10~13_sumout ),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~17_sumout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~18 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~17 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~17 .lut_mask = 64'h0000FB400000FF00;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N21
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~13 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~13_sumout  = SUM(( (!\U5|hsv_converter|Equal0~5_combout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[18]~21_combout )))) # (\U5|hsv_converter|Equal0~5_combout  & 
// ((!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~1_sumout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~13_sumout )) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~1_sumout  & 
// ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[18]~21_combout ))))) ) + ( !\U5|hsv_converter|delta [2] ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~18  ))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~14  = CARRY(( (!\U5|hsv_converter|Equal0~5_combout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[18]~21_combout )))) # (\U5|hsv_converter|Equal0~5_combout  & 
// ((!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~1_sumout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~13_sumout )) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~1_sumout  & 
// ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[18]~21_combout ))))) ) + ( !\U5|hsv_converter|delta [2] ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~18  ))

	.dataa(!\U5|hsv_converter|Equal0~5_combout ),
	.datab(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~13_sumout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[18]~21_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [2]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~13_sumout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~14 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~13 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~13 .lut_mask = 64'h000000FF000004BF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N24
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~9 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~9_sumout  = SUM(( (!\U5|hsv_converter|Equal0~5_combout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[19]~13_combout )))) # (\U5|hsv_converter|Equal0~5_combout  & 
// ((!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~1_sumout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~9_sumout ))) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~1_sumout  & 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[19]~13_combout )))) ) + ( !\U5|hsv_converter|delta [3] ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~14  ))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~10  = CARRY(( (!\U5|hsv_converter|Equal0~5_combout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[19]~13_combout )))) # (\U5|hsv_converter|Equal0~5_combout  & 
// ((!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~1_sumout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~9_sumout ))) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~1_sumout  & 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[19]~13_combout )))) ) + ( !\U5|hsv_converter|delta [3] ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~14  ))

	.dataa(!\U5|hsv_converter|Equal0~5_combout ),
	.datab(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[19]~13_combout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~9_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [3]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~9_sumout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~10 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~9 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~9 .lut_mask = 64'h000000FF00000B4F;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N27
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~5 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~5_sumout  = SUM(( (!\U5|hsv_converter|Equal0~5_combout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[20]~5_combout )))) # (\U5|hsv_converter|Equal0~5_combout  & 
// ((!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~1_sumout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~5_sumout ))) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~1_sumout  & 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[20]~5_combout )))) ) + ( !\U5|hsv_converter|delta [4] ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~10  ))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~6  = CARRY(( (!\U5|hsv_converter|Equal0~5_combout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[20]~5_combout )))) # (\U5|hsv_converter|Equal0~5_combout  & 
// ((!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~1_sumout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~5_sumout ))) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~1_sumout  & 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[20]~5_combout )))) ) + ( !\U5|hsv_converter|delta [4] ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~10  ))

	.dataa(!\U5|hsv_converter|Equal0~5_combout ),
	.datab(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[20]~5_combout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~5_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [4]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~5_sumout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~6 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~5 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~5 .lut_mask = 64'h000000FF00000B4F;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N9
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[30]~1 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[30]~1_combout  = ( !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~1_sumout  & ( (\U5|hsv_converter|Equal0~5_combout  & 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~5_sumout ) ) )

	.dataa(!\U5|hsv_converter|Equal0~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~5_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[30]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[30]~1 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[30]~1 .lut_mask = 64'h0055005500000000;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[30]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N30
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~1 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~1_sumout  = SUM(( VCC ) + ( GND ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~1 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N0
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|selnose[68] (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|selnose [68] = ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~1_sumout  ) # ( !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~1_sumout  & ( 
// !\U5|hsv_converter|Equal0~4_combout  ) )

	.dataa(!\U5|hsv_converter|Equal0~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|selnose [68]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|selnose[68] .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|selnose[68] .lut_mask = 64'hAAAAAAAAFFFFFFFF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|selnose[68] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N6
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[30]~6 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[30]~6_combout  = ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~1_sumout  & ( \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[20]~5_combout  ) ) # ( 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~1_sumout  & ( (!\U5|hsv_converter|Equal0~5_combout  & \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[20]~5_combout ) ) )

	.dataa(!\U5|hsv_converter|Equal0~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[20]~5_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[30]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[30]~6 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[30]~6 .lut_mask = 64'h00AA00AA00FF00FF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[30]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N51
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[29]~14 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[29]~14_combout  = ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~9_sumout  & ( ((\U5|hsv_converter|Equal0~5_combout  & 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~1_sumout )) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[19]~13_combout ) ) ) # ( !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~9_sumout  & ( 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[19]~13_combout  & ((!\U5|hsv_converter|Equal0~5_combout ) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~1_sumout ))) ) )

	.dataa(!\U5|hsv_converter|Equal0~5_combout ),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[19]~13_combout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~1_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[29]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[29]~14 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[29]~14 .lut_mask = 64'h0A0F0A0F5F0F5F0F;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[29]~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N54
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[28]~22 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[28]~22_combout  = ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~13_sumout  & ( ((\U5|hsv_converter|Equal0~5_combout  & 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~1_sumout )) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[18]~21_combout ) ) ) # ( !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~13_sumout  & ( 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[18]~21_combout  & ((!\U5|hsv_converter|Equal0~5_combout ) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~1_sumout ))) ) )

	.dataa(!\U5|hsv_converter|Equal0~5_combout ),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[18]~21_combout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~1_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[28]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[28]~22 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[28]~22 .lut_mask = 64'h0A0F0A0F5F0F5F0F;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[28]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N0
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[27]~30 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[27]~30_combout  = ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~17_sumout  & ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~1_sumout  & ( 
// \U5|hsv_converter|Add10~13_sumout  ) ) ) # ( !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~17_sumout  & ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~1_sumout  & ( \U5|hsv_converter|Add10~13_sumout  ) ) ) # ( 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~17_sumout  & ( !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~1_sumout  & ( (\U5|hsv_converter|Equal0~5_combout ) # (\U5|hsv_converter|Add10~13_sumout ) ) ) ) # ( 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~17_sumout  & ( !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~1_sumout  & ( (\U5|hsv_converter|Add10~13_sumout  & !\U5|hsv_converter|Equal0~5_combout ) ) ) )

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Add10~13_sumout ),
	.datac(!\U5|hsv_converter|Equal0~5_combout ),
	.datad(gnd),
	.datae(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~17_sumout ),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_10~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[27]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[27]~30 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[27]~30 .lut_mask = 64'h30303F3F33333333;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[27]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N36
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~30 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~30_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~30_cout ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~30 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~30 .lut_mask = 64'h000000000000FFFF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N39
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~25 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~25_sumout  = SUM(( \U5|hsv_converter|Add10~21_sumout  ) + ( !\U5|hsv_converter|delta[0]~DUPLICATE_q  ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~30_cout  ))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~26  = CARRY(( \U5|hsv_converter|Add10~21_sumout  ) + ( !\U5|hsv_converter|delta[0]~DUPLICATE_q  ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~30_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|delta[0]~DUPLICATE_q ),
	.datad(!\U5|hsv_converter|Add10~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~25_sumout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~26 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~25 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~25 .lut_mask = 64'h00000F0F000000FF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N42
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~21 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~21_sumout  = SUM(( (!\U5|hsv_converter|Equal0~4_combout  & (((\U5|hsv_converter|Add10~17_sumout )))) # (\U5|hsv_converter|Equal0~4_combout  & 
// ((!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~1_sumout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~21_sumout )) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~1_sumout  & 
// ((\U5|hsv_converter|Add10~17_sumout ))))) ) + ( !\U5|hsv_converter|delta [1] ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~26  ))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~22  = CARRY(( (!\U5|hsv_converter|Equal0~4_combout  & (((\U5|hsv_converter|Add10~17_sumout )))) # (\U5|hsv_converter|Equal0~4_combout  & 
// ((!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~1_sumout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~21_sumout )) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~1_sumout  & 
// ((\U5|hsv_converter|Add10~17_sumout ))))) ) + ( !\U5|hsv_converter|delta [1] ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~26  ))

	.dataa(!\U5|hsv_converter|Equal0~4_combout ),
	.datab(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~1_sumout ),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~21_sumout ),
	.datad(!\U5|hsv_converter|Add10~17_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [1]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~21_sumout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~22 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~21 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~21 .lut_mask = 64'h000000FF000004BF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N45
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~17 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~17_sumout  = SUM(( (!\U5|hsv_converter|Equal0~4_combout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[27]~30_combout )))) # (\U5|hsv_converter|Equal0~4_combout  & 
// ((!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~1_sumout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~17_sumout )) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~1_sumout  & 
// ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[27]~30_combout ))))) ) + ( !\U5|hsv_converter|delta [2] ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~22  ))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~18  = CARRY(( (!\U5|hsv_converter|Equal0~4_combout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[27]~30_combout )))) # (\U5|hsv_converter|Equal0~4_combout  & 
// ((!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~1_sumout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~17_sumout )) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~1_sumout  & 
// ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[27]~30_combout ))))) ) + ( !\U5|hsv_converter|delta [2] ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~22  ))

	.dataa(!\U5|hsv_converter|Equal0~4_combout ),
	.datab(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~1_sumout ),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~17_sumout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[27]~30_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [2]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~17_sumout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~18 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~17 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~17 .lut_mask = 64'h000000FF000004BF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N48
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~13 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~13_sumout  = SUM(( (!\U5|hsv_converter|Equal0~4_combout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[28]~22_combout )))) # (\U5|hsv_converter|Equal0~4_combout  & 
// ((!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~1_sumout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~13_sumout ))) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~1_sumout  & 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[28]~22_combout )))) ) + ( !\U5|hsv_converter|delta [3] ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~18  ))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~14  = CARRY(( (!\U5|hsv_converter|Equal0~4_combout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[28]~22_combout )))) # (\U5|hsv_converter|Equal0~4_combout  & 
// ((!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~1_sumout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~13_sumout ))) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~1_sumout  & 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[28]~22_combout )))) ) + ( !\U5|hsv_converter|delta [3] ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~18  ))

	.dataa(!\U5|hsv_converter|Equal0~4_combout ),
	.datab(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~1_sumout ),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[28]~22_combout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~13_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [3]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~13_sumout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~14 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~13 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~13 .lut_mask = 64'h000000FF00000B4F;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N51
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~9 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~9_sumout  = SUM(( !\U5|hsv_converter|delta [4] ) + ( (!\U5|hsv_converter|Equal0~4_combout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[29]~14_combout )))) # 
// (\U5|hsv_converter|Equal0~4_combout  & ((!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~1_sumout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~9_sumout ))) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~1_sumout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[29]~14_combout )))) ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~14  ))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~10  = CARRY(( !\U5|hsv_converter|delta [4] ) + ( (!\U5|hsv_converter|Equal0~4_combout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[29]~14_combout )))) # 
// (\U5|hsv_converter|Equal0~4_combout  & ((!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~1_sumout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~9_sumout ))) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~1_sumout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[29]~14_combout )))) ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~14  ))

	.dataa(!\U5|hsv_converter|Equal0~4_combout ),
	.datab(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~1_sumout ),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[29]~14_combout ),
	.datad(!\U5|hsv_converter|delta [4]),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~9_sumout ),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~9_sumout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~10 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~9 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~9 .lut_mask = 64'h0000F4B00000FF00;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N54
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~5 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~5_sumout  = SUM(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|selnose [68] & (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~5_sumout )) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|selnose [68] & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[30]~6_combout ) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[30]~1_combout )))) ) + ( 
// !\U5|hsv_converter|delta [5] ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~10  ))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~6  = CARRY(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|selnose [68] & (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~5_sumout )) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|selnose [68] & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[30]~6_combout ) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[30]~1_combout )))) ) + ( 
// !\U5|hsv_converter|delta [5] ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~10  ))

	.dataa(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~5_sumout ),
	.datab(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[30]~1_combout ),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|selnose [68]),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[30]~6_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [5]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~5_sumout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~6 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~5 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~5 .lut_mask = 64'h000000FF0000535F;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N57
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~1 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~1_sumout  = SUM(( VCC ) + ( GND ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~1 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N3
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[40]~7 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[40]~7_combout  = ( \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[30]~1_combout  & ( (!\U5|hsv_converter|Equal0~4_combout ) # 
// ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~5_sumout ) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~1_sumout )) ) ) # ( !\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[30]~1_combout  & ( 
// (!\U5|hsv_converter|Equal0~4_combout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[30]~6_combout )))) # (\U5|hsv_converter|Equal0~4_combout  & ((!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~1_sumout  & 
// ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~5_sumout ))) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~1_sumout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[30]~6_combout )))) ) )

	.dataa(!\U5|hsv_converter|Equal0~4_combout ),
	.datab(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~1_sumout ),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[30]~6_combout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~5_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[30]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[40]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[40]~7 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[40]~7 .lut_mask = 64'h0B4F0B4FBBFFBBFF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[40]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N27
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[39]~15 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[39]~15_combout  = ( \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[29]~14_combout  & ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~1_sumout  ) ) # ( 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[29]~14_combout  & ( !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~1_sumout  & ( (!\U5|hsv_converter|Equal0~4_combout ) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~9_sumout ) ) ) ) # ( !\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[29]~14_combout  & ( !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~1_sumout  & ( 
// (\U5|hsv_converter|Equal0~4_combout  & \U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~9_sumout ) ) ) )

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Equal0~4_combout ),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~9_sumout ),
	.datad(gnd),
	.datae(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[29]~14_combout ),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[39]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[39]~15 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[39]~15 .lut_mask = 64'h0303CFCF0000FFFF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[39]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y25_N42
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[38]~23 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[38]~23_combout  = ( \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[28]~22_combout  & ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~13_sumout  ) ) # ( 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[28]~22_combout  & ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~13_sumout  & ( (\U5|hsv_converter|Equal0~4_combout  & 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~1_sumout ) ) ) ) # ( \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[28]~22_combout  & ( !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~13_sumout  & ( 
// (!\U5|hsv_converter|Equal0~4_combout ) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~1_sumout ) ) ) )

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Equal0~4_combout ),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~1_sumout ),
	.datad(gnd),
	.datae(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[28]~22_combout ),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[38]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[38]~23 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[38]~23 .lut_mask = 64'h0000CFCF3030FFFF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[38]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N39
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[37]~31 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[37]~31_combout  = ( \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[27]~30_combout  & ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~1_sumout  ) ) # ( 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[27]~30_combout  & ( !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~1_sumout  & ( (!\U5|hsv_converter|Equal0~4_combout ) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~17_sumout ) ) ) ) # ( !\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[27]~30_combout  & ( !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~1_sumout  & ( 
// (\U5|hsv_converter|Equal0~4_combout  & \U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~17_sumout ) ) ) )

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Equal0~4_combout ),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~17_sumout ),
	.datad(gnd),
	.datae(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[27]~30_combout ),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[37]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[37]~31 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[37]~31 .lut_mask = 64'h0303CFCF0000FFFF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[37]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y25_N15
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[36]~39 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[36]~39_combout  = ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~1_sumout  & ( \U5|hsv_converter|Add10~17_sumout  ) ) # ( 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~1_sumout  & ( (!\U5|hsv_converter|Equal0~4_combout  & (\U5|hsv_converter|Add10~17_sumout )) # (\U5|hsv_converter|Equal0~4_combout  & 
// ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~21_sumout ))) ) )

	.dataa(!\U5|hsv_converter|Add10~17_sumout ),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Equal0~4_combout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~21_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_11~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[36]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[36]~39 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[36]~39 .lut_mask = 64'h505F505F55555555;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[36]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N0
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~34 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~34_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~34_cout ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~34 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~34 .lut_mask = 64'h000000000000FFFF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N3
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~29 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~29_sumout  = SUM(( \U5|hsv_converter|Add10~25_sumout  ) + ( !\U5|hsv_converter|delta[0]~DUPLICATE_q  ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~34_cout  ))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~30  = CARRY(( \U5|hsv_converter|Add10~25_sumout  ) + ( !\U5|hsv_converter|delta[0]~DUPLICATE_q  ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~34_cout  ))

	.dataa(!\U5|hsv_converter|Add10~25_sumout ),
	.datab(gnd),
	.datac(!\U5|hsv_converter|delta[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~29_sumout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~30 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~29 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~29 .lut_mask = 64'h00000F0F00005555;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N6
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~25 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~25_sumout  = SUM(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~1_sumout  & ((!\U5|hsv_converter|Equal0~3_combout  & ((\U5|hsv_converter|Add10~21_sumout ))) # 
// (\U5|hsv_converter|Equal0~3_combout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~25_sumout )))) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~1_sumout  & (((\U5|hsv_converter|Add10~21_sumout )))) ) + ( 
// !\U5|hsv_converter|delta [1] ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~30  ))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~26  = CARRY(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~1_sumout  & ((!\U5|hsv_converter|Equal0~3_combout  & ((\U5|hsv_converter|Add10~21_sumout ))) # 
// (\U5|hsv_converter|Equal0~3_combout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~25_sumout )))) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~1_sumout  & (((\U5|hsv_converter|Add10~21_sumout )))) ) + ( 
// !\U5|hsv_converter|delta [1] ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~30  ))

	.dataa(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~1_sumout ),
	.datab(!\U5|hsv_converter|Equal0~3_combout ),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~25_sumout ),
	.datad(!\U5|hsv_converter|Add10~21_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [1]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~25_sumout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~26 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~25 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~25 .lut_mask = 64'h000000FF000002DF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N9
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~21 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~21_sumout  = SUM(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~1_sumout  & ((!\U5|hsv_converter|Equal0~3_combout  & 
// ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[36]~39_combout ))) # (\U5|hsv_converter|Equal0~3_combout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~21_sumout )))) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~1_sumout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[36]~39_combout )))) ) + ( !\U5|hsv_converter|delta [2] ) + ( 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~26  ))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~22  = CARRY(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~1_sumout  & ((!\U5|hsv_converter|Equal0~3_combout  & 
// ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[36]~39_combout ))) # (\U5|hsv_converter|Equal0~3_combout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~21_sumout )))) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~1_sumout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[36]~39_combout )))) ) + ( !\U5|hsv_converter|delta [2] ) + ( 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~26  ))

	.dataa(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~1_sumout ),
	.datab(!\U5|hsv_converter|Equal0~3_combout ),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~21_sumout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[36]~39_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [2]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~21_sumout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~22 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~21 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~21 .lut_mask = 64'h000000FF000002DF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N12
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~17 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~17_sumout  = SUM(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~1_sumout  & ((!\U5|hsv_converter|Equal0~3_combout  & 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[37]~31_combout )) # (\U5|hsv_converter|Equal0~3_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~17_sumout ))))) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~1_sumout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[37]~31_combout )))) ) + ( !\U5|hsv_converter|delta [3] ) + ( 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~22  ))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~18  = CARRY(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~1_sumout  & ((!\U5|hsv_converter|Equal0~3_combout  & 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[37]~31_combout )) # (\U5|hsv_converter|Equal0~3_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~17_sumout ))))) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~1_sumout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[37]~31_combout )))) ) + ( !\U5|hsv_converter|delta [3] ) + ( 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~22  ))

	.dataa(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~1_sumout ),
	.datab(!\U5|hsv_converter|Equal0~3_combout ),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[37]~31_combout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~17_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [3]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~17_sumout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~18 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~17 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~17 .lut_mask = 64'h000000FF00000D2F;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N15
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~13 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~13_sumout  = SUM(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~1_sumout  & ((!\U5|hsv_converter|Equal0~3_combout  & 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[38]~23_combout )) # (\U5|hsv_converter|Equal0~3_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~13_sumout ))))) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~1_sumout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[38]~23_combout )))) ) + ( !\U5|hsv_converter|delta [4] ) + ( 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~18  ))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~14  = CARRY(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~1_sumout  & ((!\U5|hsv_converter|Equal0~3_combout  & 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[38]~23_combout )) # (\U5|hsv_converter|Equal0~3_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~13_sumout ))))) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~1_sumout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[38]~23_combout )))) ) + ( !\U5|hsv_converter|delta [4] ) + ( 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~18  ))

	.dataa(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~1_sumout ),
	.datab(!\U5|hsv_converter|Equal0~3_combout ),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[38]~23_combout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~13_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [4]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~13_sumout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~14 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~13 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~13 .lut_mask = 64'h000000FF00000D2F;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N18
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~9 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~9_sumout  = SUM(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~1_sumout  & ((!\U5|hsv_converter|Equal0~3_combout  & 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[39]~15_combout )) # (\U5|hsv_converter|Equal0~3_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~9_sumout ))))) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~1_sumout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[39]~15_combout )))) ) + ( !\U5|hsv_converter|delta [5] ) + ( 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~14  ))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~10  = CARRY(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~1_sumout  & ((!\U5|hsv_converter|Equal0~3_combout  & 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[39]~15_combout )) # (\U5|hsv_converter|Equal0~3_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~9_sumout ))))) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~1_sumout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[39]~15_combout )))) ) + ( !\U5|hsv_converter|delta [5] ) + ( 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~14  ))

	.dataa(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~1_sumout ),
	.datab(!\U5|hsv_converter|Equal0~3_combout ),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[39]~15_combout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~9_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [5]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~9_sumout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~10 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~9 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~9 .lut_mask = 64'h000000FF00000D2F;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N21
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~5 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~5_sumout  = SUM(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~1_sumout  & ((!\U5|hsv_converter|Equal0~3_combout  & 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[40]~7_combout )) # (\U5|hsv_converter|Equal0~3_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~5_sumout ))))) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~1_sumout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[40]~7_combout )))) ) + ( !\U5|hsv_converter|delta [6] ) + ( 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~10  ))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~6  = CARRY(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~1_sumout  & ((!\U5|hsv_converter|Equal0~3_combout  & 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[40]~7_combout )) # (\U5|hsv_converter|Equal0~3_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~5_sumout ))))) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~1_sumout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[40]~7_combout )))) ) + ( !\U5|hsv_converter|delta [6] ) + ( 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~10  ))

	.dataa(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~1_sumout ),
	.datab(!\U5|hsv_converter|Equal0~3_combout ),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[40]~7_combout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~5_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [6]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~5_sumout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~6 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~5 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~5 .lut_mask = 64'h000000FF00000D2F;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N15
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[50]~0 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[50]~0_combout  = ( !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~1_sumout  & ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~5_sumout  & ( 
// \U5|hsv_converter|Equal0~3_combout  ) ) )

	.dataa(!\U5|hsv_converter|Equal0~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~1_sumout ),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[50]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[50]~0 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[50]~0 .lut_mask = 64'h0000000055550000;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[50]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N24
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~1 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~1_sumout  = SUM(( VCC ) + ( GND ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~1 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y25_N30
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|selnose[102] (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|selnose [102] = ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~1_sumout  ) # ( !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~1_sumout  & ( \U5|hsv_converter|delta [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|delta [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|selnose [102]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|selnose[102] .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|selnose[102] .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|selnose[102] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y25_N57
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[50]~8 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[50]~8_combout  = ( \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[40]~7_combout  & ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~1_sumout  ) ) # ( 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[40]~7_combout  & ( !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~1_sumout  & ( !\U5|hsv_converter|Equal0~3_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Equal0~3_combout ),
	.datad(gnd),
	.datae(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[40]~7_combout ),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[50]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[50]~8 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[50]~8 .lut_mask = 64'h0000F0F00000FFFF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[50]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N6
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[49]~16 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[49]~16_combout  = ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~1_sumout  & ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~9_sumout  & ( 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[39]~15_combout  ) ) ) # ( !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~1_sumout  & ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~9_sumout  & ( 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[39]~15_combout ) # (\U5|hsv_converter|Equal0~3_combout ) ) ) ) # ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~1_sumout  & ( 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~9_sumout  & ( \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[39]~15_combout  ) ) ) # ( !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~1_sumout  & ( 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~9_sumout  & ( (!\U5|hsv_converter|Equal0~3_combout  & \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[39]~15_combout ) ) ) )

	.dataa(!\U5|hsv_converter|Equal0~3_combout ),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[39]~15_combout ),
	.datad(gnd),
	.datae(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~1_sumout ),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[49]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[49]~16 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[49]~16 .lut_mask = 64'h0A0A0F0F5F5F0F0F;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[49]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y25_N27
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[48]~24 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[48]~24_combout  = ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~1_sumout  & ( \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[38]~23_combout  ) ) # ( 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~1_sumout  & ( (!\U5|hsv_converter|Equal0~3_combout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[38]~23_combout )) # (\U5|hsv_converter|Equal0~3_combout  & 
// ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~13_sumout ))) ) )

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Equal0~3_combout ),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[38]~23_combout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~13_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[48]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[48]~24 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[48]~24 .lut_mask = 64'h0C3F0C3F0F0F0F0F;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[48]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N18
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[47]~32 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[47]~32_combout  = ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~17_sumout  & ( ((\U5|hsv_converter|Equal0~3_combout  & 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~1_sumout )) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[37]~31_combout ) ) ) # ( !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~17_sumout  & ( 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[37]~31_combout  & ((!\U5|hsv_converter|Equal0~3_combout ) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~1_sumout ))) ) )

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[37]~31_combout ),
	.datac(!\U5|hsv_converter|Equal0~3_combout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~1_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[47]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[47]~32 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[47]~32 .lut_mask = 64'h303330333F333F33;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[47]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y25_N12
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[46]~40 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[46]~40_combout  = ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~1_sumout  & ( \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[36]~39_combout  ) ) # ( 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~1_sumout  & ( (!\U5|hsv_converter|Equal0~3_combout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[36]~39_combout )) # (\U5|hsv_converter|Equal0~3_combout  & 
// ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~21_sumout ))) ) )

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[36]~39_combout ),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~21_sumout ),
	.datad(!\U5|hsv_converter|Equal0~3_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[46]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[46]~40 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[46]~40 .lut_mask = 64'h330F330F33333333;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[46]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y25_N36
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[45]~47 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[45]~47_combout  = ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~1_sumout  & ( \U5|hsv_converter|Add10~21_sumout  ) ) # ( 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~1_sumout  & ( (!\U5|hsv_converter|Equal0~3_combout  & (\U5|hsv_converter|Add10~21_sumout )) # (\U5|hsv_converter|Equal0~3_combout  & 
// ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~25_sumout ))) ) )

	.dataa(!\U5|hsv_converter|Add10~21_sumout ),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~25_sumout ),
	.datad(!\U5|hsv_converter|Equal0~3_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_12~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[45]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[45]~47 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[45]~47 .lut_mask = 64'h550F550F55555555;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[45]~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N30
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~38 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~38_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~38_cout ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~38 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~38 .lut_mask = 64'h000000000000FFFF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N33
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~33 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~33_sumout  = SUM(( \U5|hsv_converter|Add10~29_sumout  ) + ( !\U5|hsv_converter|delta[0]~DUPLICATE_q  ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~38_cout  ))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~34  = CARRY(( \U5|hsv_converter|Add10~29_sumout  ) + ( !\U5|hsv_converter|delta[0]~DUPLICATE_q  ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~38_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|delta[0]~DUPLICATE_q ),
	.datad(!\U5|hsv_converter|Add10~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~33_sumout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~34 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~33 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~33 .lut_mask = 64'h00000F0F000000FF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N36
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~29 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~29_sumout  = SUM(( !\U5|hsv_converter|delta [1] ) + ( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~1_sumout  & ((!\U5|hsv_converter|delta [7] & 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~29_sumout )) # (\U5|hsv_converter|delta [7] & ((\U5|hsv_converter|Add10~25_sumout ))))) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~1_sumout  & 
// (((\U5|hsv_converter|Add10~25_sumout )))) ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~34  ))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~30  = CARRY(( !\U5|hsv_converter|delta [1] ) + ( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~1_sumout  & ((!\U5|hsv_converter|delta [7] & 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~29_sumout )) # (\U5|hsv_converter|delta [7] & ((\U5|hsv_converter|Add10~25_sumout ))))) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~1_sumout  & 
// (((\U5|hsv_converter|Add10~25_sumout )))) ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~34  ))

	.dataa(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~1_sumout ),
	.datab(!\U5|hsv_converter|delta [7]),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~29_sumout ),
	.datad(!\U5|hsv_converter|delta [1]),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Add10~25_sumout ),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~29_sumout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~30 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~29 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~29 .lut_mask = 64'h0000F7800000FF00;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N39
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~25 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~25_sumout  = SUM(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~1_sumout  & ((!\U5|hsv_converter|delta [7] & 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~25_sumout )) # (\U5|hsv_converter|delta [7] & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[45]~47_combout ))))) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~1_sumout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[45]~47_combout )))) ) + ( !\U5|hsv_converter|delta [2] ) + ( 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~30  ))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~26  = CARRY(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~1_sumout  & ((!\U5|hsv_converter|delta [7] & (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~25_sumout )) 
// # (\U5|hsv_converter|delta [7] & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[45]~47_combout ))))) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~1_sumout  & 
// (((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[45]~47_combout )))) ) + ( !\U5|hsv_converter|delta [2] ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~30  ))

	.dataa(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~1_sumout ),
	.datab(!\U5|hsv_converter|delta [7]),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~25_sumout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[45]~47_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [2]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~25_sumout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~26 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~25 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~25 .lut_mask = 64'h000000FF0000087F;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N42
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~21 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~21_sumout  = SUM(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~1_sumout  & ((!\U5|hsv_converter|delta [7] & 
// ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~21_sumout ))) # (\U5|hsv_converter|delta [7] & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[46]~40_combout )))) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~1_sumout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[46]~40_combout )))) ) + ( !\U5|hsv_converter|delta [3] ) + ( 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~26  ))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~22  = CARRY(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~1_sumout  & ((!\U5|hsv_converter|delta [7] & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~21_sumout 
// ))) # (\U5|hsv_converter|delta [7] & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[46]~40_combout )))) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~1_sumout  & 
// (((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[46]~40_combout )))) ) + ( !\U5|hsv_converter|delta [3] ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~26  ))

	.dataa(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~1_sumout ),
	.datab(!\U5|hsv_converter|delta [7]),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[46]~40_combout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~21_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [3]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~21_sumout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~22 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~21 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~21 .lut_mask = 64'h000000FF0000078F;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N45
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~17 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~17_sumout  = SUM(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~1_sumout  & ((!\U5|hsv_converter|delta [7] & 
// ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~17_sumout ))) # (\U5|hsv_converter|delta [7] & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[47]~32_combout )))) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~1_sumout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[47]~32_combout )))) ) + ( !\U5|hsv_converter|delta [4] ) + ( 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~22  ))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~18  = CARRY(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~1_sumout  & ((!\U5|hsv_converter|delta [7] & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~17_sumout 
// ))) # (\U5|hsv_converter|delta [7] & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[47]~32_combout )))) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~1_sumout  & 
// (((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[47]~32_combout )))) ) + ( !\U5|hsv_converter|delta [4] ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~22  ))

	.dataa(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~1_sumout ),
	.datab(!\U5|hsv_converter|delta [7]),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[47]~32_combout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~17_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [4]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~17_sumout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~18 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~17 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~17 .lut_mask = 64'h000000FF0000078F;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N48
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~13 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~13_sumout  = SUM(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~1_sumout  & ((!\U5|hsv_converter|delta [7] & 
// ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~13_sumout ))) # (\U5|hsv_converter|delta [7] & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[48]~24_combout )))) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~1_sumout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[48]~24_combout )))) ) + ( !\U5|hsv_converter|delta [5] ) + ( 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~18  ))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~14  = CARRY(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~1_sumout  & ((!\U5|hsv_converter|delta [7] & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~13_sumout 
// ))) # (\U5|hsv_converter|delta [7] & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[48]~24_combout )))) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~1_sumout  & 
// (((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[48]~24_combout )))) ) + ( !\U5|hsv_converter|delta [5] ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~18  ))

	.dataa(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~1_sumout ),
	.datab(!\U5|hsv_converter|delta [7]),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[48]~24_combout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~13_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [5]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~13_sumout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~14 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~13 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~13 .lut_mask = 64'h000000FF0000078F;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N51
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~9 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~9_sumout  = SUM(( !\U5|hsv_converter|delta [6] ) + ( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~1_sumout  & ((!\U5|hsv_converter|delta [7] & 
// ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~9_sumout ))) # (\U5|hsv_converter|delta [7] & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[49]~16_combout )))) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~1_sumout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[49]~16_combout )))) ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~14  ))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~10  = CARRY(( !\U5|hsv_converter|delta [6] ) + ( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~1_sumout  & ((!\U5|hsv_converter|delta [7] & 
// ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~9_sumout ))) # (\U5|hsv_converter|delta [7] & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[49]~16_combout )))) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~1_sumout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[49]~16_combout )))) ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~14  ))

	.dataa(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~1_sumout ),
	.datab(!\U5|hsv_converter|delta [7]),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[49]~16_combout ),
	.datad(!\U5|hsv_converter|delta [6]),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~9_sumout ),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~9_sumout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~10 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~9 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~9 .lut_mask = 64'h0000F8700000FF00;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N54
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~5 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~5_sumout  = SUM(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|selnose [102] & (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~5_sumout )) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|selnose [102] & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[50]~8_combout ) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[50]~0_combout )))) ) + ( 
// !\U5|hsv_converter|delta [7] ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~10  ))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~6  = CARRY(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|selnose [102] & (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~5_sumout )) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|selnose [102] & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[50]~8_combout ) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[50]~0_combout )))) ) + ( 
// !\U5|hsv_converter|delta [7] ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~10  ))

	.dataa(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~5_sumout ),
	.datab(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[50]~0_combout ),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|selnose [102]),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[50]~8_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [7]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~5_sumout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~6 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~5 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~5 .lut_mask = 64'h000000FF0000535F;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N57
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~1 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~1_sumout  = SUM(( VCC ) + ( GND ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~1 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N12
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[60]~9 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[60]~9_combout  = ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~5_sumout  & ( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~1_sumout  & !\U5|hsv_converter|delta 
// [7]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~1_sumout ),
	.datad(!\U5|hsv_converter|delta [7]),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[60]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[60]~9 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[60]~9 .lut_mask = 64'h00000000F000F000;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[60]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N3
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[60]~10 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[60]~10_combout  = ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~1_sumout  & ( (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[50]~0_combout ) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[50]~8_combout ) ) ) # ( !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~1_sumout  & ( (\U5|hsv_converter|delta [7] & 
// ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[50]~0_combout ) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[50]~8_combout ))) ) )

	.dataa(gnd),
	.datab(!\U5|hsv_converter|delta [7]),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[50]~8_combout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[50]~0_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[60]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[60]~10 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[60]~10 .lut_mask = 64'h033303330FFF0FFF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[60]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N54
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[59]~17 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[59]~17_combout  = ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~1_sumout  & ( \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[49]~16_combout  ) ) # ( 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~1_sumout  & ( (!\U5|hsv_converter|delta [7] & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~9_sumout ))) # (\U5|hsv_converter|delta [7] & 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[49]~16_combout )) ) )

	.dataa(gnd),
	.datab(!\U5|hsv_converter|delta [7]),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[49]~16_combout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~9_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[59]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[59]~17 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[59]~17 .lut_mask = 64'h03CF03CF0F0F0F0F;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[59]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y25_N21
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[58]~20 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[58]~20_combout  = ( !\U5|hsv_converter|delta [7] & ( !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~1_sumout  & ( 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~13_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~13_sumout ),
	.datad(gnd),
	.datae(!\U5|hsv_converter|delta [7]),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[58]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[58]~20 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[58]~20 .lut_mask = 64'h0F0F000000000000;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[58]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y25_N0
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[58]~25 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[58]~25_combout  = ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~1_sumout  & ( \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[48]~24_combout  ) ) # ( 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~1_sumout  & ( (\U5|hsv_converter|delta [7] & \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[48]~24_combout ) ) )

	.dataa(!\U5|hsv_converter|delta [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[48]~24_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[58]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[58]~25 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[58]~25 .lut_mask = 64'h0055005500FF00FF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[58]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N33
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[57]~33 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[57]~33_combout  = ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~1_sumout  & ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~17_sumout  & ( 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[47]~32_combout  ) ) ) # ( !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~1_sumout  & ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~17_sumout  & ( 
// (!\U5|hsv_converter|delta [7]) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[47]~32_combout ) ) ) ) # ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~1_sumout  & ( 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~17_sumout  & ( \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[47]~32_combout  ) ) ) # ( !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~1_sumout  & ( 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~17_sumout  & ( (\U5|hsv_converter|delta [7] & \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[47]~32_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|delta [7]),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[47]~32_combout ),
	.datae(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~1_sumout ),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[57]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[57]~33 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[57]~33 .lut_mask = 64'h000F00FFF0FF00FF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[57]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y25_N48
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[56]~38 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[56]~38_combout  = ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~21_sumout  & ( (!\U5|hsv_converter|delta [7] & 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~1_sumout ) ) )

	.dataa(!\U5|hsv_converter|delta [7]),
	.datab(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[56]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[56]~38 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[56]~38 .lut_mask = 64'h0000000088888888;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[56]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y25_N3
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[56]~41 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[56]~41_combout  = ( \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[46]~40_combout  & ( (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~1_sumout ) # 
// (\U5|hsv_converter|delta [7]) ) )

	.dataa(!\U5|hsv_converter|delta [7]),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[46]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[56]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[56]~41 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[56]~41 .lut_mask = 64'h000000005F5F5F5F;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[56]~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y25_N6
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[55]~48 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[55]~48_combout  = ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~1_sumout  & ( \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[45]~47_combout  ) ) # ( 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~1_sumout  & ( (!\U5|hsv_converter|delta [7] & (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~25_sumout )) # (\U5|hsv_converter|delta [7] & 
// ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[45]~47_combout ))) ) )

	.dataa(!\U5|hsv_converter|delta [7]),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~25_sumout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[45]~47_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[55]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[55]~48 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[55]~48 .lut_mask = 64'h0A5F0A5F00FF00FF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[55]~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y25_N51
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[54]~53 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[54]~53_combout  = ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~1_sumout  & ( \U5|hsv_converter|Add10~25_sumout  ) ) # ( 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~1_sumout  & ( (!\U5|hsv_converter|delta [7] & (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~29_sumout )) # (\U5|hsv_converter|delta [7] & ((\U5|hsv_converter|Add10~25_sumout ))) ) 
// )

	.dataa(!\U5|hsv_converter|delta [7]),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~29_sumout ),
	.datad(!\U5|hsv_converter|Add10~25_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_13~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[54]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[54]~53 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[54]~53 .lut_mask = 64'h0A5F0A5F00FF00FF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[54]~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N18
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~42 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~42_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~42_cout ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~42 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~42 .lut_mask = 64'h000000000000FFFF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N21
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~37 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~37_sumout  = SUM(( !\U5|hsv_converter|delta[0]~DUPLICATE_q  ) + ( \U5|hsv_converter|Add10~33_sumout  ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~42_cout  ))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~38  = CARRY(( !\U5|hsv_converter|delta[0]~DUPLICATE_q  ) + ( \U5|hsv_converter|Add10~33_sumout  ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~42_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Add10~33_sumout ),
	.datad(!\U5|hsv_converter|delta[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~42_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~37_sumout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~38 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~37 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~37 .lut_mask = 64'h0000F0F00000FF00;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N24
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~33 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~33_sumout  = SUM(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~1_sumout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~33_sumout ))) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~1_sumout  & (\U5|hsv_converter|Add10~29_sumout )) ) + ( !\U5|hsv_converter|delta [1] ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~38  ))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~34  = CARRY(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~1_sumout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~33_sumout ))) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~1_sumout  & (\U5|hsv_converter|Add10~29_sumout )) ) + ( !\U5|hsv_converter|delta [1] ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~38  ))

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~1_sumout ),
	.datac(!\U5|hsv_converter|Add10~29_sumout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~33_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [1]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~33_sumout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~34 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~33 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~33 .lut_mask = 64'h000000FF000003CF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N27
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~29 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~29_sumout  = SUM(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~1_sumout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~29_sumout ))) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~1_sumout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[54]~53_combout )) ) + ( !\U5|hsv_converter|delta [2] ) + ( 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~34  ))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~30  = CARRY(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~1_sumout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~29_sumout ))) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~1_sumout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[54]~53_combout )) ) + ( !\U5|hsv_converter|delta [2] ) + ( 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~34  ))

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~1_sumout ),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[54]~53_combout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~29_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [2]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~29_sumout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~30 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~29 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~29 .lut_mask = 64'h000000FF000003CF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N30
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~25 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~25_sumout  = SUM(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~1_sumout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~25_sumout ))) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~1_sumout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[55]~48_combout )) ) + ( !\U5|hsv_converter|delta [3] ) + ( 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~30  ))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~26  = CARRY(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~1_sumout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~25_sumout ))) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~1_sumout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[55]~48_combout )) ) + ( !\U5|hsv_converter|delta [3] ) + ( 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~30  ))

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~1_sumout ),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[55]~48_combout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~25_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [3]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~25_sumout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~26 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~25 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~25 .lut_mask = 64'h000000FF000003CF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N33
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~21 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~21_sumout  = SUM(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~1_sumout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~21_sumout )) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~1_sumout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[56]~41_combout ) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[56]~38_combout )))) ) + ( 
// !\U5|hsv_converter|delta [4] ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~26  ))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~22  = CARRY(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~1_sumout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~21_sumout )) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~1_sumout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[56]~41_combout ) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[56]~38_combout )))) ) + ( 
// !\U5|hsv_converter|delta [4] ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~26  ))

	.dataa(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~21_sumout ),
	.datab(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~1_sumout ),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[56]~38_combout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[56]~41_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [4]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~21_sumout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~22 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~21 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~21 .lut_mask = 64'h000000FF00004777;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N36
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~17 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~17_sumout  = SUM(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~1_sumout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~17_sumout ))) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~1_sumout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[57]~33_combout )) ) + ( !\U5|hsv_converter|delta [5] ) + ( 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~22  ))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~18  = CARRY(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~1_sumout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~17_sumout ))) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~1_sumout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[57]~33_combout )) ) + ( !\U5|hsv_converter|delta [5] ) + ( 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~22  ))

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~1_sumout ),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[57]~33_combout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~17_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [5]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~17_sumout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~18 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~17 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~17 .lut_mask = 64'h000000FF000003CF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N39
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~13 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~13_sumout  = SUM(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~1_sumout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~13_sumout )) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~1_sumout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[58]~25_combout ) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[58]~20_combout )))) ) + ( 
// !\U5|hsv_converter|delta [6] ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~18  ))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~14  = CARRY(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~1_sumout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~13_sumout )) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~1_sumout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[58]~25_combout ) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[58]~20_combout )))) ) + ( 
// !\U5|hsv_converter|delta [6] ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~18  ))

	.dataa(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~13_sumout ),
	.datab(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~1_sumout ),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[58]~20_combout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[58]~25_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [6]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~13_sumout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~14 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~13 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~13 .lut_mask = 64'h000000FF00004777;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N42
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~9 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~9_sumout  = SUM(( !\U5|hsv_converter|delta [7] ) + ( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~1_sumout  & 
// ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~9_sumout ))) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~1_sumout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[59]~17_combout )) ) + ( 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~14  ))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~10  = CARRY(( !\U5|hsv_converter|delta [7] ) + ( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~1_sumout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~9_sumout 
// ))) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~1_sumout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[59]~17_combout )) ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~14  ))

	.dataa(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~1_sumout ),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[59]~17_combout ),
	.datad(!\U5|hsv_converter|delta [7]),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~9_sumout ),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~9_sumout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~10 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~9 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~9 .lut_mask = 64'h0000FA500000FF00;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N45
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~6 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~6_cout  = CARRY(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~1_sumout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~5_sumout )))) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~1_sumout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[60]~10_combout )) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[60]~9_combout ))) ) + ( VCC ) + 
// ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~10  ))

	.dataa(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~1_sumout ),
	.datab(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[60]~9_combout ),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~5_sumout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[60]~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~6_cout ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~6 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~6 .lut_mask = 64'h0000000000001B5F;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N48
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~1 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~1_sumout  = SUM(( VCC ) + ( GND ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~1 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y26_N48
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[69]~11 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[69]~11_combout  = ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~9_sumout  & ( !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~1_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[69]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[69]~11 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[69]~11 .lut_mask = 64'h00000000FF00FF00;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[69]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N6
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[69]~18 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[69]~18_combout  = ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~1_sumout  & ( \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[59]~17_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[59]~17_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[69]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[69]~18 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[69]~18 .lut_mask = 64'h0000000000FF00FF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[69]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y26_N54
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[68]~26 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[68]~26_combout  = ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~13_sumout  & ( ((!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~1_sumout ) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[58]~25_combout )) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[58]~20_combout ) ) ) # ( !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~13_sumout  & ( 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~1_sumout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[58]~25_combout ) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[58]~20_combout ))) ) )

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[58]~20_combout ),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~1_sumout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[58]~25_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[68]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[68]~26 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[68]~26 .lut_mask = 64'h030F030FF3FFF3FF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[68]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N0
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[67]~29 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[67]~29_combout  = ( !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~1_sumout  & ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~17_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~17_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[67]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[67]~29 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[67]~29 .lut_mask = 64'h00FF00FF00000000;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[67]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N54
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[67]~34 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[67]~34_combout  = ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~1_sumout  & ( \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[57]~33_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[57]~33_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[67]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[67]~34 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[67]~34 .lut_mask = 64'h000000000F0F0F0F;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[67]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y26_N0
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[66]~42 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[66]~42_combout  = ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~21_sumout  & ( ((!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~1_sumout ) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[56]~41_combout )) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[56]~38_combout ) ) ) # ( !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~21_sumout  & ( 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~1_sumout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[56]~41_combout ) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[56]~38_combout ))) ) )

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[56]~38_combout ),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[56]~41_combout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~1_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[66]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[66]~42 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[66]~42 .lut_mask = 64'h003F003FFF3FFF3F;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[66]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y25_N39
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[65]~46 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[65]~46_combout  = ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~25_sumout  & ( !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[65]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[65]~46 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[65]~46 .lut_mask = 64'h00000000F0F0F0F0;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[65]~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y25_N9
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[65]~49 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[65]~49_combout  = ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~1_sumout  & ( \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[55]~48_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[55]~48_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[65]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[65]~49 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[65]~49 .lut_mask = 64'h000000000F0F0F0F;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[65]~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y25_N24
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[64]~54 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[64]~54_combout  = ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~1_sumout  & ( \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[54]~53_combout  ) ) # ( 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~1_sumout  & ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~29_sumout  ) )

	.dataa(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[54]~53_combout ),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[64]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[64]~54 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[64]~54 .lut_mask = 64'h0F0F0F0F55555555;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[64]~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y25_N33
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[63]~58 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[63]~58_combout  = ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~1_sumout  & ( \U5|hsv_converter|Add10~29_sumout  ) ) # ( 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~1_sumout  & ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~33_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~33_sumout ),
	.datad(!\U5|hsv_converter|Add10~29_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[63]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[63]~58 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[63]~58 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[63]~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y26_N12
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~42 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~42_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~42_cout ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~42 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~42 .lut_mask = 64'h000000000000FFFF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y26_N15
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~37 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~37_sumout  = SUM(( \U5|hsv_converter|Add10~37_sumout  ) + ( !\U5|hsv_converter|delta[0]~DUPLICATE_q  ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~42_cout  ))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~38  = CARRY(( \U5|hsv_converter|Add10~37_sumout  ) + ( !\U5|hsv_converter|delta[0]~DUPLICATE_q  ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~42_cout  ))

	.dataa(!\U5|hsv_converter|Add10~37_sumout ),
	.datab(gnd),
	.datac(!\U5|hsv_converter|delta[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~42_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~37_sumout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~38 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~37 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~37 .lut_mask = 64'h00000F0F00005555;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y26_N18
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~33 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~33_sumout  = SUM(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~1_sumout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~37_sumout ))) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~1_sumout  & (\U5|hsv_converter|Add10~33_sumout )) ) + ( !\U5|hsv_converter|delta [1] ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~38  ))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~34  = CARRY(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~1_sumout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~37_sumout ))) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~1_sumout  & (\U5|hsv_converter|Add10~33_sumout )) ) + ( !\U5|hsv_converter|delta [1] ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~38  ))

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~1_sumout ),
	.datac(!\U5|hsv_converter|Add10~33_sumout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~37_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [1]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~33_sumout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~34 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~33 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~33 .lut_mask = 64'h000000FF000003CF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y26_N21
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~29 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~29_sumout  = SUM(( !\U5|hsv_converter|delta [2] ) + ( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~1_sumout  & 
// ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~33_sumout ))) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~1_sumout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[63]~58_combout )) ) + ( 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~34  ))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~30  = CARRY(( !\U5|hsv_converter|delta [2] ) + ( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~1_sumout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~33_sumout 
// ))) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~1_sumout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[63]~58_combout )) ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~34  ))

	.dataa(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[63]~58_combout ),
	.datab(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~1_sumout ),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~33_sumout ),
	.datad(!\U5|hsv_converter|delta [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~29_sumout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~30 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~29 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~29 .lut_mask = 64'h0000E2E20000FF00;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y26_N24
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~25 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~25_sumout  = SUM(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~1_sumout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~29_sumout ))) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~1_sumout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[64]~54_combout )) ) + ( !\U5|hsv_converter|delta [3] ) + ( 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~30  ))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~26  = CARRY(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~1_sumout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~29_sumout ))) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~1_sumout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[64]~54_combout )) ) + ( !\U5|hsv_converter|delta [3] ) + ( 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~30  ))

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~1_sumout ),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[64]~54_combout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~29_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [3]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~25_sumout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~26 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~25 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~25 .lut_mask = 64'h000000FF000003CF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y26_N27
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~21 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~21_sumout  = SUM(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~1_sumout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~25_sumout )) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~1_sumout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[65]~49_combout ) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[65]~46_combout )))) ) + ( 
// !\U5|hsv_converter|delta [4] ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~26  ))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~22  = CARRY(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~1_sumout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~25_sumout )) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~1_sumout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[65]~49_combout ) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[65]~46_combout )))) ) + ( 
// !\U5|hsv_converter|delta [4] ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~26  ))

	.dataa(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~25_sumout ),
	.datab(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~1_sumout ),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[65]~46_combout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[65]~49_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [4]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~21_sumout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~22 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~21 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~21 .lut_mask = 64'h000000FF00004777;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y26_N30
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~17 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~17_sumout  = SUM(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~1_sumout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~21_sumout ))) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~1_sumout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[66]~42_combout )) ) + ( !\U5|hsv_converter|delta [5] ) + ( 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~22  ))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~18  = CARRY(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~1_sumout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~21_sumout ))) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~1_sumout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[66]~42_combout )) ) + ( !\U5|hsv_converter|delta [5] ) + ( 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~22  ))

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~1_sumout ),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[66]~42_combout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~21_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [5]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~17_sumout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~18 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~17 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~17 .lut_mask = 64'h000000FF000003CF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y26_N33
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~13 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~13_sumout  = SUM(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~1_sumout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~17_sumout )) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~1_sumout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[67]~34_combout ) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[67]~29_combout )))) ) + ( 
// !\U5|hsv_converter|delta [6] ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~18  ))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~14  = CARRY(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~1_sumout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~17_sumout )) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~1_sumout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[67]~34_combout ) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[67]~29_combout )))) ) + ( 
// !\U5|hsv_converter|delta [6] ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~18  ))

	.dataa(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~17_sumout ),
	.datab(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~1_sumout ),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[67]~29_combout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[67]~34_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [6]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~13_sumout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~14 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~13 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~13 .lut_mask = 64'h000000FF00004777;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y26_N36
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~9 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~9_sumout  = SUM(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~1_sumout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~13_sumout ))) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~1_sumout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[68]~26_combout )) ) + ( !\U5|hsv_converter|delta [7] ) + ( 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~14  ))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~10  = CARRY(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~1_sumout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~13_sumout ))) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~1_sumout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[68]~26_combout )) ) + ( !\U5|hsv_converter|delta [7] ) + ( 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~14  ))

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~1_sumout ),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[68]~26_combout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~13_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [7]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~9_sumout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~10 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~9 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~9 .lut_mask = 64'h000000FF000003CF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y26_N39
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~6 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~6_cout  = CARRY(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~1_sumout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~9_sumout )))) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~1_sumout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[69]~18_combout )) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[69]~11_combout ))) ) + ( VCC ) + 
// ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~10  ))

	.dataa(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[69]~11_combout ),
	.datab(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~1_sumout ),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~9_sumout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[69]~18_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~6_cout ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~6 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~6 .lut_mask = 64'h0000000000001D3F;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y26_N42
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~1 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~1_sumout  = SUM(( VCC ) + ( GND ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~1 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N57
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[77]~35 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[77]~35_combout  = ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~1_sumout  & ( (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[67]~34_combout ) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[67]~29_combout ) ) ) # ( !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~1_sumout  & ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~17_sumout  ) )

	.dataa(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[67]~29_combout ),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[67]~34_combout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~17_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[77]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[77]~35 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[77]~35 .lut_mask = 64'h00FF00FF5F5F5F5F;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[77]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N15
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[76]~37 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[76]~37_combout  = ( !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~1_sumout  & ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~21_sumout  ) )

	.dataa(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~21_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[76]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[76]~37 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[76]~37 .lut_mask = 64'h5555555500000000;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[76]~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y26_N9
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[76]~43 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[76]~43_combout  = ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~1_sumout  & ( \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[66]~42_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[66]~42_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[76]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[76]~43 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[76]~43 .lut_mask = 64'h0000000000FF00FF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[76]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y26_N3
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[75]~50 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[75]~50_combout  = ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~25_sumout  & ( ((!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~1_sumout ) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[65]~49_combout )) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[65]~46_combout ) ) ) # ( !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~25_sumout  & ( 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~1_sumout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[65]~49_combout ) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[65]~46_combout ))) ) )

	.dataa(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[65]~46_combout ),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[65]~49_combout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~1_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[75]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[75]~50 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[75]~50 .lut_mask = 64'h005F005FFF5FFF5F;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[75]~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N9
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[74]~52 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[74]~52_combout  = ( !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~1_sumout  & ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~29_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~29_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[74]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[74]~52 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[74]~52 .lut_mask = 64'h00FF00FF00000000;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[74]~52 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y26_N51
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[74]~55 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[74]~55_combout  = ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~1_sumout  & ( \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[64]~54_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[64]~54_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[74]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[74]~55 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[74]~55 .lut_mask = 64'h0000000000FF00FF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[74]~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y26_N51
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[73]~59 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[73]~59_combout  = ( \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[63]~58_combout  & ( (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~1_sumout ) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~33_sumout ) ) ) # ( !\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[63]~58_combout  & ( (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~33_sumout  & 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~1_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~33_sumout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~1_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[63]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[73]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[73]~59 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[73]~59 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[73]~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N9
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[72]~61 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[72]~61_combout  = ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~37_sumout  & ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~1_sumout  & ( 
// \U5|hsv_converter|Add10~33_sumout  ) ) ) # ( !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~37_sumout  & ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~1_sumout  & ( \U5|hsv_converter|Add10~33_sumout  ) ) ) # ( 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~37_sumout  & ( !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Add10~33_sumout ),
	.datad(gnd),
	.datae(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~37_sumout ),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[72]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[72]~61 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[72]~61 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[72]~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y26_N12
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~42 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~42_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~42_cout ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~42 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~42 .lut_mask = 64'h000000000000FFFF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y26_N15
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~37 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~37_sumout  = SUM(( !\U5|hsv_converter|delta[0]~DUPLICATE_q  ) + ( \U5|hsv_converter|Add10~41_sumout  ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~42_cout  ))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~38  = CARRY(( !\U5|hsv_converter|delta[0]~DUPLICATE_q  ) + ( \U5|hsv_converter|Add10~41_sumout  ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~42_cout  ))

	.dataa(!\U5|hsv_converter|Add10~41_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|delta[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~42_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~37_sumout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~38 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~37 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~37 .lut_mask = 64'h0000AAAA0000FF00;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y26_N18
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~33 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~33_sumout  = SUM(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~1_sumout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~37_sumout ))) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~1_sumout  & (\U5|hsv_converter|Add10~37_sumout )) ) + ( !\U5|hsv_converter|delta [1] ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~38  ))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~34  = CARRY(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~1_sumout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~37_sumout ))) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~1_sumout  & (\U5|hsv_converter|Add10~37_sumout )) ) + ( !\U5|hsv_converter|delta [1] ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~38  ))

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~1_sumout ),
	.datac(!\U5|hsv_converter|Add10~37_sumout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~37_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [1]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~33_sumout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~34 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~33 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~33 .lut_mask = 64'h000000FF000003CF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y26_N21
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~29 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~29_sumout  = SUM(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~1_sumout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~33_sumout ))) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~1_sumout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[72]~61_combout )) ) + ( !\U5|hsv_converter|delta [2] ) + ( 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~34  ))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~30  = CARRY(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~1_sumout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~33_sumout ))) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~1_sumout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[72]~61_combout )) ) + ( !\U5|hsv_converter|delta [2] ) + ( 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~34  ))

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~1_sumout ),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[72]~61_combout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~33_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [2]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~29_sumout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~30 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~29 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~29 .lut_mask = 64'h000000FF000003CF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y26_N24
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~25 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~25_sumout  = SUM(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~1_sumout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~29_sumout ))) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~1_sumout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[73]~59_combout )) ) + ( !\U5|hsv_converter|delta [3] ) + ( 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~30  ))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~26  = CARRY(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~1_sumout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~29_sumout ))) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~1_sumout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[73]~59_combout )) ) + ( !\U5|hsv_converter|delta [3] ) + ( 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~30  ))

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~1_sumout ),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[73]~59_combout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~29_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [3]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~25_sumout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~26 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~25 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~25 .lut_mask = 64'h000000FF000003CF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y26_N27
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~21 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~21_sumout  = SUM(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~1_sumout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~25_sumout )))) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~1_sumout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[74]~55_combout )) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[74]~52_combout ))) ) + ( 
// !\U5|hsv_converter|delta [4] ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~26  ))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~22  = CARRY(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~1_sumout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~25_sumout )))) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~1_sumout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[74]~55_combout )) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[74]~52_combout ))) ) + ( 
// !\U5|hsv_converter|delta [4] ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~26  ))

	.dataa(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[74]~52_combout ),
	.datab(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~1_sumout ),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~25_sumout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[74]~55_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [4]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~21_sumout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~22 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~21 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~21 .lut_mask = 64'h000000FF00001D3F;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y26_N30
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~17 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~17_sumout  = SUM(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~1_sumout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~21_sumout ))) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~1_sumout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[75]~50_combout )) ) + ( !\U5|hsv_converter|delta [5] ) + ( 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~22  ))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~18  = CARRY(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~1_sumout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~21_sumout ))) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~1_sumout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[75]~50_combout )) ) + ( !\U5|hsv_converter|delta [5] ) + ( 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~22  ))

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~1_sumout ),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[75]~50_combout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~21_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [5]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~17_sumout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~18 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~17 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~17 .lut_mask = 64'h000000FF000003CF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y26_N33
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~13 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~13_sumout  = SUM(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~1_sumout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~17_sumout )) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~1_sumout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[76]~43_combout ) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[76]~37_combout )))) ) + ( 
// !\U5|hsv_converter|delta [6] ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~18  ))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~14  = CARRY(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~1_sumout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~17_sumout )) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~1_sumout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[76]~43_combout ) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[76]~37_combout )))) ) + ( 
// !\U5|hsv_converter|delta [6] ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~18  ))

	.dataa(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~17_sumout ),
	.datab(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~1_sumout ),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[76]~37_combout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[76]~43_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [6]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~13_sumout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~14 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~13 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~13 .lut_mask = 64'h000000FF00004777;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y26_N36
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~9 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~9_sumout  = SUM(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~1_sumout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~13_sumout ))) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~1_sumout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[77]~35_combout )) ) + ( !\U5|hsv_converter|delta [7] ) + ( 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~14  ))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~10  = CARRY(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~1_sumout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~13_sumout ))) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~1_sumout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[77]~35_combout )) ) + ( !\U5|hsv_converter|delta [7] ) + ( 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~14  ))

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~1_sumout ),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[77]~35_combout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~13_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [7]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~9_sumout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~10 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~9 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~9 .lut_mask = 64'h000000FF000003CF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y26_N9
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[78]~19 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[78]~19_combout  = ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~13_sumout  & ( !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~1_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[78]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[78]~19 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[78]~19 .lut_mask = 64'h00000000FF00FF00;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[78]~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y26_N54
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[78]~27 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[78]~27_combout  = ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~1_sumout  & ( \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[68]~26_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[68]~26_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[78]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[78]~27 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[78]~27 .lut_mask = 64'h000000000F0F0F0F;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[78]~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y26_N39
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~6 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~6_cout  = CARRY(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~1_sumout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~9_sumout )) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~1_sumout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[78]~27_combout ) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[78]~19_combout )))) ) + ( VCC ) + 
// ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~10  ))

	.dataa(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~9_sumout ),
	.datab(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~1_sumout ),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[78]~19_combout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[78]~27_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~6_cout ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~6 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~6 .lut_mask = 64'h0000000000004777;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y26_N42
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~1 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~1_sumout  = SUM(( VCC ) + ( GND ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~1 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y24_N6
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[87]~28 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[87]~28_combout  = ( !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~1_sumout  & ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~13_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[87]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[87]~28 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[87]~28 .lut_mask = 64'h0F0F0F0F00000000;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[87]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y24_N0
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[87]~36 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[87]~36_combout  = ( \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[77]~35_combout  & ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[77]~35_combout ),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[87]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[87]~36 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[87]~36 .lut_mask = 64'h000000000000FFFF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[87]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y24_N12
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[86]~44 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[86]~44_combout  = ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~1_sumout  & ( (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[76]~43_combout ) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[76]~37_combout ) ) ) # ( !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~1_sumout  & ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~17_sumout  ) )

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[76]~37_combout ),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~17_sumout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[76]~43_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[86]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[86]~44 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[86]~44 .lut_mask = 64'h0F0F0F0F33FF33FF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[86]~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y26_N57
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[85]~45 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[85]~45_combout  = ( !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~1_sumout  & ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~21_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~21_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[85]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[85]~45 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[85]~45 .lut_mask = 64'h00FF00FF00000000;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[85]~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N21
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[85]~51 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[85]~51_combout  = ( \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[75]~50_combout  & ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[75]~50_combout ),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[85]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[85]~51 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[85]~51 .lut_mask = 64'h000000000000FFFF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[85]~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y24_N54
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[84]~56 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[84]~56_combout  = ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~1_sumout  & ( (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[74]~52_combout ) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[74]~55_combout ) ) ) # ( !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~1_sumout  & ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~25_sumout  ) )

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[74]~55_combout ),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~25_sumout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[74]~52_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[84]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[84]~56 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[84]~56 .lut_mask = 64'h0F0F0F0F33FF33FF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[84]~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y26_N6
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[83]~57 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[83]~57_combout  = ( !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~1_sumout  & ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~29_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~29_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[83]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[83]~57 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[83]~57 .lut_mask = 64'h00FF00FF00000000;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[83]~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N27
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[83]~60 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[83]~60_combout  = ( \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[73]~59_combout  & ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[73]~59_combout ),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[83]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[83]~60 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[83]~60 .lut_mask = 64'h000000000000FFFF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[83]~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N36
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[82]~62 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[82]~62_combout  = ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~33_sumout  & ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~1_sumout  & ( 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[72]~61_combout  ) ) ) # ( !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~33_sumout  & ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~1_sumout  & ( 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[72]~61_combout  ) ) ) # ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~33_sumout  & ( !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[72]~61_combout ),
	.datae(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~33_sumout ),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[82]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[82]~62 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[82]~62 .lut_mask = 64'h0000FFFF00FF00FF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[82]~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N42
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[81]~65 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[81]~65_combout  = ( \U5|hsv_converter|Add10~37_sumout  & ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~1_sumout  ) ) # ( \U5|hsv_converter|Add10~37_sumout  & ( 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~1_sumout  & ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~37_sumout  ) ) ) # ( !\U5|hsv_converter|Add10~37_sumout  & ( 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~1_sumout  & ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~37_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~37_sumout ),
	.datad(gnd),
	.datae(!\U5|hsv_converter|Add10~37_sumout ),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[81]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[81]~65 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[81]~65 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[81]~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y24_N18
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~42 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~42_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~42_cout ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~42 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~42 .lut_mask = 64'h000000000000FFFF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y24_N21
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~37 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~37_sumout  = SUM(( !\U5|hsv_converter|delta[0]~DUPLICATE_q  ) + ( \U5|hsv_converter|Add10~45_sumout  ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~42_cout  ))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~38  = CARRY(( !\U5|hsv_converter|delta[0]~DUPLICATE_q  ) + ( \U5|hsv_converter|Add10~45_sumout  ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~42_cout  ))

	.dataa(!\U5|hsv_converter|delta[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Add10~45_sumout ),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~42_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~37_sumout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~38 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~37 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~37 .lut_mask = 64'h0000FF000000AAAA;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y24_N24
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~33 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~33_sumout  = SUM(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~1_sumout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~37_sumout ))) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~1_sumout  & (\U5|hsv_converter|Add10~41_sumout )) ) + ( !\U5|hsv_converter|delta [1] ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~38  ))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~34  = CARRY(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~1_sumout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~37_sumout ))) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~1_sumout  & (\U5|hsv_converter|Add10~41_sumout )) ) + ( !\U5|hsv_converter|delta [1] ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~38  ))

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Add10~41_sumout ),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~1_sumout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~37_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [1]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~33_sumout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~34 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~33 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~33 .lut_mask = 64'h000000FF000003F3;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y24_N27
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~29 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~29_sumout  = SUM(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~1_sumout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~33_sumout ))) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~1_sumout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[81]~65_combout )) ) + ( !\U5|hsv_converter|delta [2] ) + ( 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~34  ))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~30  = CARRY(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~1_sumout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~33_sumout ))) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~1_sumout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[81]~65_combout )) ) + ( !\U5|hsv_converter|delta [2] ) + ( 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~34  ))

	.dataa(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[81]~65_combout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~33_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [2]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~29_sumout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~30 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~29 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~29 .lut_mask = 64'h000000FF000005AF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y24_N30
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~25 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~25_sumout  = SUM(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~1_sumout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~29_sumout ))) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~1_sumout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[82]~62_combout )) ) + ( !\U5|hsv_converter|delta [3] ) + ( 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~30  ))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~26  = CARRY(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~1_sumout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~29_sumout ))) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~1_sumout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[82]~62_combout )) ) + ( !\U5|hsv_converter|delta [3] ) + ( 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~30  ))

	.dataa(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[82]~62_combout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~29_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [3]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~25_sumout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~26 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~25 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~25 .lut_mask = 64'h000000FF000005AF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y24_N33
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~21 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~21_sumout  = SUM(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~1_sumout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~25_sumout )))) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~1_sumout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[83]~60_combout )) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[83]~57_combout ))) ) + ( 
// !\U5|hsv_converter|delta [4] ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~26  ))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~22  = CARRY(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~1_sumout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~25_sumout )))) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~1_sumout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[83]~60_combout )) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[83]~57_combout ))) ) + ( 
// !\U5|hsv_converter|delta [4] ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~26  ))

	.dataa(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[83]~57_combout ),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~25_sumout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[83]~60_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [4]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~21_sumout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~22 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~21 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~21 .lut_mask = 64'h000000FF00001B5F;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y24_N36
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~17 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~17_sumout  = SUM(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~1_sumout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~21_sumout ))) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~1_sumout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[84]~56_combout )) ) + ( !\U5|hsv_converter|delta [5] ) + ( 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~22  ))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~18  = CARRY(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~1_sumout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~21_sumout ))) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~1_sumout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[84]~56_combout )) ) + ( !\U5|hsv_converter|delta [5] ) + ( 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~22  ))

	.dataa(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[84]~56_combout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~21_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [5]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~17_sumout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~18 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~17 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~17 .lut_mask = 64'h000000FF000005AF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y24_N39
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~13 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~13_sumout  = SUM(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~1_sumout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~17_sumout )))) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~1_sumout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[85]~51_combout )) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[85]~45_combout ))) ) + ( 
// !\U5|hsv_converter|delta [6] ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~18  ))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~14  = CARRY(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~1_sumout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~17_sumout )))) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~1_sumout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[85]~51_combout )) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[85]~45_combout ))) ) + ( 
// !\U5|hsv_converter|delta [6] ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~18  ))

	.dataa(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[85]~45_combout ),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~17_sumout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[85]~51_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [6]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~13_sumout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~14 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~13 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~13 .lut_mask = 64'h000000FF00001B5F;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y24_N42
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~9 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~9_sumout  = SUM(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~1_sumout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~13_sumout ))) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~1_sumout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[86]~44_combout )) ) + ( !\U5|hsv_converter|delta [7] ) + ( 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~14  ))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~10  = CARRY(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~1_sumout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~13_sumout ))) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~1_sumout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[86]~44_combout )) ) + ( !\U5|hsv_converter|delta [7] ) + ( 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~14  ))

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[86]~44_combout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~13_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [7]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~9_sumout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~10 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~9 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~9 .lut_mask = 64'h000000FF000003CF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y24_N45
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~6 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~6_cout  = CARRY(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~1_sumout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~9_sumout )) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~1_sumout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[87]~36_combout ) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[87]~28_combout )))) ) + ( VCC ) + 
// ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~10  ))

	.dataa(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~9_sumout ),
	.datab(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[87]~28_combout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[87]~36_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~6_cout ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~6 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~6 .lut_mask = 64'h0000000000004777;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y24_N48
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~1 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~1_sumout  = SUM(( VCC ) + ( GND ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~1 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N18
cyclonev_lcell_comb \U5|hsv_converter|Add12~0 (
// Equation(s):
// \U5|hsv_converter|Add12~0_combout  = ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~1_sumout  & ( (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~1_sumout  & \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~1_sumout ) 
// ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~1_sumout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~1_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Add12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Add12~0 .extended_lut = "off";
defparam \U5|hsv_converter|Add12~0 .lut_mask = 64'h00000000000F000F;
defparam \U5|hsv_converter|Add12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N51
cyclonev_lcell_comb \U5|hsv_converter|h_out~1 (
// Equation(s):
// \U5|hsv_converter|h_out~1_combout  = ( \U5|hsv_converter|Add12~0_combout  & ( (\U5|hsv_converter|max_channel_d.00~q  & ((!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~1_sumout  $ 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~1_sumout )) # (\U5|hsv_converter|h_out[3]~0_combout ))) ) ) # ( !\U5|hsv_converter|Add12~0_combout  & ( (\U5|hsv_converter|max_channel_d.00~q  & ((\U5|hsv_converter|h_out[3]~0_combout ) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~1_sumout ))) ) )

	.dataa(!\U5|hsv_converter|max_channel_d.00~q ),
	.datab(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~1_sumout ),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_14~1_sumout ),
	.datad(!\U5|hsv_converter|h_out[3]~0_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Add12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|h_out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|h_out~1 .extended_lut = "off";
defparam \U5|hsv_converter|h_out~1 .lut_mask = 64'h0555055514551455;
defparam \U5|hsv_converter|h_out~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N0
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[68]~26 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[68]~26_combout  = ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~1_sumout  & ( (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[58]~20_combout ) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[58]~25_combout ) ) ) # ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~1_sumout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~13_sumout  ) )

	.dataa(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[58]~25_combout ),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[58]~20_combout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~13_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[68]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[68]~26 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[68]~26 .lut_mask = 64'h00FF00FF5F5F5F5F;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[68]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N51
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[67]~29 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[67]~29_combout  = ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~17_sumout  & ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~17_sumout ),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[67]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[67]~29 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[67]~29 .lut_mask = 64'h0000FFFF00000000;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[67]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N9
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[67]~34 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[67]~34_combout  = ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~1_sumout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[57]~33_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~1_sumout ),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[57]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[67]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[67]~34 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[67]~34 .lut_mask = 64'h000000000000FFFF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[67]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N54
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[66]~43 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[66]~43_combout  = ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~21_sumout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[56]~39_combout  ) ) # ( 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~21_sumout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[56]~39_combout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~1_sumout  ) ) ) # ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~21_sumout  & ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[56]~39_combout  & ( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~1_sumout ) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[56]~42_combout ) ) ) ) # ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~21_sumout  & ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[56]~39_combout  & ( 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[56]~42_combout  & \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~1_sumout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[56]~42_combout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~1_sumout ),
	.datae(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~21_sumout ),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[56]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[66]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[66]~43 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[66]~43 .lut_mask = 64'h000FFF0F00FFFFFF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[66]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N36
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[65]~48 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[65]~48_combout  = ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~1_sumout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~25_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~25_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[65]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[65]~48 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[65]~48 .lut_mask = 64'h00FF00FF00000000;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[65]~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N57
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[65]~51 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[65]~51_combout  = ( \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[55]~50_combout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[55]~50_combout ),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[65]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[65]~51 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[65]~51 .lut_mask = 64'h000000000000FFFF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[65]~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N36
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[64]~58 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[64]~58_combout  = ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~1_sumout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~29_sumout  & ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[54]~57_combout  ) ) ) # ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~1_sumout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~29_sumout  ) ) # ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~1_sumout  & ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~29_sumout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[54]~57_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[54]~57_combout ),
	.datad(gnd),
	.datae(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~1_sumout ),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[64]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[64]~58 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[64]~58 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[64]~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N9
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[63]~63 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[63]~63_combout  = ( \U5|hsv_converter|Add6~29_sumout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~1_sumout  ) ) # ( \U5|hsv_converter|Add6~29_sumout  & ( 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~1_sumout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~33_sumout  ) ) ) # ( !\U5|hsv_converter|Add6~29_sumout  & ( 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~1_sumout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~33_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~33_sumout ),
	.datad(gnd),
	.datae(!\U5|hsv_converter|Add6~29_sumout ),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[63]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[63]~63 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[63]~63 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[63]~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N12
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~42 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~42_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~42_cout ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~42 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~42 .lut_mask = 64'h000000000000FFFF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N15
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~37 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~37_sumout  = SUM(( \U5|hsv_converter|Add6~37_sumout  ) + ( !\U5|hsv_converter|delta [0] ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~42_cout  ))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~38  = CARRY(( \U5|hsv_converter|Add6~37_sumout  ) + ( !\U5|hsv_converter|delta [0] ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~42_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|delta [0]),
	.datad(!\U5|hsv_converter|Add6~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~42_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~37_sumout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~38 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~37 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~37 .lut_mask = 64'h00000F0F000000FF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N18
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~33 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~33_sumout  = SUM(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~1_sumout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~37_sumout ))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~1_sumout  & (\U5|hsv_converter|Add6~33_sumout )) ) + ( !\U5|hsv_converter|delta [1] ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~38  ))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~34  = CARRY(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~1_sumout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~37_sumout ))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~1_sumout  & (\U5|hsv_converter|Add6~33_sumout )) ) + ( !\U5|hsv_converter|delta [1] ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~38  ))

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Add6~33_sumout ),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~1_sumout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~37_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [1]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~33_sumout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~34 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~33 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~33 .lut_mask = 64'h000000FF000003F3;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N21
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~29 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~29_sumout  = SUM(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~1_sumout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~33_sumout ))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~1_sumout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[63]~63_combout )) ) + ( !\U5|hsv_converter|delta [2] ) + ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~34  ))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~30  = CARRY(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~1_sumout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~33_sumout ))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~1_sumout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[63]~63_combout )) ) + ( !\U5|hsv_converter|delta [2] ) + ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~34  ))

	.dataa(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~1_sumout ),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[63]~63_combout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~33_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [2]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~29_sumout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~30 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~29 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~29 .lut_mask = 64'h000000FF000005AF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N24
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~25 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~25_sumout  = SUM(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~1_sumout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~29_sumout ))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~1_sumout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[64]~58_combout )) ) + ( !\U5|hsv_converter|delta [3] ) + ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~30  ))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~26  = CARRY(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~1_sumout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~29_sumout ))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~1_sumout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[64]~58_combout )) ) + ( !\U5|hsv_converter|delta [3] ) + ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~30  ))

	.dataa(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~1_sumout ),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[64]~58_combout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~29_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [3]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~25_sumout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~26 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~25 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~25 .lut_mask = 64'h000000FF000005AF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N27
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~21 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~21_sumout  = SUM(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~1_sumout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~25_sumout )) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[65]~51_combout ) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[65]~48_combout )))) ) + ( 
// !\U5|hsv_converter|delta [4] ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~26  ))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~22  = CARRY(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~1_sumout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~25_sumout )) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[65]~51_combout ) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[65]~48_combout )))) ) + ( 
// !\U5|hsv_converter|delta [4] ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~26  ))

	.dataa(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~1_sumout ),
	.datab(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~25_sumout ),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[65]~48_combout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[65]~51_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [4]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~21_sumout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~22 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~21 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~21 .lut_mask = 64'h000000FF00002777;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N30
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~17 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~17_sumout  = SUM(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~1_sumout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~21_sumout ))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~1_sumout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[66]~43_combout )) ) + ( !\U5|hsv_converter|delta [5] ) + ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~22  ))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~18  = CARRY(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~1_sumout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~21_sumout ))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~1_sumout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[66]~43_combout )) ) + ( !\U5|hsv_converter|delta [5] ) + ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~22  ))

	.dataa(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~1_sumout ),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[66]~43_combout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~21_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [5]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~17_sumout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~18 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~17 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~17 .lut_mask = 64'h000000FF000005AF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N33
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~13 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~13_sumout  = SUM(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~17_sumout )))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[67]~34_combout )) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[67]~29_combout ))) ) + ( 
// !\U5|hsv_converter|delta [6] ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~18  ))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~14  = CARRY(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~17_sumout )))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[67]~34_combout )) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[67]~29_combout ))) ) + ( 
// !\U5|hsv_converter|delta [6] ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~18  ))

	.dataa(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~1_sumout ),
	.datab(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[67]~29_combout ),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~17_sumout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[67]~34_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [6]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~13_sumout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~14 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~13 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~13 .lut_mask = 64'h000000FF00001B5F;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N36
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~9 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~9_sumout  = SUM(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~1_sumout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~13_sumout ))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~1_sumout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[68]~26_combout )) ) + ( !\U5|hsv_converter|delta [7] ) + ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~14  ))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~10  = CARRY(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~1_sumout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~13_sumout ))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~1_sumout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[68]~26_combout )) ) + ( !\U5|hsv_converter|delta [7] ) + ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~14  ))

	.dataa(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~1_sumout ),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[68]~26_combout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~13_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [7]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~9_sumout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~10 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~9 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~9 .lut_mask = 64'h000000FF000005AF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N6
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[69]~11 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[69]~11_combout  = ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~1_sumout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~9_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~9_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[69]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[69]~11 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[69]~11 .lut_mask = 64'h00FF00FF00000000;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[69]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N51
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[69]~18 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[69]~18_combout  = ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~1_sumout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[59]~17_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[59]~17_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[69]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[69]~18 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[69]~18 .lut_mask = 64'h0000000000FF00FF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[69]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N39
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~6 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~6_cout  = CARRY(( VCC ) + ( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~9_sumout )))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[69]~18_combout )) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[69]~11_combout ))) ) + ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~10  ))

	.dataa(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~1_sumout ),
	.datab(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[69]~11_combout ),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[69]~18_combout ),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~6_cout ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~6 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~6 .lut_mask = 64'h0000E4A00000FFFF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N42
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~1 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~1_sumout  = SUM(( VCC ) + ( GND ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~1 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N42
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[78]~19 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[78]~19_combout  = ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~1_sumout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~13_sumout  ) )

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~13_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[78]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[78]~19 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[78]~19 .lut_mask = 64'h3333333300000000;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[78]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N9
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[78]~27 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[78]~27_combout  = ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~1_sumout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[68]~26_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[68]~26_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[78]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[78]~27 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[78]~27 .lut_mask = 64'h000000000F0F0F0F;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[78]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N57
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[77]~35 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[77]~35_combout  = ( \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[67]~34_combout  & ( (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~17_sumout ) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~1_sumout ) ) ) # ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[67]~34_combout  & ( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~1_sumout  & 
// ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~17_sumout ))) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~1_sumout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[67]~29_combout )) ) )

	.dataa(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~1_sumout ),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[67]~29_combout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~17_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[67]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[77]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[77]~35 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[77]~35 .lut_mask = 64'h05AF05AF55FF55FF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[77]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N54
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[76]~38 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[76]~38_combout  = ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~21_sumout  & ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[76]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[76]~38 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[76]~38 .lut_mask = 64'h00000000F0F0F0F0;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[76]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N48
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[76]~44 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[76]~44_combout  = ( \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[66]~43_combout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~1_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[66]~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[76]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[76]~44 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[76]~44 .lut_mask = 64'h0000000000FF00FF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[76]~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N21
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[75]~52 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[75]~52_combout  = ( \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[65]~48_combout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~1_sumout  ) ) # ( 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[65]~48_combout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~1_sumout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[65]~51_combout  ) ) ) # ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[65]~48_combout  & ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~1_sumout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~25_sumout  ) ) ) # ( 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[65]~48_combout  & ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~1_sumout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~25_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[65]~51_combout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~25_sumout ),
	.datae(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[65]~48_combout ),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[75]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[75]~52 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[75]~52 .lut_mask = 64'h00FF00FF0F0FFFFF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[75]~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N0
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[74]~56 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[74]~56_combout  = ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~1_sumout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~29_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~29_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[74]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[74]~56 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[74]~56 .lut_mask = 64'h00FF00FF00000000;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[74]~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N45
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[74]~59 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[74]~59_combout  = ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~1_sumout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[64]~58_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[64]~58_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[74]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[74]~59 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[74]~59 .lut_mask = 64'h0000000000FF00FF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[74]~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N15
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[73]~64 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[73]~64_combout  = ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~1_sumout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[63]~63_combout  ) ) # ( 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~1_sumout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~33_sumout  ) )

	.dataa(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~33_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[63]~63_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[73]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[73]~64 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[73]~64 .lut_mask = 64'h5555555500FF00FF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[73]~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N6
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[72]~68 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[72]~68_combout  = ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~1_sumout  & ( \U5|hsv_converter|Add6~33_sumout  ) ) # ( 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~1_sumout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~37_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~37_sumout ),
	.datad(!\U5|hsv_converter|Add6~33_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[72]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[72]~68 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[72]~68 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[72]~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N6
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~42 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~42_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~42_cout ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~42 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~42 .lut_mask = 64'h000000000000FFFF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N9
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~37 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~37_sumout  = SUM(( \U5|hsv_converter|Add6~41_sumout  ) + ( !\U5|hsv_converter|delta[0]~DUPLICATE_q  ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~42_cout  ))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~38  = CARRY(( \U5|hsv_converter|Add6~41_sumout  ) + ( !\U5|hsv_converter|delta[0]~DUPLICATE_q  ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~42_cout  ))

	.dataa(!\U5|hsv_converter|Add6~41_sumout ),
	.datab(gnd),
	.datac(!\U5|hsv_converter|delta[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~42_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~37_sumout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~38 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~37 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~37 .lut_mask = 64'h00000F0F00005555;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N12
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~33 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~33_sumout  = SUM(( !\U5|hsv_converter|delta [1] ) + ( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~1_sumout  & 
// ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~37_sumout ))) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~1_sumout  & (\U5|hsv_converter|Add6~37_sumout )) ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~38 
//  ))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~34  = CARRY(( !\U5|hsv_converter|delta [1] ) + ( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~1_sumout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~37_sumout 
// ))) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~1_sumout  & (\U5|hsv_converter|Add6~37_sumout )) ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~38  ))

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~1_sumout ),
	.datac(!\U5|hsv_converter|Add6~37_sumout ),
	.datad(!\U5|hsv_converter|delta [1]),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~37_sumout ),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~33_sumout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~34 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~33 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~33 .lut_mask = 64'h0000FC300000FF00;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N15
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~29 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~29_sumout  = SUM(( !\U5|hsv_converter|delta [2] ) + ( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~1_sumout  & 
// ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~33_sumout ))) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~1_sumout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[72]~68_combout )) ) + ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~34  ))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~30  = CARRY(( !\U5|hsv_converter|delta [2] ) + ( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~1_sumout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~33_sumout 
// ))) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~1_sumout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[72]~68_combout )) ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~34  ))

	.dataa(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[72]~68_combout ),
	.datab(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~1_sumout ),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~33_sumout ),
	.datad(!\U5|hsv_converter|delta [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~29_sumout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~30 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~29 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~29 .lut_mask = 64'h0000E2E20000FF00;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N18
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~25 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~25_sumout  = SUM(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~1_sumout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~29_sumout ))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~1_sumout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[73]~64_combout )) ) + ( !\U5|hsv_converter|delta [3] ) + ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~30  ))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~26  = CARRY(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~1_sumout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~29_sumout ))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~1_sumout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[73]~64_combout )) ) + ( !\U5|hsv_converter|delta [3] ) + ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~30  ))

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~1_sumout ),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[73]~64_combout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~29_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [3]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~25_sumout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~26 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~25 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~25 .lut_mask = 64'h000000FF000003CF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N21
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~21 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~21_sumout  = SUM(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~25_sumout )))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[74]~59_combout )) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[74]~56_combout ))) ) + ( 
// !\U5|hsv_converter|delta [4] ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~26  ))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~22  = CARRY(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~25_sumout )))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[74]~59_combout )) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[74]~56_combout ))) ) + ( 
// !\U5|hsv_converter|delta [4] ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~26  ))

	.dataa(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[74]~56_combout ),
	.datab(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~1_sumout ),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~25_sumout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[74]~59_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [4]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~21_sumout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~22 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~21 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~21 .lut_mask = 64'h000000FF00001D3F;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N24
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~17 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~17_sumout  = SUM(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~1_sumout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~21_sumout ))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~1_sumout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[75]~52_combout )) ) + ( !\U5|hsv_converter|delta [5] ) + ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~22  ))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~18  = CARRY(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~1_sumout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~21_sumout ))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~1_sumout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[75]~52_combout )) ) + ( !\U5|hsv_converter|delta [5] ) + ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~22  ))

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~1_sumout ),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[75]~52_combout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~21_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [5]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~17_sumout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~18 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~17 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~17 .lut_mask = 64'h000000FF000003CF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N27
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~13 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~13_sumout  = SUM(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~1_sumout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~17_sumout )) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[76]~44_combout ) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[76]~38_combout )))) ) + ( 
// !\U5|hsv_converter|delta [6] ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~18  ))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~14  = CARRY(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~1_sumout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~17_sumout )) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[76]~44_combout ) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[76]~38_combout )))) ) + ( 
// !\U5|hsv_converter|delta [6] ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~18  ))

	.dataa(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~17_sumout ),
	.datab(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~1_sumout ),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[76]~38_combout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[76]~44_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [6]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~13_sumout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~14 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~13 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~13 .lut_mask = 64'h000000FF00004777;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N30
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~9 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~9_sumout  = SUM(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~1_sumout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~13_sumout ))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~1_sumout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[77]~35_combout )) ) + ( !\U5|hsv_converter|delta [7] ) + ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~14  ))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~10  = CARRY(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~1_sumout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~13_sumout ))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~1_sumout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[77]~35_combout )) ) + ( !\U5|hsv_converter|delta [7] ) + ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~14  ))

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~1_sumout ),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[77]~35_combout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~13_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [7]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~9_sumout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~10 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~9 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~9 .lut_mask = 64'h000000FF000003CF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N33
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~6 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~6_cout  = CARRY(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~1_sumout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~9_sumout )) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[78]~27_combout ) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[78]~19_combout )))) ) + ( VCC ) + 
// ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~10  ))

	.dataa(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~9_sumout ),
	.datab(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~1_sumout ),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[78]~19_combout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[78]~27_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~6_cout ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~6 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~6 .lut_mask = 64'h0000000000004777;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N36
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~1 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~1_sumout  = SUM(( VCC ) + ( GND ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~1 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N3
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[87]~28 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[87]~28_combout  = (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~1_sumout  & \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~13_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~1_sumout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[87]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[87]~28 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[87]~28 .lut_mask = 64'h00F000F000F000F0;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[87]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N57
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[87]~36 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[87]~36_combout  = (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[77]~35_combout  & \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~1_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[77]~35_combout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[87]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[87]~36 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[87]~36 .lut_mask = 64'h000F000F000F000F;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[87]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N57
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[86]~45 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[86]~45_combout  = ( \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[76]~38_combout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~1_sumout  ) ) # ( 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[76]~38_combout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~1_sumout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[76]~44_combout  ) ) ) # ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[76]~38_combout  & ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~1_sumout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~17_sumout  ) ) ) # ( 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[76]~38_combout  & ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~1_sumout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~17_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~17_sumout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[76]~44_combout ),
	.datae(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[76]~38_combout ),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[86]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[86]~45 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[86]~45 .lut_mask = 64'h0F0F0F0F00FFFFFF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[86]~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N9
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[85]~47 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[85]~47_combout  = ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~1_sumout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~21_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~21_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[85]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[85]~47 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[85]~47 .lut_mask = 64'h00FF00FF00000000;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[85]~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N27
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[85]~53 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[85]~53_combout  = ( \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[75]~52_combout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[75]~52_combout ),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[85]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[85]~53 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[85]~53 .lut_mask = 64'h000000000000FFFF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[85]~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N3
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[84]~60 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[84]~60_combout  = ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~25_sumout  & ( ((!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~1_sumout ) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[74]~56_combout )) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[74]~59_combout ) ) ) # ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~25_sumout  & ( 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~1_sumout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[74]~56_combout ) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[74]~59_combout ))) ) )

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[74]~59_combout ),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~1_sumout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[74]~56_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[84]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[84]~60 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[84]~60 .lut_mask = 64'h030F030FF3FFF3FF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[84]~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N45
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[83]~62 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[83]~62_combout  = ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~29_sumout  & ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~1_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[83]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[83]~62 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[83]~62 .lut_mask = 64'h00000000FF00FF00;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[83]~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N54
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[83]~65 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[83]~65_combout  = ( \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[73]~64_combout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~1_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[73]~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[83]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[83]~65 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[83]~65 .lut_mask = 64'h0000000000FF00FF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[83]~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N45
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[82]~69 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[82]~69_combout  = ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~33_sumout  & ( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~1_sumout ) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[72]~68_combout ) ) ) # ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~33_sumout  & ( (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[72]~68_combout  & 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~1_sumout ) ) )

	.dataa(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[72]~68_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~1_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[82]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[82]~69 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[82]~69 .lut_mask = 64'h00550055FF55FF55;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[82]~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N54
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[81]~71 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[81]~71_combout  = ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~1_sumout  & ( \U5|hsv_converter|Add6~37_sumout  ) ) # ( 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~1_sumout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~37_sumout  ) )

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~37_sumout ),
	.datac(!\U5|hsv_converter|Add6~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[81]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[81]~71 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[81]~71 .lut_mask = 64'h333333330F0F0F0F;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[81]~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N0
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~42 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~42_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~42_cout ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~42 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~42 .lut_mask = 64'h000000000000FFFF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N3
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~37 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~37_sumout  = SUM(( \U5|hsv_converter|Add6~45_sumout  ) + ( !\U5|hsv_converter|delta[0]~DUPLICATE_q  ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~42_cout  ))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~38  = CARRY(( \U5|hsv_converter|Add6~45_sumout  ) + ( !\U5|hsv_converter|delta[0]~DUPLICATE_q  ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~42_cout  ))

	.dataa(!\U5|hsv_converter|delta[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Add6~45_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~42_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~37_sumout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~38 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~37 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~37 .lut_mask = 64'h0000555500000F0F;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N6
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~33 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~33_sumout  = SUM(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~1_sumout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~37_sumout ))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~1_sumout  & (\U5|hsv_converter|Add6~41_sumout )) ) + ( !\U5|hsv_converter|delta [1] ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~38  ))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~34  = CARRY(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~1_sumout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~37_sumout ))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~1_sumout  & (\U5|hsv_converter|Add6~41_sumout )) ) + ( !\U5|hsv_converter|delta [1] ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~38  ))

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\U5|hsv_converter|Add6~41_sumout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~37_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [1]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~33_sumout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~34 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~33 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~33 .lut_mask = 64'h000000FF000003CF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N9
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~29 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~29_sumout  = SUM(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~1_sumout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~33_sumout ))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~1_sumout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[81]~71_combout )) ) + ( !\U5|hsv_converter|delta [2] ) + ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~34  ))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~30  = CARRY(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~1_sumout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~33_sumout ))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~1_sumout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[81]~71_combout )) ) + ( !\U5|hsv_converter|delta [2] ) + ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~34  ))

	.dataa(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[81]~71_combout ),
	.datab(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [2]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~29_sumout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~30 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~29 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~29 .lut_mask = 64'h000000FF00001D1D;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N12
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~25 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~25_sumout  = SUM(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~1_sumout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~29_sumout ))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~1_sumout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[82]~69_combout )) ) + ( !\U5|hsv_converter|delta [3] ) + ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~30  ))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~26  = CARRY(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~1_sumout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~29_sumout ))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~1_sumout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[82]~69_combout )) ) + ( !\U5|hsv_converter|delta [3] ) + ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~30  ))

	.dataa(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[82]~69_combout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~29_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [3]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~25_sumout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~26 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~25 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~25 .lut_mask = 64'h000000FF000005AF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N15
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~21 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~21_sumout  = SUM(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~25_sumout )))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[83]~65_combout )) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[83]~62_combout ))) ) + ( 
// !\U5|hsv_converter|delta [4] ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~26  ))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~22  = CARRY(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~25_sumout )))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[83]~65_combout )) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[83]~62_combout ))) ) + ( 
// !\U5|hsv_converter|delta [4] ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~26  ))

	.dataa(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[83]~62_combout ),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~25_sumout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[83]~65_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [4]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~21_sumout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~22 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~21 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~21 .lut_mask = 64'h000000FF00001B5F;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N18
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~17 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~17_sumout  = SUM(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~1_sumout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~21_sumout ))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~1_sumout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[84]~60_combout )) ) + ( !\U5|hsv_converter|delta [5] ) + ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~22  ))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~18  = CARRY(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~1_sumout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~21_sumout ))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~1_sumout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[84]~60_combout )) ) + ( !\U5|hsv_converter|delta [5] ) + ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~22  ))

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[84]~60_combout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~21_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [5]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~17_sumout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~18 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~17 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~17 .lut_mask = 64'h000000FF000003CF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N21
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~13 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~13_sumout  = SUM(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~17_sumout )))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[85]~53_combout )) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[85]~47_combout ))) ) + ( 
// !\U5|hsv_converter|delta [6] ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~18  ))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~14  = CARRY(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~17_sumout )))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[85]~53_combout )) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[85]~47_combout ))) ) + ( 
// !\U5|hsv_converter|delta [6] ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~18  ))

	.dataa(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[85]~47_combout ),
	.datab(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~17_sumout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[85]~53_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [6]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~13_sumout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~14 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~13 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~13 .lut_mask = 64'h000000FF00001D3F;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N24
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~9 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~9_sumout  = SUM(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~1_sumout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~13_sumout ))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~1_sumout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[86]~45_combout )) ) + ( !\U5|hsv_converter|delta [7] ) + ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~14  ))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~10  = CARRY(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~1_sumout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~13_sumout ))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~1_sumout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[86]~45_combout )) ) + ( !\U5|hsv_converter|delta [7] ) + ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~14  ))

	.dataa(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[86]~45_combout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~13_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [7]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~9_sumout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~10 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~9 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~9 .lut_mask = 64'h000000FF000005AF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N27
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~6 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~6_cout  = CARRY(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~9_sumout )))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[87]~36_combout )) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[87]~28_combout ))) ) + ( VCC ) + 
// ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~10  ))

	.dataa(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[87]~28_combout ),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~9_sumout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[87]~36_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~6_cout ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~6 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~6 .lut_mask = 64'h0000000000001B5F;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N30
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~1 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~1_sumout  = SUM(( VCC ) + ( GND ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~1 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N6
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[96]~37 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[96]~37_combout  = ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~13_sumout  & ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[96]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[96]~37 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[96]~37 .lut_mask = 64'h00000000F0F0F0F0;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[96]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N15
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[96]~46 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[96]~46_combout  = ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~1_sumout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[86]~45_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[86]~45_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[96]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[96]~46 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[96]~46 .lut_mask = 64'h0000000000FF00FF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[96]~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N0
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[95]~54 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[95]~54_combout  = ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~1_sumout  & ( (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[85]~47_combout ) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[85]~53_combout ) ) ) # ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~1_sumout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~17_sumout  ) )

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~17_sumout ),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[85]~53_combout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[85]~47_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[95]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[95]~54 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[95]~54 .lut_mask = 64'h333333330FFF0FFF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[95]~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N48
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[94]~55 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[94]~55_combout  = ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~21_sumout  & ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~1_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[94]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[94]~55 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[94]~55 .lut_mask = 64'h00000000FF00FF00;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[94]~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N54
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[94]~61 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[94]~61_combout  = ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~1_sumout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[84]~60_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[84]~60_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[94]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[94]~61 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[94]~61 .lut_mask = 64'h0000000000FF00FF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[94]~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N39
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[93]~66 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[93]~66_combout  = ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~25_sumout  & ( ((!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~1_sumout ) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[83]~62_combout )) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[83]~65_combout ) ) ) # ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~25_sumout  & ( 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~1_sumout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[83]~62_combout ) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[83]~65_combout ))) ) )

	.dataa(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[83]~65_combout ),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[83]~62_combout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~1_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[93]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[93]~66 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[93]~66 .lut_mask = 64'h005F005FFF5FFF5F;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[93]~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N57
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[92]~67 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[92]~67_combout  = ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~29_sumout  & ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~1_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[92]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[92]~67 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[92]~67 .lut_mask = 64'h00000000FF00FF00;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[92]~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N51
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[92]~70 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[92]~70_combout  = (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[82]~69_combout  & \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~1_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[82]~69_combout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[92]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[92]~70 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[92]~70 .lut_mask = 64'h000F000F000F000F;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[92]~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N51
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[91]~72 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[91]~72_combout  = ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~33_sumout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~1_sumout  & ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[81]~71_combout  ) ) ) # ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~33_sumout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~1_sumout  & ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[81]~71_combout  ) ) ) # ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~33_sumout  & ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[81]~71_combout ),
	.datae(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~33_sumout ),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[91]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[91]~72 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[91]~72 .lut_mask = 64'h0000FFFF00FF00FF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[91]~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N54
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[90]~73 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[90]~73_combout  = ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~37_sumout  & ( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~1_sumout ) # 
// (\U5|hsv_converter|Add6~41_sumout ) ) ) # ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~37_sumout  & ( (\U5|hsv_converter|Add6~41_sumout  & \U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~1_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Add6~41_sumout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~1_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[90]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[90]~73 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[90]~73 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[90]~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N18
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~42 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~42_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~42_cout ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~42 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~42 .lut_mask = 64'h000000000000FFFF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N21
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~37 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~37_sumout  = SUM(( \U5|hsv_converter|Add6~49_sumout  ) + ( !\U5|hsv_converter|delta[0]~DUPLICATE_q  ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~42_cout  ))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~38  = CARRY(( \U5|hsv_converter|Add6~49_sumout  ) + ( !\U5|hsv_converter|delta[0]~DUPLICATE_q  ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~42_cout  ))

	.dataa(!\U5|hsv_converter|Add6~49_sumout ),
	.datab(!\U5|hsv_converter|delta[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~42_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~37_sumout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~38 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~37 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~37 .lut_mask = 64'h0000333300005555;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N24
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~33 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~33_sumout  = SUM(( !\U5|hsv_converter|delta [1] ) + ( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~1_sumout  & 
// ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~37_sumout ))) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~1_sumout  & (\U5|hsv_converter|Add6~45_sumout )) ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~38  
// ))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~34  = CARRY(( !\U5|hsv_converter|delta [1] ) + ( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~1_sumout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~37_sumout ))) 
// # (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~1_sumout  & (\U5|hsv_converter|Add6~45_sumout )) ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~38  ))

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Add6~45_sumout ),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(!\U5|hsv_converter|delta [1]),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~37_sumout ),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~33_sumout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~34 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~33 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~33 .lut_mask = 64'h0000FC0C0000FF00;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N27
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~29 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~29_sumout  = SUM(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~1_sumout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~33_sumout ))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~1_sumout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[90]~73_combout )) ) + ( !\U5|hsv_converter|delta [2] ) + ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~34  ))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~30  = CARRY(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~1_sumout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~33_sumout ))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~1_sumout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[90]~73_combout )) ) + ( !\U5|hsv_converter|delta [2] ) + ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~34  ))

	.dataa(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[90]~73_combout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~33_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [2]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~29_sumout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~30 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~29 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~29 .lut_mask = 64'h000000FF000005AF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N30
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~25 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~25_sumout  = SUM(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~1_sumout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~29_sumout ))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~1_sumout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[91]~72_combout )) ) + ( !\U5|hsv_converter|delta [3] ) + ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~30  ))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~26  = CARRY(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~1_sumout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~29_sumout ))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~1_sumout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[91]~72_combout )) ) + ( !\U5|hsv_converter|delta [3] ) + ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~30  ))

	.dataa(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[91]~72_combout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~29_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [3]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~25_sumout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~26 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~25 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~25 .lut_mask = 64'h000000FF000005AF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N33
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~21 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~21_sumout  = SUM(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~25_sumout )))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[92]~70_combout )) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[92]~67_combout ))) ) + ( 
// !\U5|hsv_converter|delta [4] ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~26  ))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~22  = CARRY(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~25_sumout )))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[92]~70_combout )) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[92]~67_combout ))) ) + ( 
// !\U5|hsv_converter|delta [4] ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~26  ))

	.dataa(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[92]~67_combout ),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~25_sumout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[92]~70_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [4]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~21_sumout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~22 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~21 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~21 .lut_mask = 64'h000000FF00001B5F;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N36
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~17 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~17_sumout  = SUM(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~1_sumout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~21_sumout ))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~1_sumout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[93]~66_combout )) ) + ( !\U5|hsv_converter|delta [5] ) + ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~22  ))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~18  = CARRY(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~1_sumout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~21_sumout ))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~1_sumout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[93]~66_combout )) ) + ( !\U5|hsv_converter|delta [5] ) + ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~22  ))

	.dataa(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[93]~66_combout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~21_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [5]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~17_sumout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~18 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~17 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~17 .lut_mask = 64'h000000FF000005AF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N39
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~13 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~13_sumout  = SUM(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~17_sumout )))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[94]~61_combout )) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[94]~55_combout ))) ) + ( 
// !\U5|hsv_converter|delta [6] ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~18  ))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~14  = CARRY(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~17_sumout )))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[94]~61_combout )) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[94]~55_combout ))) ) + ( 
// !\U5|hsv_converter|delta [6] ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~18  ))

	.dataa(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[94]~55_combout ),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~17_sumout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[94]~61_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [6]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~13_sumout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~14 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~13 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~13 .lut_mask = 64'h000000FF00001B5F;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N42
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~9 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~9_sumout  = SUM(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~1_sumout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~13_sumout ))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~1_sumout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[95]~54_combout )) ) + ( !\U5|hsv_converter|delta [7] ) + ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~14  ))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~10  = CARRY(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~1_sumout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~13_sumout ))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~1_sumout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[95]~54_combout )) ) + ( !\U5|hsv_converter|delta [7] ) + ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~14  ))

	.dataa(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[95]~54_combout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~13_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [7]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~9_sumout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~10 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~9 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~9 .lut_mask = 64'h000000FF000005AF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N45
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~6 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~6_cout  = CARRY(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~9_sumout )))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[96]~46_combout )) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[96]~37_combout ))) ) + ( VCC ) + 
// ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~10  ))

	.dataa(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[96]~37_combout ),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~9_sumout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[96]~46_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~6_cout ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~6 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~6 .lut_mask = 64'h0000000000001B5F;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N48
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1_sumout  = SUM(( VCC ) + ( GND ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N39
cyclonev_lcell_comb \U5|hsv_converter|Add8~0 (
// Equation(s):
// \U5|hsv_converter|Add8~0_combout  = ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~1_sumout  & ( (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~1_sumout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~1_sumout  & 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1_sumout )) ) )

	.dataa(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~1_sumout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Add8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Add8~0 .extended_lut = "off";
defparam \U5|hsv_converter|Add8~0 .lut_mask = 64'h0000000000050005;
defparam \U5|hsv_converter|Add8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N6
cyclonev_lcell_comb \U5|hsv_converter|h_out~2 (
// Equation(s):
// \U5|hsv_converter|h_out~2_combout  = ( \U5|hsv_converter|Add8~0_combout  & ( (\U5|hsv_converter|h_out~1_combout  & ((!\U5|hsv_converter|h_out[3]~0_combout ) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~1_sumout ))) ) ) # ( 
// !\U5|hsv_converter|Add8~0_combout  & ( (\U5|hsv_converter|h_out~1_combout  & ((!\U5|hsv_converter|h_out[3]~0_combout ) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~1_sumout  $ 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~1_sumout )))) ) )

	.dataa(!\U5|hsv_converter|h_out[3]~0_combout ),
	.datab(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~1_sumout ),
	.datac(!\U5|hsv_converter|h_out~1_combout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_14~1_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Add8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|h_out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|h_out~2 .extended_lut = "off";
defparam \U5|hsv_converter|h_out~2 .lut_mask = 64'h0B0E0B0E0F0A0F0A;
defparam \U5|hsv_converter|h_out~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N0
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~1 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout  = SUM(( !\U5|hsv_converter|Add2~1_sumout  $ (!\U5|hsv_converter|delta[0]~DUPLICATE_q ) ) + ( !VCC ) + ( !VCC ))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~2  = CARRY(( !\U5|hsv_converter|Add2~1_sumout  $ (!\U5|hsv_converter|delta[0]~DUPLICATE_q ) ) + ( !VCC ) + ( !VCC ))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~3  = SHARE((!\U5|hsv_converter|delta[0]~DUPLICATE_q ) # (\U5|hsv_converter|Add2~1_sumout ))

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Add2~1_sumout ),
	.datac(gnd),
	.datad(!\U5|hsv_converter|delta[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~2 ),
	.shareout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~3 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~1 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~1 .lut_mask = 64'h0000FF33000033CC;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N3
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~5 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout  = SUM(( VCC ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~3  ) + ( 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~2 ),
	.sharein(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~3 ),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~5 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~5 .lut_mask = 64'h000000000000FFFF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N9
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|selnose[0] (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|selnose [0] = (!\U5|hsv_converter|Equal0~1_combout ) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Equal0~1_combout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|selnose [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|selnose[0] .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|selnose[0] .lut_mask = 64'hF0FFF0FFF0FFF0FF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|selnose[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N30
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout  = SUM(( !\U5|hsv_converter|Add2~5_sumout  $ (!\U5|hsv_converter|delta[0]~DUPLICATE_q ) ) + ( !VCC ) + ( !VCC ))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~10  = CARRY(( !\U5|hsv_converter|Add2~5_sumout  $ (!\U5|hsv_converter|delta[0]~DUPLICATE_q ) ) + ( !VCC ) + ( !VCC ))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~11  = SHARE((!\U5|hsv_converter|delta[0]~DUPLICATE_q ) # (\U5|hsv_converter|Add2~5_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Add2~5_sumout ),
	.datad(!\U5|hsv_converter|delta[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~10 ),
	.shareout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~11 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9 .lut_mask = 64'h0000FF0F00000FF0;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N33
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~1 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~1_sumout  = SUM(( !\U5|hsv_converter|delta [1] $ (((!\U5|hsv_converter|Div0|auto_generated|divider|divider|selnose [0] & 
// ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout ))) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|selnose [0] & (\U5|hsv_converter|Add2~1_sumout )))) ) + ( 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~11  ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~10  ))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~2  = CARRY(( !\U5|hsv_converter|delta [1] $ (((!\U5|hsv_converter|Div0|auto_generated|divider|divider|selnose [0] & 
// ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout ))) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|selnose [0] & (\U5|hsv_converter|Add2~1_sumout )))) ) + ( 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~11  ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~10  ))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~3  = SHARE((!\U5|hsv_converter|delta [1] & ((!\U5|hsv_converter|Div0|auto_generated|divider|divider|selnose [0] & 
// ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout ))) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|selnose [0] & (\U5|hsv_converter|Add2~1_sumout )))))

	.dataa(!\U5|hsv_converter|Div0|auto_generated|divider|divider|selnose [0]),
	.datab(!\U5|hsv_converter|Add2~1_sumout ),
	.datac(!\U5|hsv_converter|delta [1]),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~10 ),
	.sharein(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~11 ),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~1_sumout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~2 ),
	.shareout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~3 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~1 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~1 .lut_mask = 64'h000010B00000E14B;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N36
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~5 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~5_sumout  = SUM(( VCC ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~3  ) + ( 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~2 ),
	.sharein(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~3 ),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~5 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~5 .lut_mask = 64'h000000000000FFFF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N15
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[10]~2 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[10]~2_combout  = ( \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~1_sumout  & ( (\U5|hsv_converter|Equal0~0_combout  & (!\U5|hsv_converter|delta [2] & 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~5_sumout )) ) )

	.dataa(!\U5|hsv_converter|Equal0~0_combout ),
	.datab(gnd),
	.datac(!\U5|hsv_converter|delta [2]),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~5_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[10]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[10]~2 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[10]~2 .lut_mask = 64'h0000000050005000;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[10]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N12
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[0]~3 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[0]~3_combout  = ( \U5|hsv_converter|Add2~1_sumout  & ( (!\U5|hsv_converter|Equal0~1_combout ) # ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout ) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout )) ) ) # ( !\U5|hsv_converter|Add2~1_sumout  & ( (\U5|hsv_converter|Equal0~1_combout  & 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout  & !\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout )) ) )

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Equal0~1_combout ),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[0]~3 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[0]~3 .lut_mask = 64'h03000300CFFFCFFF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N27
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|selnose[17] (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|selnose [17] = ( \U5|hsv_converter|delta [2] ) # ( !\U5|hsv_converter|delta [2] & ( (!\U5|hsv_converter|Equal0~0_combout ) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~5_sumout ) ) )

	.dataa(!\U5|hsv_converter|Equal0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~5_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|selnose [17]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|selnose[17] .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|selnose[17] .lut_mask = 64'hAAFFAAFFFFFFFFFF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|selnose[17] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N0
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~13 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~13_sumout  = SUM(( !\U5|hsv_converter|delta[0]~DUPLICATE_q  $ (!\U5|hsv_converter|Add2~9_sumout ) ) + ( !VCC ) + ( !VCC ))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~14  = CARRY(( !\U5|hsv_converter|delta[0]~DUPLICATE_q  $ (!\U5|hsv_converter|Add2~9_sumout ) ) + ( !VCC ) + ( !VCC ))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~15  = SHARE((!\U5|hsv_converter|delta[0]~DUPLICATE_q ) # (\U5|hsv_converter|Add2~9_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|delta[0]~DUPLICATE_q ),
	.datad(!\U5|hsv_converter|Add2~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~13_sumout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~14 ),
	.shareout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~15 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~13 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~13 .lut_mask = 64'h0000F0FF00000FF0;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N3
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout  = SUM(( !\U5|hsv_converter|delta [1] $ (((!\U5|hsv_converter|Div0|auto_generated|divider|divider|selnose [17] & 
// ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout ))) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|selnose [17] & (\U5|hsv_converter|Add2~5_sumout )))) ) + ( 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~15  ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~14  ))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~10  = CARRY(( !\U5|hsv_converter|delta [1] $ (((!\U5|hsv_converter|Div0|auto_generated|divider|divider|selnose [17] & 
// ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout ))) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|selnose [17] & (\U5|hsv_converter|Add2~5_sumout )))) ) + ( 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~15  ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~14  ))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~11  = SHARE((!\U5|hsv_converter|delta [1] & ((!\U5|hsv_converter|Div0|auto_generated|divider|divider|selnose [17] & 
// ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout ))) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|selnose [17] & (\U5|hsv_converter|Add2~5_sumout )))))

	.dataa(!\U5|hsv_converter|Add2~5_sumout ),
	.datab(!\U5|hsv_converter|delta [1]),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|selnose [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~14 ),
	.sharein(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~15 ),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~10 ),
	.shareout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~11 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9 .lut_mask = 64'h00000C440000C399;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N6
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout  = SUM(( !\U5|hsv_converter|delta [2] $ (((!\U5|hsv_converter|Div0|auto_generated|divider|divider|selnose [17] & 
// ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~1_sumout ))) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|selnose [17] & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[0]~3_combout )))) ) + ( 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~11  ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~10  ))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~6  = CARRY(( !\U5|hsv_converter|delta [2] $ (((!\U5|hsv_converter|Div0|auto_generated|divider|divider|selnose [17] & 
// ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~1_sumout ))) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|selnose [17] & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[0]~3_combout )))) ) + ( 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~11  ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~10  ))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~7  = SHARE((!\U5|hsv_converter|delta [2] & ((!\U5|hsv_converter|Div0|auto_generated|divider|divider|selnose [17] & 
// ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~1_sumout ))) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|selnose [17] & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[0]~3_combout )))))

	.dataa(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[0]~3_combout ),
	.datab(!\U5|hsv_converter|delta [2]),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~1_sumout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|selnose [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~10 ),
	.sharein(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~11 ),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~6 ),
	.shareout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~7 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5 .lut_mask = 64'h00000C440000C399;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N9
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  = SUM(( VCC ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~7  ) + ( 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~6 ),
	.sharein(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~7 ),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1 .lut_mask = 64'h000000000000FFFF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N21
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|selnose[34] (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|selnose [34] = ( \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  ) # ( !\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & 
// ( !\U5|hsv_converter|Equal0~0_combout  ) )

	.dataa(!\U5|hsv_converter|Equal0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|selnose [34]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|selnose[34] .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|selnose[34] .lut_mask = 64'hAAAAAAAAFFFFFFFF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|selnose[34] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N12
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[10]~4 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[10]~4_combout  = ( \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[0]~3_combout  & ( (!\U5|hsv_converter|Equal0~0_combout ) # 
// ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~5_sumout ) # (\U5|hsv_converter|delta [2])) ) )

	.dataa(!\U5|hsv_converter|Equal0~0_combout ),
	.datab(!\U5|hsv_converter|delta [2]),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~5_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[0]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[10]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[10]~4 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[10]~4 .lut_mask = 64'h00000000BBFFBBFF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[10]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N18
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[9]~12 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[9]~12_combout  = ( \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout  & ( ((\U5|hsv_converter|Equal0~0_combout  & (!\U5|hsv_converter|delta [2] & 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~5_sumout ))) # (\U5|hsv_converter|Add2~5_sumout ) ) ) # ( !\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout  & ( 
// (\U5|hsv_converter|Add2~5_sumout  & ((!\U5|hsv_converter|Equal0~0_combout ) # ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~5_sumout ) # (\U5|hsv_converter|delta [2])))) ) )

	.dataa(!\U5|hsv_converter|Equal0~0_combout ),
	.datab(!\U5|hsv_converter|delta [2]),
	.datac(!\U5|hsv_converter|Add2~5_sumout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~5_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[9]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[9]~12 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[9]~12 .lut_mask = 64'h0B0F0B0F4F0F4F0F;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[9]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N42
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~22 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~22_cout ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~22 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~22 .lut_mask = 64'h000000000000FFFF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N45
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~17 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~17_sumout  = SUM(( !\U5|hsv_converter|delta[0]~DUPLICATE_q  ) + ( \U5|hsv_converter|Add2~13_sumout  ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~22_cout  ))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~18  = CARRY(( !\U5|hsv_converter|delta[0]~DUPLICATE_q  ) + ( \U5|hsv_converter|Add2~13_sumout  ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Add2~13_sumout ),
	.datad(!\U5|hsv_converter|delta[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~17_sumout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~18 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~17 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~17 .lut_mask = 64'h0000F0F00000FF00;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N48
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~13 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~13_sumout  = SUM(( (!\U5|hsv_converter|Equal0~0_combout  & (((\U5|hsv_converter|Add2~9_sumout )))) # (\U5|hsv_converter|Equal0~0_combout  & 
// ((!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~13_sumout )) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & ((\U5|hsv_converter|Add2~9_sumout ))))) ) + ( !\U5|hsv_converter|delta [1] ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~18  ))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~14  = CARRY(( (!\U5|hsv_converter|Equal0~0_combout  & (((\U5|hsv_converter|Add2~9_sumout )))) # (\U5|hsv_converter|Equal0~0_combout  & 
// ((!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~13_sumout )) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & ((\U5|hsv_converter|Add2~9_sumout ))))) ) + ( !\U5|hsv_converter|delta [1] ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~18  ))

	.dataa(!\U5|hsv_converter|Equal0~0_combout ),
	.datab(!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout ),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~13_sumout ),
	.datad(!\U5|hsv_converter|Add2~9_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [1]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~13_sumout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~14 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~13 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~13 .lut_mask = 64'h000000FF000004BF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N51
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~9 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~9_sumout  = SUM(( (!\U5|hsv_converter|Equal0~0_combout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[9]~12_combout )))) # (\U5|hsv_converter|Equal0~0_combout  & 
// ((!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout )) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[9]~12_combout ))))) ) + ( !\U5|hsv_converter|delta [2] ) + ( 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~14  ))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~10  = CARRY(( (!\U5|hsv_converter|Equal0~0_combout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[9]~12_combout )))) # (\U5|hsv_converter|Equal0~0_combout  & 
// ((!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout )) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[9]~12_combout ))))) ) + ( !\U5|hsv_converter|delta [2] ) + ( 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~14  ))

	.dataa(!\U5|hsv_converter|Equal0~0_combout ),
	.datab(!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout ),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[9]~12_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [2]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~9_sumout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~10 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~9 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~9 .lut_mask = 64'h000000FF000004BF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N54
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~5 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~5_sumout  = SUM(( !\U5|hsv_converter|delta [3] ) + ( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|selnose [34] & 
// (((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout )))) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|selnose [34] & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[10]~4_combout )) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[10]~2_combout ))) ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~10  ))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~6  = CARRY(( !\U5|hsv_converter|delta [3] ) + ( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|selnose [34] & 
// (((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout )))) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|selnose [34] & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[10]~4_combout )) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[10]~2_combout ))) ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~10  ))

	.dataa(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[10]~2_combout ),
	.datab(!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout ),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|selnose [34]),
	.datad(!\U5|hsv_converter|delta [3]),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[10]~4_combout ),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~5_sumout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~6 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~5 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~5 .lut_mask = 64'h0000CAC00000FF00;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N57
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~1 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~1_sumout  = SUM(( VCC ) + ( GND ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~1 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N24
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[30]~1 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[30]~1_combout  = ( !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~1_sumout  & ( (\U5|hsv_converter|Equal0~5_combout  & 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~5_sumout ) ) )

	.dataa(!\U5|hsv_converter|Equal0~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~5_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[30]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[30]~1 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[30]~1 .lut_mask = 64'h0055005500000000;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[30]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N24
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[20]~5 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[20]~5_combout  = ( \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout  & ( (((\U5|hsv_converter|Equal0~0_combout  & 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout )) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[10]~2_combout )) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[10]~4_combout ) 
// ) ) # ( !\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout  & ( (!\U5|hsv_converter|Equal0~0_combout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[10]~2_combout )) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[10]~4_combout ))) # (\U5|hsv_converter|Equal0~0_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & 
// ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[10]~2_combout ) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[10]~4_combout )))) ) )

	.dataa(!\U5|hsv_converter|Equal0~0_combout ),
	.datab(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[10]~4_combout ),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[10]~2_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[20]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[20]~5 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[20]~5 .lut_mask = 64'h23AF23AF73FF73FF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[20]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N21
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[19]~13 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[19]~13_combout  = ( \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout  & ( ((\U5|hsv_converter|Equal0~0_combout  & 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout )) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[9]~12_combout ) ) ) # ( 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout  & ( (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[9]~12_combout  & ((!\U5|hsv_converter|Equal0~0_combout ) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout ))) ) )

	.dataa(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[9]~12_combout ),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Equal0~0_combout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[19]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[19]~13 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[19]~13 .lut_mask = 64'h505550555F555F55;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[19]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N48
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[18]~21 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[18]~21_combout  = ( \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~13_sumout  & ( ((\U5|hsv_converter|Equal0~0_combout  & 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout )) # (\U5|hsv_converter|Add2~9_sumout ) ) ) # ( !\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~13_sumout  & ( 
// (\U5|hsv_converter|Add2~9_sumout  & ((!\U5|hsv_converter|Equal0~0_combout ) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout ))) ) )

	.dataa(!\U5|hsv_converter|Equal0~0_combout ),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Add2~9_sumout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[18]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[18]~21 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[18]~21 .lut_mask = 64'h0A0F0A0F5F0F5F0F;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[18]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N0
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~26 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~26_cout ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~26 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~26 .lut_mask = 64'h000000000000FFFF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N3
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~21 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~21_sumout  = SUM(( \U5|hsv_converter|Add2~17_sumout  ) + ( !\U5|hsv_converter|delta[0]~DUPLICATE_q  ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~26_cout  ))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~22  = CARRY(( \U5|hsv_converter|Add2~17_sumout  ) + ( !\U5|hsv_converter|delta[0]~DUPLICATE_q  ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|delta[0]~DUPLICATE_q ),
	.datad(!\U5|hsv_converter|Add2~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~21_sumout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~22 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~21 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~21 .lut_mask = 64'h00000F0F000000FF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N6
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~17 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~17_sumout  = SUM(( !\U5|hsv_converter|delta [1] ) + ( (!\U5|hsv_converter|Equal0~5_combout  & (((\U5|hsv_converter|Add2~13_sumout )))) # (\U5|hsv_converter|Equal0~5_combout  & 
// ((!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~1_sumout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~17_sumout )) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~1_sumout  & 
// ((\U5|hsv_converter|Add2~13_sumout ))))) ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~22  ))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~18  = CARRY(( !\U5|hsv_converter|delta [1] ) + ( (!\U5|hsv_converter|Equal0~5_combout  & (((\U5|hsv_converter|Add2~13_sumout )))) # (\U5|hsv_converter|Equal0~5_combout  & 
// ((!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~1_sumout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~17_sumout )) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~1_sumout  & 
// ((\U5|hsv_converter|Add2~13_sumout ))))) ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~22  ))

	.dataa(!\U5|hsv_converter|Equal0~5_combout ),
	.datab(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~17_sumout ),
	.datad(!\U5|hsv_converter|delta [1]),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Add2~13_sumout ),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~17_sumout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~18 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~17 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~17 .lut_mask = 64'h0000FB400000FF00;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N9
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~13 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~13_sumout  = SUM(( !\U5|hsv_converter|delta [2] ) + ( (!\U5|hsv_converter|Equal0~5_combout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[18]~21_combout )))) # 
// (\U5|hsv_converter|Equal0~5_combout  & ((!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~1_sumout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~13_sumout )) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~1_sumout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[18]~21_combout ))))) ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~18  ))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~14  = CARRY(( !\U5|hsv_converter|delta [2] ) + ( (!\U5|hsv_converter|Equal0~5_combout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[18]~21_combout )))) # 
// (\U5|hsv_converter|Equal0~5_combout  & ((!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~1_sumout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~13_sumout )) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~1_sumout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[18]~21_combout ))))) ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~18  ))

	.dataa(!\U5|hsv_converter|Equal0~5_combout ),
	.datab(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~13_sumout ),
	.datad(!\U5|hsv_converter|delta [2]),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[18]~21_combout ),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~13_sumout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~14 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~13 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~13 .lut_mask = 64'h0000FB400000FF00;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N12
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~9 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~9_sumout  = SUM(( (!\U5|hsv_converter|Equal0~5_combout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[19]~13_combout )))) # (\U5|hsv_converter|Equal0~5_combout  & 
// ((!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~1_sumout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~9_sumout ))) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~1_sumout  & 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[19]~13_combout )))) ) + ( !\U5|hsv_converter|delta [3] ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~14  ))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~10  = CARRY(( (!\U5|hsv_converter|Equal0~5_combout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[19]~13_combout )))) # (\U5|hsv_converter|Equal0~5_combout  & 
// ((!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~1_sumout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~9_sumout ))) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~1_sumout  & 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[19]~13_combout )))) ) + ( !\U5|hsv_converter|delta [3] ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~14  ))

	.dataa(!\U5|hsv_converter|Equal0~5_combout ),
	.datab(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[19]~13_combout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~9_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [3]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~9_sumout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~10 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~9 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~9 .lut_mask = 64'h000000FF00000B4F;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N15
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~5 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~5_sumout  = SUM(( (!\U5|hsv_converter|Equal0~5_combout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[20]~5_combout )))) # (\U5|hsv_converter|Equal0~5_combout  & 
// ((!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~1_sumout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~5_sumout ))) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~1_sumout  & 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[20]~5_combout )))) ) + ( !\U5|hsv_converter|delta [4] ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~10  ))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~6  = CARRY(( (!\U5|hsv_converter|Equal0~5_combout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[20]~5_combout )))) # (\U5|hsv_converter|Equal0~5_combout  & 
// ((!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~1_sumout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~5_sumout ))) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~1_sumout  & 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[20]~5_combout )))) ) + ( !\U5|hsv_converter|delta [4] ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~10  ))

	.dataa(!\U5|hsv_converter|Equal0~5_combout ),
	.datab(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[20]~5_combout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~5_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [4]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~5_sumout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~6 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~5 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~5 .lut_mask = 64'h000000FF00000B4F;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N18
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~1 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~1_sumout  = SUM(( VCC ) + ( GND ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~1 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N51
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|selnose[68] (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|selnose [68] = ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~1_sumout  ) # ( !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~1_sumout  & ( 
// !\U5|hsv_converter|Equal0~4_combout  ) )

	.dataa(!\U5|hsv_converter|Equal0~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|selnose [68]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|selnose[68] .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|selnose[68] .lut_mask = 64'hAAAAAAAAFFFFFFFF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|selnose[68] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N30
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[30]~6 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[30]~6_combout  = ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~1_sumout  & ( \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[20]~5_combout  ) ) # ( 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~1_sumout  & ( (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[20]~5_combout  & !\U5|hsv_converter|Equal0~5_combout ) ) )

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[20]~5_combout ),
	.datac(!\U5|hsv_converter|Equal0~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[30]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[30]~6 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[30]~6 .lut_mask = 64'h3030303033333333;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[30]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N18
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[29]~14 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[29]~14_combout  = ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~9_sumout  & ( ((\U5|hsv_converter|Equal0~5_combout  & 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~1_sumout )) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[19]~13_combout ) ) ) # ( !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~9_sumout  & ( 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[19]~13_combout  & ((!\U5|hsv_converter|Equal0~5_combout ) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~1_sumout ))) ) )

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Equal0~5_combout ),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[19]~13_combout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[29]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[29]~14 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[29]~14 .lut_mask = 64'h0C0F0C0F3F0F3F0F;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[29]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N27
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[28]~22 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[28]~22_combout  = ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~13_sumout  & ( ((\U5|hsv_converter|Equal0~5_combout  & 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~1_sumout )) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[18]~21_combout ) ) ) # ( !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~13_sumout  & ( 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[18]~21_combout  & ((!\U5|hsv_converter|Equal0~5_combout ) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~1_sumout ))) ) )

	.dataa(!\U5|hsv_converter|Equal0~5_combout ),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[18]~21_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[28]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[28]~22 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[28]~22 .lut_mask = 64'h00AF00AF50FF50FF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[28]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N6
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[27]~30 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[27]~30_combout  = (!\U5|hsv_converter|Equal0~5_combout  & (\U5|hsv_converter|Add2~13_sumout )) # (\U5|hsv_converter|Equal0~5_combout  & 
// ((!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~1_sumout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~17_sumout ))) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~1_sumout  & 
// (\U5|hsv_converter|Add2~13_sumout ))))

	.dataa(!\U5|hsv_converter|Add2~13_sumout ),
	.datab(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~17_sumout ),
	.datac(!\U5|hsv_converter|Equal0~5_combout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[27]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[27]~30 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[27]~30 .lut_mask = 64'h5355535553555355;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[27]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N36
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~30 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~30_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~30_cout ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~30 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~30 .lut_mask = 64'h000000000000FFFF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N39
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~25 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~25_sumout  = SUM(( !\U5|hsv_converter|delta[0]~DUPLICATE_q  ) + ( \U5|hsv_converter|Add2~21_sumout  ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~30_cout  ))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~26  = CARRY(( !\U5|hsv_converter|delta[0]~DUPLICATE_q  ) + ( \U5|hsv_converter|Add2~21_sumout  ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~30_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Add2~21_sumout ),
	.datad(!\U5|hsv_converter|delta[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~25_sumout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~26 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~25 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~25 .lut_mask = 64'h0000F0F00000FF00;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N42
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~21 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~21_sumout  = SUM(( !\U5|hsv_converter|delta [1] ) + ( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~1_sumout  & ((!\U5|hsv_converter|Equal0~4_combout  & 
// ((\U5|hsv_converter|Add2~17_sumout ))) # (\U5|hsv_converter|Equal0~4_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~21_sumout )))) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~1_sumout  & 
// (((\U5|hsv_converter|Add2~17_sumout )))) ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~26  ))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~22  = CARRY(( !\U5|hsv_converter|delta [1] ) + ( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~1_sumout  & ((!\U5|hsv_converter|Equal0~4_combout  & 
// ((\U5|hsv_converter|Add2~17_sumout ))) # (\U5|hsv_converter|Equal0~4_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~21_sumout )))) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~1_sumout  & 
// (((\U5|hsv_converter|Add2~17_sumout )))) ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~26  ))

	.dataa(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.datab(!\U5|hsv_converter|Equal0~4_combout ),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~21_sumout ),
	.datad(!\U5|hsv_converter|delta [1]),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Add2~17_sumout ),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~21_sumout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~22 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~21 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~21 .lut_mask = 64'h0000FD200000FF00;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N45
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~17 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~17_sumout  = SUM(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~1_sumout  & ((!\U5|hsv_converter|Equal0~4_combout  & 
// ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[27]~30_combout ))) # (\U5|hsv_converter|Equal0~4_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~17_sumout )))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~1_sumout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[27]~30_combout )))) ) + ( !\U5|hsv_converter|delta [2] ) + ( 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~22  ))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~18  = CARRY(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~1_sumout  & ((!\U5|hsv_converter|Equal0~4_combout  & 
// ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[27]~30_combout ))) # (\U5|hsv_converter|Equal0~4_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~17_sumout )))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~1_sumout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[27]~30_combout )))) ) + ( !\U5|hsv_converter|delta [2] ) + ( 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~22  ))

	.dataa(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.datab(!\U5|hsv_converter|Equal0~4_combout ),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~17_sumout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[27]~30_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [2]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~17_sumout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~18 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~17 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~17 .lut_mask = 64'h000000FF000002DF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N48
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~13 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~13_sumout  = SUM(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~1_sumout  & ((!\U5|hsv_converter|Equal0~4_combout  & 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[28]~22_combout )) # (\U5|hsv_converter|Equal0~4_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~13_sumout ))))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~1_sumout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[28]~22_combout )))) ) + ( !\U5|hsv_converter|delta [3] ) + ( 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~18  ))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~14  = CARRY(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~1_sumout  & ((!\U5|hsv_converter|Equal0~4_combout  & 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[28]~22_combout )) # (\U5|hsv_converter|Equal0~4_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~13_sumout ))))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~1_sumout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[28]~22_combout )))) ) + ( !\U5|hsv_converter|delta [3] ) + ( 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~18  ))

	.dataa(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.datab(!\U5|hsv_converter|Equal0~4_combout ),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[28]~22_combout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~13_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [3]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~13_sumout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~14 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~13 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~13 .lut_mask = 64'h000000FF00000D2F;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N51
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~9 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~9_sumout  = SUM(( !\U5|hsv_converter|delta [4] ) + ( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~1_sumout  & ((!\U5|hsv_converter|Equal0~4_combout  & 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[29]~14_combout )) # (\U5|hsv_converter|Equal0~4_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~9_sumout ))))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~1_sumout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[29]~14_combout )))) ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~14  ))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~10  = CARRY(( !\U5|hsv_converter|delta [4] ) + ( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~1_sumout  & ((!\U5|hsv_converter|Equal0~4_combout  & 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[29]~14_combout )) # (\U5|hsv_converter|Equal0~4_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~9_sumout ))))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~1_sumout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[29]~14_combout )))) ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~14  ))

	.dataa(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.datab(!\U5|hsv_converter|Equal0~4_combout ),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[29]~14_combout ),
	.datad(!\U5|hsv_converter|delta [4]),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~9_sumout ),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~9_sumout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~10 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~9 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~9 .lut_mask = 64'h0000F2D00000FF00;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N54
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~5 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~5_sumout  = SUM(( !\U5|hsv_converter|delta [5] ) + ( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|selnose [68] & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~5_sumout 
// )))) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|selnose [68] & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[30]~6_combout )) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[30]~1_combout ))) ) + ( 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~10  ))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~6  = CARRY(( !\U5|hsv_converter|delta [5] ) + ( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|selnose [68] & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~5_sumout )))) 
// # (\U5|hsv_converter|Div0|auto_generated|divider|divider|selnose [68] & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[30]~6_combout )) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[30]~1_combout ))) ) + ( 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~10  ))

	.dataa(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[30]~1_combout ),
	.datab(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~5_sumout ),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|selnose [68]),
	.datad(!\U5|hsv_converter|delta [5]),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[30]~6_combout ),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~5_sumout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~6 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~5 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~5 .lut_mask = 64'h0000CAC00000FF00;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N57
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~1 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~1_sumout  = SUM(( VCC ) + ( GND ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~1 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N30
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[40]~7 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[40]~7_combout  = ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~1_sumout  & ( (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[30]~6_combout ) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[30]~1_combout ) ) ) # ( !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~1_sumout  & ( (!\U5|hsv_converter|Equal0~4_combout  & 
// (((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[30]~6_combout )) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[30]~1_combout ))) # (\U5|hsv_converter|Equal0~4_combout  & 
// (((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~5_sumout )))) ) )

	.dataa(!\U5|hsv_converter|Equal0~4_combout ),
	.datab(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[30]~1_combout ),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[30]~6_combout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~5_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[40]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[40]~7 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[40]~7 .lut_mask = 64'h2A7F2A7F3F3F3F3F;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[40]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N27
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[39]~15 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[39]~15_combout  = ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~1_sumout  & ( \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[29]~14_combout  ) ) # ( 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~1_sumout  & ( (!\U5|hsv_converter|Equal0~4_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[29]~14_combout ))) # (\U5|hsv_converter|Equal0~4_combout  & 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~9_sumout )) ) )

	.dataa(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~9_sumout ),
	.datab(!\U5|hsv_converter|Equal0~4_combout ),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[29]~14_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[39]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[39]~15 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[39]~15 .lut_mask = 64'h1D1D1D1D0F0F0F0F;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[39]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N57
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[38]~23 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[38]~23_combout  = ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~1_sumout  & ( \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[28]~22_combout  ) ) # ( 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~1_sumout  & ( (!\U5|hsv_converter|Equal0~4_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[28]~22_combout )) # (\U5|hsv_converter|Equal0~4_combout  & 
// ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~13_sumout ))) ) )

	.dataa(!\U5|hsv_converter|Equal0~4_combout ),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[28]~22_combout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~13_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[38]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[38]~23 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[38]~23 .lut_mask = 64'h0A5F0A5F0F0F0F0F;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[38]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N54
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[37]~31 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[37]~31_combout  = ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~17_sumout  & ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~1_sumout  & ( 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[27]~30_combout  ) ) ) # ( !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~17_sumout  & ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~1_sumout  & ( 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[27]~30_combout  ) ) ) # ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~17_sumout  & ( !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~1_sumout  & ( 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[27]~30_combout ) # (\U5|hsv_converter|Equal0~4_combout ) ) ) ) # ( !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~17_sumout  & ( 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~1_sumout  & ( (!\U5|hsv_converter|Equal0~4_combout  & \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[27]~30_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Equal0~4_combout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[27]~30_combout ),
	.datae(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~17_sumout ),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[37]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[37]~31 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[37]~31 .lut_mask = 64'h00F00FFF00FF00FF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[37]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N15
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[36]~40 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[36]~40_combout  = ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~1_sumout  & ( \U5|hsv_converter|Add2~17_sumout  ) ) # ( 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~1_sumout  & ( (!\U5|hsv_converter|Equal0~4_combout  & ((\U5|hsv_converter|Add2~17_sumout ))) # (\U5|hsv_converter|Equal0~4_combout  & 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~21_sumout )) ) )

	.dataa(!\U5|hsv_converter|Equal0~4_combout ),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~21_sumout ),
	.datad(!\U5|hsv_converter|Add2~17_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[36]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[36]~40 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[36]~40 .lut_mask = 64'h05AF05AF00FF00FF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[36]~40 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N30
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~34 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~34_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~34_cout ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~34 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~34 .lut_mask = 64'h000000000000FFFF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N33
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~29 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~29_sumout  = SUM(( \U5|hsv_converter|Add2~25_sumout  ) + ( !\U5|hsv_converter|delta[0]~DUPLICATE_q  ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~34_cout  ))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~30  = CARRY(( \U5|hsv_converter|Add2~25_sumout  ) + ( !\U5|hsv_converter|delta[0]~DUPLICATE_q  ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~34_cout  ))

	.dataa(!\U5|hsv_converter|delta[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Add2~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~29_sumout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~30 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~29 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~29 .lut_mask = 64'h00005555000000FF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N36
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~25 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~25_sumout  = SUM(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~1_sumout  & ((!\U5|hsv_converter|Equal0~3_combout  & ((\U5|hsv_converter|Add2~21_sumout ))) # 
// (\U5|hsv_converter|Equal0~3_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~25_sumout )))) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~1_sumout  & (((\U5|hsv_converter|Add2~21_sumout )))) ) + ( 
// !\U5|hsv_converter|delta [1] ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~30  ))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~26  = CARRY(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~1_sumout  & ((!\U5|hsv_converter|Equal0~3_combout  & ((\U5|hsv_converter|Add2~21_sumout ))) # 
// (\U5|hsv_converter|Equal0~3_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~25_sumout )))) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~1_sumout  & (((\U5|hsv_converter|Add2~21_sumout )))) ) + ( 
// !\U5|hsv_converter|delta [1] ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~30  ))

	.dataa(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~1_sumout ),
	.datab(!\U5|hsv_converter|Equal0~3_combout ),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~25_sumout ),
	.datad(!\U5|hsv_converter|Add2~21_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [1]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~25_sumout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~26 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~25 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~25 .lut_mask = 64'h000000FF000002DF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N39
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~21 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~21_sumout  = SUM(( !\U5|hsv_converter|delta [2] ) + ( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~1_sumout  & ((!\U5|hsv_converter|Equal0~3_combout  & 
// ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[36]~40_combout ))) # (\U5|hsv_converter|Equal0~3_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~21_sumout )))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~1_sumout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[36]~40_combout )))) ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~26  ))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~22  = CARRY(( !\U5|hsv_converter|delta [2] ) + ( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~1_sumout  & ((!\U5|hsv_converter|Equal0~3_combout  & 
// ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[36]~40_combout ))) # (\U5|hsv_converter|Equal0~3_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~21_sumout )))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~1_sumout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[36]~40_combout )))) ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~26  ))

	.dataa(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~1_sumout ),
	.datab(!\U5|hsv_converter|Equal0~3_combout ),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~21_sumout ),
	.datad(!\U5|hsv_converter|delta [2]),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[36]~40_combout ),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~21_sumout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~22 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~21 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~21 .lut_mask = 64'h0000FD200000FF00;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N42
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~17 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~17_sumout  = SUM(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~1_sumout  & ((!\U5|hsv_converter|Equal0~3_combout  & 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[37]~31_combout )) # (\U5|hsv_converter|Equal0~3_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~17_sumout ))))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~1_sumout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[37]~31_combout )))) ) + ( !\U5|hsv_converter|delta [3] ) + ( 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~22  ))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~18  = CARRY(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~1_sumout  & ((!\U5|hsv_converter|Equal0~3_combout  & 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[37]~31_combout )) # (\U5|hsv_converter|Equal0~3_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~17_sumout ))))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~1_sumout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[37]~31_combout )))) ) + ( !\U5|hsv_converter|delta [3] ) + ( 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~22  ))

	.dataa(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~1_sumout ),
	.datab(!\U5|hsv_converter|Equal0~3_combout ),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[37]~31_combout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~17_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [3]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~17_sumout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~18 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~17 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~17 .lut_mask = 64'h000000FF00000D2F;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N45
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~13 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~13_sumout  = SUM(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~1_sumout  & ((!\U5|hsv_converter|Equal0~3_combout  & 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[38]~23_combout )) # (\U5|hsv_converter|Equal0~3_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~13_sumout ))))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~1_sumout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[38]~23_combout )))) ) + ( !\U5|hsv_converter|delta [4] ) + ( 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~18  ))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~14  = CARRY(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~1_sumout  & ((!\U5|hsv_converter|Equal0~3_combout  & 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[38]~23_combout )) # (\U5|hsv_converter|Equal0~3_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~13_sumout ))))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~1_sumout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[38]~23_combout )))) ) + ( !\U5|hsv_converter|delta [4] ) + ( 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~18  ))

	.dataa(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~1_sumout ),
	.datab(!\U5|hsv_converter|Equal0~3_combout ),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[38]~23_combout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~13_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [4]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~13_sumout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~14 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~13 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~13 .lut_mask = 64'h000000FF00000D2F;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N48
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~9 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~9_sumout  = SUM(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~1_sumout  & ((!\U5|hsv_converter|Equal0~3_combout  & 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[39]~15_combout )) # (\U5|hsv_converter|Equal0~3_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~9_sumout ))))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~1_sumout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[39]~15_combout )))) ) + ( !\U5|hsv_converter|delta [5] ) + ( 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~14  ))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~10  = CARRY(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~1_sumout  & ((!\U5|hsv_converter|Equal0~3_combout  & 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[39]~15_combout )) # (\U5|hsv_converter|Equal0~3_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~9_sumout ))))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~1_sumout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[39]~15_combout )))) ) + ( !\U5|hsv_converter|delta [5] ) + ( 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~14  ))

	.dataa(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~1_sumout ),
	.datab(!\U5|hsv_converter|Equal0~3_combout ),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[39]~15_combout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~9_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [5]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~9_sumout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~10 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~9 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~9 .lut_mask = 64'h000000FF00000D2F;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N51
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~5 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~5_sumout  = SUM(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~1_sumout  & ((!\U5|hsv_converter|Equal0~3_combout  & 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[40]~7_combout )) # (\U5|hsv_converter|Equal0~3_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~5_sumout ))))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~1_sumout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[40]~7_combout )))) ) + ( !\U5|hsv_converter|delta [6] ) + ( 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~10  ))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~6  = CARRY(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~1_sumout  & ((!\U5|hsv_converter|Equal0~3_combout  & 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[40]~7_combout )) # (\U5|hsv_converter|Equal0~3_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~5_sumout ))))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~1_sumout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[40]~7_combout )))) ) + ( !\U5|hsv_converter|delta [6] ) + ( 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~10  ))

	.dataa(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~1_sumout ),
	.datab(!\U5|hsv_converter|Equal0~3_combout ),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[40]~7_combout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~5_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [6]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~5_sumout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~6 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~5 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~5 .lut_mask = 64'h000000FF00000D2F;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N33
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[50]~0 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[50]~0_combout  = ( !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~1_sumout  & ( (\U5|hsv_converter|Equal0~3_combout  & 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~5_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Equal0~3_combout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~5_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[50]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[50]~0 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[50]~0 .lut_mask = 64'h000F000F00000000;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[50]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N54
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~1 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~1_sumout  = SUM(( VCC ) + ( GND ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~1 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N39
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|selnose[102] (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|selnose [102] = ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~1_sumout  ) # ( !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~1_sumout  & ( \U5|hsv_converter|delta [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|delta [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|selnose [102]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|selnose[102] .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|selnose[102] .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|selnose[102] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N48
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[50]~8 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[50]~8_combout  = ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~1_sumout  & ( \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[40]~7_combout  ) ) # ( 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~1_sumout  & ( (!\U5|hsv_converter|Equal0~3_combout  & \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[40]~7_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Equal0~3_combout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[40]~7_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[50]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[50]~8 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[50]~8 .lut_mask = 64'h00F000F000FF00FF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[50]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N15
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[49]~16 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[49]~16_combout  = ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~9_sumout  & ( ((\U5|hsv_converter|Equal0~3_combout  & 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~1_sumout )) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[39]~15_combout ) ) ) # ( !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~9_sumout  & ( 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[39]~15_combout  & ((!\U5|hsv_converter|Equal0~3_combout ) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~1_sumout ))) ) )

	.dataa(!\U5|hsv_converter|Equal0~3_combout ),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[39]~15_combout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~1_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[49]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[49]~16 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[49]~16 .lut_mask = 64'h0A0F0A0F5F0F5F0F;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[49]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N42
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[48]~24 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[48]~24_combout  = ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~13_sumout  & ( ((\U5|hsv_converter|Equal0~3_combout  & 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~1_sumout )) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[38]~23_combout ) ) ) # ( !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~13_sumout  & ( 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[38]~23_combout  & ((!\U5|hsv_converter|Equal0~3_combout ) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~1_sumout ))) ) )

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[38]~23_combout ),
	.datac(!\U5|hsv_converter|Equal0~3_combout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~1_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[48]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[48]~24 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[48]~24 .lut_mask = 64'h303330333F333F33;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[48]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N39
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[47]~32 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[47]~32_combout  = ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~1_sumout  & ( \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[37]~31_combout  ) ) # ( 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~1_sumout  & ( (!\U5|hsv_converter|Equal0~3_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[37]~31_combout ))) # (\U5|hsv_converter|Equal0~3_combout  & 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~17_sumout )) ) )

	.dataa(!\U5|hsv_converter|Equal0~3_combout ),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~17_sumout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[37]~31_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[47]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[47]~32 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[47]~32 .lut_mask = 64'h05AF05AF00FF00FF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[47]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N30
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[46]~41 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[46]~41_combout  = ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~1_sumout  & ( \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[36]~40_combout  ) ) # ( 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~1_sumout  & ( (!\U5|hsv_converter|Equal0~3_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[36]~40_combout )) # (\U5|hsv_converter|Equal0~3_combout  & 
// ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~21_sumout ))) ) )

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[36]~40_combout ),
	.datac(!\U5|hsv_converter|Equal0~3_combout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~21_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[46]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[46]~41 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[46]~41 .lut_mask = 64'h303F303F33333333;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[46]~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N3
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[45]~49 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[45]~49_combout  = ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~1_sumout  & ( \U5|hsv_converter|Add2~21_sumout  ) ) # ( 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~1_sumout  & ( (!\U5|hsv_converter|Equal0~3_combout  & ((\U5|hsv_converter|Add2~21_sumout ))) # (\U5|hsv_converter|Equal0~3_combout  & 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~25_sumout )) ) )

	.dataa(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~25_sumout ),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Add2~21_sumout ),
	.datad(!\U5|hsv_converter|Equal0~3_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_12~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[45]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[45]~49 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[45]~49 .lut_mask = 64'h0F550F550F0F0F0F;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[45]~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N0
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~38 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~38_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~38_cout ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~38 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~38 .lut_mask = 64'h000000000000FFFF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N3
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~33 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~33_sumout  = SUM(( \U5|hsv_converter|Add2~29_sumout  ) + ( !\U5|hsv_converter|delta[0]~DUPLICATE_q  ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~38_cout  ))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~34  = CARRY(( \U5|hsv_converter|Add2~29_sumout  ) + ( !\U5|hsv_converter|delta[0]~DUPLICATE_q  ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~38_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Add2~29_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~33_sumout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~34 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~33 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~33 .lut_mask = 64'h000000FF000000FF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N6
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~29 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~29_sumout  = SUM(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~1_sumout  & ((!\U5|hsv_converter|delta [7] & 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~29_sumout )) # (\U5|hsv_converter|delta [7] & ((\U5|hsv_converter|Add2~25_sumout ))))) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~1_sumout  & 
// (((\U5|hsv_converter|Add2~25_sumout )))) ) + ( !\U5|hsv_converter|delta [1] ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~34  ))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~30  = CARRY(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~1_sumout  & ((!\U5|hsv_converter|delta [7] & (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~29_sumout )) 
// # (\U5|hsv_converter|delta [7] & ((\U5|hsv_converter|Add2~25_sumout ))))) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~1_sumout  & (((\U5|hsv_converter|Add2~25_sumout )))) ) + ( !\U5|hsv_converter|delta [1] ) + ( 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~34  ))

	.dataa(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~1_sumout ),
	.datab(!\U5|hsv_converter|delta [7]),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~29_sumout ),
	.datad(!\U5|hsv_converter|Add2~25_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [1]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~29_sumout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~30 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~29 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~29 .lut_mask = 64'h000000FF0000087F;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N9
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~25 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~25_sumout  = SUM(( !\U5|hsv_converter|delta [2] ) + ( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~1_sumout  & ((!\U5|hsv_converter|delta [7] & 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~25_sumout )) # (\U5|hsv_converter|delta [7] & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[45]~49_combout ))))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~1_sumout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[45]~49_combout )))) ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~30  ))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~26  = CARRY(( !\U5|hsv_converter|delta [2] ) + ( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~1_sumout  & ((!\U5|hsv_converter|delta [7] & 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~25_sumout )) # (\U5|hsv_converter|delta [7] & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[45]~49_combout ))))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~1_sumout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[45]~49_combout )))) ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~30  ))

	.dataa(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~1_sumout ),
	.datab(!\U5|hsv_converter|delta [7]),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~25_sumout ),
	.datad(!\U5|hsv_converter|delta [2]),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[45]~49_combout ),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~25_sumout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~26 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~25 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~25 .lut_mask = 64'h0000F7800000FF00;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N12
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~21 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~21_sumout  = SUM(( !\U5|hsv_converter|delta [3] ) + ( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~1_sumout  & ((!\U5|hsv_converter|delta [7] & 
// ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~21_sumout ))) # (\U5|hsv_converter|delta [7] & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[46]~41_combout )))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~1_sumout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[46]~41_combout )))) ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~26  ))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~22  = CARRY(( !\U5|hsv_converter|delta [3] ) + ( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~1_sumout  & ((!\U5|hsv_converter|delta [7] & 
// ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~21_sumout ))) # (\U5|hsv_converter|delta [7] & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[46]~41_combout )))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~1_sumout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[46]~41_combout )))) ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~26  ))

	.dataa(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~1_sumout ),
	.datab(!\U5|hsv_converter|delta [7]),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[46]~41_combout ),
	.datad(!\U5|hsv_converter|delta [3]),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~21_sumout ),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~21_sumout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~22 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~21 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~21 .lut_mask = 64'h0000F8700000FF00;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N15
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~17 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~17_sumout  = SUM(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~1_sumout  & ((!\U5|hsv_converter|delta [7] & 
// ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~17_sumout ))) # (\U5|hsv_converter|delta [7] & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[47]~32_combout )))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~1_sumout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[47]~32_combout )))) ) + ( !\U5|hsv_converter|delta [4] ) + ( 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~22  ))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~18  = CARRY(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~1_sumout  & ((!\U5|hsv_converter|delta [7] & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~17_sumout 
// ))) # (\U5|hsv_converter|delta [7] & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[47]~32_combout )))) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~1_sumout  & 
// (((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[47]~32_combout )))) ) + ( !\U5|hsv_converter|delta [4] ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~22  ))

	.dataa(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~1_sumout ),
	.datab(!\U5|hsv_converter|delta [7]),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[47]~32_combout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~17_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [4]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~17_sumout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~18 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~17 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~17 .lut_mask = 64'h000000FF0000078F;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N18
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~13 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~13_sumout  = SUM(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~1_sumout  & ((!\U5|hsv_converter|delta [7] & 
// ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~13_sumout ))) # (\U5|hsv_converter|delta [7] & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[48]~24_combout )))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~1_sumout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[48]~24_combout )))) ) + ( !\U5|hsv_converter|delta [5] ) + ( 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~18  ))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~14  = CARRY(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~1_sumout  & ((!\U5|hsv_converter|delta [7] & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~13_sumout 
// ))) # (\U5|hsv_converter|delta [7] & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[48]~24_combout )))) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~1_sumout  & 
// (((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[48]~24_combout )))) ) + ( !\U5|hsv_converter|delta [5] ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~18  ))

	.dataa(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~1_sumout ),
	.datab(!\U5|hsv_converter|delta [7]),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[48]~24_combout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~13_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [5]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~13_sumout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~14 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~13 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~13 .lut_mask = 64'h000000FF0000078F;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N21
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~9 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~9_sumout  = SUM(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~1_sumout  & ((!\U5|hsv_converter|delta [7] & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~9_sumout 
// ))) # (\U5|hsv_converter|delta [7] & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[49]~16_combout )))) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~1_sumout  & 
// (((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[49]~16_combout )))) ) + ( !\U5|hsv_converter|delta [6] ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~14  ))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~10  = CARRY(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~1_sumout  & ((!\U5|hsv_converter|delta [7] & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~9_sumout ))) 
// # (\U5|hsv_converter|delta [7] & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[49]~16_combout )))) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~1_sumout  & 
// (((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[49]~16_combout )))) ) + ( !\U5|hsv_converter|delta [6] ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~14  ))

	.dataa(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~1_sumout ),
	.datab(!\U5|hsv_converter|delta [7]),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[49]~16_combout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~9_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [6]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~9_sumout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~10 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~9 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~9 .lut_mask = 64'h000000FF0000078F;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N24
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~5 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~5_sumout  = SUM(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|selnose [102] & (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~5_sumout )) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|selnose [102] & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[50]~8_combout ) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[50]~0_combout )))) ) + ( 
// !\U5|hsv_converter|delta [7] ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~10  ))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~6  = CARRY(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|selnose [102] & (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~5_sumout )) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|selnose [102] & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[50]~8_combout ) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[50]~0_combout )))) ) + ( 
// !\U5|hsv_converter|delta [7] ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~10  ))

	.dataa(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~5_sumout ),
	.datab(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[50]~0_combout ),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|selnose [102]),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[50]~8_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [7]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~5_sumout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~6 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~5 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~5 .lut_mask = 64'h000000FF0000535F;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N27
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~1 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~1_sumout  = SUM(( VCC ) + ( GND ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~1 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N48
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[59]~17 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[59]~17_combout  = ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~9_sumout  & ( ((!\U5|hsv_converter|delta [7] & 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~1_sumout )) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[49]~16_combout ) ) ) # ( !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~9_sumout  & ( 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[49]~16_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~1_sumout ) # (\U5|hsv_converter|delta [7]))) ) )

	.dataa(!\U5|hsv_converter|delta [7]),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[49]~16_combout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~1_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[59]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[59]~17 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[59]~17 .lut_mask = 64'h050F050FAF0FAF0F;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[59]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N54
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[58]~20 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[58]~20_combout  = ( !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~1_sumout  & ( (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~13_sumout  & 
// !\U5|hsv_converter|delta [7]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~13_sumout ),
	.datad(!\U5|hsv_converter|delta [7]),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[58]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[58]~20 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[58]~20 .lut_mask = 64'h0F000F0000000000;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[58]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N33
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[58]~25 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[58]~25_combout  = ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~1_sumout  & ( \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[48]~24_combout  ) ) # ( 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~1_sumout  & ( (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[48]~24_combout  & \U5|hsv_converter|delta [7]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[48]~24_combout ),
	.datad(!\U5|hsv_converter|delta [7]),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[58]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[58]~25 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[58]~25 .lut_mask = 64'h000F000F0F0F0F0F;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[58]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N0
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[57]~33 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[57]~33_combout  = ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~1_sumout  & ( \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[47]~32_combout  ) ) # ( 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~1_sumout  & ( (!\U5|hsv_converter|delta [7] & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~17_sumout ))) # (\U5|hsv_converter|delta [7] & 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[47]~32_combout )) ) )

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[47]~32_combout ),
	.datac(!\U5|hsv_converter|delta [7]),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~17_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[57]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[57]~33 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[57]~33 .lut_mask = 64'h03F303F333333333;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[57]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N21
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[56]~39 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[56]~39_combout  = ( !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~1_sumout  & ( (!\U5|hsv_converter|delta [7] & 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~21_sumout ) ) )

	.dataa(!\U5|hsv_converter|delta [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~21_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[56]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[56]~39 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[56]~39 .lut_mask = 64'h00AA00AA00000000;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[56]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N27
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[56]~42 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[56]~42_combout  = ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~1_sumout  & ( \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[46]~41_combout  ) ) # ( 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~1_sumout  & ( (\U5|hsv_converter|delta [7] & \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[46]~41_combout ) ) )

	.dataa(!\U5|hsv_converter|delta [7]),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[46]~41_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[56]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[56]~42 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[56]~42 .lut_mask = 64'h050505050F0F0F0F;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[56]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N33
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[55]~50 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[55]~50_combout  = ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~1_sumout  & ( \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[45]~49_combout  ) ) # ( 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~1_sumout  & ( (!\U5|hsv_converter|delta [7] & (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~25_sumout )) # (\U5|hsv_converter|delta [7] & 
// ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[45]~49_combout ))) ) )

	.dataa(!\U5|hsv_converter|delta [7]),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~25_sumout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[45]~49_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[55]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[55]~50 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[55]~50 .lut_mask = 64'h0A5F0A5F00FF00FF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[55]~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N36
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[54]~57 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[54]~57_combout  = ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~1_sumout  & ( \U5|hsv_converter|Add2~25_sumout  ) ) # ( 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~1_sumout  & ( (!\U5|hsv_converter|delta [7] & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~29_sumout ))) # (\U5|hsv_converter|delta [7] & (\U5|hsv_converter|Add2~25_sumout )) ) 
// )

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Add2~25_sumout ),
	.datac(!\U5|hsv_converter|delta [7]),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~29_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[54]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[54]~57 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[54]~57 .lut_mask = 64'h03F303F333333333;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[54]~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N6
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~42 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~42_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~42_cout ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~42 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~42 .lut_mask = 64'h000000000000FFFF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N9
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~37 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~37_sumout  = SUM(( \U5|hsv_converter|Add2~33_sumout  ) + ( !\U5|hsv_converter|delta[0]~DUPLICATE_q  ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~42_cout  ))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~38  = CARRY(( \U5|hsv_converter|Add2~33_sumout  ) + ( !\U5|hsv_converter|delta[0]~DUPLICATE_q  ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~42_cout  ))

	.dataa(!\U5|hsv_converter|delta[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Add2~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~42_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~37_sumout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~38 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~37 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~37 .lut_mask = 64'h00005555000000FF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N12
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~33 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~33_sumout  = SUM(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~1_sumout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~33_sumout ))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~1_sumout  & (\U5|hsv_converter|Add2~29_sumout )) ) + ( !\U5|hsv_converter|delta [1] ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~38  ))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~34  = CARRY(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~1_sumout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~33_sumout ))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~1_sumout  & (\U5|hsv_converter|Add2~29_sumout )) ) + ( !\U5|hsv_converter|delta [1] ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~38  ))

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Add2~29_sumout ),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~1_sumout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~33_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [1]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~33_sumout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~34 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~33 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~33 .lut_mask = 64'h000000FF000003F3;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N15
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~29 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~29_sumout  = SUM(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~1_sumout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~29_sumout ))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~1_sumout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[54]~57_combout )) ) + ( !\U5|hsv_converter|delta [2] ) + ( 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~34  ))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~30  = CARRY(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~1_sumout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~29_sumout ))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~1_sumout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[54]~57_combout )) ) + ( !\U5|hsv_converter|delta [2] ) + ( 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~34  ))

	.dataa(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~1_sumout ),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[54]~57_combout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~29_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [2]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~29_sumout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~30 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~29 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~29 .lut_mask = 64'h000000FF000005AF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N18
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~25 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~25_sumout  = SUM(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~1_sumout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~25_sumout ))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~1_sumout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[55]~50_combout )) ) + ( !\U5|hsv_converter|delta [3] ) + ( 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~30  ))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~26  = CARRY(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~1_sumout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~25_sumout ))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~1_sumout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[55]~50_combout )) ) + ( !\U5|hsv_converter|delta [3] ) + ( 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~30  ))

	.dataa(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~1_sumout ),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[55]~50_combout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~25_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [3]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~25_sumout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~26 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~25 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~25 .lut_mask = 64'h000000FF000005AF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N21
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~21 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~21_sumout  = SUM(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~1_sumout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~21_sumout )))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~1_sumout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[56]~42_combout )) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[56]~39_combout ))) ) + ( 
// !\U5|hsv_converter|delta [4] ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~26  ))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~22  = CARRY(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~1_sumout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~21_sumout )))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~1_sumout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[56]~42_combout )) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[56]~39_combout ))) ) + ( 
// !\U5|hsv_converter|delta [4] ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~26  ))

	.dataa(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~1_sumout ),
	.datab(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[56]~39_combout ),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~21_sumout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[56]~42_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [4]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~21_sumout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~22 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~21 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~21 .lut_mask = 64'h000000FF00001B5F;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N24
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~17 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~17_sumout  = SUM(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~1_sumout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~17_sumout ))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~1_sumout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[57]~33_combout )) ) + ( !\U5|hsv_converter|delta [5] ) + ( 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~22  ))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~18  = CARRY(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~1_sumout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~17_sumout ))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~1_sumout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[57]~33_combout )) ) + ( !\U5|hsv_converter|delta [5] ) + ( 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~22  ))

	.dataa(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~1_sumout ),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[57]~33_combout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~17_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [5]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~17_sumout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~18 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~17 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~17 .lut_mask = 64'h000000FF000005AF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N27
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~13 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~13_sumout  = SUM(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~1_sumout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~13_sumout )))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~1_sumout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[58]~25_combout )) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[58]~20_combout ))) ) + ( 
// !\U5|hsv_converter|delta [6] ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~18  ))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~14  = CARRY(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~1_sumout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~13_sumout )))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~1_sumout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[58]~25_combout )) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[58]~20_combout ))) ) + ( 
// !\U5|hsv_converter|delta [6] ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~18  ))

	.dataa(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~1_sumout ),
	.datab(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[58]~20_combout ),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~13_sumout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[58]~25_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [6]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~13_sumout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~14 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~13 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~13 .lut_mask = 64'h000000FF00001B5F;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N30
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~9 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~9_sumout  = SUM(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~1_sumout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~9_sumout ))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~1_sumout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[59]~17_combout )) ) + ( !\U5|hsv_converter|delta [7] ) + ( 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~14  ))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~10  = CARRY(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~1_sumout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~9_sumout ))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~1_sumout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[59]~17_combout )) ) + ( !\U5|hsv_converter|delta [7] ) + ( 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~14  ))

	.dataa(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~1_sumout ),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[59]~17_combout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~9_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [7]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~9_sumout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~10 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~9 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~9 .lut_mask = 64'h000000FF000005AF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N42
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[60]~9 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[60]~9_combout  = ( !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~1_sumout  & ( (!\U5|hsv_converter|delta [7] & 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~5_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|delta [7]),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~5_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[60]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[60]~9 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[60]~9 .lut_mask = 64'h00F000F000000000;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[60]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N3
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[60]~10 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[60]~10_combout  = ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~1_sumout  & ( (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[50]~8_combout ) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[50]~0_combout ) ) ) # ( !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~1_sumout  & ( (\U5|hsv_converter|delta [7] & 
// ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[50]~8_combout ) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[50]~0_combout ))) ) )

	.dataa(!\U5|hsv_converter|delta [7]),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[50]~0_combout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[50]~8_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_13~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[60]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[60]~10 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[60]~10 .lut_mask = 64'h055505550FFF0FFF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[60]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N33
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~6 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~6_cout  = CARRY(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~1_sumout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~5_sumout )))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~1_sumout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[60]~10_combout )) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[60]~9_combout ))) ) + ( VCC ) + 
// ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~10  ))

	.dataa(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~1_sumout ),
	.datab(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[60]~9_combout ),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~5_sumout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[60]~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~6_cout ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~6 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~6 .lut_mask = 64'h0000000000001B5F;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N36
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~1 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~1_sumout  = SUM(( VCC ) + ( GND ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~1 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N42
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[69]~11 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[69]~11_combout  = ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~9_sumout  & ( !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~1_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[69]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[69]~11 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[69]~11 .lut_mask = 64'h00000000FF00FF00;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[69]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N54
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[69]~18 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[69]~18_combout  = ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~1_sumout  & ( \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[59]~17_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[59]~17_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[69]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[69]~18 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[69]~18 .lut_mask = 64'h000000000F0F0F0F;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[69]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N51
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[68]~26 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[68]~26_combout  = ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~1_sumout  & ( (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[58]~25_combout ) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[58]~20_combout ) ) ) # ( !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~1_sumout  & ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~13_sumout  ) )

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[58]~20_combout ),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~13_sumout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[58]~25_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[68]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[68]~26 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[68]~26 .lut_mask = 64'h0F0F0F0F33FF33FF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[68]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N12
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[67]~29 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[67]~29_combout  = ( !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~1_sumout  & ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~17_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~17_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[67]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[67]~29 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[67]~29 .lut_mask = 64'h00FF00FF00000000;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[67]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N45
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[67]~34 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[67]~34_combout  = ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~1_sumout  & ( \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[57]~33_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[57]~33_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[67]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[67]~34 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[67]~34 .lut_mask = 64'h0000000000FF00FF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[67]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N24
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[66]~43 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[66]~43_combout  = ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~1_sumout  & ( (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[56]~39_combout ) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[56]~42_combout ) ) ) # ( !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~1_sumout  & ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~21_sumout  ) )

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~21_sumout ),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[56]~42_combout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[56]~39_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[66]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[66]~43 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[66]~43 .lut_mask = 64'h333333330FFF0FFF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[66]~43 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N48
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[65]~48 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[65]~48_combout  = ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~25_sumout  & ( !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~25_sumout ),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[65]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[65]~48 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[65]~48 .lut_mask = 64'h0000FFFF00000000;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[65]~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N18
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[65]~51 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[65]~51_combout  = ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~1_sumout  & ( \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[55]~50_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[55]~50_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[65]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[65]~51 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[65]~51 .lut_mask = 64'h000000000F0F0F0F;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[65]~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N9
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[64]~58 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[64]~58_combout  = ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~1_sumout  & ( \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[54]~57_combout  ) ) # ( 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~1_sumout  & ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~29_sumout  ) )

	.dataa(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[54]~57_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~29_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[64]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[64]~58 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[64]~58 .lut_mask = 64'h00FF00FF55555555;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[64]~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N51
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[63]~63 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[63]~63_combout  = ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~1_sumout  & ( \U5|hsv_converter|Add2~29_sumout  ) ) # ( 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~1_sumout  & ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~33_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~33_sumout ),
	.datad(!\U5|hsv_converter|Add2~29_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[63]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[63]~63 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[63]~63 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[63]~63 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N6
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~42 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~42_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~42_cout ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~42 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~42 .lut_mask = 64'h000000000000FFFF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N9
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~37 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~37_sumout  = SUM(( \U5|hsv_converter|Add2~37_sumout  ) + ( !\U5|hsv_converter|delta[0]~DUPLICATE_q  ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~42_cout  ))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~38  = CARRY(( \U5|hsv_converter|Add2~37_sumout  ) + ( !\U5|hsv_converter|delta[0]~DUPLICATE_q  ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~42_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|delta[0]~DUPLICATE_q ),
	.datad(!\U5|hsv_converter|Add2~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~42_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~37_sumout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~38 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~37 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~37 .lut_mask = 64'h00000F0F000000FF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N12
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~33 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~33_sumout  = SUM(( !\U5|hsv_converter|delta [1] ) + ( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~1_sumout  & 
// ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~37_sumout ))) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~1_sumout  & (\U5|hsv_converter|Add2~33_sumout )) ) + ( 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~38  ))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~34  = CARRY(( !\U5|hsv_converter|delta [1] ) + ( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~1_sumout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~37_sumout 
// ))) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~1_sumout  & (\U5|hsv_converter|Add2~33_sumout )) ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~38  ))

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~1_sumout ),
	.datac(!\U5|hsv_converter|Add2~33_sumout ),
	.datad(!\U5|hsv_converter|delta [1]),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~37_sumout ),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~33_sumout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~34 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~33 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~33 .lut_mask = 64'h0000FC300000FF00;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N15
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~29 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~29_sumout  = SUM(( !\U5|hsv_converter|delta [2] ) + ( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~1_sumout  & 
// ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~33_sumout ))) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~1_sumout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[63]~63_combout )) ) + ( 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~34  ))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~30  = CARRY(( !\U5|hsv_converter|delta [2] ) + ( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~1_sumout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~33_sumout 
// ))) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~1_sumout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[63]~63_combout )) ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~34  ))

	.dataa(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[63]~63_combout ),
	.datab(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~1_sumout ),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~33_sumout ),
	.datad(!\U5|hsv_converter|delta [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~29_sumout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~30 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~29 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~29 .lut_mask = 64'h0000E2E20000FF00;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N18
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~25 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~25_sumout  = SUM(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~1_sumout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~29_sumout ))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~1_sumout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[64]~58_combout )) ) + ( !\U5|hsv_converter|delta [3] ) + ( 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~30  ))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~26  = CARRY(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~1_sumout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~29_sumout ))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~1_sumout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[64]~58_combout )) ) + ( !\U5|hsv_converter|delta [3] ) + ( 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~30  ))

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~1_sumout ),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[64]~58_combout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~29_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [3]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~25_sumout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~26 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~25 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~25 .lut_mask = 64'h000000FF000003CF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N21
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~21 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~21_sumout  = SUM(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~1_sumout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~25_sumout )))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~1_sumout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[65]~51_combout )) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[65]~48_combout ))) ) + ( 
// !\U5|hsv_converter|delta [4] ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~26  ))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~22  = CARRY(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~1_sumout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~25_sumout )))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~1_sumout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[65]~51_combout )) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[65]~48_combout ))) ) + ( 
// !\U5|hsv_converter|delta [4] ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~26  ))

	.dataa(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[65]~48_combout ),
	.datab(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~1_sumout ),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~25_sumout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[65]~51_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [4]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~21_sumout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~22 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~21 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~21 .lut_mask = 64'h000000FF00001D3F;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N24
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~17 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~17_sumout  = SUM(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~1_sumout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~21_sumout ))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~1_sumout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[66]~43_combout )) ) + ( !\U5|hsv_converter|delta [5] ) + ( 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~22  ))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~18  = CARRY(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~1_sumout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~21_sumout ))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~1_sumout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[66]~43_combout )) ) + ( !\U5|hsv_converter|delta [5] ) + ( 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~22  ))

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~1_sumout ),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[66]~43_combout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~21_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [5]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~17_sumout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~18 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~17 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~17 .lut_mask = 64'h000000FF000003CF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N27
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~13 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~13_sumout  = SUM(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~1_sumout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~17_sumout )))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~1_sumout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[67]~34_combout )) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[67]~29_combout ))) ) + ( 
// !\U5|hsv_converter|delta [6] ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~18  ))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~14  = CARRY(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~1_sumout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~17_sumout )))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~1_sumout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[67]~34_combout )) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[67]~29_combout ))) ) + ( 
// !\U5|hsv_converter|delta [6] ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~18  ))

	.dataa(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[67]~29_combout ),
	.datab(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~1_sumout ),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~17_sumout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[67]~34_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [6]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~13_sumout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~14 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~13 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~13 .lut_mask = 64'h000000FF00001D3F;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N30
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~9 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~9_sumout  = SUM(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~1_sumout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~13_sumout ))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~1_sumout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[68]~26_combout )) ) + ( !\U5|hsv_converter|delta [7] ) + ( 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~14  ))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~10  = CARRY(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~1_sumout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~13_sumout ))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~1_sumout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[68]~26_combout )) ) + ( !\U5|hsv_converter|delta [7] ) + ( 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~14  ))

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~1_sumout ),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[68]~26_combout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~13_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [7]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~9_sumout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~10 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~9 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~9 .lut_mask = 64'h000000FF000003CF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N33
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~6 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~6_cout  = CARRY(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~1_sumout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~9_sumout )) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~1_sumout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[69]~18_combout ) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[69]~11_combout )))) ) + ( VCC ) + 
// ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~10  ))

	.dataa(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~9_sumout ),
	.datab(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~1_sumout ),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[69]~11_combout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[69]~18_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~6_cout ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~6 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~6 .lut_mask = 64'h0000000000004777;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N36
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~1 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~1_sumout  = SUM(( VCC ) + ( GND ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~1 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N51
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[77]~35 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[77]~35_combout  = ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~17_sumout  & ( ((!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~1_sumout ) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[67]~34_combout )) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[67]~29_combout ) ) ) # ( !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~17_sumout  & ( 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~1_sumout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[67]~34_combout ) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[67]~29_combout ))) ) )

	.dataa(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[67]~29_combout ),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~1_sumout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[67]~34_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[77]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[77]~35 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[77]~35 .lut_mask = 64'h050F050FF5FFF5FF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[77]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N0
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[76]~38 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[76]~38_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~21_sumout  & !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~1_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~21_sumout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[76]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[76]~38 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[76]~38 .lut_mask = 64'h0F000F000F000F00;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[76]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y24_N57
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[76]~44 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[76]~44_combout  = ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~1_sumout  & ( \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[66]~43_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[66]~43_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[76]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[76]~44 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[76]~44 .lut_mask = 64'h000000000F0F0F0F;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[76]~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N45
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[75]~52 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[75]~52_combout  = ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~25_sumout  & ( ((!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~1_sumout ) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[65]~51_combout )) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[65]~48_combout ) ) ) # ( !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~25_sumout  & ( 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~1_sumout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[65]~51_combout ) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[65]~48_combout ))) ) )

	.dataa(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[65]~48_combout ),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[65]~51_combout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~1_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[75]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[75]~52 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[75]~52 .lut_mask = 64'h005F005FFF5FFF5F;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[75]~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N57
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[74]~56 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[74]~56_combout  = ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~29_sumout  & ( !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~1_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[74]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[74]~56 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[74]~56 .lut_mask = 64'h00000000FF00FF00;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[74]~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N42
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[74]~59 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[74]~59_combout  = ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~1_sumout  & ( \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[64]~58_combout  ) )

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[64]~58_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[74]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[74]~59 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[74]~59 .lut_mask = 64'h0000000033333333;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[74]~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y24_N0
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[73]~64 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[73]~64_combout  = ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~1_sumout  & ( \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[63]~63_combout  ) ) # ( 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~1_sumout  & ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~33_sumout  ) )

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[63]~63_combout ),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~33_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[73]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[73]~64 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[73]~64 .lut_mask = 64'h00FF00FF33333333;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[73]~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N54
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[72]~68 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[72]~68_combout  = ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~37_sumout  & ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~1_sumout  & ( 
// \U5|hsv_converter|Add2~33_sumout  ) ) ) # ( !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~37_sumout  & ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~1_sumout  & ( \U5|hsv_converter|Add2~33_sumout  ) ) ) # ( 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~37_sumout  & ( !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Add2~33_sumout ),
	.datae(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~37_sumout ),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[72]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[72]~68 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[72]~68 .lut_mask = 64'h0000FFFF00FF00FF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[72]~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y24_N6
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~42 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~42_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~42_cout ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~42 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~42 .lut_mask = 64'h000000000000FFFF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y24_N9
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~37 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~37_sumout  = SUM(( \U5|hsv_converter|Add2~41_sumout  ) + ( !\U5|hsv_converter|delta[0]~DUPLICATE_q  ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~42_cout  ))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~38  = CARRY(( \U5|hsv_converter|Add2~41_sumout  ) + ( !\U5|hsv_converter|delta[0]~DUPLICATE_q  ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~42_cout  ))

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Add2~41_sumout ),
	.datac(!\U5|hsv_converter|delta[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~42_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~37_sumout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~38 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~37 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~37 .lut_mask = 64'h00000F0F00003333;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y24_N12
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~33 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~33_sumout  = SUM(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~1_sumout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~37_sumout ))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~1_sumout  & (\U5|hsv_converter|Add2~37_sumout )) ) + ( !\U5|hsv_converter|delta [1] ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~38  ))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~34  = CARRY(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~1_sumout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~37_sumout ))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~1_sumout  & (\U5|hsv_converter|Add2~37_sumout )) ) + ( !\U5|hsv_converter|delta [1] ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~38  ))

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~1_sumout ),
	.datac(!\U5|hsv_converter|Add2~37_sumout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~37_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [1]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~33_sumout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~34 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~33 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~33 .lut_mask = 64'h000000FF000003CF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y24_N15
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~29 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~29_sumout  = SUM(( !\U5|hsv_converter|delta [2] ) + ( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~1_sumout  & 
// ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~33_sumout ))) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~1_sumout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[72]~68_combout )) ) + ( 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~34  ))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~30  = CARRY(( !\U5|hsv_converter|delta [2] ) + ( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~1_sumout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~33_sumout 
// ))) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~1_sumout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[72]~68_combout )) ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~34  ))

	.dataa(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[72]~68_combout ),
	.datab(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~1_sumout ),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~33_sumout ),
	.datad(!\U5|hsv_converter|delta [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~29_sumout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~30 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~29 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~29 .lut_mask = 64'h0000E2E20000FF00;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y24_N18
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~25 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~25_sumout  = SUM(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~1_sumout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~29_sumout ))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~1_sumout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[73]~64_combout )) ) + ( !\U5|hsv_converter|delta [3] ) + ( 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~30  ))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~26  = CARRY(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~1_sumout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~29_sumout ))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~1_sumout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[73]~64_combout )) ) + ( !\U5|hsv_converter|delta [3] ) + ( 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~30  ))

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~1_sumout ),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[73]~64_combout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~29_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [3]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~25_sumout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~26 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~25 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~25 .lut_mask = 64'h000000FF000003CF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y24_N21
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~21 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~21_sumout  = SUM(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~1_sumout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~25_sumout )))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~1_sumout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[74]~59_combout )) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[74]~56_combout ))) ) + ( 
// !\U5|hsv_converter|delta [4] ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~26  ))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~22  = CARRY(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~1_sumout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~25_sumout )))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~1_sumout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[74]~59_combout )) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[74]~56_combout ))) ) + ( 
// !\U5|hsv_converter|delta [4] ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~26  ))

	.dataa(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[74]~56_combout ),
	.datab(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~1_sumout ),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~25_sumout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[74]~59_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [4]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~21_sumout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~22 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~21 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~21 .lut_mask = 64'h000000FF00001D3F;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y24_N24
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~17 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~17_sumout  = SUM(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~1_sumout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~21_sumout ))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~1_sumout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[75]~52_combout )) ) + ( !\U5|hsv_converter|delta [5] ) + ( 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~22  ))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~18  = CARRY(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~1_sumout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~21_sumout ))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~1_sumout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[75]~52_combout )) ) + ( !\U5|hsv_converter|delta [5] ) + ( 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~22  ))

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~1_sumout ),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[75]~52_combout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~21_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [5]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~17_sumout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~18 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~17 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~17 .lut_mask = 64'h000000FF000003CF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y24_N27
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~13 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~13_sumout  = SUM(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~1_sumout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~17_sumout )))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~1_sumout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[76]~44_combout )) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[76]~38_combout ))) ) + ( 
// !\U5|hsv_converter|delta [6] ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~18  ))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~14  = CARRY(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~1_sumout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~17_sumout )))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~1_sumout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[76]~44_combout )) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[76]~38_combout ))) ) + ( 
// !\U5|hsv_converter|delta [6] ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~18  ))

	.dataa(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[76]~38_combout ),
	.datab(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~1_sumout ),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~17_sumout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[76]~44_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [6]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~13_sumout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~14 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~13 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~13 .lut_mask = 64'h000000FF00001D3F;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y24_N30
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~9 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~9_sumout  = SUM(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~1_sumout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~13_sumout ))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~1_sumout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[77]~35_combout )) ) + ( !\U5|hsv_converter|delta [7] ) + ( 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~14  ))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~10  = CARRY(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~1_sumout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~13_sumout ))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~1_sumout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[77]~35_combout )) ) + ( !\U5|hsv_converter|delta [7] ) + ( 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~14  ))

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~1_sumout ),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[77]~35_combout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~13_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [7]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~9_sumout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~10 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~9 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~9 .lut_mask = 64'h000000FF000003CF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N48
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[78]~19 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[78]~19_combout  = (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~1_sumout  & \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~13_sumout )

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~1_sumout ),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[78]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[78]~19 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[78]~19 .lut_mask = 64'h00CC00CC00CC00CC;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[78]~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N54
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[78]~27 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[78]~27_combout  = ( \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[68]~26_combout  & ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~1_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[68]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[78]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[78]~27 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[78]~27 .lut_mask = 64'h0000000000FF00FF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[78]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y24_N33
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~6 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~6_cout  = CARRY(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~1_sumout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~9_sumout )) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~1_sumout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[78]~27_combout ) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[78]~19_combout )))) ) + ( VCC ) + 
// ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~10  ))

	.dataa(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~9_sumout ),
	.datab(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~1_sumout ),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[78]~19_combout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[78]~27_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~6_cout ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~6 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~6 .lut_mask = 64'h0000000000004777;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y24_N36
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~1 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~1_sumout  = SUM(( VCC ) + ( GND ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~1 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N0
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[87]~28 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[87]~28_combout  = ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~13_sumout  & ( !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~1_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[87]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[87]~28 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[87]~28 .lut_mask = 64'h00000000FF00FF00;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[87]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y24_N42
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[87]~36 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[87]~36_combout  = ( \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[77]~35_combout  & ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~1_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[77]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[87]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[87]~36 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[87]~36 .lut_mask = 64'h0000000000FF00FF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[87]~36 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N3
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[86]~45 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[86]~45_combout  = ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~17_sumout  & ( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~1_sumout ) # 
// ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[76]~38_combout ) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[76]~44_combout )) ) ) # ( !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~17_sumout  & ( 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~1_sumout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[76]~38_combout ) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[76]~44_combout ))) ) )

	.dataa(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~1_sumout ),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[76]~44_combout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[76]~38_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[86]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[86]~45 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[86]~45 .lut_mask = 64'h05550555AFFFAFFF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[86]~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N45
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[85]~47 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[85]~47_combout  = ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~21_sumout  & ( !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~1_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[85]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[85]~47 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[85]~47 .lut_mask = 64'h00000000FF00FF00;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[85]~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N6
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[85]~53 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[85]~53_combout  = ( \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[75]~52_combout  & ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~1_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[75]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[85]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[85]~53 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[85]~53 .lut_mask = 64'h0000000000FF00FF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[85]~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N57
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[84]~60 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[84]~60_combout  = ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~25_sumout  & ( ((!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~1_sumout ) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[74]~56_combout )) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[74]~59_combout ) ) ) # ( !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~25_sumout  & ( 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~1_sumout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[74]~56_combout ) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[74]~59_combout ))) ) )

	.dataa(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[74]~59_combout ),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[74]~56_combout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~1_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[84]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[84]~60 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[84]~60 .lut_mask = 64'h005F005FFF5FFF5F;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[84]~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y25_N39
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[83]~62 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[83]~62_combout  = ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~29_sumout  & ( !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~29_sumout ),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[83]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[83]~62 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[83]~62 .lut_mask = 64'h0000FFFF00000000;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[83]~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N3
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[83]~65 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[83]~65_combout  = ( \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[73]~64_combout  & ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~1_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[73]~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[83]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[83]~65 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[83]~65 .lut_mask = 64'h0000000000FF00FF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[83]~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N45
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[82]~69 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[82]~69_combout  = ( \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[72]~68_combout  & ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~1_sumout  ) ) # ( 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[72]~68_combout  & ( !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~1_sumout  & ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~33_sumout  ) ) ) # ( 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[72]~68_combout  & ( !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~1_sumout  & ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~33_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~33_sumout ),
	.datad(gnd),
	.datae(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[72]~68_combout ),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[82]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[82]~69 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[82]~69 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[82]~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y25_N57
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[81]~71 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[81]~71_combout  = ( \U5|hsv_converter|Add2~37_sumout  & ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~1_sumout  ) ) # ( \U5|hsv_converter|Add2~37_sumout  & ( 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~1_sumout  & ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~37_sumout  ) ) ) # ( !\U5|hsv_converter|Add2~37_sumout  & ( 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~1_sumout  & ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~37_sumout  ) ) )

	.dataa(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~37_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\U5|hsv_converter|Add2~37_sumout ),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[81]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[81]~71 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[81]~71 .lut_mask = 64'h555555550000FFFF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[81]~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N6
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~42 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~42_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~42_cout ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~42 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~42 .lut_mask = 64'h000000000000FFFF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N9
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~37 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~37_sumout  = SUM(( \U5|hsv_converter|Add2~45_sumout  ) + ( !\U5|hsv_converter|delta [0] ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~42_cout  ))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~38  = CARRY(( \U5|hsv_converter|Add2~45_sumout  ) + ( !\U5|hsv_converter|delta [0] ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~42_cout  ))

	.dataa(gnd),
	.datab(!\U5|hsv_converter|delta [0]),
	.datac(!\U5|hsv_converter|Add2~45_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~42_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~37_sumout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~38 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~37 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~37 .lut_mask = 64'h0000333300000F0F;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N12
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~33 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~33_sumout  = SUM(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~1_sumout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~37_sumout ))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~1_sumout  & (\U5|hsv_converter|Add2~41_sumout )) ) + ( !\U5|hsv_converter|delta [1] ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~38  ))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~34  = CARRY(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~1_sumout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~37_sumout ))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~1_sumout  & (\U5|hsv_converter|Add2~41_sumout )) ) + ( !\U5|hsv_converter|delta [1] ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~38  ))

	.dataa(!\U5|hsv_converter|Add2~41_sumout ),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~37_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [1]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~33_sumout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~34 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~33 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~33 .lut_mask = 64'h000000FF000005F5;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N15
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~29 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~29_sumout  = SUM(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~1_sumout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~33_sumout ))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~1_sumout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[81]~71_combout )) ) + ( !\U5|hsv_converter|delta [2] ) + ( 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~34  ))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~30  = CARRY(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~1_sumout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~33_sumout ))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~1_sumout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[81]~71_combout )) ) + ( !\U5|hsv_converter|delta [2] ) + ( 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~34  ))

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[81]~71_combout ),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~33_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [2]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~29_sumout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~30 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~29 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~29 .lut_mask = 64'h000000FF000003F3;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N18
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~25 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~25_sumout  = SUM(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~1_sumout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~29_sumout ))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~1_sumout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[82]~69_combout )) ) + ( !\U5|hsv_converter|delta [3] ) + ( 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~30  ))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~26  = CARRY(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~1_sumout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~29_sumout ))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~1_sumout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[82]~69_combout )) ) + ( !\U5|hsv_converter|delta [3] ) + ( 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~30  ))

	.dataa(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[82]~69_combout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~29_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [3]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~25_sumout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~26 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~25 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~25 .lut_mask = 64'h000000FF000005AF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N21
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~21 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~21_sumout  = SUM(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~1_sumout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~25_sumout )))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~1_sumout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[83]~65_combout )) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[83]~62_combout ))) ) + ( 
// !\U5|hsv_converter|delta [4] ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~26  ))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~22  = CARRY(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~1_sumout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~25_sumout )))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~1_sumout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[83]~65_combout )) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[83]~62_combout ))) ) + ( 
// !\U5|hsv_converter|delta [4] ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~26  ))

	.dataa(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[83]~62_combout ),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~25_sumout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[83]~65_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [4]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~21_sumout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~22 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~21 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~21 .lut_mask = 64'h000000FF00001B5F;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N24
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~17 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~17_sumout  = SUM(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~1_sumout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~21_sumout ))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~1_sumout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[84]~60_combout )) ) + ( !\U5|hsv_converter|delta [5] ) + ( 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~22  ))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~18  = CARRY(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~1_sumout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~21_sumout ))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~1_sumout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[84]~60_combout )) ) + ( !\U5|hsv_converter|delta [5] ) + ( 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~22  ))

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[84]~60_combout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~21_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [5]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~17_sumout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~18 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~17 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~17 .lut_mask = 64'h000000FF000003CF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N27
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~13 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~13_sumout  = SUM(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~1_sumout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~17_sumout )) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~1_sumout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[85]~53_combout ) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[85]~47_combout )))) ) + ( 
// !\U5|hsv_converter|delta [6] ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~18  ))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~14  = CARRY(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~1_sumout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~17_sumout )) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~1_sumout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[85]~53_combout ) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[85]~47_combout )))) ) + ( 
// !\U5|hsv_converter|delta [6] ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~18  ))

	.dataa(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~17_sumout ),
	.datab(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[85]~47_combout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[85]~53_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [6]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~13_sumout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~14 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~13 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~13 .lut_mask = 64'h000000FF00004777;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N30
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~9 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~9_sumout  = SUM(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~1_sumout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~13_sumout ))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~1_sumout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[86]~45_combout )) ) + ( !\U5|hsv_converter|delta [7] ) + ( 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~14  ))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~10  = CARRY(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~1_sumout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~13_sumout ))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~1_sumout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[86]~45_combout )) ) + ( !\U5|hsv_converter|delta [7] ) + ( 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~14  ))

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[86]~45_combout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~13_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [7]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~9_sumout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~10 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~9 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~9 .lut_mask = 64'h000000FF000003CF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N33
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~6 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~6_cout  = CARRY(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~1_sumout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~9_sumout )) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~1_sumout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[87]~36_combout ) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[87]~28_combout )))) ) + ( VCC ) + 
// ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~10  ))

	.dataa(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~9_sumout ),
	.datab(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[87]~28_combout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[87]~36_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~6_cout ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~6 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~6 .lut_mask = 64'h0000000000004777;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N36
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~1 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~1_sumout  = SUM(( VCC ) + ( GND ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~1 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N6
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[96]~37 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[96]~37_combout  = ( !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~1_sumout  & ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~13_sumout  ) )

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~13_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[96]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[96]~37 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[96]~37 .lut_mask = 64'h3333333300000000;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[96]~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N48
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[96]~46 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[96]~46_combout  = ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~1_sumout  & ( \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[86]~45_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[86]~45_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[96]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[96]~46 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[96]~46 .lut_mask = 64'h0000000000FF00FF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[96]~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N0
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[95]~54 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[95]~54_combout  = ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~17_sumout  & ( ((!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~1_sumout ) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[85]~53_combout )) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[85]~47_combout ) ) ) # ( !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~17_sumout  & ( 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~1_sumout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[85]~53_combout ) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[85]~47_combout ))) ) )

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[85]~47_combout ),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[85]~53_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[95]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[95]~54 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[95]~54 .lut_mask = 64'h030F030FF3FFF3FF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[95]~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y24_N48
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[94]~55 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[94]~55_combout  = ( !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~1_sumout  & ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~21_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~21_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[94]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[94]~55 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[94]~55 .lut_mask = 64'h00FF00FF00000000;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[94]~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N54
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[94]~61 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[94]~61_combout  = ( \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[84]~60_combout  & ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[84]~60_combout ),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[94]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[94]~61 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[94]~61 .lut_mask = 64'h000000000000FFFF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[94]~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y24_N54
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[93]~66 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[93]~66_combout  = ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~25_sumout  & ( ((!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~1_sumout ) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[83]~65_combout )) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[83]~62_combout ) ) ) # ( !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~25_sumout  & ( 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~1_sumout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[83]~65_combout ) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[83]~62_combout ))) ) )

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[83]~62_combout ),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[83]~65_combout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[93]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[93]~66 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[93]~66 .lut_mask = 64'h003F003FFF3FFF3F;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[93]~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y24_N51
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[92]~67 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[92]~67_combout  = ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~29_sumout  & ( !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[92]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[92]~67 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[92]~67 .lut_mask = 64'h00000000FF00FF00;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[92]~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N24
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[92]~70 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[92]~70_combout  = ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~1_sumout  & ( \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[82]~69_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[82]~69_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[92]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[92]~70 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[92]~70 .lut_mask = 64'h000000000F0F0F0F;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[92]~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y24_N3
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[91]~72 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[91]~72_combout  = ( \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[81]~71_combout  & ( (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~1_sumout ) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~33_sumout ) ) ) # ( !\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[81]~71_combout  & ( (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~33_sumout  & 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~1_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~33_sumout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[81]~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[91]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[91]~72 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[91]~72 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[91]~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y24_N45
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[90]~73 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[90]~73_combout  = ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~37_sumout  & ( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~1_sumout ) # 
// (\U5|hsv_converter|Add2~41_sumout ) ) ) # ( !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~37_sumout  & ( (\U5|hsv_converter|Add2~41_sumout  & \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~1_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Add2~41_sumout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[90]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[90]~73 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[90]~73 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[90]~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N12
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~42 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~42_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~42_cout ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~42 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~42 .lut_mask = 64'h000000000000FFFF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N15
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~37 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~37_sumout  = SUM(( \U5|hsv_converter|Add2~49_sumout  ) + ( !\U5|hsv_converter|delta[0]~DUPLICATE_q  ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~42_cout  ))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~38  = CARRY(( \U5|hsv_converter|Add2~49_sumout  ) + ( !\U5|hsv_converter|delta[0]~DUPLICATE_q  ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~42_cout  ))

	.dataa(!\U5|hsv_converter|delta[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Add2~49_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~42_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~37_sumout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~38 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~37 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~37 .lut_mask = 64'h0000555500000F0F;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N18
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~33 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~33_sumout  = SUM(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~1_sumout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~37_sumout ))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~1_sumout  & (\U5|hsv_converter|Add2~45_sumout )) ) + ( !\U5|hsv_converter|delta [1] ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~38  ))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~34  = CARRY(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~1_sumout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~37_sumout ))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~1_sumout  & (\U5|hsv_converter|Add2~45_sumout )) ) + ( !\U5|hsv_converter|delta [1] ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~38  ))

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Add2~45_sumout ),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~37_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [1]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~33_sumout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~34 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~33 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~33 .lut_mask = 64'h000000FF000003F3;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N21
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~29 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~29_sumout  = SUM(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~1_sumout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~33_sumout ))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~1_sumout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[90]~73_combout )) ) + ( !\U5|hsv_converter|delta [2] ) + ( 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~34  ))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~30  = CARRY(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~1_sumout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~33_sumout ))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~1_sumout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[90]~73_combout )) ) + ( !\U5|hsv_converter|delta [2] ) + ( 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~34  ))

	.dataa(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[90]~73_combout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~33_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [2]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~29_sumout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~30 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~29 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~29 .lut_mask = 64'h000000FF000005AF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N24
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~25 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~25_sumout  = SUM(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~1_sumout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~29_sumout ))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~1_sumout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[91]~72_combout )) ) + ( !\U5|hsv_converter|delta [3] ) + ( 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~30  ))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~26  = CARRY(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~1_sumout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~29_sumout ))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~1_sumout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[91]~72_combout )) ) + ( !\U5|hsv_converter|delta [3] ) + ( 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~30  ))

	.dataa(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[91]~72_combout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~29_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [3]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~25_sumout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~26 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~25 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~25 .lut_mask = 64'h000000FF000005AF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N27
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~21 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~21_sumout  = SUM(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~1_sumout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~25_sumout )))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~1_sumout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[92]~70_combout )) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[92]~67_combout ))) ) + ( 
// !\U5|hsv_converter|delta [4] ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~26  ))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~22  = CARRY(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~1_sumout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~25_sumout )))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~1_sumout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[92]~70_combout )) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[92]~67_combout ))) ) + ( 
// !\U5|hsv_converter|delta [4] ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~26  ))

	.dataa(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[92]~67_combout ),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~25_sumout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[92]~70_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [4]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~21_sumout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~22 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~21 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~21 .lut_mask = 64'h000000FF00001B5F;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N30
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~17 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~17_sumout  = SUM(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~1_sumout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~21_sumout ))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~1_sumout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[93]~66_combout )) ) + ( !\U5|hsv_converter|delta [5] ) + ( 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~22  ))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~18  = CARRY(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~1_sumout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~21_sumout ))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~1_sumout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[93]~66_combout )) ) + ( !\U5|hsv_converter|delta [5] ) + ( 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~22  ))

	.dataa(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[93]~66_combout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~21_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [5]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~17_sumout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~18 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~17 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~17 .lut_mask = 64'h000000FF000005AF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N33
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~13 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~13_sumout  = SUM(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~1_sumout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~17_sumout )))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~1_sumout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[94]~61_combout )) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[94]~55_combout ))) ) + ( 
// !\U5|hsv_converter|delta [6] ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~18  ))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~14  = CARRY(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~1_sumout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~17_sumout )))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~1_sumout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[94]~61_combout )) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[94]~55_combout ))) ) + ( 
// !\U5|hsv_converter|delta [6] ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~18  ))

	.dataa(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[94]~55_combout ),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~17_sumout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[94]~61_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [6]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~13_sumout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~14 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~13 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~13 .lut_mask = 64'h000000FF00001B5F;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N36
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~9 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~9_sumout  = SUM(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~1_sumout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~13_sumout ))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~1_sumout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[95]~54_combout )) ) + ( !\U5|hsv_converter|delta [7] ) + ( 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~14  ))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~10  = CARRY(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~1_sumout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~13_sumout ))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~1_sumout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[95]~54_combout )) ) + ( !\U5|hsv_converter|delta [7] ) + ( 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~14  ))

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[95]~54_combout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~13_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [7]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~9_sumout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~10 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~9 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~9 .lut_mask = 64'h000000FF000003CF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N39
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~6 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~6_cout  = CARRY(( VCC ) + ( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~1_sumout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~9_sumout )) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~1_sumout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[96]~46_combout ) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[96]~37_combout )))) ) + ( 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~10  ))

	.dataa(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~9_sumout ),
	.datab(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[96]~37_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[96]~46_combout ),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~6_cout ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~6 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~6 .lut_mask = 64'h0000B8880000FFFF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N42
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1_sumout  = SUM(( VCC ) + ( GND ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N21
cyclonev_lcell_comb \U5|hsv_converter|Add4~0 (
// Equation(s):
// \U5|hsv_converter|Add4~0_combout  = ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1_sumout  & ( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~1_sumout  & ((!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~1_sumout 
// ) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~1_sumout ))) ) ) # ( !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1_sumout  & ( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~1_sumout  & 
// ((!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~1_sumout ) # ((!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~1_sumout ) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~1_sumout )))) ) )

	.dataa(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~1_sumout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~1_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Add4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Add4~0 .extended_lut = "off";
defparam \U5|hsv_converter|Add4~0 .lut_mask = 64'hFE00FE00FC00FC00;
defparam \U5|hsv_converter|Add4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N30
cyclonev_lcell_comb \U5|hsv_converter|h_out~3 (
// Equation(s):
// \U5|hsv_converter|h_out~3_combout  = ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~1_sumout  & ( \U5|hsv_converter|Add4~0_combout  & ( (!\U5|hsv_converter|Equal0~2_combout  & (\U5|hsv_converter|h_out~2_combout  & 
// ((\U5|hsv_converter|max_channel_d.00~q ) # (\U5|hsv_converter|Add2~1_sumout )))) ) ) ) # ( !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~1_sumout  & ( \U5|hsv_converter|Add4~0_combout  & ( (!\U5|hsv_converter|Equal0~2_combout  & 
// ((!\U5|hsv_converter|max_channel_d.00~q ) # (\U5|hsv_converter|h_out~2_combout ))) ) ) ) # ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~1_sumout  & ( !\U5|hsv_converter|Add4~0_combout  & ( (!\U5|hsv_converter|Equal0~2_combout  & 
// ((!\U5|hsv_converter|max_channel_d.00~q  & (\U5|hsv_converter|Add2~1_sumout )) # (\U5|hsv_converter|max_channel_d.00~q  & ((\U5|hsv_converter|h_out~2_combout ))))) ) ) ) # ( !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~1_sumout  & ( 
// !\U5|hsv_converter|Add4~0_combout  & ( (!\U5|hsv_converter|Equal0~2_combout  & (((!\U5|hsv_converter|Add2~1_sumout  & !\U5|hsv_converter|max_channel_d.00~q )) # (\U5|hsv_converter|h_out~2_combout ))) ) ) )

	.dataa(!\U5|hsv_converter|Equal0~2_combout ),
	.datab(!\U5|hsv_converter|Add2~1_sumout ),
	.datac(!\U5|hsv_converter|max_channel_d.00~q ),
	.datad(!\U5|hsv_converter|h_out~2_combout ),
	.datae(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_14~1_sumout ),
	.dataf(!\U5|hsv_converter|Add4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|h_out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|h_out~3 .extended_lut = "off";
defparam \U5|hsv_converter|h_out~3 .lut_mask = 64'h80AA202AA0AA002A;
defparam \U5|hsv_converter|h_out~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y22_N31
dffeas \U5|hsv_converter|h_out[8] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U5|hsv_converter|h_out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|hsv_converter|h_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|hsv_converter|h_out[8] .is_wysiwyg = "true";
defparam \U5|hsv_converter|h_out[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N15
cyclonev_lcell_comb \u_display|temp_value[8]~feeder (
// Equation(s):
// \u_display|temp_value[8]~feeder_combout  = \U5|hsv_converter|h_out [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|h_out [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|temp_value[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|temp_value[8]~feeder .extended_lut = "off";
defparam \u_display|temp_value[8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u_display|temp_value[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N24
cyclonev_lcell_comb \U5|hsv_converter|h_out~4 (
// Equation(s):
// \U5|hsv_converter|h_out~4_combout  = ( \U5|hsv_converter|Add8~0_combout  & ( (!\U5|hsv_converter|h_out[3]~0_combout  & ((!\U5|hsv_converter|Add12~0_combout  $ (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~1_sumout )))) # 
// (\U5|hsv_converter|h_out[3]~0_combout  & (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~1_sumout )) ) ) # ( !\U5|hsv_converter|Add8~0_combout  & ( (!\U5|hsv_converter|h_out[3]~0_combout  & ((!\U5|hsv_converter|Add12~0_combout  $ 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~1_sumout )))) # (\U5|hsv_converter|h_out[3]~0_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~1_sumout )) ) )

	.dataa(!\U5|hsv_converter|h_out[3]~0_combout ),
	.datab(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_15~1_sumout ),
	.datac(!\U5|hsv_converter|Add12~0_combout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_15~1_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Add8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|h_out~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|h_out~4 .extended_lut = "off";
defparam \U5|hsv_converter|h_out~4 .lut_mask = 64'hB11BB11BE44EE44E;
defparam \U5|hsv_converter|h_out~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y22_N34
dffeas \U5|hsv_converter|max_channel_d.00~DUPLICATE (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U5|hsv_converter|max_channel.00~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|hsv_converter|max_channel_d.00~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U5|hsv_converter|max_channel_d.00~DUPLICATE .is_wysiwyg = "true";
defparam \U5|hsv_converter|max_channel_d.00~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N24
cyclonev_lcell_comb \U5|hsv_converter|Add4~1 (
// Equation(s):
// \U5|hsv_converter|Add4~1_combout  = ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1_sumout  & ( (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~1_sumout  & \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~1_sumout ) ) 
// ) # ( !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1_sumout  & ( (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~1_sumout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~1_sumout  & 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~1_sumout )) ) )

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~1_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Add4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Add4~1 .extended_lut = "off";
defparam \U5|hsv_converter|Add4~1 .lut_mask = 64'h0003000300330033;
defparam \U5|hsv_converter|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N36
cyclonev_lcell_comb \U5|hsv_converter|h_out~5 (
// Equation(s):
// \U5|hsv_converter|h_out~5_combout  = ( \U5|hsv_converter|max_channel_d.00~DUPLICATE_q  & ( \U5|hsv_converter|Add4~1_combout  & ( (!\U5|hsv_converter|Equal0~2_combout  & \U5|hsv_converter|h_out~4_combout ) ) ) ) # ( 
// !\U5|hsv_converter|max_channel_d.00~DUPLICATE_q  & ( \U5|hsv_converter|Add4~1_combout  & ( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~1_sumout  & !\U5|hsv_converter|Equal0~2_combout ) ) ) ) # ( 
// \U5|hsv_converter|max_channel_d.00~DUPLICATE_q  & ( !\U5|hsv_converter|Add4~1_combout  & ( (!\U5|hsv_converter|Equal0~2_combout  & \U5|hsv_converter|h_out~4_combout ) ) ) ) # ( !\U5|hsv_converter|max_channel_d.00~DUPLICATE_q  & ( 
// !\U5|hsv_converter|Add4~1_combout  & ( (!\U5|hsv_converter|Equal0~2_combout  & (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~1_sumout  $ (\U5|hsv_converter|Add2~1_sumout ))) ) ) )

	.dataa(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_15~1_sumout ),
	.datab(!\U5|hsv_converter|Equal0~2_combout ),
	.datac(!\U5|hsv_converter|Add2~1_sumout ),
	.datad(!\U5|hsv_converter|h_out~4_combout ),
	.datae(!\U5|hsv_converter|max_channel_d.00~DUPLICATE_q ),
	.dataf(!\U5|hsv_converter|Add4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|h_out~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|h_out~5 .extended_lut = "off";
defparam \U5|hsv_converter|h_out~5 .lut_mask = 64'h848400CC888800CC;
defparam \U5|hsv_converter|h_out~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y22_N38
dffeas \U5|hsv_converter|h_out[7] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U5|hsv_converter|h_out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|hsv_converter|h_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|hsv_converter|h_out[7] .is_wysiwyg = "true";
defparam \U5|hsv_converter|h_out[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N54
cyclonev_lcell_comb \u_display|temp_value[7]~feeder (
// Equation(s):
// \u_display|temp_value[7]~feeder_combout  = \U5|hsv_converter|h_out [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|h_out [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|temp_value[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|temp_value[7]~feeder .extended_lut = "off";
defparam \u_display|temp_value[7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u_display|temp_value[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N57
cyclonev_lcell_comb \U5|hsv_converter|Add12~1 (
// Equation(s):
// \U5|hsv_converter|Add12~1_combout  = ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~1_sumout  & ( !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~1_sumout  $ (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~1_sumout ) 
// ) ) # ( !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~1_sumout  & ( !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_16~1_sumout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~1_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Add12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Add12~1 .extended_lut = "off";
defparam \U5|hsv_converter|Add12~1 .lut_mask = 64'hF0F0F0F0F00FF00F;
defparam \U5|hsv_converter|Add12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N48
cyclonev_lcell_comb \U5|hsv_converter|h_out~6 (
// Equation(s):
// \U5|hsv_converter|h_out~6_combout  = ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~1_sumout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1_sumout  & ( (!\U5|hsv_converter|h_out[3]~0_combout  & 
// (((\U5|hsv_converter|Add12~1_combout )))) # (\U5|hsv_converter|h_out[3]~0_combout  & (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~1_sumout  $ ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~1_sumout )))) ) ) ) # ( 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~1_sumout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1_sumout  & ( (!\U5|hsv_converter|h_out[3]~0_combout  & ((\U5|hsv_converter|Add12~1_combout ))) # 
// (\U5|hsv_converter|h_out[3]~0_combout  & (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~1_sumout )) ) ) ) # ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~1_sumout  & ( 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1_sumout  & ( (!\U5|hsv_converter|h_out[3]~0_combout  & ((\U5|hsv_converter|Add12~1_combout ))) # (\U5|hsv_converter|h_out[3]~0_combout  & 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~1_sumout )) ) ) ) # ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~1_sumout  & ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1_sumout  & ( 
// (!\U5|hsv_converter|h_out[3]~0_combout  & ((\U5|hsv_converter|Add12~1_combout ))) # (\U5|hsv_converter|h_out[3]~0_combout  & (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~1_sumout )) ) ) )

	.dataa(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_16~1_sumout ),
	.datab(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\U5|hsv_converter|h_out[3]~0_combout ),
	.datad(!\U5|hsv_converter|Add12~1_combout ),
	.datae(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|h_out~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|h_out~6 .extended_lut = "off";
defparam \U5|hsv_converter|h_out~6 .lut_mask = 64'h0AFA0AFA0AFA09F9;
defparam \U5|hsv_converter|h_out~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N12
cyclonev_lcell_comb \U5|hsv_converter|Add4~2 (
// Equation(s):
// \U5|hsv_converter|Add4~2_combout  = ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1_sumout  & ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~1_sumout  ) ) # ( 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1_sumout  & ( (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~1_sumout  & \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Add4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Add4~2 .extended_lut = "off";
defparam \U5|hsv_converter|Add4~2 .lut_mask = 64'h0303030333333333;
defparam \U5|hsv_converter|Add4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N42
cyclonev_lcell_comb \U5|hsv_converter|h_out~7 (
// Equation(s):
// \U5|hsv_converter|h_out~7_combout  = ( \U5|hsv_converter|max_channel_d.00~DUPLICATE_q  & ( \U5|hsv_converter|Add4~2_combout  & ( (!\U5|hsv_converter|Equal0~2_combout  & \U5|hsv_converter|h_out~6_combout ) ) ) ) # ( 
// !\U5|hsv_converter|max_channel_d.00~DUPLICATE_q  & ( \U5|hsv_converter|Add4~2_combout  & ( (!\U5|hsv_converter|Equal0~2_combout  & (!\U5|hsv_converter|Add2~1_sumout  $ (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~1_sumout ))) ) ) ) # ( 
// \U5|hsv_converter|max_channel_d.00~DUPLICATE_q  & ( !\U5|hsv_converter|Add4~2_combout  & ( (!\U5|hsv_converter|Equal0~2_combout  & \U5|hsv_converter|h_out~6_combout ) ) ) ) # ( !\U5|hsv_converter|max_channel_d.00~DUPLICATE_q  & ( 
// !\U5|hsv_converter|Add4~2_combout  & ( (!\U5|hsv_converter|Equal0~2_combout  & !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~1_sumout ) ) ) )

	.dataa(!\U5|hsv_converter|Add2~1_sumout ),
	.datab(!\U5|hsv_converter|Equal0~2_combout ),
	.datac(!\U5|hsv_converter|h_out~6_combout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_16~1_sumout ),
	.datae(!\U5|hsv_converter|max_channel_d.00~DUPLICATE_q ),
	.dataf(!\U5|hsv_converter|Add4~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|h_out~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|h_out~7 .extended_lut = "off";
defparam \U5|hsv_converter|h_out~7 .lut_mask = 64'hCC000C0C88440C0C;
defparam \U5|hsv_converter|h_out~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y22_N44
dffeas \U5|hsv_converter|h_out[6] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U5|hsv_converter|h_out~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|hsv_converter|h_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|hsv_converter|h_out[6] .is_wysiwyg = "true";
defparam \U5|hsv_converter|h_out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N27
cyclonev_lcell_comb \u_display|temp_value[6]~feeder (
// Equation(s):
// \u_display|temp_value[6]~feeder_combout  = \U5|hsv_converter|h_out [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|h_out [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|temp_value[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|temp_value[6]~feeder .extended_lut = "off";
defparam \u_display|temp_value[6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u_display|temp_value[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N0
cyclonev_lcell_comb \U5|hsv_converter|h_out~8 (
// Equation(s):
// \U5|hsv_converter|h_out~8_combout  = ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~1_sumout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1_sumout  & ( (!\U5|hsv_converter|h_out[3]~0_combout  & 
// ((!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~1_sumout  $ (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~1_sumout )))) # (\U5|hsv_converter|h_out[3]~0_combout  & 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~1_sumout )) ) ) ) # ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~1_sumout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1_sumout  & ( 
// (!\U5|hsv_converter|h_out[3]~0_combout  & ((!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~1_sumout  $ (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~1_sumout )))) # (\U5|hsv_converter|h_out[3]~0_combout  & 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~1_sumout )) ) ) ) # ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~1_sumout  & ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1_sumout  & ( 
// (!\U5|hsv_converter|h_out[3]~0_combout  & ((!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~1_sumout  $ (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~1_sumout )))) # (\U5|hsv_converter|h_out[3]~0_combout  & 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~1_sumout )) ) ) ) # ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~1_sumout  & ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1_sumout  & ( 
// (!\U5|hsv_converter|h_out[3]~0_combout  & ((!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~1_sumout  $ (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~1_sumout )))) # (\U5|hsv_converter|h_out[3]~0_combout  & 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~1_sumout )) ) ) )

	.dataa(!\U5|hsv_converter|h_out[3]~0_combout ),
	.datab(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~1_sumout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~1_sumout ),
	.datae(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|h_out~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|h_out~8 .extended_lut = "off";
defparam \U5|hsv_converter|h_out~8 .lut_mask = 64'hE44EE44EE44EB11B;
defparam \U5|hsv_converter|h_out~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N48
cyclonev_lcell_comb \U5|hsv_converter|Add4~3 (
// Equation(s):
// \U5|hsv_converter|Add4~3_combout  = ( !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1_sumout  & ( !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Add4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Add4~3 .extended_lut = "off";
defparam \U5|hsv_converter|Add4~3 .lut_mask = 64'hFF00FF0000000000;
defparam \U5|hsv_converter|Add4~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N54
cyclonev_lcell_comb \U5|hsv_converter|h_out~9 (
// Equation(s):
// \U5|hsv_converter|h_out~9_combout  = ( \U5|hsv_converter|h_out~8_combout  & ( \U5|hsv_converter|Add4~3_combout  & ( (!\U5|hsv_converter|Equal0~2_combout  & ((!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~1_sumout ) # 
// (\U5|hsv_converter|max_channel_d.00~q ))) ) ) ) # ( !\U5|hsv_converter|h_out~8_combout  & ( \U5|hsv_converter|Add4~3_combout  & ( (!\U5|hsv_converter|Equal0~2_combout  & (!\U5|hsv_converter|max_channel_d.00~q  & 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~1_sumout )) ) ) ) # ( \U5|hsv_converter|h_out~8_combout  & ( !\U5|hsv_converter|Add4~3_combout  & ( (!\U5|hsv_converter|Equal0~2_combout  & ((!\U5|hsv_converter|Add2~1_sumout  $ 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~1_sumout )) # (\U5|hsv_converter|max_channel_d.00~q ))) ) ) ) # ( !\U5|hsv_converter|h_out~8_combout  & ( !\U5|hsv_converter|Add4~3_combout  & ( (!\U5|hsv_converter|Equal0~2_combout  & 
// (!\U5|hsv_converter|max_channel_d.00~q  & (!\U5|hsv_converter|Add2~1_sumout  $ (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~1_sumout )))) ) ) )

	.dataa(!\U5|hsv_converter|Equal0~2_combout ),
	.datab(!\U5|hsv_converter|Add2~1_sumout ),
	.datac(!\U5|hsv_converter|max_channel_d.00~q ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datae(!\U5|hsv_converter|h_out~8_combout ),
	.dataf(!\U5|hsv_converter|Add4~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|h_out~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|h_out~9 .extended_lut = "off";
defparam \U5|hsv_converter|h_out~9 .lut_mask = 64'h80208A2AA000AA0A;
defparam \U5|hsv_converter|h_out~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y22_N55
dffeas \U5|hsv_converter|h_out[5] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U5|hsv_converter|h_out~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|hsv_converter|h_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|hsv_converter|h_out[5] .is_wysiwyg = "true";
defparam \U5|hsv_converter|h_out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N9
cyclonev_lcell_comb \u_display|temp_value[5]~feeder (
// Equation(s):
// \u_display|temp_value[5]~feeder_combout  = \U5|hsv_converter|h_out [5]

	.dataa(!\U5|hsv_converter|h_out [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|temp_value[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|temp_value[5]~feeder .extended_lut = "off";
defparam \u_display|temp_value[5]~feeder .lut_mask = 64'h5555555555555555;
defparam \u_display|temp_value[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N21
cyclonev_lcell_comb \U5|hsv_converter|h_out~10 (
// Equation(s):
// \U5|hsv_converter|h_out~10_combout  = ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1_sumout  & ( (!\U5|hsv_converter|h_out[3]~0_combout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~1_sumout )) # 
// (\U5|hsv_converter|h_out[3]~0_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~1_sumout ))) ) ) # ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1_sumout  & ( (!\U5|hsv_converter|h_out[3]~0_combout  & 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~1_sumout )) # (\U5|hsv_converter|h_out[3]~0_combout  & ((!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~1_sumout ))) ) )

	.dataa(!\U5|hsv_converter|h_out[3]~0_combout ),
	.datab(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|h_out~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|h_out~10 .extended_lut = "off";
defparam \U5|hsv_converter|h_out~10 .lut_mask = 64'h7722772222772277;
defparam \U5|hsv_converter|h_out~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N42
cyclonev_lcell_comb \U5|hsv_converter|h_out~11 (
// Equation(s):
// \U5|hsv_converter|h_out~11_combout  = ( \U5|hsv_converter|h_out~10_combout  & ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1_sumout  & ( (!\U5|hsv_converter|Equal0~2_combout  & 
// ((!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~1_sumout ) # (\U5|hsv_converter|max_channel_d.00~q ))) ) ) ) # ( !\U5|hsv_converter|h_out~10_combout  & ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1_sumout  & ( 
// (!\U5|hsv_converter|Equal0~2_combout  & (!\U5|hsv_converter|max_channel_d.00~q  & !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~1_sumout )) ) ) ) # ( \U5|hsv_converter|h_out~10_combout  & ( 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1_sumout  & ( (!\U5|hsv_converter|Equal0~2_combout  & ((!\U5|hsv_converter|Add2~1_sumout  $ (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~1_sumout )) # 
// (\U5|hsv_converter|max_channel_d.00~q ))) ) ) ) # ( !\U5|hsv_converter|h_out~10_combout  & ( !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1_sumout  & ( (!\U5|hsv_converter|Equal0~2_combout  & (!\U5|hsv_converter|max_channel_d.00~q  & 
// (!\U5|hsv_converter|Add2~1_sumout  $ (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~1_sumout )))) ) ) )

	.dataa(!\U5|hsv_converter|Equal0~2_combout ),
	.datab(!\U5|hsv_converter|Add2~1_sumout ),
	.datac(!\U5|hsv_converter|max_channel_d.00~q ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datae(!\U5|hsv_converter|h_out~10_combout ),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|h_out~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|h_out~11 .extended_lut = "off";
defparam \U5|hsv_converter|h_out~11 .lut_mask = 64'h80208A2AA000AA0A;
defparam \U5|hsv_converter|h_out~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y22_N44
dffeas \U5|hsv_converter|h_out[4] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U5|hsv_converter|h_out~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|hsv_converter|h_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|hsv_converter|h_out[4] .is_wysiwyg = "true";
defparam \U5|hsv_converter|h_out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N27
cyclonev_lcell_comb \u_display|temp_value[4]~feeder (
// Equation(s):
// \u_display|temp_value[4]~feeder_combout  = \U5|hsv_converter|h_out [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|h_out [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|temp_value[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|temp_value[4]~feeder .extended_lut = "off";
defparam \u_display|temp_value[4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u_display|temp_value[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y26_N6
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[96]~63 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[96]~63_combout  = ( !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~1_sumout  & ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~13_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[96]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[96]~63 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[96]~63 .lut_mask = 64'h0F0F0F0F00000000;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[96]~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y24_N57
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[96]~64 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[96]~64_combout  = ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~1_sumout  & ( \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[86]~44_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[86]~44_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[96]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[96]~64 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[96]~64 .lut_mask = 64'h000000000F0F0F0F;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[96]~64 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N21
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[95]~66 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[95]~66_combout  = ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~17_sumout  & ( ((!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~1_sumout ) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[85]~51_combout )) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[85]~45_combout ) ) ) # ( !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~17_sumout  & ( 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~1_sumout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[85]~51_combout ) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[85]~45_combout ))) ) )

	.dataa(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[85]~45_combout ),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[85]~51_combout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~1_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[95]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[95]~66 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[95]~66 .lut_mask = 64'h005F005FFF5FFF5F;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[95]~66 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y26_N48
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[94]~69 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[94]~69_combout  = ( !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~1_sumout  & ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~21_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~21_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[94]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[94]~69 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[94]~69 .lut_mask = 64'h00FF00FF00000000;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[94]~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y24_N9
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[94]~70 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[94]~70_combout  = ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~1_sumout  & ( \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[84]~56_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[84]~56_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[94]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[94]~70 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[94]~70 .lut_mask = 64'h0000000000FF00FF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[94]~70 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N18
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[93]~74 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[93]~74_combout  = ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~25_sumout  & ( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~1_sumout ) # 
// ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[83]~60_combout ) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[83]~57_combout )) ) ) # ( !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~25_sumout  & ( 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~1_sumout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[83]~60_combout ) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[83]~57_combout ))) ) )

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[83]~57_combout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[83]~60_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[93]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[93]~74 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[93]~74 .lut_mask = 64'h03330333CFFFCFFF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[93]~74 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y26_N3
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[92]~81 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[92]~81_combout  = ( !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~1_sumout  & ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~29_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~29_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[92]~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[92]~81 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[92]~81 .lut_mask = 64'h00FF00FF00000000;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[92]~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y26_N0
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[92]~82 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[92]~82_combout  = ( \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[82]~62_combout  & ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~1_sumout  ) )

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[82]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[92]~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[92]~82 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[92]~82 .lut_mask = 64'h0000000033333333;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[92]~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N57
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[91]~87 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[91]~87_combout  = ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~33_sumout  & ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~1_sumout  & ( 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[81]~65_combout  ) ) ) # ( !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~33_sumout  & ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~1_sumout  & ( 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[81]~65_combout  ) ) ) # ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~33_sumout  & ( !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[81]~65_combout ),
	.datad(gnd),
	.datae(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~33_sumout ),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[91]~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[91]~87 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[91]~87 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[91]~87 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y26_N57
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[90]~93 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[90]~93_combout  = ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~1_sumout  & ( \U5|hsv_converter|Add10~41_sumout  ) ) # ( 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~1_sumout  & ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~37_sumout  ) )

	.dataa(!\U5|hsv_converter|Add10~41_sumout ),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[90]~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[90]~93 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[90]~93 .lut_mask = 64'h0F0F0F0F55555555;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[90]~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N24
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~42 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~42_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~42_cout ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~42 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~42 .lut_mask = 64'h000000000000FFFF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N27
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~37 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~37_sumout  = SUM(( \U5|hsv_converter|Add10~49_sumout  ) + ( !\U5|hsv_converter|delta[0]~DUPLICATE_q  ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~42_cout  ))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~38  = CARRY(( \U5|hsv_converter|Add10~49_sumout  ) + ( !\U5|hsv_converter|delta[0]~DUPLICATE_q  ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~42_cout  ))

	.dataa(!\U5|hsv_converter|delta[0]~DUPLICATE_q ),
	.datab(!\U5|hsv_converter|Add10~49_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~42_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~37_sumout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~38 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~37 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~37 .lut_mask = 64'h0000555500003333;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N30
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~33 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~33_sumout  = SUM(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~1_sumout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~37_sumout ))) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~1_sumout  & (\U5|hsv_converter|Add10~45_sumout )) ) + ( !\U5|hsv_converter|delta [1] ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~38  ))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~34  = CARRY(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~1_sumout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~37_sumout ))) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~1_sumout  & (\U5|hsv_converter|Add10~45_sumout )) ) + ( !\U5|hsv_converter|delta [1] ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~38  ))

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\U5|hsv_converter|Add10~45_sumout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~37_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [1]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~33_sumout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~34 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~33 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~33 .lut_mask = 64'h000000FF000003CF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N33
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~29 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~29_sumout  = SUM(( !\U5|hsv_converter|delta [2] ) + ( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~1_sumout  & 
// ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~33_sumout ))) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~1_sumout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[90]~93_combout )) ) + ( 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~34  ))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~30  = CARRY(( !\U5|hsv_converter|delta [2] ) + ( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~1_sumout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~33_sumout ))) 
// # (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~1_sumout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[90]~93_combout )) ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~34  ))

	.dataa(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[90]~93_combout ),
	.datab(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~33_sumout ),
	.datad(!\U5|hsv_converter|delta [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~29_sumout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~30 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~29 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~29 .lut_mask = 64'h0000E2E20000FF00;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N36
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~25 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~25_sumout  = SUM(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~1_sumout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~29_sumout ))) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~1_sumout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[91]~87_combout )) ) + ( !\U5|hsv_converter|delta [3] ) + ( 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~30  ))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~26  = CARRY(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~1_sumout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~29_sumout ))) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~1_sumout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[91]~87_combout )) ) + ( !\U5|hsv_converter|delta [3] ) + ( 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~30  ))

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[91]~87_combout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~29_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [3]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~25_sumout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~26 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~25 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~25 .lut_mask = 64'h000000FF000003CF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N39
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~21 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~21_sumout  = SUM(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~1_sumout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~25_sumout )) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~1_sumout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[92]~82_combout ) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[92]~81_combout )))) ) + ( 
// !\U5|hsv_converter|delta [4] ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~26  ))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~22  = CARRY(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~1_sumout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~25_sumout )) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~1_sumout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[92]~82_combout ) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[92]~81_combout )))) ) + ( 
// !\U5|hsv_converter|delta [4] ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~26  ))

	.dataa(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~25_sumout ),
	.datab(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[92]~81_combout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[92]~82_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [4]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~21_sumout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~22 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~21 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~21 .lut_mask = 64'h000000FF00004777;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N42
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~17 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~17_sumout  = SUM(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~1_sumout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~21_sumout ))) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~1_sumout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[93]~74_combout )) ) + ( !\U5|hsv_converter|delta [5] ) + ( 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~22  ))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~18  = CARRY(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~1_sumout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~21_sumout ))) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~1_sumout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[93]~74_combout )) ) + ( !\U5|hsv_converter|delta [5] ) + ( 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~22  ))

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[93]~74_combout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~21_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [5]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~17_sumout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~18 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~17 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~17 .lut_mask = 64'h000000FF000003CF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N45
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~13 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~13_sumout  = SUM(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~1_sumout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~17_sumout )) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~1_sumout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[94]~70_combout ) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[94]~69_combout )))) ) + ( 
// !\U5|hsv_converter|delta [6] ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~18  ))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~14  = CARRY(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~1_sumout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~17_sumout )) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~1_sumout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[94]~70_combout ) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[94]~69_combout )))) ) + ( 
// !\U5|hsv_converter|delta [6] ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~18  ))

	.dataa(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~17_sumout ),
	.datab(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[94]~69_combout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[94]~70_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [6]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~13_sumout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~14 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~13 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~13 .lut_mask = 64'h000000FF00004777;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N48
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~9 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~9_sumout  = SUM(( !\U5|hsv_converter|delta [7] ) + ( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~1_sumout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~13_sumout 
// ))) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~1_sumout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[95]~66_combout )) ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~14  ))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~10  = CARRY(( !\U5|hsv_converter|delta [7] ) + ( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~1_sumout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~13_sumout ))) 
// # (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~1_sumout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[95]~66_combout )) ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~14  ))

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[95]~66_combout ),
	.datad(!\U5|hsv_converter|delta [7]),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~13_sumout ),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~9_sumout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~10 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~9 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~9 .lut_mask = 64'h0000FC300000FF00;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N51
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~6 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~6_cout  = CARRY(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~1_sumout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~9_sumout )))) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~1_sumout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[96]~64_combout )) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[96]~63_combout ))) ) + ( VCC ) + 
// ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~10  ))

	.dataa(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[96]~63_combout ),
	.datab(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~9_sumout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[96]~64_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~6_cout ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~6 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~6 .lut_mask = 64'h0000000000001D3F;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N54
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~1_sumout  = SUM(( VCC ) + ( GND ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~1 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N12
cyclonev_lcell_comb \U5|hsv_converter|h_out~17 (
// Equation(s):
// \U5|hsv_converter|h_out~17_combout  = ( !\U5|hsv_converter|h_out[3]~0_combout  & ( (!\U5|hsv_converter|Equal0~2_combout  & ((!\U5|hsv_converter|max_channel_d.00~q  & (!\U5|hsv_converter|Add2~1_sumout  $ 
// (((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1_sumout ))))) # (\U5|hsv_converter|max_channel_d.00~q  & (((!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~1_sumout )))))) ) ) # ( \U5|hsv_converter|h_out[3]~0_combout  & ( 
// (!\U5|hsv_converter|Equal0~2_combout  & ((!\U5|hsv_converter|max_channel_d.00~q  & (!\U5|hsv_converter|Add2~1_sumout  $ (((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1_sumout ))))) # (\U5|hsv_converter|max_channel_d.00~q  & 
// (((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1_sumout )))))) ) )

	.dataa(!\U5|hsv_converter|max_channel_d.00~q ),
	.datab(!\U5|hsv_converter|Add2~1_sumout ),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(!\U5|hsv_converter|Equal0~2_combout ),
	.datae(!\U5|hsv_converter|h_out[3]~0_combout ),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|h_out~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|h_out~17 .extended_lut = "on";
defparam \U5|hsv_converter|h_out~17 .lut_mask = 64'hD8008D0072002700;
defparam \U5|hsv_converter|h_out~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y22_N14
dffeas \U5|hsv_converter|h_out[3] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U5|hsv_converter|h_out~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|hsv_converter|h_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|hsv_converter|h_out[3] .is_wysiwyg = "true";
defparam \U5|hsv_converter|h_out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N9
cyclonev_lcell_comb \u_display|temp_value[3]~feeder (
// Equation(s):
// \u_display|temp_value[3]~feeder_combout  = \U5|hsv_converter|h_out [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|h_out [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|temp_value[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|temp_value[3]~feeder .extended_lut = "off";
defparam \u_display|temp_value[3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u_display|temp_value[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N18
cyclonev_lcell_comb \U5|hsv_converter|h_out[2]~13 (
// Equation(s):
// \U5|hsv_converter|h_out[2]~13_combout  = ( !\U5|hsv_converter|Equal0~2_combout  & ( !\U5|hsv_converter|max_channel_d.01~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|max_channel_d.01~q ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|h_out[2]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|h_out[2]~13 .extended_lut = "off";
defparam \U5|hsv_converter|h_out[2]~13 .lut_mask = 64'hFF00FF0000000000;
defparam \U5|hsv_converter|h_out[2]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N0
cyclonev_lcell_comb \U5|hsv_converter|h_out[2]~12 (
// Equation(s):
// \U5|hsv_converter|h_out[2]~12_combout  = ( !\U5|hsv_converter|Equal0~2_combout  & ( \U5|hsv_converter|max_channel_d.00~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\U5|hsv_converter|max_channel_d.00~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|h_out[2]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|h_out[2]~12 .extended_lut = "off";
defparam \U5|hsv_converter|h_out[2]~12 .lut_mask = 64'h3333333300000000;
defparam \U5|hsv_converter|h_out[2]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N0
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[105]~74 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[105]~74_combout  = ( !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~1_sumout  & ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~13_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~13_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[105]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[105]~74 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[105]~74 .lut_mask = 64'h00FF00FF00000000;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[105]~74 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N57
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[105]~75 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[105]~75_combout  = ( \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[95]~54_combout  & ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~1_sumout  ) )

	.dataa(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[95]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[105]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[105]~75 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[105]~75 .lut_mask = 64'h0000000055555555;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[105]~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N57
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[104]~76 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[104]~76_combout  = ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~17_sumout  & ( ((!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~1_sumout ) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[94]~61_combout )) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[94]~55_combout ) ) ) # ( !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~17_sumout  & ( 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~1_sumout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[94]~61_combout ) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[94]~55_combout ))) ) )

	.dataa(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[94]~55_combout ),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[94]~61_combout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[104]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[104]~76 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[104]~76 .lut_mask = 64'h005F005FFF5FFF5F;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[104]~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N54
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[103]~79 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[103]~79_combout  = ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~21_sumout  & ( !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[103]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[103]~79 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[103]~79 .lut_mask = 64'h00000000FF00FF00;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[103]~79 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N9
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[103]~80 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[103]~80_combout  = ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~1_sumout  & ( \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[93]~66_combout  ) )

	.dataa(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[93]~66_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[103]~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[103]~80 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[103]~80 .lut_mask = 64'h0000000055555555;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[103]~80 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N45
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[102]~85 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[102]~85_combout  = ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~25_sumout  & ( ((!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~1_sumout ) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[92]~70_combout )) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[92]~67_combout ) ) ) # ( !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~25_sumout  & ( 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~1_sumout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[92]~70_combout ) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[92]~67_combout ))) ) )

	.dataa(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[92]~67_combout ),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[92]~70_combout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[102]~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[102]~85 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[102]~85 .lut_mask = 64'h005F005FFF5FFF5F;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[102]~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N42
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[101]~89 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[101]~89_combout  = ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~29_sumout  & ( !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[101]~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[101]~89 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[101]~89 .lut_mask = 64'h00000000FF00FF00;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[101]~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N54
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[101]~90 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[101]~90_combout  = ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~1_sumout  & ( \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[91]~72_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[91]~72_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[101]~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[101]~90 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[101]~90 .lut_mask = 64'h000000000F0F0F0F;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[101]~90 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N51
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[100]~94 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[100]~94_combout  = ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~1_sumout  & ( \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[90]~73_combout  ) ) # ( 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~1_sumout  & ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~33_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[90]~73_combout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~33_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[100]~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[100]~94 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[100]~94 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[100]~94 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N51
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[99]~98 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[99]~98_combout  = ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~37_sumout  & ( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~1_sumout ) # 
// (\U5|hsv_converter|Add2~45_sumout ) ) ) # ( !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~37_sumout  & ( (\U5|hsv_converter|Add2~45_sumout  & \U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~1_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Add2~45_sumout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_4~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[99]~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[99]~98 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[99]~98 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[99]~98 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N24
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~42 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~42_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~42_cout ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~42 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~42 .lut_mask = 64'h000000000000FFFF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N27
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~37 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~37_sumout  = SUM(( \U5|hsv_converter|Add2~53_sumout  ) + ( !\U5|hsv_converter|delta[0]~DUPLICATE_q  ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~42_cout  ))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~38  = CARRY(( \U5|hsv_converter|Add2~53_sumout  ) + ( !\U5|hsv_converter|delta[0]~DUPLICATE_q  ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~42_cout  ))

	.dataa(!\U5|hsv_converter|Add2~53_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~42_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~37_sumout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~38 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~37 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~37 .lut_mask = 64'h000000FF00005555;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N30
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~33 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~33_sumout  = SUM(( !\U5|hsv_converter|delta [1] ) + ( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~37_sumout ))) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\U5|hsv_converter|Add2~49_sumout )) ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~38  
// ))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~34  = CARRY(( !\U5|hsv_converter|delta [1] ) + ( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~37_sumout ))) 
// # (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\U5|hsv_converter|Add2~49_sumout )) ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~38  ))

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\U5|hsv_converter|Add2~49_sumout ),
	.datad(!\U5|hsv_converter|delta [1]),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~37_sumout ),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~33_sumout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~34 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~33 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~33 .lut_mask = 64'h0000FC300000FF00;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N33
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~29 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~29_sumout  = SUM(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~33_sumout ))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[99]~98_combout )) ) + ( !\U5|hsv_converter|delta [2] ) + ( 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~34  ))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~30  = CARRY(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~33_sumout ))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[99]~98_combout )) ) + ( !\U5|hsv_converter|delta [2] ) + ( 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~34  ))

	.dataa(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[99]~98_combout ),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~33_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [2]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~29_sumout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~30 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~29 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~29 .lut_mask = 64'h000000FF000005F5;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N36
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~25 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~25_sumout  = SUM(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~29_sumout ))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[100]~94_combout )) ) + ( !\U5|hsv_converter|delta [3] ) + ( 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~30  ))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~26  = CARRY(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~29_sumout ))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[100]~94_combout )) ) + ( !\U5|hsv_converter|delta [3] ) + ( 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~30  ))

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[100]~94_combout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~29_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [3]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~25_sumout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~26 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~25 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~25 .lut_mask = 64'h000000FF000003CF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N39
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~21 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~21_sumout  = SUM(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1_sumout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~25_sumout )))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1_sumout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[101]~90_combout )) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[101]~89_combout ))) ) + ( 
// !\U5|hsv_converter|delta [4] ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~26  ))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~22  = CARRY(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1_sumout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~25_sumout )))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1_sumout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[101]~90_combout )) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[101]~89_combout ))) ) + ( 
// !\U5|hsv_converter|delta [4] ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~26  ))

	.dataa(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[101]~89_combout ),
	.datab(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~25_sumout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[101]~90_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [4]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~21_sumout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~22 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~21 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~21 .lut_mask = 64'h000000FF00001D3F;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N42
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~17 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~17_sumout  = SUM(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~21_sumout ))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[102]~85_combout )) ) + ( !\U5|hsv_converter|delta [5] ) + ( 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~22  ))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~18  = CARRY(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~21_sumout ))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[102]~85_combout )) ) + ( !\U5|hsv_converter|delta [5] ) + ( 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~22  ))

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[102]~85_combout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~21_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [5]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~17_sumout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~18 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~17 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~17 .lut_mask = 64'h000000FF000003CF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N45
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~13 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~13_sumout  = SUM(( !\U5|hsv_converter|delta [6] ) + ( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~17_sumout 
// )) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1_sumout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[103]~80_combout ) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[103]~79_combout )))) ) + ( 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~18  ))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~14  = CARRY(( !\U5|hsv_converter|delta [6] ) + ( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~17_sumout )) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1_sumout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[103]~80_combout ) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[103]~79_combout )))) ) + ( 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~18  ))

	.dataa(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~17_sumout ),
	.datab(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[103]~79_combout ),
	.datad(!\U5|hsv_converter|delta [6]),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[103]~80_combout ),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~13_sumout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~14 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~13 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~13 .lut_mask = 64'h0000B8880000FF00;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N48
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~9 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~9_sumout  = SUM(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~13_sumout ))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[104]~76_combout )) ) + ( !\U5|hsv_converter|delta [7] ) + ( 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~14  ))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~10  = CARRY(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~13_sumout ))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[104]~76_combout )) ) + ( !\U5|hsv_converter|delta [7] ) + ( 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~14  ))

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[104]~76_combout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~13_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [7]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~9_sumout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~10 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~9 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~9 .lut_mask = 64'h000000FF000003CF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N51
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~6 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~6_cout  = CARRY(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~9_sumout )) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1_sumout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[105]~75_combout ) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[105]~74_combout )))) ) + ( VCC ) 
// + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~10  ))

	.dataa(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~9_sumout ),
	.datab(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[105]~74_combout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[105]~75_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~6_cout ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~6 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~6 .lut_mask = 64'h0000000000004777;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N54
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~1 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~1_sumout  = SUM(( VCC ) + ( GND ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~1 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N42
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[105]~74 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[105]~74_combout  = ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~1_sumout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~13_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~13_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[105]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[105]~74 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[105]~74 .lut_mask = 64'h00FF00FF00000000;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[105]~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y20_N21
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[105]~75 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[105]~75_combout  = (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~1_sumout  & \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[95]~54_combout )

	.dataa(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[95]~54_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[105]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[105]~75 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[105]~75 .lut_mask = 64'h0055005500550055;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[105]~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y20_N6
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[104]~76 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[104]~76_combout  = ( \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[94]~61_combout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~1_sumout  ) ) # ( 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[94]~61_combout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~1_sumout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[94]~55_combout  ) ) ) # ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[94]~61_combout  & ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~1_sumout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~17_sumout  ) ) ) # ( 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[94]~61_combout  & ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~1_sumout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~17_sumout  ) ) )

	.dataa(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[94]~55_combout ),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~17_sumout ),
	.datad(gnd),
	.datae(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[94]~61_combout ),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[104]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[104]~76 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[104]~76 .lut_mask = 64'h0F0F0F0F5555FFFF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[104]~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N48
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[103]~79 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[103]~79_combout  = ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~21_sumout  & ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~1_sumout  ) )

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[103]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[103]~79 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[103]~79 .lut_mask = 64'h00000000CCCCCCCC;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[103]~79 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y20_N18
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[103]~80 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[103]~80_combout  = ( \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[93]~66_combout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[93]~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[103]~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[103]~80 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[103]~80 .lut_mask = 64'h000000000F0F0F0F;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[103]~80 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N57
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[102]~85 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[102]~85_combout  = ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~1_sumout  & ( (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[92]~67_combout ) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[92]~70_combout ) ) ) # ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~1_sumout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~25_sumout  ) )

	.dataa(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[92]~70_combout ),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[92]~67_combout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~25_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[102]~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[102]~85 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[102]~85 .lut_mask = 64'h00FF00FF5F5F5F5F;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[102]~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N36
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[101]~89 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[101]~89_combout  = ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~1_sumout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~29_sumout  ) )

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~29_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[101]~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[101]~89 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[101]~89 .lut_mask = 64'h3333333300000000;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[101]~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y20_N0
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[101]~90 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[101]~90_combout  = ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~1_sumout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[91]~72_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[91]~72_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[101]~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[101]~90 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[101]~90 .lut_mask = 64'h0000000000FF00FF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[101]~90 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N51
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[100]~94 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[100]~94_combout  = ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~33_sumout  & ( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~1_sumout ) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[90]~73_combout ) ) ) # ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~33_sumout  & ( (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~1_sumout  & 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[90]~73_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[90]~73_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[100]~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[100]~94 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[100]~94 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[100]~94 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N9
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[99]~98 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[99]~98_combout  = ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~1_sumout  & ( \U5|hsv_converter|Add6~45_sumout  ) ) # ( 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~1_sumout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~37_sumout  ) )

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Add6~45_sumout ),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[99]~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[99]~98 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[99]~98 .lut_mask = 64'h0F0F0F0F33333333;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[99]~98 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y20_N24
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~42 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~42_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~42_cout ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~42 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~42 .lut_mask = 64'h000000000000FFFF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y20_N27
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~37 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~37_sumout  = SUM(( \U5|hsv_converter|Add6~53_sumout  ) + ( !\U5|hsv_converter|delta[0]~DUPLICATE_q  ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~42_cout  ))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~38  = CARRY(( \U5|hsv_converter|Add6~53_sumout  ) + ( !\U5|hsv_converter|delta[0]~DUPLICATE_q  ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~42_cout  ))

	.dataa(!\U5|hsv_converter|delta[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Add6~53_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~42_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~37_sumout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~38 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~37 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~37 .lut_mask = 64'h00005555000000FF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y20_N30
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~33 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~33_sumout  = SUM(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1_sumout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~37_sumout ))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1_sumout  & (\U5|hsv_converter|Add6~49_sumout )) ) + ( !\U5|hsv_converter|delta [1] ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~38  ))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~34  = CARRY(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1_sumout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~37_sumout ))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1_sumout  & (\U5|hsv_converter|Add6~49_sumout )) ) + ( !\U5|hsv_converter|delta [1] ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~38  ))

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Add6~49_sumout ),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~37_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [1]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~33_sumout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~34 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~33 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~33 .lut_mask = 64'h000000FF000003F3;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y20_N33
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~29 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~29_sumout  = SUM(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1_sumout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~33_sumout ))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1_sumout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[99]~98_combout )) ) + ( !\U5|hsv_converter|delta [2] ) + ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~34  ))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~30  = CARRY(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1_sumout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~33_sumout ))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1_sumout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[99]~98_combout )) ) + ( !\U5|hsv_converter|delta [2] ) + ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~34  ))

	.dataa(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[99]~98_combout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~33_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [2]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~29_sumout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~30 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~29 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~29 .lut_mask = 64'h000000FF000005AF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y20_N36
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~25 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~25_sumout  = SUM(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1_sumout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~29_sumout ))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1_sumout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[100]~94_combout )) ) + ( !\U5|hsv_converter|delta [3] ) + ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~30  ))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~26  = CARRY(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1_sumout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~29_sumout ))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1_sumout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[100]~94_combout )) ) + ( !\U5|hsv_converter|delta [3] ) + ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~30  ))

	.dataa(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[100]~94_combout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~29_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [3]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~25_sumout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~26 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~25 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~25 .lut_mask = 64'h000000FF000005AF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y20_N39
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~21 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~21_sumout  = SUM(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~25_sumout )))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[101]~90_combout )) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[101]~89_combout ))) ) + ( 
// !\U5|hsv_converter|delta [4] ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~26  ))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~22  = CARRY(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~25_sumout )))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[101]~90_combout )) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[101]~89_combout ))) ) + ( 
// !\U5|hsv_converter|delta [4] ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~26  ))

	.dataa(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[101]~89_combout ),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~25_sumout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[101]~90_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [4]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~21_sumout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~22 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~21 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~21 .lut_mask = 64'h000000FF00001B5F;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y20_N42
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~17 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~17_sumout  = SUM(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1_sumout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~21_sumout ))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1_sumout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[102]~85_combout )) ) + ( !\U5|hsv_converter|delta [5] ) + ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~22  ))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~18  = CARRY(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1_sumout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~21_sumout ))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1_sumout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[102]~85_combout )) ) + ( !\U5|hsv_converter|delta [5] ) + ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~22  ))

	.dataa(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[102]~85_combout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~21_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [5]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~17_sumout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~18 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~17 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~17 .lut_mask = 64'h000000FF000005AF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y20_N45
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~13 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~13_sumout  = SUM(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~17_sumout )))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[103]~80_combout )) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[103]~79_combout ))) ) + ( 
// !\U5|hsv_converter|delta [6] ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~18  ))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~14  = CARRY(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~17_sumout )))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[103]~80_combout )) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[103]~79_combout ))) ) + ( 
// !\U5|hsv_converter|delta [6] ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~18  ))

	.dataa(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[103]~79_combout ),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~17_sumout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[103]~80_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [6]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~13_sumout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~14 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~13 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~13 .lut_mask = 64'h000000FF00001B5F;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y20_N48
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~9 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~9_sumout  = SUM(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1_sumout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~13_sumout ))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1_sumout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[104]~76_combout )) ) + ( !\U5|hsv_converter|delta [7] ) + ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~14  ))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~10  = CARRY(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1_sumout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~13_sumout ))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1_sumout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[104]~76_combout )) ) + ( !\U5|hsv_converter|delta [7] ) + ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~14  ))

	.dataa(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[104]~76_combout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~13_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [7]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~9_sumout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~10 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~9 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~9 .lut_mask = 64'h000000FF000005AF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y20_N51
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~6 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~6_cout  = CARRY(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~9_sumout )))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[105]~75_combout )) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[105]~74_combout ))) ) + ( VCC ) 
// + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~10  ))

	.dataa(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[105]~74_combout ),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~9_sumout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[105]~75_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~6_cout ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~6 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~6 .lut_mask = 64'h0000000000001B5F;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y20_N54
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~1 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~1_sumout  = SUM(( VCC ) + ( GND ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~1 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N6
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[105]~67 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[105]~67_combout  = ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~13_sumout  & ( !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~1_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[105]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[105]~67 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[105]~67 .lut_mask = 64'h00000000FF00FF00;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[105]~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y24_N0
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[105]~68 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[105]~68_combout  = ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~1_sumout  & ( \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[95]~66_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[95]~66_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[105]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[105]~68 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[105]~68 .lut_mask = 64'h0000000000FF00FF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[105]~68 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N12
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[104]~71 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[104]~71_combout  = ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~17_sumout  & ( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~1_sumout ) # 
// ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[94]~69_combout ) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[94]~70_combout )) ) ) # ( !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~17_sumout  & ( 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~1_sumout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[94]~69_combout ) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[94]~70_combout ))) ) )

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[94]~70_combout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[94]~69_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[104]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[104]~71 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[104]~71 .lut_mask = 64'h03330333CFFFCFFF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[104]~71 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N15
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[103]~75 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[103]~75_combout  = (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~1_sumout  & \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~21_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[103]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[103]~75 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[103]~75 .lut_mask = 64'h00F000F000F000F0;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[103]~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y24_N3
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[103]~76 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[103]~76_combout  = ( \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[93]~74_combout  & ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~1_sumout  ) )

	.dataa(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[93]~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[103]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[103]~76 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[103]~76 .lut_mask = 64'h0000000055555555;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[103]~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y24_N51
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[102]~83 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[102]~83_combout  = ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~1_sumout  & ( (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[92]~81_combout ) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[92]~82_combout ) ) ) # ( !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~1_sumout  & ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~25_sumout  ) )

	.dataa(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~25_sumout ),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[92]~82_combout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[92]~81_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[102]~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[102]~83 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[102]~83 .lut_mask = 64'h555555550FFF0FFF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[102]~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y24_N15
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[101]~88 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[101]~88_combout  = ( !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~1_sumout  & ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~29_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~29_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[101]~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[101]~88 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[101]~88 .lut_mask = 64'h00FF00FF00000000;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[101]~88 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N15
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[101]~89 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[101]~89_combout  = ( \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[91]~87_combout  & ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[91]~87_combout ),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[101]~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[101]~89 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[101]~89 .lut_mask = 64'h000000000000FFFF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[101]~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N30
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[100]~94 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[100]~94_combout  = ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~33_sumout  & ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~1_sumout  & ( 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[90]~93_combout  ) ) ) # ( !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~33_sumout  & ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~1_sumout  & ( 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[90]~93_combout  ) ) ) # ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~33_sumout  & ( !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~1_sumout  ) )

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[90]~93_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~33_sumout ),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[100]~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[100]~94 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[100]~94 .lut_mask = 64'h0000FFFF33333333;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[100]~94 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N48
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[99]~98 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[99]~98_combout  = ( \U5|hsv_converter|Add10~45_sumout  & ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~1_sumout  ) ) # ( \U5|hsv_converter|Add10~45_sumout  & ( 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~1_sumout  & ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~37_sumout  ) ) ) # ( !\U5|hsv_converter|Add10~45_sumout  & ( 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~1_sumout  & ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~37_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~37_sumout ),
	.datad(gnd),
	.datae(!\U5|hsv_converter|Add10~45_sumout ),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[99]~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[99]~98 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[99]~98 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[99]~98 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y24_N12
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~42 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~42_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~42_cout ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~42 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~42 .lut_mask = 64'h000000000000FFFF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y24_N15
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~37 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~37_sumout  = SUM(( \U5|hsv_converter|Add10~53_sumout  ) + ( !\U5|hsv_converter|delta[0]~DUPLICATE_q  ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~42_cout  ))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~38  = CARRY(( \U5|hsv_converter|Add10~53_sumout  ) + ( !\U5|hsv_converter|delta[0]~DUPLICATE_q  ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~42_cout  ))

	.dataa(!\U5|hsv_converter|delta[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Add10~53_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~42_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~37_sumout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~38 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~37 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~37 .lut_mask = 64'h00005555000000FF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y24_N18
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~33 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~33_sumout  = SUM(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~1_sumout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~37_sumout ))) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~1_sumout  & (\U5|hsv_converter|Add10~49_sumout )) ) + ( !\U5|hsv_converter|delta [1] ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~38  ))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~34  = CARRY(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~1_sumout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~37_sumout ))) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~1_sumout  & (\U5|hsv_converter|Add10~49_sumout )) ) + ( !\U5|hsv_converter|delta [1] ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~38  ))

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Add10~49_sumout ),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~37_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [1]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~33_sumout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~34 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~33 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~33 .lut_mask = 64'h000000FF000003F3;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y24_N21
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~29 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~29_sumout  = SUM(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~1_sumout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~33_sumout ))) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~1_sumout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[99]~98_combout )) ) + ( !\U5|hsv_converter|delta [2] ) + ( 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~34  ))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~30  = CARRY(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~1_sumout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~33_sumout ))) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~1_sumout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[99]~98_combout )) ) + ( !\U5|hsv_converter|delta [2] ) + ( 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~34  ))

	.dataa(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[99]~98_combout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~33_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [2]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~29_sumout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~30 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~29 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~29 .lut_mask = 64'h000000FF000005AF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y24_N24
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~25 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~25_sumout  = SUM(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~1_sumout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~29_sumout ))) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~1_sumout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[100]~94_combout )) ) + ( !\U5|hsv_converter|delta [3] ) + ( 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~30  ))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~26  = CARRY(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~1_sumout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~29_sumout ))) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~1_sumout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[100]~94_combout )) ) + ( !\U5|hsv_converter|delta [3] ) + ( 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~30  ))

	.dataa(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[100]~94_combout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~29_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [3]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~25_sumout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~26 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~25 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~25 .lut_mask = 64'h000000FF000005AF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y24_N27
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~21 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~21_sumout  = SUM(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~1_sumout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~25_sumout )))) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~1_sumout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[101]~89_combout )) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[101]~88_combout ))) ) + ( 
// !\U5|hsv_converter|delta [4] ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~26  ))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~22  = CARRY(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~1_sumout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~25_sumout )))) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~1_sumout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[101]~89_combout )) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[101]~88_combout ))) ) + ( 
// !\U5|hsv_converter|delta [4] ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~26  ))

	.dataa(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[101]~88_combout ),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~25_sumout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[101]~89_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [4]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~21_sumout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~22 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~21 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~21 .lut_mask = 64'h000000FF00001B5F;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y24_N30
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~17 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~17_sumout  = SUM(( !\U5|hsv_converter|delta [5] ) + ( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~1_sumout  & 
// ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~21_sumout ))) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~1_sumout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[102]~83_combout )) ) + ( 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~22  ))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~18  = CARRY(( !\U5|hsv_converter|delta [5] ) + ( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~1_sumout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~21_sumout ))) 
// # (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~1_sumout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[102]~83_combout )) ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~22  ))

	.dataa(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[102]~83_combout ),
	.datad(!\U5|hsv_converter|delta [5]),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~21_sumout ),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~17_sumout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~18 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~17 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~17 .lut_mask = 64'h0000FA500000FF00;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y24_N33
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~13 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~13_sumout  = SUM(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~1_sumout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~17_sumout )))) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~1_sumout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[103]~76_combout )) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[103]~75_combout ))) ) + ( 
// !\U5|hsv_converter|delta [6] ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~18  ))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~14  = CARRY(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~1_sumout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~17_sumout )))) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~1_sumout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[103]~76_combout )) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[103]~75_combout ))) ) + ( 
// !\U5|hsv_converter|delta [6] ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~18  ))

	.dataa(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[103]~75_combout ),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~17_sumout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[103]~76_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [6]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~13_sumout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~14 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~13 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~13 .lut_mask = 64'h000000FF00001B5F;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y24_N36
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~9 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~9_sumout  = SUM(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~1_sumout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~13_sumout ))) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~1_sumout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[104]~71_combout )) ) + ( !\U5|hsv_converter|delta [7] ) + ( 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~14  ))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~10  = CARRY(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~1_sumout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~13_sumout ))) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~1_sumout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[104]~71_combout )) ) + ( !\U5|hsv_converter|delta [7] ) + ( 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~14  ))

	.dataa(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[104]~71_combout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~13_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [7]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~9_sumout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~10 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~9 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~9 .lut_mask = 64'h000000FF000005AF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y24_N39
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~6 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~6_cout  = CARRY(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~1_sumout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~9_sumout )))) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~1_sumout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[105]~68_combout )) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[105]~67_combout ))) ) + ( VCC ) 
// + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~10  ))

	.dataa(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[105]~67_combout ),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~9_sumout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[105]~68_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~6_cout ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~6 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~6 .lut_mask = 64'h0000000000001B5F;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y24_N42
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~1 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~1_sumout  = SUM(( VCC ) + ( GND ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~1 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N33
cyclonev_lcell_comb \U5|hsv_converter|h_out~14 (
// Equation(s):
// \U5|hsv_converter|h_out~14_combout  = ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~1_sumout  & ( (!\U5|hsv_converter|h_out[2]~13_combout  & (\U5|hsv_converter|h_out[2]~12_combout  & 
// ((!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~1_sumout )))) # (\U5|hsv_converter|h_out[2]~13_combout  & (!\U5|hsv_converter|h_out[2]~12_combout  & (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~1_sumout ))) ) ) # ( 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~1_sumout  & ( (!\U5|hsv_converter|h_out[2]~13_combout  & (\U5|hsv_converter|h_out[2]~12_combout  & ((!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~1_sumout )))) # 
// (\U5|hsv_converter|h_out[2]~13_combout  & (((!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~1_sumout )) # (\U5|hsv_converter|h_out[2]~12_combout ))) ) )

	.dataa(!\U5|hsv_converter|h_out[2]~13_combout ),
	.datab(!\U5|hsv_converter|h_out[2]~12_combout ),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|h_out~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|h_out~14 .extended_lut = "off";
defparam \U5|hsv_converter|h_out~14 .lut_mask = 64'h7351735162406240;
defparam \U5|hsv_converter|h_out~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y22_N35
dffeas \U5|hsv_converter|h_out[2] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U5|hsv_converter|h_out~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|hsv_converter|h_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|hsv_converter|h_out[2] .is_wysiwyg = "true";
defparam \U5|hsv_converter|h_out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N6
cyclonev_lcell_comb \u_display|temp_value[2]~feeder (
// Equation(s):
// \u_display|temp_value[2]~feeder_combout  = \U5|hsv_converter|h_out [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|h_out [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|temp_value[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|temp_value[2]~feeder .extended_lut = "off";
defparam \u_display|temp_value[2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u_display|temp_value[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N6
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[114]~77 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[114]~77_combout  = (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1_sumout  & \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~13_sumout )

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[114]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[114]~77 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[114]~77 .lut_mask = 64'h00CC00CC00CC00CC;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[114]~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N48
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[114]~78 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[114]~78_combout  = ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1_sumout  & ( \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[104]~76_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[104]~76_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[114]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[114]~78 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[114]~78 .lut_mask = 64'h0000000000FF00FF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[114]~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N0
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[113]~81 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[113]~81_combout  = ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~17_sumout  & ( !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[113]~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[113]~81 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[113]~81 .lut_mask = 64'h00000000FF00FF00;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[113]~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N3
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[113]~82 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[113]~82_combout  = ( \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[103]~79_combout  & ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1_sumout  ) ) # ( 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[103]~79_combout  & ( (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[103]~80_combout  & \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[103]~80_combout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[103]~79_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[113]~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[113]~82 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[113]~82 .lut_mask = 64'h000F000F00FF00FF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[113]~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N6
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[112]~86 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[112]~86_combout  = ( \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[102]~85_combout  & ( (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~21_sumout ) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1_sumout ) ) ) # ( !\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[102]~85_combout  & ( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~21_sumout ) ) )

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~21_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[102]~85_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[112]~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[112]~86 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[112]~86 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[112]~86 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N15
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[111]~91 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[111]~91_combout  = ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~25_sumout  & ( !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[111]~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[111]~91 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[111]~91 .lut_mask = 64'h00000000FF00FF00;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[111]~91 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N12
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[111]~92 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[111]~92_combout  = ( \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[101]~90_combout  & ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1_sumout  ) ) # ( 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[101]~90_combout  & ( (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[101]~89_combout  & \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[101]~89_combout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[101]~90_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[111]~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[111]~92 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[111]~92 .lut_mask = 64'h000F000F00FF00FF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[111]~92 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N15
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[110]~95 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[110]~95_combout  = ( \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[100]~94_combout  & ( (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~29_sumout ) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1_sumout ) ) ) # ( !\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[100]~94_combout  & ( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~29_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~29_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[100]~94_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[110]~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[110]~95 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[110]~95 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[110]~95 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N9
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[109]~99 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[109]~99_combout  = (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1_sumout  & \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~33_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[109]~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[109]~99 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[109]~99 .lut_mask = 64'h00F000F000F000F0;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[109]~99 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N9
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[109]~100 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[109]~100_combout  = ( \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[99]~98_combout  & ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[99]~98_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[109]~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[109]~100 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[109]~100 .lut_mask = 64'h0000000000FF00FF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[109]~100 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N3
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[108]~102 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[108]~102_combout  = ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1_sumout  & ( \U5|hsv_converter|Add2~49_sumout  ) ) # ( 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1_sumout  & ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~37_sumout  ) )

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Add2~49_sumout ),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[108]~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[108]~102 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[108]~102 .lut_mask = 64'h0F0F0F0F33333333;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[108]~102 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N30
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~37 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~37_sumout  = SUM(( !\U5|hsv_converter|delta[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~38  = CARRY(( !\U5|hsv_converter|delta[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|delta[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~37_sumout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~38 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~37 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~37 .lut_mask = 64'h000000000000F0F0;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N33
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~33 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~33_sumout  = SUM(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~37_sumout )) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\U5|hsv_converter|Add2~53_sumout ))) ) + ( !\U5|hsv_converter|delta [1] ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~38  ))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~34  = CARRY(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~37_sumout )) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\U5|hsv_converter|Add2~53_sumout ))) ) + ( !\U5|hsv_converter|delta [1] ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~38  ))

	.dataa(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~37_sumout ),
	.datac(!\U5|hsv_converter|Add2~53_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [1]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~33_sumout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~34 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~33 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~33 .lut_mask = 64'h000000FF00002727;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N36
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~29 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~29_sumout  = SUM(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~33_sumout ))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[108]~102_combout )) ) + ( !\U5|hsv_converter|delta [2] ) + ( 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~34  ))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~30  = CARRY(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~33_sumout ))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[108]~102_combout )) ) + ( !\U5|hsv_converter|delta [2] ) + ( 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~34  ))

	.dataa(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[108]~102_combout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~33_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [2]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~29_sumout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~30 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~29 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~29 .lut_mask = 64'h000000FF000005AF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N39
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~25 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~25_sumout  = SUM(( !\U5|hsv_converter|delta [3] ) + ( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~1_sumout  & 
// (((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~29_sumout )))) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~1_sumout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[109]~100_combout )) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[109]~99_combout ))) ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~30  ))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~26  = CARRY(( !\U5|hsv_converter|delta [3] ) + ( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~1_sumout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~29_sumout 
// )))) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~1_sumout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[109]~100_combout )) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[109]~99_combout ))) ) + 
// ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~30  ))

	.dataa(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[109]~99_combout ),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~29_sumout ),
	.datad(!\U5|hsv_converter|delta [3]),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[109]~100_combout ),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~25_sumout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~26 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~25 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~25 .lut_mask = 64'h0000E4A00000FF00;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N42
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~21 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~21_sumout  = SUM(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~25_sumout ))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[110]~95_combout )) ) + ( !\U5|hsv_converter|delta [4] ) + ( 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~26  ))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~22  = CARRY(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~25_sumout ))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[110]~95_combout )) ) + ( !\U5|hsv_converter|delta [4] ) + ( 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~26  ))

	.dataa(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[110]~95_combout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~25_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [4]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~21_sumout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~22 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~21 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~21 .lut_mask = 64'h000000FF000005AF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N45
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~17 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~17_sumout  = SUM(( !\U5|hsv_converter|delta [5] ) + ( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~1_sumout  & 
// (((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~21_sumout )))) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~1_sumout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[111]~92_combout )) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[111]~91_combout ))) ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~22  ))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~18  = CARRY(( !\U5|hsv_converter|delta [5] ) + ( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~1_sumout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~21_sumout 
// )))) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~1_sumout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[111]~92_combout )) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[111]~91_combout ))) ) + ( 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~22  ))

	.dataa(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[111]~91_combout ),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~21_sumout ),
	.datad(!\U5|hsv_converter|delta [5]),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[111]~92_combout ),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~17_sumout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~18 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~17 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~17 .lut_mask = 64'h0000E4A00000FF00;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N48
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~13 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~13_sumout  = SUM(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~17_sumout ))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[112]~86_combout )) ) + ( !\U5|hsv_converter|delta [6] ) + ( 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~18  ))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~14  = CARRY(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~17_sumout ))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[112]~86_combout )) ) + ( !\U5|hsv_converter|delta [6] ) + ( 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~18  ))

	.dataa(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[112]~86_combout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~17_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [6]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~13_sumout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~14 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~13 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~13 .lut_mask = 64'h000000FF000005AF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N51
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~9 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~9_sumout  = SUM(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~1_sumout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~13_sumout )))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~1_sumout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[113]~82_combout )) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[113]~81_combout ))) ) + ( 
// !\U5|hsv_converter|delta [7] ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~14  ))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~10  = CARRY(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~1_sumout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~13_sumout )))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~1_sumout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[113]~82_combout )) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[113]~81_combout ))) ) + ( 
// !\U5|hsv_converter|delta [7] ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~14  ))

	.dataa(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[113]~81_combout ),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~13_sumout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[113]~82_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [7]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~9_sumout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~10 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~9 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~9 .lut_mask = 64'h000000FF00001B5F;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N54
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~6 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~6_cout  = CARRY(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~1_sumout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~9_sumout )))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~1_sumout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[114]~78_combout )) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[114]~77_combout ))) ) + ( VCC ) 
// + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~10  ))

	.dataa(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[114]~77_combout ),
	.datab(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~9_sumout ),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[114]~78_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~6_cout ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~6 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~6 .lut_mask = 64'h000000000000353F;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N57
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~1 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~1_sumout  = SUM(( VCC ) + ( GND ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~1 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N18
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[114]~77 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[114]~77_combout  = ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1_sumout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~13_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~13_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[114]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[114]~77 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[114]~77 .lut_mask = 64'h00FF00FF00000000;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[114]~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y20_N3
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[114]~78 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[114]~78_combout  = ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1_sumout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[104]~76_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[104]~76_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[114]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[114]~78 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[114]~78 .lut_mask = 64'h000000000F0F0F0F;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[114]~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N3
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[113]~81 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[113]~81_combout  = ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1_sumout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~17_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~17_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[113]~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[113]~81 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[113]~81 .lut_mask = 64'h00FF00FF00000000;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[113]~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y20_N15
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[113]~82 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[113]~82_combout  = ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1_sumout  & ( (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[103]~80_combout ) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[103]~79_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[103]~79_combout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[103]~80_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[113]~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[113]~82 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[113]~82 .lut_mask = 64'h000000000FFF0FFF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[113]~82 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N9
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[112]~86 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[112]~86_combout  = ( \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[102]~85_combout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~21_sumout  ) ) # ( 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[102]~85_combout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~21_sumout  & ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1_sumout  ) ) ) # ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[102]~85_combout  & ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~21_sumout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(gnd),
	.datae(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[102]~85_combout ),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[112]~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[112]~86 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[112]~86 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[112]~86 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N12
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[111]~91 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[111]~91_combout  = ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1_sumout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~25_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[111]~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[111]~91 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[111]~91 .lut_mask = 64'h0F0F0F0F00000000;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[111]~91 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y20_N12
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[111]~92 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[111]~92_combout  = ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1_sumout  & ( (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[101]~89_combout ) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[101]~90_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[101]~90_combout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[101]~89_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[111]~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[111]~92 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[111]~92 .lut_mask = 64'h000000000FFF0FFF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[111]~92 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N12
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[110]~95 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[110]~95_combout  = ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1_sumout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[100]~94_combout  ) ) # ( 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1_sumout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~29_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[100]~94_combout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~29_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[110]~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[110]~95 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[110]~95 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[110]~95 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N24
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[109]~99 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[109]~99_combout  = ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1_sumout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~33_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~33_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[109]~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[109]~99 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[109]~99 .lut_mask = 64'h00FF00FF00000000;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[109]~99 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N3
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[109]~100 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[109]~100_combout  = ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1_sumout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[99]~98_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[99]~98_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[109]~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[109]~100 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[109]~100 .lut_mask = 64'h0000000000FF00FF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[109]~100 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N0
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[108]~102 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[108]~102_combout  = ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1_sumout  & ( \U5|hsv_converter|Add6~49_sumout  ) ) # ( 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1_sumout  & ( \U5|hsv_converter|Add6~49_sumout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~37_sumout  ) ) ) # ( 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1_sumout  & ( !\U5|hsv_converter|Add6~49_sumout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~37_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~37_sumout ),
	.datad(gnd),
	.datae(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.dataf(!\U5|hsv_converter|Add6~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[108]~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[108]~102 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[108]~102 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[108]~102 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N30
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~37 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~37_sumout  = SUM(( !\U5|hsv_converter|delta[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~38  = CARRY(( !\U5|hsv_converter|delta[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|delta[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~37_sumout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~38 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~37 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~37 .lut_mask = 64'h000000000000F0F0;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N33
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~33 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~33_sumout  = SUM(( !\U5|hsv_converter|delta [1] ) + ( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~1_sumout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~37_sumout 
// )) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~1_sumout  & ((\U5|hsv_converter|Add6~53_sumout ))) ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~38  ))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~34  = CARRY(( !\U5|hsv_converter|delta [1] ) + ( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~1_sumout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~37_sumout )) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~1_sumout  & ((\U5|hsv_converter|Add6~53_sumout ))) ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~38  ))

	.dataa(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~37_sumout ),
	.datac(!\U5|hsv_converter|Add6~53_sumout ),
	.datad(!\U5|hsv_converter|delta [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~33_sumout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~34 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~33 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~33 .lut_mask = 64'h0000D8D80000FF00;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N36
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~29 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~29_sumout  = SUM(( !\U5|hsv_converter|delta [2] ) + ( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~1_sumout  & 
// ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~33_sumout ))) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~1_sumout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[108]~102_combout )) ) + ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~34  ))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~30  = CARRY(( !\U5|hsv_converter|delta [2] ) + ( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~1_sumout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~33_sumout ))) 
// # (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~1_sumout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[108]~102_combout )) ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~34  ))

	.dataa(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[108]~102_combout ),
	.datad(!\U5|hsv_converter|delta [2]),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~33_sumout ),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~29_sumout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~30 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~29 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~29 .lut_mask = 64'h0000FA500000FF00;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N39
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~25 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~25_sumout  = SUM(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~29_sumout )))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[109]~100_combout )) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[109]~99_combout ))) ) + ( 
// !\U5|hsv_converter|delta [3] ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~30  ))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~26  = CARRY(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~29_sumout )))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[109]~100_combout )) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[109]~99_combout ))) ) + ( 
// !\U5|hsv_converter|delta [3] ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~30  ))

	.dataa(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[109]~99_combout ),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~29_sumout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[109]~100_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [3]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~25_sumout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~26 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~25 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~25 .lut_mask = 64'h000000FF00001B5F;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N42
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~21 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~21_sumout  = SUM(( !\U5|hsv_converter|delta [4] ) + ( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~1_sumout  & 
// ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~25_sumout ))) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~1_sumout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[110]~95_combout )) ) + ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~26  ))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~22  = CARRY(( !\U5|hsv_converter|delta [4] ) + ( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~1_sumout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~25_sumout ))) 
// # (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~1_sumout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[110]~95_combout )) ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~26  ))

	.dataa(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[110]~95_combout ),
	.datad(!\U5|hsv_converter|delta [4]),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~25_sumout ),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~21_sumout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~22 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~21 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~21 .lut_mask = 64'h0000FA500000FF00;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N45
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~17 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~17_sumout  = SUM(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~21_sumout )))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[111]~92_combout )) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[111]~91_combout ))) ) + ( 
// !\U5|hsv_converter|delta [5] ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~22  ))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~18  = CARRY(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~21_sumout )))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[111]~92_combout )) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[111]~91_combout ))) ) + ( 
// !\U5|hsv_converter|delta [5] ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~22  ))

	.dataa(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[111]~91_combout ),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~21_sumout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[111]~92_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [5]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~17_sumout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~18 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~17 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~17 .lut_mask = 64'h000000FF00001B5F;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N48
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~13 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~13_sumout  = SUM(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~1_sumout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~17_sumout ))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~1_sumout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[112]~86_combout )) ) + ( !\U5|hsv_converter|delta [6] ) + ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~18  ))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~14  = CARRY(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~1_sumout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~17_sumout ))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~1_sumout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[112]~86_combout )) ) + ( !\U5|hsv_converter|delta [6] ) + ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~18  ))

	.dataa(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[112]~86_combout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~17_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [6]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~13_sumout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~14 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~13 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~13 .lut_mask = 64'h000000FF000005AF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N51
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~9 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~9_sumout  = SUM(( !\U5|hsv_converter|delta [7] ) + ( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~1_sumout  & 
// (((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~13_sumout )))) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[113]~82_combout )) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[113]~81_combout ))) ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~14  ))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~10  = CARRY(( !\U5|hsv_converter|delta [7] ) + ( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~13_sumout 
// )))) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[113]~82_combout )) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[113]~81_combout ))) ) + ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~14  ))

	.dataa(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[113]~81_combout ),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~13_sumout ),
	.datad(!\U5|hsv_converter|delta [7]),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[113]~82_combout ),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~9_sumout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~10 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~9 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~9 .lut_mask = 64'h0000E4A00000FF00;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N54
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~6 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~6_cout  = CARRY(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~9_sumout )))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[114]~78_combout )) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[114]~77_combout ))) ) + ( VCC ) 
// + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~10  ))

	.dataa(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[114]~77_combout ),
	.datab(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~9_sumout ),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[114]~78_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~6_cout ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~6 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~6 .lut_mask = 64'h000000000000353F;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N57
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~1 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~1_sumout  = SUM(( VCC ) + ( GND ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~1 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y23_N15
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[114]~72 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[114]~72_combout  = ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~13_sumout  & ( !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[114]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[114]~72 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[114]~72 .lut_mask = 64'h00000000F0F0F0F0;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[114]~72 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y23_N21
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[114]~73 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[114]~73_combout  = ( \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[104]~71_combout  & ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[104]~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[114]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[114]~73 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[114]~73 .lut_mask = 64'h000000000F0F0F0F;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[114]~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N0
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[113]~77 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[113]~77_combout  = ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~17_sumout  & ( !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[113]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[113]~77 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[113]~77 .lut_mask = 64'h00000000FF00FF00;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[113]~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y23_N27
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[113]~78 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[113]~78_combout  = ( \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[103]~76_combout  & ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~1_sumout  ) ) # ( 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[103]~76_combout  & ( (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~1_sumout  & \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[103]~75_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[103]~75_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[103]~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[113]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[113]~78 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[113]~78 .lut_mask = 64'h000F000F0F0F0F0F;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[113]~78 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N3
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[112]~84 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[112]~84_combout  = ( \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[102]~83_combout  & ( (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~1_sumout ) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~21_sumout ) ) ) # ( !\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[102]~83_combout  & ( (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~21_sumout  & 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~1_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~21_sumout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[102]~83_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[112]~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[112]~84 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[112]~84 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[112]~84 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N9
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[111]~90 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[111]~90_combout  = ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~25_sumout  & ( !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[111]~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[111]~90 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[111]~90 .lut_mask = 64'h00000000FF00FF00;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[111]~90 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y23_N3
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[111]~91 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[111]~91_combout  = ( \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[101]~88_combout  & ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~1_sumout  ) ) # ( 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[101]~88_combout  & ( (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~1_sumout  & \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[101]~89_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[101]~89_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[101]~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[111]~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[111]~91 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[111]~91 .lut_mask = 64'h000F000F0F0F0F0F;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[111]~91 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y23_N0
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[110]~95 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[110]~95_combout  = ( \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[100]~94_combout  & ( (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~29_sumout ) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~1_sumout ) ) ) # ( !\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[100]~94_combout  & ( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~1_sumout  & 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~29_sumout ) ) )

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~29_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[100]~94_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[110]~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[110]~95 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[110]~95 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[110]~95 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y23_N24
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[109]~99 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[109]~99_combout  = (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~1_sumout  & \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~33_sumout )

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[109]~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[109]~99 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[109]~99 .lut_mask = 64'h00CC00CC00CC00CC;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[109]~99 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y23_N12
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[109]~100 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[109]~100_combout  = ( \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[99]~98_combout  & ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[99]~98_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[109]~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[109]~100 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[109]~100 .lut_mask = 64'h0000000033333333;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[109]~100 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y23_N18
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[108]~102 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[108]~102_combout  = ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~1_sumout  & ( \U5|hsv_converter|Add10~49_sumout  ) ) # ( 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~1_sumout  & ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~37_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Add10~49_sumout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~37_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[108]~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[108]~102 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[108]~102 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[108]~102 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y23_N30
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~37 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~37_sumout  = SUM(( !\U5|hsv_converter|delta[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~38  = CARRY(( !\U5|hsv_converter|delta[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|delta[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~37_sumout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~38 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~37 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~37 .lut_mask = 64'h000000000000FF00;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y23_N33
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~33 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~33_sumout  = SUM(( !\U5|hsv_converter|delta [1] ) + ( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~1_sumout  & 
// ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~37_sumout ))) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~1_sumout  & (\U5|hsv_converter|Add10~53_sumout )) ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~38  
// ))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~34  = CARRY(( !\U5|hsv_converter|delta [1] ) + ( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~1_sumout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~37_sumout ))) 
// # (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~1_sumout  & (\U5|hsv_converter|Add10~53_sumout )) ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~38  ))

	.dataa(!\U5|hsv_converter|Add10~53_sumout ),
	.datab(!\U5|hsv_converter|delta [1]),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~37_sumout ),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~33_sumout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~34 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~33 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~33 .lut_mask = 64'h0000FA0A0000CCCC;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y23_N36
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~29 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~29_sumout  = SUM(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~1_sumout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~33_sumout ))) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~1_sumout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[108]~102_combout )) ) + ( !\U5|hsv_converter|delta [2] ) + ( 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~34  ))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~30  = CARRY(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~1_sumout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~33_sumout ))) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~1_sumout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[108]~102_combout )) ) + ( !\U5|hsv_converter|delta [2] ) + ( 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~34  ))

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[108]~102_combout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~33_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [2]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~29_sumout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~30 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~29 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~29 .lut_mask = 64'h000000FF000003CF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y23_N39
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~25 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~25_sumout  = SUM(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~1_sumout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~29_sumout )))) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~1_sumout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[109]~100_combout )) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[109]~99_combout ))) ) + ( 
// !\U5|hsv_converter|delta [3] ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~30  ))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~26  = CARRY(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~1_sumout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~29_sumout )))) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~1_sumout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[109]~100_combout )) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[109]~99_combout ))) ) + ( 
// !\U5|hsv_converter|delta [3] ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~30  ))

	.dataa(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[109]~99_combout ),
	.datab(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~29_sumout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[109]~100_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [3]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~25_sumout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~26 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~25 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~25 .lut_mask = 64'h000000FF00001D3F;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y23_N42
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~21 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~21_sumout  = SUM(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~1_sumout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~25_sumout ))) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~1_sumout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[110]~95_combout )) ) + ( !\U5|hsv_converter|delta [4] ) + ( 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~26  ))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~22  = CARRY(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~1_sumout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~25_sumout ))) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~1_sumout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[110]~95_combout )) ) + ( !\U5|hsv_converter|delta [4] ) + ( 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~26  ))

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[110]~95_combout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~25_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [4]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~21_sumout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~22 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~21 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~21 .lut_mask = 64'h000000FF000003CF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y23_N45
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~17 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~17_sumout  = SUM(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~1_sumout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~21_sumout )))) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~1_sumout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[111]~91_combout )) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[111]~90_combout ))) ) + ( 
// !\U5|hsv_converter|delta [5] ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~22  ))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~18  = CARRY(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~1_sumout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~21_sumout )))) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~1_sumout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[111]~91_combout )) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[111]~90_combout ))) ) + ( 
// !\U5|hsv_converter|delta [5] ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~22  ))

	.dataa(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[111]~90_combout ),
	.datab(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~21_sumout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[111]~91_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [5]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~17_sumout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~18 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~17 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~17 .lut_mask = 64'h000000FF00001D3F;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y23_N48
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~13 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~13_sumout  = SUM(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~1_sumout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~17_sumout ))) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~1_sumout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[112]~84_combout )) ) + ( !\U5|hsv_converter|delta [6] ) + ( 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~18  ))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~14  = CARRY(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~1_sumout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~17_sumout ))) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~1_sumout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[112]~84_combout )) ) + ( !\U5|hsv_converter|delta [6] ) + ( 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~18  ))

	.dataa(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[112]~84_combout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~17_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [6]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~13_sumout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~14 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~13 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~13 .lut_mask = 64'h000000FF000005AF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y23_N51
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~9 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~9_sumout  = SUM(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~1_sumout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~13_sumout )))) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~1_sumout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[113]~78_combout )) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[113]~77_combout ))) ) + ( 
// !\U5|hsv_converter|delta [7] ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~14  ))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~10  = CARRY(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~1_sumout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~13_sumout )))) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~1_sumout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[113]~78_combout )) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[113]~77_combout ))) ) + ( 
// !\U5|hsv_converter|delta [7] ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~14  ))

	.dataa(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[113]~77_combout ),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~13_sumout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[113]~78_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [7]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~9_sumout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~10 ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~9 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~9 .lut_mask = 64'h000000FF00001B5F;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y23_N54
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~6 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~6_cout  = CARRY(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~1_sumout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~9_sumout )) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~1_sumout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[114]~73_combout ) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[114]~72_combout )))) ) + ( VCC ) 
// + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~10  ))

	.dataa(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~9_sumout ),
	.datab(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[114]~72_combout ),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[114]~73_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~6_cout ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~6 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~6 .lut_mask = 64'h000000000000535F;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y23_N57
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~1 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~1_sumout  = SUM(( VCC ) + ( GND ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~1 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N30
cyclonev_lcell_comb \U5|hsv_converter|h_out~15 (
// Equation(s):
// \U5|hsv_converter|h_out~15_combout  = ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~1_sumout  & ( (!\U5|hsv_converter|h_out[2]~13_combout  & (\U5|hsv_converter|h_out[2]~12_combout  & 
// ((!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~1_sumout )))) # (\U5|hsv_converter|h_out[2]~13_combout  & (!\U5|hsv_converter|h_out[2]~12_combout  & (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~1_sumout ))) ) ) # ( 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~1_sumout  & ( (!\U5|hsv_converter|h_out[2]~13_combout  & (\U5|hsv_converter|h_out[2]~12_combout  & ((!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~1_sumout )))) # 
// (\U5|hsv_converter|h_out[2]~13_combout  & (((!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~1_sumout )) # (\U5|hsv_converter|h_out[2]~12_combout ))) ) )

	.dataa(!\U5|hsv_converter|h_out[2]~13_combout ),
	.datab(!\U5|hsv_converter|h_out[2]~12_combout ),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|h_out~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|h_out~15 .extended_lut = "off";
defparam \U5|hsv_converter|h_out~15 .lut_mask = 64'h7351735162406240;
defparam \U5|hsv_converter|h_out~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y22_N32
dffeas \U5|hsv_converter|h_out[1] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U5|hsv_converter|h_out~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|hsv_converter|h_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|hsv_converter|h_out[1] .is_wysiwyg = "true";
defparam \U5|hsv_converter|h_out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N3
cyclonev_lcell_comb \u_display|temp_value[1]~feeder (
// Equation(s):
// \u_display|temp_value[1]~feeder_combout  = \U5|hsv_converter|h_out [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|h_out [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|temp_value[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|temp_value[1]~feeder .extended_lut = "off";
defparam \u_display|temp_value[1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u_display|temp_value[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N27
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[123]~83 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[123]~83_combout  = ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~1_sumout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~13_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~13_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[123]~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[123]~83 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[123]~83 .lut_mask = 64'h00FF00FF00000000;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[123]~83 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N6
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[123]~84 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[123]~84_combout  = ( \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[113]~81_combout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~1_sumout  ) ) # ( 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[113]~81_combout  & ( (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~1_sumout  & \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[113]~82_combout ) ) )

	.dataa(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[113]~82_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[113]~81_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[123]~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[123]~84 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[123]~84 .lut_mask = 64'h1111111155555555;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[123]~84 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N0
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[122]~87 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[122]~87_combout  = ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~1_sumout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~17_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~17_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[122]~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[122]~87 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[122]~87 .lut_mask = 64'h00FF00FF00000000;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[122]~87 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y20_N12
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[122]~88 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[122]~88_combout  = ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~1_sumout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[112]~86_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[112]~86_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[122]~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[122]~88 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[122]~88 .lut_mask = 64'h000000000F0F0F0F;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[122]~88 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y20_N24
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[131]~93 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[131]~93_combout  = ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~1_sumout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~17_sumout  & ( 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~21_sumout )))) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~1_sumout  & 
// (((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[111]~91_combout )) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[111]~92_combout ))) ) ) ) # ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~1_sumout  & ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~17_sumout  ) ) # ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~1_sumout  & ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~17_sumout  & ( 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~21_sumout )))) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~1_sumout  & 
// (((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[111]~91_combout )) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[111]~92_combout ))) ) ) )

	.dataa(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[111]~92_combout ),
	.datab(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~21_sumout ),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[111]~91_combout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datae(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[131]~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[131]~93 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[131]~93 .lut_mask = 64'h0000335FFFFF335F;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[131]~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N15
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[120]~96 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[120]~96_combout  = ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~1_sumout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~25_sumout  ) )

	.dataa(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~25_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[120]~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[120]~96 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[120]~96 .lut_mask = 64'h5555555500000000;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[120]~96 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N21
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[120]~97 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[120]~97_combout  = ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~1_sumout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[110]~95_combout  ) )

	.dataa(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[110]~95_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[120]~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[120]~97 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[120]~97 .lut_mask = 64'h0000000055555555;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[120]~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y20_N18
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[129]~101 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[129]~101_combout  = ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~1_sumout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~25_sumout  & ( 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~1_sumout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~29_sumout )) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~1_sumout  & 
// (((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[109]~99_combout ) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[109]~100_combout )))) ) ) ) # ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~1_sumout  & ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~25_sumout  ) ) # ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~1_sumout  & ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~25_sumout  & ( 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~1_sumout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~29_sumout )) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~1_sumout  & 
// (((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[109]~99_combout ) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[109]~100_combout )))) ) ) )

	.dataa(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~29_sumout ),
	.datab(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[109]~100_combout ),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[109]~99_combout ),
	.datae(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[129]~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[129]~101 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[129]~101 .lut_mask = 64'h0000535FFFFF535F;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[129]~101 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N9
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[118]~103 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[118]~103_combout  = ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~33_sumout  & ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~1_sumout  ) )

	.dataa(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[118]~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[118]~103 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[118]~103 .lut_mask = 64'h00000000AAAAAAAA;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[118]~103 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y20_N6
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[118]~104 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[118]~104_combout  = ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~1_sumout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[108]~102_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[108]~102_combout ),
	.datae(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[118]~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[118]~104 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[118]~104 .lut_mask = 64'h000000FF000000FF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[118]~104 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y20_N0
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[127]~105 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[127]~105_combout  = ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~33_sumout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~1_sumout  & ( 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~1_sumout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~37_sumout )) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~1_sumout  & ((\U5|hsv_converter|Add6~53_sumout 
// ))) ) ) ) # ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~33_sumout  & ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~1_sumout  & ( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~1_sumout  & 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~37_sumout )) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~1_sumout  & ((\U5|hsv_converter|Add6~53_sumout ))) ) ) ) # ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~33_sumout  & ( !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~1_sumout  ) )

	.dataa(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~37_sumout ),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Add6~53_sumout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datae(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~33_sumout ),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[127]~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[127]~105 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[127]~105 .lut_mask = 64'h0000FFFF550F550F;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[127]~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y20_N30
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_8~38 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_8~38_cout  = CARRY(( !\U5|hsv_converter|delta[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\U5|hsv_converter|delta[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_8~38_cout ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_8~38 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_8~38 .lut_mask = 64'h000000000000CCCC;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_8~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y20_N33
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_8~34 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_8~34_cout  = CARRY(( !\U5|hsv_converter|delta [1] ) + ( (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~37_sumout  & !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~1_sumout 
// ) ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_8~38_cout  ))

	.dataa(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~37_sumout ),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(!\U5|hsv_converter|delta [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_8~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_8~34_cout ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_8~34 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_8~34 .lut_mask = 64'h0000AFAF0000FF00;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_8~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y20_N36
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_8~30 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_8~30_cout  = CARRY(( \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[127]~105_combout  ) + ( !\U5|hsv_converter|delta [2] ) + ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_8~34_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|delta [2]),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[127]~105_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_8~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_8~30_cout ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_8~30 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_8~30 .lut_mask = 64'h00000F0F000000FF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_8~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y20_N39
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_8~26 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_8~26_cout  = CARRY(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~1_sumout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~29_sumout )) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[118]~104_combout ) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[118]~103_combout )))) ) + ( 
// !\U5|hsv_converter|delta [3] ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_8~30_cout  ))

	.dataa(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~29_sumout ),
	.datab(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[118]~103_combout ),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[118]~104_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [3]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_8~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_8~26_cout ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_8~26 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_8~26 .lut_mask = 64'h000000FF0000535F;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_8~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y20_N42
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_8~22 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_8~22_cout  = CARRY(( !\U5|hsv_converter|delta [4] ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[129]~101_combout  ) + ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_8~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[129]~101_combout ),
	.datad(!\U5|hsv_converter|delta [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_8~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_8~22_cout ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_8~22 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_8~22 .lut_mask = 64'h0000F0F00000FF00;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_8~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y20_N45
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_8~18 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_8~18_cout  = CARRY(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~21_sumout )))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[120]~97_combout )) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[120]~96_combout ))) ) + ( 
// !\U5|hsv_converter|delta [5] ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_8~22_cout  ))

	.dataa(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[120]~96_combout ),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~21_sumout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[120]~97_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [5]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_8~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_8~18_cout ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_8~18 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_8~18 .lut_mask = 64'h000000FF00001B5F;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_8~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y20_N48
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_8~14 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_8~14_cout  = CARRY(( \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[131]~93_combout  ) + ( !\U5|hsv_converter|delta [6] ) + ( 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_8~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[131]~93_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [6]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_8~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_8~14_cout ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_8~14 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_8~14 .lut_mask = 64'h000000FF00000F0F;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_8~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y20_N51
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_8~10 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_8~10_cout  = CARRY(( !\U5|hsv_converter|delta [7] ) + ( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~1_sumout  & 
// (((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~13_sumout )))) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[122]~88_combout )) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[122]~87_combout ))) ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_8~14_cout  ))

	.dataa(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[122]~87_combout ),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~13_sumout ),
	.datad(!\U5|hsv_converter|delta [7]),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[122]~88_combout ),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_8~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_8~10_cout ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_8~10 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_8~10 .lut_mask = 64'h0000E4A00000FF00;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_8~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y20_N54
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_8~6 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_8~6_cout  = CARRY(( (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~9_sumout )))) # 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~1_sumout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[123]~84_combout )) # (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[123]~83_combout ))) ) + ( VCC ) 
// + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_8~10_cout  ))

	.dataa(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[123]~83_combout ),
	.datab(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_7~9_sumout ),
	.datad(!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[123]~84_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_8~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_8~6_cout ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_8~6 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_8~6 .lut_mask = 64'h0000000000001D3F;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_8~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y20_N57
cyclonev_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_8~1 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_8~1_sumout  = SUM(( VCC ) + ( GND ) + ( \U5|hsv_converter|Div1|auto_generated|divider|divider|op_8~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_8~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_8~1 .extended_lut = "off";
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_8~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y24_N6
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[123]~79 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[123]~79_combout  = ( !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~1_sumout  & ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~13_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[123]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[123]~79 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[123]~79 .lut_mask = 64'h0F0F0F0F00000000;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[123]~79 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y23_N15
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[123]~80 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[123]~80_combout  = ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~1_sumout  & ( (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[113]~77_combout ) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[113]~78_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[113]~78_combout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[113]~77_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[123]~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[123]~80 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[123]~80 .lut_mask = 64'h000000000FFF0FFF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[123]~80 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y24_N57
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[122]~85 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[122]~85_combout  = ( !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~1_sumout  & ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~17_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[122]~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[122]~85 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[122]~85 .lut_mask = 64'h0F0F0F0F00000000;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[122]~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y23_N6
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[122]~86 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[122]~86_combout  = ( \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[112]~84_combout  & ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~1_sumout  ) )

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[112]~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[122]~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[122]~86 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[122]~86 .lut_mask = 64'h0000000033333333;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[122]~86 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y23_N24
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[131]~92 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[131]~92_combout  = ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~1_sumout  & ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~17_sumout  & ( 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~1_sumout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~21_sumout )))) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~1_sumout  & 
// (((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[111]~91_combout )) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[111]~90_combout ))) ) ) ) # ( !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~1_sumout  & ( 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~17_sumout  ) ) # ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~1_sumout  & ( !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~17_sumout  & ( 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~1_sumout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~21_sumout )))) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~1_sumout  & 
// (((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[111]~91_combout )) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[111]~90_combout ))) ) ) )

	.dataa(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[111]~90_combout ),
	.datab(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~21_sumout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[111]~91_combout ),
	.datae(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~1_sumout ),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[131]~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[131]~92 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[131]~92 .lut_mask = 64'h00001D3FFFFF1D3F;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[131]~92 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y23_N0
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[120]~96 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[120]~96_combout  = ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~25_sumout  & ( !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~1_sumout  ) )

	.dataa(gnd),
	.datab(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[120]~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[120]~96 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[120]~96 .lut_mask = 64'h00000000CCCCCCCC;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[120]~96 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y23_N9
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[120]~97 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[120]~97_combout  = ( \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[110]~95_combout  & ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[110]~95_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[120]~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[120]~97 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[120]~97 .lut_mask = 64'h000000000F0F0F0F;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[120]~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y23_N6
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[129]~101 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[129]~101_combout  = ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~1_sumout  & ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~25_sumout  & ( 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~1_sumout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~29_sumout )))) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~1_sumout  & 
// (((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[109]~100_combout )) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[109]~99_combout ))) ) ) ) # ( !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~1_sumout  & ( 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~25_sumout  ) ) # ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~1_sumout  & ( !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~25_sumout  & ( 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~1_sumout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~29_sumout )))) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~1_sumout  & 
// (((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[109]~100_combout )) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[109]~99_combout ))) ) ) )

	.dataa(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[109]~99_combout ),
	.datab(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[109]~100_combout ),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~29_sumout ),
	.datae(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~1_sumout ),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[129]~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[129]~101 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[129]~101 .lut_mask = 64'h000007F7FFFF07F7;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[129]~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y23_N18
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[118]~103 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[118]~103_combout  = ( !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~1_sumout  & ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~33_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~33_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[118]~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[118]~103 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[118]~103 .lut_mask = 64'h00FF00FF00000000;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[118]~103 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y23_N3
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[118]~104 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[118]~104_combout  = ( \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[108]~102_combout  & ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[108]~102_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[118]~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[118]~104 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[118]~104 .lut_mask = 64'h000000000F0F0F0F;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[118]~104 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y23_N21
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[127]~105 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[127]~105_combout  = ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~1_sumout  & ( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~1_sumout  & 
// ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~37_sumout ))) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~1_sumout  & (\U5|hsv_converter|Add10~53_sumout )) ) ) # ( 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~1_sumout  & ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~33_sumout  ) )

	.dataa(!\U5|hsv_converter|Add10~53_sumout ),
	.datab(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~37_sumout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~33_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[127]~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[127]~105 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[127]~105 .lut_mask = 64'h00FF00FF1D1D1D1D;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[127]~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y23_N30
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_8~38 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_8~38_cout  = CARRY(( !\U5|hsv_converter|delta[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|delta[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_8~38_cout ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_8~38 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_8~38 .lut_mask = 64'h000000000000F0F0;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_8~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y23_N33
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_8~34 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_8~34_cout  = CARRY(( !\U5|hsv_converter|delta [1] ) + ( (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~37_sumout  & !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~1_sumout 
// ) ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_8~38_cout  ))

	.dataa(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~37_sumout ),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(!\U5|hsv_converter|delta [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_8~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_8~34_cout ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_8~34 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_8~34 .lut_mask = 64'h0000AFAF0000FF00;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_8~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y23_N36
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_8~30 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_8~30_cout  = CARRY(( \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[127]~105_combout  ) + ( !\U5|hsv_converter|delta [2] ) + ( 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_8~34_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|delta [2]),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[127]~105_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_8~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_8~30_cout ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_8~30 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_8~30 .lut_mask = 64'h00000F0F000000FF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_8~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y23_N39
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_8~26 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_8~26_cout  = CARRY(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~1_sumout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~29_sumout )))) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~1_sumout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[118]~104_combout )) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[118]~103_combout ))) ) + ( 
// !\U5|hsv_converter|delta [3] ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_8~30_cout  ))

	.dataa(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[118]~103_combout ),
	.datab(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~29_sumout ),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[118]~104_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [3]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_8~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_8~26_cout ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_8~26 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_8~26 .lut_mask = 64'h000000FF0000353F;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_8~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y23_N42
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_8~22 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_8~22_cout  = CARRY(( \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[129]~101_combout  ) + ( !\U5|hsv_converter|delta [4] ) + ( 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_8~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|delta [4]),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[129]~101_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_8~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_8~22_cout ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_8~22 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_8~22 .lut_mask = 64'h00000F0F000000FF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_8~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y23_N45
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_8~18 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_8~18_cout  = CARRY(( !\U5|hsv_converter|delta [5] ) + ( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~1_sumout  & 
// (((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~21_sumout )))) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~1_sumout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[120]~97_combout )) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[120]~96_combout ))) ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_8~22_cout  ))

	.dataa(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[120]~96_combout ),
	.datab(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~21_sumout ),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(!\U5|hsv_converter|delta [5]),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[120]~97_combout ),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_8~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_8~18_cout ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_8~18 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_8~18 .lut_mask = 64'h0000CAC00000FF00;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_8~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y23_N48
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_8~14 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_8~14_cout  = CARRY(( \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[131]~92_combout  ) + ( !\U5|hsv_converter|delta [6] ) + ( 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_8~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[131]~92_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [6]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_8~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_8~14_cout ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_8~14 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_8~14 .lut_mask = 64'h000000FF00000F0F;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_8~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y23_N51
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_8~10 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_8~10_cout  = CARRY(( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~1_sumout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~13_sumout )))) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~1_sumout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[122]~86_combout )) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[122]~85_combout ))) ) + ( 
// !\U5|hsv_converter|delta [7] ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_8~14_cout  ))

	.dataa(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[122]~85_combout ),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~13_sumout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[122]~86_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [7]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_8~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_8~10_cout ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_8~10 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_8~10 .lut_mask = 64'h000000FF00001B5F;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_8~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y23_N54
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_8~6 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_8~6_cout  = CARRY(( VCC ) + ( (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~1_sumout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~9_sumout )))) # 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~1_sumout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[123]~80_combout )) # (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[123]~79_combout ))) ) + ( 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_8~10_cout  ))

	.dataa(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[123]~79_combout ),
	.datab(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_7~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[123]~80_combout ),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_8~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_8~6_cout ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_8~6 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_8~6 .lut_mask = 64'h0000E2C00000FFFF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_8~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y23_N57
cyclonev_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_8~1 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_8~1_sumout  = SUM(( VCC ) + ( GND ) + ( \U5|hsv_converter|Div2|auto_generated|divider|divider|op_8~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_8~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_8~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_8~1 .extended_lut = "off";
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_8~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N18
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[123]~83 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[123]~83_combout  = ( !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~1_sumout  & ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~13_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~13_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[123]~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[123]~83 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[123]~83 .lut_mask = 64'h00FF00FF00000000;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[123]~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N12
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[123]~84 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[123]~84_combout  = ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~1_sumout  & ( (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[113]~81_combout ) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[113]~82_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[113]~82_combout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[113]~81_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[123]~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[123]~84 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[123]~84 .lut_mask = 64'h000000000FFF0FFF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[123]~84 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N3
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[122]~87 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[122]~87_combout  = ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~17_sumout  & ( !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[122]~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[122]~87 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[122]~87 .lut_mask = 64'h00000000FF00FF00;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[122]~87 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N48
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[122]~88 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[122]~88_combout  = ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~1_sumout  & ( \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[112]~86_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[112]~86_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[122]~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[122]~88 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[122]~88 .lut_mask = 64'h0000000000FF00FF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[122]~88 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N24
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[131]~93 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[131]~93_combout  = ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~17_sumout  & ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~1_sumout  & ( 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~21_sumout )) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~1_sumout  & 
// (((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[111]~92_combout ) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[111]~91_combout )))) ) ) ) # ( !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~17_sumout  & ( 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~1_sumout  & ( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~21_sumout )) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~1_sumout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[111]~92_combout ) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[111]~91_combout )))) ) ) ) # ( 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~17_sumout  & ( !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~1_sumout  ) )

	.dataa(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~21_sumout ),
	.datab(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[111]~91_combout ),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[111]~92_combout ),
	.datae(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~17_sumout ),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[131]~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[131]~93 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[131]~93 .lut_mask = 64'h0000FFFF535F535F;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[131]~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N21
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[120]~96 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[120]~96_combout  = ( !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~1_sumout  & ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~25_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~25_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[120]~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[120]~96 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[120]~96 .lut_mask = 64'h00FF00FF00000000;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[120]~96 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N45
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[120]~97 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[120]~97_combout  = ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~1_sumout  & ( \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[110]~95_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[110]~95_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[120]~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[120]~97 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[120]~97 .lut_mask = 64'h0000000000FF00FF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[120]~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N18
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[129]~101 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[129]~101_combout  = ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~29_sumout  & ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~1_sumout  & ( 
// ((!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~1_sumout ) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[109]~100_combout )) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[109]~99_combout ) ) ) ) # ( 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~29_sumout  & ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~1_sumout  & ( (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~1_sumout  & 
// ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[109]~100_combout ) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[109]~99_combout ))) ) ) ) # ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~29_sumout  & ( 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~1_sumout  & ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~25_sumout  ) ) ) # ( !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~29_sumout  & ( 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~1_sumout  & ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~25_sumout  ) ) )

	.dataa(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[109]~99_combout ),
	.datab(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[109]~100_combout ),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~25_sumout ),
	.datae(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~29_sumout ),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[129]~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[129]~101 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[129]~101 .lut_mask = 64'h00FF00FF0707F7F7;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[129]~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N30
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[118]~103 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[118]~103_combout  = ( !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~1_sumout  & ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~33_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[118]~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[118]~103 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[118]~103 .lut_mask = 64'h00000000FFFF0000;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[118]~103 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N36
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[118]~104 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[118]~104_combout  = ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~1_sumout  & ( \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[108]~102_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[108]~102_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[118]~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[118]~104 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[118]~104 .lut_mask = 64'h0000000000FF00FF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[118]~104 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N0
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[127]~105 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[127]~105_combout  = ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~1_sumout  & ( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~1_sumout  & 
// ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~37_sumout ))) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\U5|hsv_converter|Add2~53_sumout )) ) ) # ( 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~1_sumout  & ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~33_sumout  ) )

	.dataa(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\U5|hsv_converter|Add2~53_sumout ),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~33_sumout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~37_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[127]~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[127]~105 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[127]~105 .lut_mask = 64'h0F0F0F0F11BB11BB;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[127]~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N0
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_8~38 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_8~38_cout  = CARRY(( !\U5|hsv_converter|delta[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|delta[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_8~38_cout ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_8~38 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_8~38 .lut_mask = 64'h000000000000F0F0;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_8~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N3
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_8~34 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_8~34_cout  = CARRY(( (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~37_sumout  & !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~1_sumout ) ) + ( !\U5|hsv_converter|delta 
// [1] ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_8~38_cout  ))

	.dataa(!\U5|hsv_converter|delta [1]),
	.datab(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~37_sumout ),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_8~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_8~34_cout ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_8~34 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_8~34 .lut_mask = 64'h0000555500003030;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_8~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N6
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_8~30 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_8~30_cout  = CARRY(( \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[127]~105_combout  ) + ( !\U5|hsv_converter|delta [2] ) + ( 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_8~34_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[127]~105_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [2]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_8~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_8~30_cout ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_8~30 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_8~30 .lut_mask = 64'h000000FF000000FF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_8~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N9
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_8~26 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_8~26_cout  = CARRY(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~1_sumout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~29_sumout )) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~1_sumout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[118]~104_combout ) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[118]~103_combout )))) ) + ( 
// !\U5|hsv_converter|delta [3] ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_8~30_cout  ))

	.dataa(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~29_sumout ),
	.datab(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[118]~103_combout ),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[118]~104_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [3]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_8~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_8~26_cout ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_8~26 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_8~26 .lut_mask = 64'h000000FF0000535F;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_8~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N12
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_8~22 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_8~22_cout  = CARRY(( \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[129]~101_combout  ) + ( !\U5|hsv_converter|delta [4] ) + ( 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_8~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|delta [4]),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[129]~101_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_8~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_8~22_cout ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_8~22 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_8~22 .lut_mask = 64'h00000F0F000000FF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_8~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N15
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_8~18 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_8~18_cout  = CARRY(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~1_sumout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~21_sumout )) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~1_sumout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[120]~97_combout ) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[120]~96_combout )))) ) + ( 
// !\U5|hsv_converter|delta [5] ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_8~22_cout  ))

	.dataa(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~21_sumout ),
	.datab(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[120]~96_combout ),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[120]~97_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [5]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_8~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_8~18_cout ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_8~18 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_8~18 .lut_mask = 64'h000000FF0000535F;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_8~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N18
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_8~14 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_8~14_cout  = CARRY(( \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[131]~93_combout  ) + ( !\U5|hsv_converter|delta [6] ) + ( 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_8~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[131]~93_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [6]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_8~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_8~14_cout ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_8~14 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_8~14 .lut_mask = 64'h000000FF00000F0F;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_8~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N21
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_8~10 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_8~10_cout  = CARRY(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~1_sumout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~13_sumout )))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~1_sumout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[122]~88_combout )) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[122]~87_combout ))) ) + ( 
// !\U5|hsv_converter|delta [7] ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_8~14_cout  ))

	.dataa(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[122]~87_combout ),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~13_sumout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[122]~88_combout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|delta [7]),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_8~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_8~10_cout ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_8~10 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_8~10 .lut_mask = 64'h000000FF00001B5F;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_8~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N24
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_8~6 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_8~6_cout  = CARRY(( (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~1_sumout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~9_sumout )))) # 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~1_sumout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[123]~84_combout )) # (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[123]~83_combout ))) ) + ( VCC ) 
// + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_8~10_cout  ))

	.dataa(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[123]~83_combout ),
	.datab(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~9_sumout ),
	.datac(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[123]~84_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_8~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_8~6_cout ),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_8~6 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_8~6 .lut_mask = 64'h000000000000353F;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_8~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N27
cyclonev_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_8~1 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_8~1_sumout  = SUM(( VCC ) + ( GND ) + ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_8~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_8~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_8~1 .extended_lut = "off";
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_8~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y23_N12
cyclonev_lcell_comb \U5|hsv_converter|h_out~16 (
// Equation(s):
// \U5|hsv_converter|h_out~16_combout  = ( \U5|hsv_converter|Div0|auto_generated|divider|divider|op_8~1_sumout  & ( (\U5|hsv_converter|h_out[2]~12_combout  & ((!\U5|hsv_converter|h_out[2]~13_combout  & 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_8~1_sumout )) # (\U5|hsv_converter|h_out[2]~13_combout  & ((!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_8~1_sumout ))))) ) ) # ( 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_8~1_sumout  & ( (!\U5|hsv_converter|h_out[2]~13_combout  & (\U5|hsv_converter|h_out[2]~12_combout  & (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_8~1_sumout ))) # 
// (\U5|hsv_converter|h_out[2]~13_combout  & ((!\U5|hsv_converter|h_out[2]~12_combout ) # ((!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_8~1_sumout )))) ) )

	.dataa(!\U5|hsv_converter|h_out[2]~13_combout ),
	.datab(!\U5|hsv_converter|h_out[2]~12_combout ),
	.datac(!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_8~1_sumout ),
	.datae(gnd),
	.dataf(!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|hsv_converter|h_out~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|hsv_converter|h_out~16 .extended_lut = "off";
defparam \U5|hsv_converter|h_out~16 .lut_mask = 64'h7564756431203120;
defparam \U5|hsv_converter|h_out~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y23_N13
dffeas \U5|hsv_converter|h_out[0] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U5|hsv_converter|h_out~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|hsv_converter|h_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|hsv_converter|h_out[0] .is_wysiwyg = "true";
defparam \U5|hsv_converter|h_out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N48
cyclonev_lcell_comb \u_display|temp_value~2 (
// Equation(s):
// \u_display|temp_value~2_combout  = ( !\u_display|current_state[1]~DUPLICATE_q  & ( (!\u_display|current_state[0]~DUPLICATE_q  & (\U5|hsv_converter|h_out [0])) # (\u_display|current_state[0]~DUPLICATE_q  & ((\u_display|temp_value [0]))) ) )

	.dataa(gnd),
	.datab(!\u_display|current_state[0]~DUPLICATE_q ),
	.datac(!\U5|hsv_converter|h_out [0]),
	.datad(!\u_display|temp_value [0]),
	.datae(gnd),
	.dataf(!\u_display|current_state[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|temp_value~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|temp_value~2 .extended_lut = "off";
defparam \u_display|temp_value~2 .lut_mask = 64'h0C3F0C3F00000000;
defparam \u_display|temp_value~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y13_N50
dffeas \u_display|temp_value[0] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_display|temp_value~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|temp_value [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|temp_value[0] .is_wysiwyg = "true";
defparam \u_display|temp_value[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y22_N5
dffeas \u_display|temp_value[1] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_display|temp_value[1]~feeder_combout ),
	.asdata(\u_display|temp_value [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_display|Equal3~0_combout ),
	.ena(\u_display|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|temp_value [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|temp_value[1] .is_wysiwyg = "true";
defparam \u_display|temp_value[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y22_N7
dffeas \u_display|temp_value[2] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_display|temp_value[2]~feeder_combout ),
	.asdata(\u_display|temp_value [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_display|Equal3~0_combout ),
	.ena(\u_display|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|temp_value [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|temp_value[2] .is_wysiwyg = "true";
defparam \u_display|temp_value[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y22_N10
dffeas \u_display|temp_value[3] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_display|temp_value[3]~feeder_combout ),
	.asdata(\u_display|temp_value [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_display|Equal3~0_combout ),
	.ena(\u_display|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|temp_value [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|temp_value[3] .is_wysiwyg = "true";
defparam \u_display|temp_value[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y22_N28
dffeas \u_display|temp_value[4] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_display|temp_value[4]~feeder_combout ),
	.asdata(\u_display|temp_value [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_display|Equal3~0_combout ),
	.ena(\u_display|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|temp_value [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|temp_value[4] .is_wysiwyg = "true";
defparam \u_display|temp_value[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y22_N10
dffeas \u_display|temp_value[5] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_display|temp_value[5]~feeder_combout ),
	.asdata(\u_display|temp_value [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_display|Equal3~0_combout ),
	.ena(\u_display|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|temp_value [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|temp_value[5] .is_wysiwyg = "true";
defparam \u_display|temp_value[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y22_N29
dffeas \u_display|temp_value[6] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_display|temp_value[6]~feeder_combout ),
	.asdata(\u_display|temp_value [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_display|Equal3~0_combout ),
	.ena(\u_display|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|temp_value [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|temp_value[6] .is_wysiwyg = "true";
defparam \u_display|temp_value[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y22_N56
dffeas \u_display|temp_value[7] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_display|temp_value[7]~feeder_combout ),
	.asdata(\u_display|temp_value [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_display|Equal3~0_combout ),
	.ena(\u_display|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|temp_value [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|temp_value[7] .is_wysiwyg = "true";
defparam \u_display|temp_value[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y22_N16
dffeas \u_display|temp_value[8] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_display|temp_value[8]~feeder_combout ),
	.asdata(\u_display|temp_value [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_display|Equal3~0_combout ),
	.ena(\u_display|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|temp_value [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|temp_value[8] .is_wysiwyg = "true";
defparam \u_display|temp_value[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y18_N12
cyclonev_lcell_comb \u_display|temp_value~1 (
// Equation(s):
// \u_display|temp_value~1_combout  = ( \u_display|temp_value [8] & ( \u_display|Equal3~0_combout  ) )

	.dataa(!\u_display|Equal3~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_display|temp_value [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|temp_value~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|temp_value~1 .extended_lut = "off";
defparam \u_display|temp_value~1 .lut_mask = 64'h0000000055555555;
defparam \u_display|temp_value~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y18_N14
dffeas \u_display|temp_value[9] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_display|temp_value~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_display|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|temp_value [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|temp_value[9] .is_wysiwyg = "true";
defparam \u_display|temp_value[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y18_N15
cyclonev_lcell_comb \u_display|temp_value~0 (
// Equation(s):
// \u_display|temp_value~0_combout  = (\u_display|Equal3~0_combout  & \u_display|temp_value [9])

	.dataa(!\u_display|Equal3~0_combout ),
	.datab(gnd),
	.datac(!\u_display|temp_value [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|temp_value~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|temp_value~0 .extended_lut = "off";
defparam \u_display|temp_value~0 .lut_mask = 64'h0505050505050505;
defparam \u_display|temp_value~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y18_N16
dffeas \u_display|temp_value[10] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_display|temp_value~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_display|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|temp_value [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|temp_value[10] .is_wysiwyg = "true";
defparam \u_display|temp_value[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N36
cyclonev_lcell_comb \u_display|bcd0[0]~1 (
// Equation(s):
// \u_display|bcd0[0]~1_combout  = ( \u_display|current_state[1]~DUPLICATE_q  & ( (!\u_display|bcd0[3]~0_combout  & (\u_display|temp_value [10])) # (\u_display|bcd0[3]~0_combout  & ((\u_display|bcd0 [0]))) ) ) # ( !\u_display|current_state[1]~DUPLICATE_q  & 
// ( (!\u_display|bcd0[3]~0_combout  & (\u_display|current_state[0]~DUPLICATE_q  & !\u_display|bcd0 [0])) # (\u_display|bcd0[3]~0_combout  & ((\u_display|bcd0 [0]))) ) )

	.dataa(!\u_display|bcd0[3]~0_combout ),
	.datab(!\u_display|current_state[0]~DUPLICATE_q ),
	.datac(!\u_display|temp_value [10]),
	.datad(!\u_display|bcd0 [0]),
	.datae(gnd),
	.dataf(!\u_display|current_state[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|bcd0[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|bcd0[0]~1 .extended_lut = "off";
defparam \u_display|bcd0[0]~1 .lut_mask = 64'h225522550A5F0A5F;
defparam \u_display|bcd0[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y13_N37
dffeas \u_display|bcd0[0]~DUPLICATE (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_display|bcd0[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|bcd0[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|bcd0[0]~DUPLICATE .is_wysiwyg = "true";
defparam \u_display|bcd0[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N27
cyclonev_lcell_comb \u_display|Equal0~0 (
// Equation(s):
// \u_display|Equal0~0_combout  = ( \u_display|current_state [1] & ( \u_display|current_state[0]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_display|current_state[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_display|current_state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|Equal0~0 .extended_lut = "off";
defparam \u_display|Equal0~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \u_display|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y13_N26
dffeas \u_display|digit0[0] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_display|bcd0[0]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_display|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|digit0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|digit0[0] .is_wysiwyg = "true";
defparam \u_display|digit0[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y13_N1
dffeas \u_display|bcd0[3]~DUPLICATE (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_display|bcd0[3]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|bcd0[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|bcd0[3]~DUPLICATE .is_wysiwyg = "true";
defparam \u_display|bcd0[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N54
cyclonev_lcell_comb \u_display|digit0[3]~feeder (
// Equation(s):
// \u_display|digit0[3]~feeder_combout  = ( \u_display|bcd0[3]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_display|bcd0[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|digit0[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|digit0[3]~feeder .extended_lut = "off";
defparam \u_display|digit0[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_display|digit0[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y13_N55
dffeas \u_display|digit0[3] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_display|digit0[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_display|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|digit0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|digit0[3] .is_wysiwyg = "true";
defparam \u_display|digit0[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y13_N55
dffeas \u_display|bcd0[2]~DUPLICATE (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_display|bcd0[2]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|bcd0[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|bcd0[2]~DUPLICATE .is_wysiwyg = "true";
defparam \u_display|bcd0[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y13_N41
dffeas \u_display|digit0[2] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_display|bcd0[2]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_display|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|digit0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|digit0[2] .is_wysiwyg = "true";
defparam \u_display|digit0[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y13_N40
dffeas \u_display|bcd0[1]~DUPLICATE (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_display|bcd0[1]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|bcd0[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|bcd0[1]~DUPLICATE .is_wysiwyg = "true";
defparam \u_display|bcd0[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y13_N31
dffeas \u_display|digit0[1] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_display|bcd0[1]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_display|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|digit0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|digit0[1] .is_wysiwyg = "true";
defparam \u_display|digit0[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N3
cyclonev_lcell_comb \u_display|u_digit0|WideOr6~0 (
// Equation(s):
// \u_display|u_digit0|WideOr6~0_combout  = ( \u_display|digit0 [1] & ( \u_display|digit0 [3] ) ) # ( !\u_display|digit0 [1] & ( !\u_display|digit0 [2] $ (((!\u_display|digit0 [0]) # (\u_display|digit0 [3]))) ) )

	.dataa(!\u_display|digit0 [0]),
	.datab(!\u_display|digit0 [3]),
	.datac(!\u_display|digit0 [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_display|digit0 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|u_digit0|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|u_digit0|WideOr6~0 .extended_lut = "off";
defparam \u_display|u_digit0|WideOr6~0 .lut_mask = 64'h4B4B4B4B33333333;
defparam \u_display|u_digit0|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N42
cyclonev_lcell_comb \u_display|u_digit0|WideOr5~0 (
// Equation(s):
// \u_display|u_digit0|WideOr5~0_combout  = ( \u_display|digit0 [2] & ( (!\u_display|digit0 [0] $ (!\u_display|digit0 [1])) # (\u_display|digit0 [3]) ) ) # ( !\u_display|digit0 [2] & ( (\u_display|digit0 [3] & \u_display|digit0 [1]) ) )

	.dataa(!\u_display|digit0 [0]),
	.datab(!\u_display|digit0 [3]),
	.datac(!\u_display|digit0 [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_display|digit0 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|u_digit0|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|u_digit0|WideOr5~0 .extended_lut = "off";
defparam \u_display|u_digit0|WideOr5~0 .lut_mask = 64'h030303037B7B7B7B;
defparam \u_display|u_digit0|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N45
cyclonev_lcell_comb \u_display|u_digit0|WideOr4~0 (
// Equation(s):
// \u_display|u_digit0|WideOr4~0_combout  = ( \u_display|digit0 [1] & ( ((!\u_display|digit0 [0] & !\u_display|digit0 [2])) # (\u_display|digit0 [3]) ) ) # ( !\u_display|digit0 [1] & ( (\u_display|digit0 [3] & \u_display|digit0 [2]) ) )

	.dataa(!\u_display|digit0 [0]),
	.datab(!\u_display|digit0 [3]),
	.datac(!\u_display|digit0 [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_display|digit0 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|u_digit0|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|u_digit0|WideOr4~0 .extended_lut = "off";
defparam \u_display|u_digit0|WideOr4~0 .lut_mask = 64'h03030303B3B3B3B3;
defparam \u_display|u_digit0|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N48
cyclonev_lcell_comb \u_display|u_digit0|WideOr3~0 (
// Equation(s):
// \u_display|u_digit0|WideOr3~0_combout  = ( \u_display|digit0 [2] & ( (!\u_display|digit0 [0] $ (\u_display|digit0 [1])) # (\u_display|digit0 [3]) ) ) # ( !\u_display|digit0 [2] & ( (!\u_display|digit0 [3] & (\u_display|digit0 [0] & !\u_display|digit0 
// [1])) # (\u_display|digit0 [3] & ((\u_display|digit0 [1]))) ) )

	.dataa(!\u_display|digit0 [0]),
	.datab(!\u_display|digit0 [3]),
	.datac(!\u_display|digit0 [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_display|digit0 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|u_digit0|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|u_digit0|WideOr3~0 .extended_lut = "off";
defparam \u_display|u_digit0|WideOr3~0 .lut_mask = 64'h43434343B7B7B7B7;
defparam \u_display|u_digit0|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N0
cyclonev_lcell_comb \u_display|u_digit0|WideOr2~0 (
// Equation(s):
// \u_display|u_digit0|WideOr2~0_combout  = ( \u_display|digit0 [2] & ( ((!\u_display|digit0 [1]) # (\u_display|digit0 [3])) # (\u_display|digit0 [0]) ) ) # ( !\u_display|digit0 [2] & ( ((\u_display|digit0 [3] & \u_display|digit0 [1])) # (\u_display|digit0 
// [0]) ) )

	.dataa(!\u_display|digit0 [0]),
	.datab(!\u_display|digit0 [3]),
	.datac(!\u_display|digit0 [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_display|digit0 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|u_digit0|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|u_digit0|WideOr2~0 .extended_lut = "off";
defparam \u_display|u_digit0|WideOr2~0 .lut_mask = 64'h57575757F7F7F7F7;
defparam \u_display|u_digit0|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N36
cyclonev_lcell_comb \u_display|u_digit0|WideOr1~0 (
// Equation(s):
// \u_display|u_digit0|WideOr1~0_combout  = ( \u_display|digit0 [3] & ( (\u_display|digit0 [2]) # (\u_display|digit0 [1]) ) ) # ( !\u_display|digit0 [3] & ( (!\u_display|digit0 [1] & (!\u_display|digit0 [2] & \u_display|digit0 [0])) # (\u_display|digit0 [1] 
// & ((!\u_display|digit0 [2]) # (\u_display|digit0 [0]))) ) )

	.dataa(!\u_display|digit0 [1]),
	.datab(!\u_display|digit0 [2]),
	.datac(!\u_display|digit0 [0]),
	.datad(gnd),
	.datae(!\u_display|digit0 [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|u_digit0|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|u_digit0|WideOr1~0 .extended_lut = "off";
defparam \u_display|u_digit0|WideOr1~0 .lut_mask = 64'h4D4D77774D4D7777;
defparam \u_display|u_digit0|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N51
cyclonev_lcell_comb \u_display|u_digit0|WideOr0~0 (
// Equation(s):
// \u_display|u_digit0|WideOr0~0_combout  = ( \u_display|digit0 [1] & ( (!\u_display|digit0 [3] & ((!\u_display|digit0 [0]) # (!\u_display|digit0 [2]))) ) ) # ( !\u_display|digit0 [1] & ( !\u_display|digit0 [3] $ (!\u_display|digit0 [2]) ) )

	.dataa(!\u_display|digit0 [0]),
	.datab(!\u_display|digit0 [3]),
	.datac(!\u_display|digit0 [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_display|digit0 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|u_digit0|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|u_digit0|WideOr0~0 .extended_lut = "off";
defparam \u_display|u_digit0|WideOr0~0 .lut_mask = 64'h3C3C3C3CC8C8C8C8;
defparam \u_display|u_digit0|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y13_N32
dffeas \u_display|bcd1[0] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_display|bcd1[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|bcd1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|bcd1[0] .is_wysiwyg = "true";
defparam \u_display|bcd1[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N30
cyclonev_lcell_comb \u_display|bcd1[0]~1 (
// Equation(s):
// \u_display|bcd1[0]~1_combout  = ( \u_display|current_state[1]~DUPLICATE_q  & ( (!\u_display|bcd1[0]~0_combout  & (\u_display|bcd0 [3])) # (\u_display|bcd1[0]~0_combout  & ((\u_display|bcd1 [0]))) ) ) # ( !\u_display|current_state[1]~DUPLICATE_q  & ( 
// (!\u_display|bcd1[0]~0_combout  & (\u_display|current_state[0]~DUPLICATE_q  & !\u_display|bcd1 [0])) # (\u_display|bcd1[0]~0_combout  & ((\u_display|bcd1 [0]))) ) )

	.dataa(!\u_display|bcd1[0]~0_combout ),
	.datab(!\u_display|current_state[0]~DUPLICATE_q ),
	.datac(!\u_display|bcd0 [3]),
	.datad(!\u_display|bcd1 [0]),
	.datae(gnd),
	.dataf(!\u_display|current_state[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|bcd1[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|bcd1[0]~1 .extended_lut = "off";
defparam \u_display|bcd1[0]~1 .lut_mask = 64'h225522550A5F0A5F;
defparam \u_display|bcd1[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y13_N31
dffeas \u_display|bcd1[0]~DUPLICATE (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_display|bcd1[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|bcd1[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|bcd1[0]~DUPLICATE .is_wysiwyg = "true";
defparam \u_display|bcd1[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y13_N12
cyclonev_lcell_comb \u_display|bcd1[3]~4 (
// Equation(s):
// \u_display|bcd1[3]~4_combout  = ( \u_display|bcd1 [3] & ( \u_display|current_state [0] & ( (!\u_display|current_state[1]~DUPLICATE_q  & ((!\u_display|bcd1 [2]) # ((!\u_display|bcd1[0]~DUPLICATE_q  & !\u_display|bcd1 [1])))) # 
// (\u_display|current_state[1]~DUPLICATE_q  & (((\u_display|bcd1 [2])))) ) ) ) # ( !\u_display|bcd1 [3] & ( \u_display|current_state [0] & ( (\u_display|bcd1 [2] & (((\u_display|bcd1 [1]) # (\u_display|bcd1[0]~DUPLICATE_q )) # 
// (\u_display|current_state[1]~DUPLICATE_q ))) ) ) ) # ( \u_display|bcd1 [3] & ( !\u_display|current_state [0] & ( (\u_display|current_state[1]~DUPLICATE_q  & \u_display|bcd1 [2]) ) ) ) # ( !\u_display|bcd1 [3] & ( !\u_display|current_state [0] & ( 
// (\u_display|current_state[1]~DUPLICATE_q  & \u_display|bcd1 [2]) ) ) )

	.dataa(!\u_display|current_state[1]~DUPLICATE_q ),
	.datab(!\u_display|bcd1[0]~DUPLICATE_q ),
	.datac(!\u_display|bcd1 [2]),
	.datad(!\u_display|bcd1 [1]),
	.datae(!\u_display|bcd1 [3]),
	.dataf(!\u_display|current_state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|bcd1[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|bcd1[3]~4 .extended_lut = "off";
defparam \u_display|bcd1[3]~4 .lut_mask = 64'h05050505070FADA5;
defparam \u_display|bcd1[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y13_N13
dffeas \u_display|bcd1[3] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_display|bcd1[3]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|bcd1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|bcd1[3] .is_wysiwyg = "true";
defparam \u_display|bcd1[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y13_N0
cyclonev_lcell_comb \u_display|bcd1[0]~0 (
// Equation(s):
// \u_display|bcd1[0]~0_combout  = ( !\u_display|bcd1 [3] & ( (!\u_display|Equal0~1_combout  & ((!\u_display|bcd1 [2]) # ((!\u_display|bcd1[0]~DUPLICATE_q  & !\u_display|bcd1 [1])))) ) )

	.dataa(!\u_display|Equal0~1_combout ),
	.datab(!\u_display|bcd1[0]~DUPLICATE_q ),
	.datac(!\u_display|bcd1 [1]),
	.datad(!\u_display|bcd1 [2]),
	.datae(gnd),
	.dataf(!\u_display|bcd1 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|bcd1[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|bcd1[0]~0 .extended_lut = "off";
defparam \u_display|bcd1[0]~0 .lut_mask = 64'hAA80AA8000000000;
defparam \u_display|bcd1[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N33
cyclonev_lcell_comb \u_display|bcd1[1]~2 (
// Equation(s):
// \u_display|bcd1[1]~2_combout  = ( \u_display|current_state[1]~DUPLICATE_q  & ( (!\u_display|bcd1[0]~0_combout  & (\u_display|bcd1 [0])) # (\u_display|bcd1[0]~0_combout  & ((\u_display|bcd1 [1]))) ) ) # ( !\u_display|current_state[1]~DUPLICATE_q  & ( 
// (!\u_display|bcd1[0]~0_combout  & (\u_display|current_state[0]~DUPLICATE_q  & (!\u_display|bcd1 [0] $ (\u_display|bcd1 [1])))) # (\u_display|bcd1[0]~0_combout  & (((\u_display|bcd1 [1])))) ) )

	.dataa(!\u_display|bcd1[0]~0_combout ),
	.datab(!\u_display|current_state[0]~DUPLICATE_q ),
	.datac(!\u_display|bcd1 [0]),
	.datad(!\u_display|bcd1 [1]),
	.datae(gnd),
	.dataf(!\u_display|current_state[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|bcd1[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|bcd1[1]~2 .extended_lut = "off";
defparam \u_display|bcd1[1]~2 .lut_mask = 64'h205720570A5F0A5F;
defparam \u_display|bcd1[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y13_N34
dffeas \u_display|bcd1[1] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_display|bcd1[1]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|bcd1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|bcd1[1] .is_wysiwyg = "true";
defparam \u_display|bcd1[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y13_N6
cyclonev_lcell_comb \u_display|bcd1[2]~3 (
// Equation(s):
// \u_display|bcd1[2]~3_combout  = ( \u_display|bcd1 [2] & ( \u_display|current_state [0] & ( (!\u_display|bcd1 [1] & (!\u_display|current_state[1]~DUPLICATE_q  & !\u_display|bcd1[0]~DUPLICATE_q )) # (\u_display|bcd1 [1] & 
// (\u_display|current_state[1]~DUPLICATE_q )) ) ) ) # ( !\u_display|bcd1 [2] & ( \u_display|current_state [0] & ( (!\u_display|current_state[1]~DUPLICATE_q  & (\u_display|bcd1 [3] & ((\u_display|bcd1[0]~DUPLICATE_q ) # (\u_display|bcd1 [1])))) # 
// (\u_display|current_state[1]~DUPLICATE_q  & (\u_display|bcd1 [1])) ) ) ) # ( \u_display|bcd1 [2] & ( !\u_display|current_state [0] & ( (\u_display|bcd1 [1] & \u_display|current_state[1]~DUPLICATE_q ) ) ) ) # ( !\u_display|bcd1 [2] & ( 
// !\u_display|current_state [0] & ( (\u_display|bcd1 [1] & \u_display|current_state[1]~DUPLICATE_q ) ) ) )

	.dataa(!\u_display|bcd1 [1]),
	.datab(!\u_display|bcd1 [3]),
	.datac(!\u_display|current_state[1]~DUPLICATE_q ),
	.datad(!\u_display|bcd1[0]~DUPLICATE_q ),
	.datae(!\u_display|bcd1 [2]),
	.dataf(!\u_display|current_state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|bcd1[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|bcd1[2]~3 .extended_lut = "off";
defparam \u_display|bcd1[2]~3 .lut_mask = 64'h050505051535A505;
defparam \u_display|bcd1[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y13_N7
dffeas \u_display|bcd1[2] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_display|bcd1[2]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|bcd1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|bcd1[2] .is_wysiwyg = "true";
defparam \u_display|bcd1[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y13_N17
dffeas \u_display|digit1[2] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_display|bcd1 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_display|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|digit1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|digit1[2] .is_wysiwyg = "true";
defparam \u_display|digit1[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y13_N10
dffeas \u_display|digit1[0] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_display|bcd1[0]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_display|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|digit1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|digit1[0] .is_wysiwyg = "true";
defparam \u_display|digit1[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y13_N59
dffeas \u_display|digit1[3] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_display|bcd1 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_display|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|digit1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|digit1[3] .is_wysiwyg = "true";
defparam \u_display|digit1[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y13_N14
dffeas \u_display|digit1[1] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_display|bcd1 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_display|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|digit1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|digit1[1] .is_wysiwyg = "true";
defparam \u_display|digit1[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N18
cyclonev_lcell_comb \u_display|u_digit1|WideOr6~0 (
// Equation(s):
// \u_display|u_digit1|WideOr6~0_combout  = ( \u_display|digit1 [1] & ( \u_display|digit1 [3] ) ) # ( !\u_display|digit1 [1] & ( !\u_display|digit1 [2] $ (((!\u_display|digit1 [0]) # (\u_display|digit1 [3]))) ) )

	.dataa(gnd),
	.datab(!\u_display|digit1 [2]),
	.datac(!\u_display|digit1 [0]),
	.datad(!\u_display|digit1 [3]),
	.datae(gnd),
	.dataf(!\u_display|digit1 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|u_digit1|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|u_digit1|WideOr6~0 .extended_lut = "off";
defparam \u_display|u_digit1|WideOr6~0 .lut_mask = 64'h3C333C3300FF00FF;
defparam \u_display|u_digit1|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N21
cyclonev_lcell_comb \u_display|u_digit1|WideOr5~0 (
// Equation(s):
// \u_display|u_digit1|WideOr5~0_combout  = (!\u_display|digit1 [2] & (((\u_display|digit1 [1] & \u_display|digit1 [3])))) # (\u_display|digit1 [2] & ((!\u_display|digit1 [0] $ (!\u_display|digit1 [1])) # (\u_display|digit1 [3])))

	.dataa(!\u_display|digit1 [0]),
	.datab(!\u_display|digit1 [2]),
	.datac(!\u_display|digit1 [1]),
	.datad(!\u_display|digit1 [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|u_digit1|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|u_digit1|WideOr5~0 .extended_lut = "off";
defparam \u_display|u_digit1|WideOr5~0 .lut_mask = 64'h123F123F123F123F;
defparam \u_display|u_digit1|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N6
cyclonev_lcell_comb \u_display|u_digit1|WideOr4~0 (
// Equation(s):
// \u_display|u_digit1|WideOr4~0_combout  = ( \u_display|digit1 [3] & ( \u_display|digit1 [1] ) ) # ( !\u_display|digit1 [3] & ( \u_display|digit1 [1] & ( (!\u_display|digit1 [2] & !\u_display|digit1 [0]) ) ) ) # ( \u_display|digit1 [3] & ( 
// !\u_display|digit1 [1] & ( \u_display|digit1 [2] ) ) )

	.dataa(gnd),
	.datab(!\u_display|digit1 [2]),
	.datac(!\u_display|digit1 [0]),
	.datad(gnd),
	.datae(!\u_display|digit1 [3]),
	.dataf(!\u_display|digit1 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|u_digit1|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|u_digit1|WideOr4~0 .extended_lut = "off";
defparam \u_display|u_digit1|WideOr4~0 .lut_mask = 64'h00003333C0C0FFFF;
defparam \u_display|u_digit1|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N33
cyclonev_lcell_comb \u_display|u_digit1|WideOr3~0 (
// Equation(s):
// \u_display|u_digit1|WideOr3~0_combout  = ( \u_display|digit1 [3] & ( (\u_display|digit1 [2]) # (\u_display|digit1 [1]) ) ) # ( !\u_display|digit1 [3] & ( (!\u_display|digit1 [0] & (!\u_display|digit1 [1] & \u_display|digit1 [2])) # (\u_display|digit1 [0] 
// & (!\u_display|digit1 [1] $ (\u_display|digit1 [2]))) ) )

	.dataa(!\u_display|digit1 [0]),
	.datab(!\u_display|digit1 [1]),
	.datac(!\u_display|digit1 [2]),
	.datad(gnd),
	.datae(!\u_display|digit1 [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|u_digit1|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|u_digit1|WideOr3~0 .extended_lut = "off";
defparam \u_display|u_digit1|WideOr3~0 .lut_mask = 64'h49493F3F49493F3F;
defparam \u_display|u_digit1|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N12
cyclonev_lcell_comb \u_display|u_digit1|WideOr2~0 (
// Equation(s):
// \u_display|u_digit1|WideOr2~0_combout  = ( \u_display|digit1 [2] & ( ((!\u_display|digit1 [1]) # (\u_display|digit1 [3])) # (\u_display|digit1 [0]) ) ) # ( !\u_display|digit1 [2] & ( ((\u_display|digit1 [3] & \u_display|digit1 [1])) # (\u_display|digit1 
// [0]) ) )

	.dataa(!\u_display|digit1 [0]),
	.datab(!\u_display|digit1 [3]),
	.datac(gnd),
	.datad(!\u_display|digit1 [1]),
	.datae(gnd),
	.dataf(!\u_display|digit1 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|u_digit1|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|u_digit1|WideOr2~0 .extended_lut = "off";
defparam \u_display|u_digit1|WideOr2~0 .lut_mask = 64'h55775577FF77FF77;
defparam \u_display|u_digit1|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N15
cyclonev_lcell_comb \u_display|u_digit1|WideOr1~0 (
// Equation(s):
// \u_display|u_digit1|WideOr1~0_combout  = ( \u_display|digit1 [1] & ( ((!\u_display|digit1 [2]) # (\u_display|digit1 [3])) # (\u_display|digit1 [0]) ) ) # ( !\u_display|digit1 [1] & ( (!\u_display|digit1 [3] & (\u_display|digit1 [0] & !\u_display|digit1 
// [2])) # (\u_display|digit1 [3] & ((\u_display|digit1 [2]))) ) )

	.dataa(!\u_display|digit1 [0]),
	.datab(!\u_display|digit1 [3]),
	.datac(gnd),
	.datad(!\u_display|digit1 [2]),
	.datae(gnd),
	.dataf(!\u_display|digit1 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|u_digit1|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|u_digit1|WideOr1~0 .extended_lut = "off";
defparam \u_display|u_digit1|WideOr1~0 .lut_mask = 64'h44334433FF77FF77;
defparam \u_display|u_digit1|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N27
cyclonev_lcell_comb \u_display|u_digit1|WideOr0~0 (
// Equation(s):
// \u_display|u_digit1|WideOr0~0_combout  = ( \u_display|digit1 [3] & ( (!\u_display|digit1 [1] & !\u_display|digit1 [2]) ) ) # ( !\u_display|digit1 [3] & ( (!\u_display|digit1 [1] & ((\u_display|digit1 [2]))) # (\u_display|digit1 [1] & ((!\u_display|digit1 
// [0]) # (!\u_display|digit1 [2]))) ) )

	.dataa(!\u_display|digit1 [0]),
	.datab(!\u_display|digit1 [1]),
	.datac(!\u_display|digit1 [2]),
	.datad(gnd),
	.datae(!\u_display|digit1 [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|u_digit1|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|u_digit1|WideOr0~0 .extended_lut = "off";
defparam \u_display|u_digit1|WideOr0~0 .lut_mask = 64'h3E3EC0C03E3EC0C0;
defparam \u_display|u_digit1|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y13_N42
cyclonev_lcell_comb \u_display|bcd2[0]~1 (
// Equation(s):
// \u_display|bcd2[0]~1_combout  = ( \u_display|bcd1 [3] & ( (!\u_display|bcd2[3]~0_combout  & (((\u_display|current_state [0] & !\u_display|bcd2 [0])) # (\u_display|current_state[1]~DUPLICATE_q ))) # (\u_display|bcd2[3]~0_combout  & (((\u_display|bcd2 
// [0])))) ) ) # ( !\u_display|bcd1 [3] & ( (!\u_display|bcd2[3]~0_combout  & (\u_display|current_state [0] & (!\u_display|current_state[1]~DUPLICATE_q  & !\u_display|bcd2 [0]))) # (\u_display|bcd2[3]~0_combout  & (((\u_display|bcd2 [0])))) ) )

	.dataa(!\u_display|current_state [0]),
	.datab(!\u_display|bcd2[3]~0_combout ),
	.datac(!\u_display|current_state[1]~DUPLICATE_q ),
	.datad(!\u_display|bcd2 [0]),
	.datae(gnd),
	.dataf(!\u_display|bcd1 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|bcd2[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|bcd2[0]~1 .extended_lut = "off";
defparam \u_display|bcd2[0]~1 .lut_mask = 64'h403340334C3F4C3F;
defparam \u_display|bcd2[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y13_N44
dffeas \u_display|bcd2[0] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_display|bcd2[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|bcd2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|bcd2[0] .is_wysiwyg = "true";
defparam \u_display|bcd2[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y13_N24
cyclonev_lcell_comb \u_display|bcd2[3]~0 (
// Equation(s):
// \u_display|bcd2[3]~0_combout  = ( !\u_display|bcd2 [1] & ( \u_display|bcd2 [2] & ( (!\u_display|bcd2 [0] & (!\u_display|bcd2 [3] & !\u_display|Equal0~1_combout )) ) ) ) # ( \u_display|bcd2 [1] & ( !\u_display|bcd2 [2] & ( (!\u_display|bcd2 [3] & 
// !\u_display|Equal0~1_combout ) ) ) ) # ( !\u_display|bcd2 [1] & ( !\u_display|bcd2 [2] & ( (!\u_display|bcd2 [3] & !\u_display|Equal0~1_combout ) ) ) )

	.dataa(gnd),
	.datab(!\u_display|bcd2 [0]),
	.datac(!\u_display|bcd2 [3]),
	.datad(!\u_display|Equal0~1_combout ),
	.datae(!\u_display|bcd2 [1]),
	.dataf(!\u_display|bcd2 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|bcd2[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|bcd2[3]~0 .extended_lut = "off";
defparam \u_display|bcd2[3]~0 .lut_mask = 64'hF000F000C0000000;
defparam \u_display|bcd2[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y13_N45
cyclonev_lcell_comb \u_display|bcd2[1]~2 (
// Equation(s):
// \u_display|bcd2[1]~2_combout  = ( \u_display|bcd2 [0] & ( (!\u_display|bcd2[3]~0_combout  & (((\u_display|current_state [0] & \u_display|bcd2 [1])) # (\u_display|current_state[1]~DUPLICATE_q ))) # (\u_display|bcd2[3]~0_combout  & (((\u_display|bcd2 
// [1])))) ) ) # ( !\u_display|bcd2 [0] & ( (!\u_display|bcd2[3]~0_combout  & (\u_display|current_state [0] & (!\u_display|current_state[1]~DUPLICATE_q  & !\u_display|bcd2 [1]))) # (\u_display|bcd2[3]~0_combout  & (((\u_display|bcd2 [1])))) ) )

	.dataa(!\u_display|current_state [0]),
	.datab(!\u_display|bcd2[3]~0_combout ),
	.datac(!\u_display|current_state[1]~DUPLICATE_q ),
	.datad(!\u_display|bcd2 [1]),
	.datae(gnd),
	.dataf(!\u_display|bcd2 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|bcd2[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|bcd2[1]~2 .extended_lut = "off";
defparam \u_display|bcd2[1]~2 .lut_mask = 64'h403340330C7F0C7F;
defparam \u_display|bcd2[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y13_N47
dffeas \u_display|bcd2[1] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_display|bcd2[1]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|bcd2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|bcd2[1] .is_wysiwyg = "true";
defparam \u_display|bcd2[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y13_N18
cyclonev_lcell_comb \u_display|bcd2[3]~4 (
// Equation(s):
// \u_display|bcd2[3]~4_combout  = ( \u_display|bcd2 [3] & ( \u_display|bcd2 [0] & ( (!\u_display|bcd2 [2] & (!\u_display|current_state[1]~DUPLICATE_q  & \u_display|current_state [0])) # (\u_display|bcd2 [2] & (\u_display|current_state[1]~DUPLICATE_q )) ) ) 
// ) # ( !\u_display|bcd2 [3] & ( \u_display|bcd2 [0] & ( (\u_display|bcd2 [2] & ((\u_display|current_state [0]) # (\u_display|current_state[1]~DUPLICATE_q ))) ) ) ) # ( \u_display|bcd2 [3] & ( !\u_display|bcd2 [0] & ( 
// (!\u_display|current_state[1]~DUPLICATE_q  & (\u_display|current_state [0] & ((!\u_display|bcd2 [2]) # (!\u_display|bcd2 [1])))) # (\u_display|current_state[1]~DUPLICATE_q  & (\u_display|bcd2 [2])) ) ) ) # ( !\u_display|bcd2 [3] & ( !\u_display|bcd2 [0] & 
// ( (\u_display|bcd2 [2] & (((\u_display|current_state [0] & \u_display|bcd2 [1])) # (\u_display|current_state[1]~DUPLICATE_q ))) ) ) )

	.dataa(!\u_display|bcd2 [2]),
	.datab(!\u_display|current_state[1]~DUPLICATE_q ),
	.datac(!\u_display|current_state [0]),
	.datad(!\u_display|bcd2 [1]),
	.datae(!\u_display|bcd2 [3]),
	.dataf(!\u_display|bcd2 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|bcd2[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|bcd2[3]~4 .extended_lut = "off";
defparam \u_display|bcd2[3]~4 .lut_mask = 64'h11151D1915151919;
defparam \u_display|bcd2[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y13_N19
dffeas \u_display|bcd2[3] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_display|bcd2[3]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|bcd2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|bcd2[3] .is_wysiwyg = "true";
defparam \u_display|bcd2[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y13_N48
cyclonev_lcell_comb \u_display|bcd2[2]~3 (
// Equation(s):
// \u_display|bcd2[2]~3_combout  = ( \u_display|bcd2 [2] & ( \u_display|bcd2 [0] & ( (\u_display|current_state[1]~DUPLICATE_q  & \u_display|bcd2 [1]) ) ) ) # ( !\u_display|bcd2 [2] & ( \u_display|bcd2 [0] & ( (!\u_display|current_state[1]~DUPLICATE_q  & 
// (\u_display|bcd2 [3] & (\u_display|current_state [0]))) # (\u_display|current_state[1]~DUPLICATE_q  & (((\u_display|bcd2 [1])))) ) ) ) # ( \u_display|bcd2 [2] & ( !\u_display|bcd2 [0] & ( (!\u_display|current_state[1]~DUPLICATE_q  & 
// (\u_display|current_state [0] & !\u_display|bcd2 [1])) # (\u_display|current_state[1]~DUPLICATE_q  & ((\u_display|bcd2 [1]))) ) ) ) # ( !\u_display|bcd2 [2] & ( !\u_display|bcd2 [0] & ( (\u_display|bcd2 [1] & (((\u_display|bcd2 [3] & 
// \u_display|current_state [0])) # (\u_display|current_state[1]~DUPLICATE_q ))) ) ) )

	.dataa(!\u_display|bcd2 [3]),
	.datab(!\u_display|current_state[1]~DUPLICATE_q ),
	.datac(!\u_display|current_state [0]),
	.datad(!\u_display|bcd2 [1]),
	.datae(!\u_display|bcd2 [2]),
	.dataf(!\u_display|bcd2 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|bcd2[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|bcd2[2]~3 .extended_lut = "off";
defparam \u_display|bcd2[2]~3 .lut_mask = 64'h00370C3304370033;
defparam \u_display|bcd2[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y13_N50
dffeas \u_display|bcd2[2] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_display|bcd2[2]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|bcd2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|bcd2[2] .is_wysiwyg = "true";
defparam \u_display|bcd2[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y13_N28
dffeas \u_display|digit2[2] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_display|bcd2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_display|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|digit2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|digit2[2] .is_wysiwyg = "true";
defparam \u_display|digit2[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y13_N43
dffeas \u_display|bcd2[0]~DUPLICATE (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_display|bcd2[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|bcd2[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|bcd2[0]~DUPLICATE .is_wysiwyg = "true";
defparam \u_display|bcd2[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y13_N41
dffeas \u_display|digit2[0] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_display|bcd2[0]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_display|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|digit2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|digit2[0] .is_wysiwyg = "true";
defparam \u_display|digit2[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y13_N59
dffeas \u_display|digit2[1] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_display|bcd2 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_display|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|digit2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|digit2[1] .is_wysiwyg = "true";
defparam \u_display|digit2[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y13_N32
dffeas \u_display|digit2[3] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_display|bcd2 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_display|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|digit2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|digit2[3] .is_wysiwyg = "true";
defparam \u_display|digit2[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y13_N54
cyclonev_lcell_comb \u_display|u_digit2|WideOr6~0 (
// Equation(s):
// \u_display|u_digit2|WideOr6~0_combout  = ( \u_display|digit2 [3] & ( (\u_display|digit2 [1]) # (\u_display|digit2 [2]) ) ) # ( !\u_display|digit2 [3] & ( (!\u_display|digit2 [1] & (!\u_display|digit2 [2] $ (!\u_display|digit2 [0]))) ) )

	.dataa(!\u_display|digit2 [2]),
	.datab(!\u_display|digit2 [0]),
	.datac(gnd),
	.datad(!\u_display|digit2 [1]),
	.datae(gnd),
	.dataf(!\u_display|digit2 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|u_digit2|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|u_digit2|WideOr6~0 .extended_lut = "off";
defparam \u_display|u_digit2|WideOr6~0 .lut_mask = 64'h6600660055FF55FF;
defparam \u_display|u_digit2|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y13_N33
cyclonev_lcell_comb \u_display|u_digit2|WideOr5~0 (
// Equation(s):
// \u_display|u_digit2|WideOr5~0_combout  = ( \u_display|digit2 [3] & ( (\u_display|digit2 [1]) # (\u_display|digit2 [2]) ) ) # ( !\u_display|digit2 [3] & ( (\u_display|digit2 [2] & (!\u_display|digit2 [1] $ (!\u_display|digit2 [0]))) ) )

	.dataa(!\u_display|digit2 [2]),
	.datab(!\u_display|digit2 [1]),
	.datac(!\u_display|digit2 [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_display|digit2 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|u_digit2|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|u_digit2|WideOr5~0 .extended_lut = "off";
defparam \u_display|u_digit2|WideOr5~0 .lut_mask = 64'h1414141477777777;
defparam \u_display|u_digit2|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N24
cyclonev_lcell_comb \u_display|u_digit2|WideOr4~0 (
// Equation(s):
// \u_display|u_digit2|WideOr4~0_combout  = ( \u_display|digit2 [1] & ( ((!\u_display|digit2 [0] & !\u_display|digit2 [2])) # (\u_display|digit2 [3]) ) ) # ( !\u_display|digit2 [1] & ( (\u_display|digit2 [3] & \u_display|digit2 [2]) ) )

	.dataa(gnd),
	.datab(!\u_display|digit2 [0]),
	.datac(!\u_display|digit2 [3]),
	.datad(!\u_display|digit2 [2]),
	.datae(gnd),
	.dataf(!\u_display|digit2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|u_digit2|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|u_digit2|WideOr4~0 .extended_lut = "off";
defparam \u_display|u_digit2|WideOr4~0 .lut_mask = 64'h000F000FCF0FCF0F;
defparam \u_display|u_digit2|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y13_N39
cyclonev_lcell_comb \u_display|u_digit2|WideOr3~0 (
// Equation(s):
// \u_display|u_digit2|WideOr3~0_combout  = ( \u_display|digit2 [3] & ( (\u_display|digit2 [1]) # (\u_display|digit2 [2]) ) ) # ( !\u_display|digit2 [3] & ( (!\u_display|digit2 [2] & (!\u_display|digit2 [1] & \u_display|digit2 [0])) # (\u_display|digit2 [2] 
// & (!\u_display|digit2 [1] $ (\u_display|digit2 [0]))) ) )

	.dataa(!\u_display|digit2 [2]),
	.datab(gnd),
	.datac(!\u_display|digit2 [1]),
	.datad(!\u_display|digit2 [0]),
	.datae(gnd),
	.dataf(!\u_display|digit2 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|u_digit2|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|u_digit2|WideOr3~0 .extended_lut = "off";
defparam \u_display|u_digit2|WideOr3~0 .lut_mask = 64'h50A550A55F5F5F5F;
defparam \u_display|u_digit2|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y13_N57
cyclonev_lcell_comb \u_display|u_digit2|WideOr2~0 (
// Equation(s):
// \u_display|u_digit2|WideOr2~0_combout  = ( \u_display|digit2 [3] & ( ((\u_display|digit2 [1]) # (\u_display|digit2 [0])) # (\u_display|digit2 [2]) ) ) # ( !\u_display|digit2 [3] & ( ((\u_display|digit2 [2] & !\u_display|digit2 [1])) # (\u_display|digit2 
// [0]) ) )

	.dataa(!\u_display|digit2 [2]),
	.datab(gnd),
	.datac(!\u_display|digit2 [0]),
	.datad(!\u_display|digit2 [1]),
	.datae(gnd),
	.dataf(!\u_display|digit2 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|u_digit2|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|u_digit2|WideOr2~0 .extended_lut = "off";
defparam \u_display|u_digit2|WideOr2~0 .lut_mask = 64'h5F0F5F0F5FFF5FFF;
defparam \u_display|u_digit2|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y13_N36
cyclonev_lcell_comb \u_display|u_digit2|WideOr1~0 (
// Equation(s):
// \u_display|u_digit2|WideOr1~0_combout  = ( \u_display|digit2 [0] & ( (!\u_display|digit2 [2] $ (\u_display|digit2 [3])) # (\u_display|digit2 [1]) ) ) # ( !\u_display|digit2 [0] & ( (!\u_display|digit2 [2] & ((\u_display|digit2 [1]))) # (\u_display|digit2 
// [2] & (\u_display|digit2 [3])) ) )

	.dataa(!\u_display|digit2 [2]),
	.datab(!\u_display|digit2 [3]),
	.datac(gnd),
	.datad(!\u_display|digit2 [1]),
	.datae(gnd),
	.dataf(!\u_display|digit2 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|u_digit2|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|u_digit2|WideOr1~0 .extended_lut = "off";
defparam \u_display|u_digit2|WideOr1~0 .lut_mask = 64'h11BB11BB99FF99FF;
defparam \u_display|u_digit2|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y13_N30
cyclonev_lcell_comb \u_display|u_digit2|WideOr0~0 (
// Equation(s):
// \u_display|u_digit2|WideOr0~0_combout  = ( \u_display|digit2 [0] & ( (!\u_display|digit2 [2] & (!\u_display|digit2 [1] $ (!\u_display|digit2 [3]))) # (\u_display|digit2 [2] & (!\u_display|digit2 [1] & !\u_display|digit2 [3])) ) ) # ( !\u_display|digit2 
// [0] & ( !\u_display|digit2 [3] $ (((!\u_display|digit2 [2] & !\u_display|digit2 [1]))) ) )

	.dataa(!\u_display|digit2 [2]),
	.datab(!\u_display|digit2 [1]),
	.datac(gnd),
	.datad(!\u_display|digit2 [3]),
	.datae(gnd),
	.dataf(!\u_display|digit2 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|u_digit2|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|u_digit2|WideOr0~0 .extended_lut = "off";
defparam \u_display|u_digit2|WideOr0~0 .lut_mask = 64'h7788778866886688;
defparam \u_display|u_digit2|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y13_N1
dffeas \u_display|bcd3[0] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_display|bcd3[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|bcd3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|bcd3[0] .is_wysiwyg = "true";
defparam \u_display|bcd3[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N0
cyclonev_lcell_comb \u_display|bcd3[0]~1 (
// Equation(s):
// \u_display|bcd3[0]~1_combout  = ( \u_display|bcd3[3]~0_combout  & ( \u_display|bcd3 [0] ) ) # ( !\u_display|bcd3[3]~0_combout  & ( (!\u_display|current_state[1]~DUPLICATE_q  & (\u_display|current_state[0]~DUPLICATE_q  & ((!\u_display|bcd3 [0])))) # 
// (\u_display|current_state[1]~DUPLICATE_q  & (((\u_display|bcd2 [3])))) ) )

	.dataa(!\u_display|current_state[1]~DUPLICATE_q ),
	.datab(!\u_display|current_state[0]~DUPLICATE_q ),
	.datac(!\u_display|bcd2 [3]),
	.datad(!\u_display|bcd3 [0]),
	.datae(gnd),
	.dataf(!\u_display|bcd3[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|bcd3[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|bcd3[0]~1 .extended_lut = "off";
defparam \u_display|bcd3[0]~1 .lut_mask = 64'h2705270500FF00FF;
defparam \u_display|bcd3[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y13_N2
dffeas \u_display|bcd3[0]~DUPLICATE (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_display|bcd3[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|bcd3[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|bcd3[0]~DUPLICATE .is_wysiwyg = "true";
defparam \u_display|bcd3[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y13_N49
dffeas \u_display|bcd3[3] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_display|bcd3[3]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|bcd3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|bcd3[3] .is_wysiwyg = "true";
defparam \u_display|bcd3[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N48
cyclonev_lcell_comb \u_display|bcd3[3]~4 (
// Equation(s):
// \u_display|bcd3[3]~4_combout  = ( \u_display|bcd3 [3] & ( \u_display|bcd3 [0] & ( (!\u_display|current_state[1]~DUPLICATE_q  & (\u_display|current_state[0]~DUPLICATE_q  & !\u_display|bcd3 [2])) # (\u_display|current_state[1]~DUPLICATE_q  & 
// ((\u_display|bcd3 [2]))) ) ) ) # ( !\u_display|bcd3 [3] & ( \u_display|bcd3 [0] & ( (\u_display|bcd3 [2] & ((\u_display|current_state[0]~DUPLICATE_q ) # (\u_display|current_state[1]~DUPLICATE_q ))) ) ) ) # ( \u_display|bcd3 [3] & ( !\u_display|bcd3 [0] & 
// ( (!\u_display|current_state[1]~DUPLICATE_q  & (\u_display|current_state[0]~DUPLICATE_q  & ((!\u_display|bcd3 [1]) # (!\u_display|bcd3 [2])))) # (\u_display|current_state[1]~DUPLICATE_q  & (((\u_display|bcd3 [2])))) ) ) ) # ( !\u_display|bcd3 [3] & ( 
// !\u_display|bcd3 [0] & ( (\u_display|bcd3 [2] & (((\u_display|current_state[0]~DUPLICATE_q  & \u_display|bcd3 [1])) # (\u_display|current_state[1]~DUPLICATE_q ))) ) ) )

	.dataa(!\u_display|current_state[1]~DUPLICATE_q ),
	.datab(!\u_display|current_state[0]~DUPLICATE_q ),
	.datac(!\u_display|bcd3 [1]),
	.datad(!\u_display|bcd3 [2]),
	.datae(!\u_display|bcd3 [3]),
	.dataf(!\u_display|bcd3 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|bcd3[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|bcd3[3]~4 .extended_lut = "off";
defparam \u_display|bcd3[3]~4 .lut_mask = 64'h0057227500772255;
defparam \u_display|bcd3[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y13_N50
dffeas \u_display|bcd3[3]~DUPLICATE (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_display|bcd3[3]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|bcd3[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|bcd3[3]~DUPLICATE .is_wysiwyg = "true";
defparam \u_display|bcd3[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N6
cyclonev_lcell_comb \u_display|bcd3[3]~0 (
// Equation(s):
// \u_display|bcd3[3]~0_combout  = ( \u_display|bcd3 [1] & ( !\u_display|bcd3[3]~DUPLICATE_q  & ( (!\u_display|bcd3 [2] & !\u_display|Equal0~1_combout ) ) ) ) # ( !\u_display|bcd3 [1] & ( !\u_display|bcd3[3]~DUPLICATE_q  & ( (!\u_display|Equal0~1_combout  & 
// ((!\u_display|bcd3[0]~DUPLICATE_q ) # (!\u_display|bcd3 [2]))) ) ) )

	.dataa(!\u_display|bcd3[0]~DUPLICATE_q ),
	.datab(!\u_display|bcd3 [2]),
	.datac(!\u_display|Equal0~1_combout ),
	.datad(gnd),
	.datae(!\u_display|bcd3 [1]),
	.dataf(!\u_display|bcd3[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|bcd3[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|bcd3[3]~0 .extended_lut = "off";
defparam \u_display|bcd3[3]~0 .lut_mask = 64'hE0E0C0C000000000;
defparam \u_display|bcd3[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N3
cyclonev_lcell_comb \u_display|bcd3[1]~2 (
// Equation(s):
// \u_display|bcd3[1]~2_combout  = ( \u_display|bcd3 [0] & ( (!\u_display|bcd3[3]~0_combout  & (((\u_display|current_state[0]~DUPLICATE_q  & \u_display|bcd3 [1])) # (\u_display|current_state[1]~DUPLICATE_q ))) # (\u_display|bcd3[3]~0_combout  & 
// (((\u_display|bcd3 [1])))) ) ) # ( !\u_display|bcd3 [0] & ( (!\u_display|bcd3[3]~0_combout  & (!\u_display|current_state[1]~DUPLICATE_q  & (\u_display|current_state[0]~DUPLICATE_q  & !\u_display|bcd3 [1]))) # (\u_display|bcd3[3]~0_combout  & 
// (((\u_display|bcd3 [1])))) ) )

	.dataa(!\u_display|current_state[1]~DUPLICATE_q ),
	.datab(!\u_display|current_state[0]~DUPLICATE_q ),
	.datac(!\u_display|bcd3[3]~0_combout ),
	.datad(!\u_display|bcd3 [1]),
	.datae(gnd),
	.dataf(!\u_display|bcd3 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|bcd3[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|bcd3[1]~2 .extended_lut = "off";
defparam \u_display|bcd3[1]~2 .lut_mask = 64'h200F200F507F507F;
defparam \u_display|bcd3[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y13_N5
dffeas \u_display|bcd3[1] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_display|bcd3[1]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|bcd3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|bcd3[1] .is_wysiwyg = "true";
defparam \u_display|bcd3[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N42
cyclonev_lcell_comb \u_display|bcd3[2]~3 (
// Equation(s):
// \u_display|bcd3[2]~3_combout  = ( \u_display|bcd3 [2] & ( \u_display|bcd3 [0] & ( (\u_display|current_state[1]~DUPLICATE_q  & \u_display|bcd3 [1]) ) ) ) # ( !\u_display|bcd3 [2] & ( \u_display|bcd3 [0] & ( (!\u_display|current_state[1]~DUPLICATE_q  & 
// (\u_display|current_state[0]~DUPLICATE_q  & ((\u_display|bcd3 [3])))) # (\u_display|current_state[1]~DUPLICATE_q  & (((\u_display|bcd3 [1])))) ) ) ) # ( \u_display|bcd3 [2] & ( !\u_display|bcd3 [0] & ( (!\u_display|current_state[1]~DUPLICATE_q  & 
// (\u_display|current_state[0]~DUPLICATE_q  & !\u_display|bcd3 [1])) # (\u_display|current_state[1]~DUPLICATE_q  & ((\u_display|bcd3 [1]))) ) ) ) # ( !\u_display|bcd3 [2] & ( !\u_display|bcd3 [0] & ( (\u_display|bcd3 [1] & 
// (((\u_display|current_state[0]~DUPLICATE_q  & \u_display|bcd3 [3])) # (\u_display|current_state[1]~DUPLICATE_q ))) ) ) )

	.dataa(!\u_display|current_state[1]~DUPLICATE_q ),
	.datab(!\u_display|current_state[0]~DUPLICATE_q ),
	.datac(!\u_display|bcd3 [1]),
	.datad(!\u_display|bcd3 [3]),
	.datae(!\u_display|bcd3 [2]),
	.dataf(!\u_display|bcd3 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|bcd3[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|bcd3[2]~3 .extended_lut = "off";
defparam \u_display|bcd3[2]~3 .lut_mask = 64'h0507252505270505;
defparam \u_display|bcd3[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y13_N44
dffeas \u_display|bcd3[2] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_display|bcd3[2]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|bcd3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|bcd3[2] .is_wysiwyg = "true";
defparam \u_display|bcd3[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y13_N35
dffeas \u_display|digit3[2] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_display|bcd3 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_display|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|digit3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|digit3[2] .is_wysiwyg = "true";
defparam \u_display|digit3[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y13_N41
dffeas \u_display|digit3[1] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_display|bcd3 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_display|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|digit3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|digit3[1] .is_wysiwyg = "true";
defparam \u_display|digit3[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y13_N56
dffeas \u_display|digit3[0] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_display|bcd3[0]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_display|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|digit3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|digit3[0] .is_wysiwyg = "true";
defparam \u_display|digit3[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y13_N32
dffeas \u_display|digit3[3] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_display|bcd3[3]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_display|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|digit3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|digit3[3] .is_wysiwyg = "true";
defparam \u_display|digit3[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N12
cyclonev_lcell_comb \u_display|u_digit3|WideOr6~0 (
// Equation(s):
// \u_display|u_digit3|WideOr6~0_combout  = ( \u_display|digit3 [3] & ( (\u_display|digit3 [1]) # (\u_display|digit3 [2]) ) ) # ( !\u_display|digit3 [3] & ( (!\u_display|digit3 [1] & (!\u_display|digit3 [2] $ (!\u_display|digit3 [0]))) ) )

	.dataa(!\u_display|digit3 [2]),
	.datab(!\u_display|digit3 [1]),
	.datac(!\u_display|digit3 [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_display|digit3 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|u_digit3|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|u_digit3|WideOr6~0 .extended_lut = "off";
defparam \u_display|u_digit3|WideOr6~0 .lut_mask = 64'h4848484877777777;
defparam \u_display|u_digit3|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N15
cyclonev_lcell_comb \u_display|u_digit3|WideOr5~0 (
// Equation(s):
// \u_display|u_digit3|WideOr5~0_combout  = ( \u_display|digit3 [3] & ( (\u_display|digit3 [1]) # (\u_display|digit3 [2]) ) ) # ( !\u_display|digit3 [3] & ( (\u_display|digit3 [2] & (!\u_display|digit3 [1] $ (!\u_display|digit3 [0]))) ) )

	.dataa(!\u_display|digit3 [2]),
	.datab(!\u_display|digit3 [1]),
	.datac(gnd),
	.datad(!\u_display|digit3 [0]),
	.datae(gnd),
	.dataf(!\u_display|digit3 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|u_digit3|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|u_digit3|WideOr5~0 .extended_lut = "off";
defparam \u_display|u_digit3|WideOr5~0 .lut_mask = 64'h1144114477777777;
defparam \u_display|u_digit3|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N21
cyclonev_lcell_comb \u_display|u_digit3|WideOr4~0 (
// Equation(s):
// \u_display|u_digit3|WideOr4~0_combout  = ( \u_display|digit3 [3] & ( (\u_display|digit3 [1]) # (\u_display|digit3 [2]) ) ) # ( !\u_display|digit3 [3] & ( (!\u_display|digit3 [2] & (\u_display|digit3 [1] & !\u_display|digit3 [0])) ) )

	.dataa(!\u_display|digit3 [2]),
	.datab(!\u_display|digit3 [1]),
	.datac(gnd),
	.datad(!\u_display|digit3 [0]),
	.datae(gnd),
	.dataf(!\u_display|digit3 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|u_digit3|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|u_digit3|WideOr4~0 .extended_lut = "off";
defparam \u_display|u_digit3|WideOr4~0 .lut_mask = 64'h2200220077777777;
defparam \u_display|u_digit3|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N18
cyclonev_lcell_comb \u_display|u_digit3|WideOr3~0 (
// Equation(s):
// \u_display|u_digit3|WideOr3~0_combout  = ( \u_display|digit3 [3] & ( (\u_display|digit3 [2]) # (\u_display|digit3 [1]) ) ) # ( !\u_display|digit3 [3] & ( (!\u_display|digit3 [1] & (!\u_display|digit3 [2] $ (!\u_display|digit3 [0]))) # (\u_display|digit3 
// [1] & (\u_display|digit3 [2] & \u_display|digit3 [0])) ) )

	.dataa(gnd),
	.datab(!\u_display|digit3 [1]),
	.datac(!\u_display|digit3 [2]),
	.datad(!\u_display|digit3 [0]),
	.datae(gnd),
	.dataf(!\u_display|digit3 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|u_digit3|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|u_digit3|WideOr3~0 .extended_lut = "off";
defparam \u_display|u_digit3|WideOr3~0 .lut_mask = 64'h0CC30CC33F3F3F3F;
defparam \u_display|u_digit3|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N36
cyclonev_lcell_comb \u_display|u_digit3|WideOr2~0 (
// Equation(s):
// \u_display|u_digit3|WideOr2~0_combout  = ( \u_display|digit3 [0] & ( \u_display|digit3 [1] ) ) # ( !\u_display|digit3 [0] & ( \u_display|digit3 [1] & ( \u_display|digit3 [3] ) ) ) # ( \u_display|digit3 [0] & ( !\u_display|digit3 [1] ) ) # ( 
// !\u_display|digit3 [0] & ( !\u_display|digit3 [1] & ( \u_display|digit3 [2] ) ) )

	.dataa(gnd),
	.datab(!\u_display|digit3 [3]),
	.datac(!\u_display|digit3 [2]),
	.datad(gnd),
	.datae(!\u_display|digit3 [0]),
	.dataf(!\u_display|digit3 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|u_digit3|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|u_digit3|WideOr2~0 .extended_lut = "off";
defparam \u_display|u_digit3|WideOr2~0 .lut_mask = 64'h0F0FFFFF3333FFFF;
defparam \u_display|u_digit3|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N57
cyclonev_lcell_comb \u_display|u_digit3|WideOr1~0 (
// Equation(s):
// \u_display|u_digit3|WideOr1~0_combout  = ( \u_display|digit3 [0] & ( \u_display|digit3 [2] & ( (\u_display|digit3 [3]) # (\u_display|digit3 [1]) ) ) ) # ( !\u_display|digit3 [0] & ( \u_display|digit3 [2] & ( \u_display|digit3 [3] ) ) ) # ( 
// \u_display|digit3 [0] & ( !\u_display|digit3 [2] & ( (!\u_display|digit3 [3]) # (\u_display|digit3 [1]) ) ) ) # ( !\u_display|digit3 [0] & ( !\u_display|digit3 [2] & ( \u_display|digit3 [1] ) ) )

	.dataa(gnd),
	.datab(!\u_display|digit3 [1]),
	.datac(!\u_display|digit3 [3]),
	.datad(gnd),
	.datae(!\u_display|digit3 [0]),
	.dataf(!\u_display|digit3 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|u_digit3|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|u_digit3|WideOr1~0 .extended_lut = "off";
defparam \u_display|u_digit3|WideOr1~0 .lut_mask = 64'h3333F3F30F0F3F3F;
defparam \u_display|u_digit3|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N27
cyclonev_lcell_comb \u_display|u_digit3|WideOr0~0 (
// Equation(s):
// \u_display|u_digit3|WideOr0~0_combout  = ( \u_display|digit3 [1] & ( (!\u_display|digit3 [3] & ((!\u_display|digit3 [2]) # (!\u_display|digit3 [0]))) ) ) # ( !\u_display|digit3 [1] & ( !\u_display|digit3 [2] $ (!\u_display|digit3 [3]) ) )

	.dataa(!\u_display|digit3 [2]),
	.datab(gnd),
	.datac(!\u_display|digit3 [3]),
	.datad(!\u_display|digit3 [0]),
	.datae(gnd),
	.dataf(!\u_display|digit3 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|u_digit3|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|u_digit3|WideOr0~0 .extended_lut = "off";
defparam \u_display|u_digit3|WideOr0~0 .lut_mask = 64'h5A5A5A5AF0A0F0A0;
defparam \u_display|u_digit3|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N35
cyclonev_io_ibuf \OV7670_SIOD~input (
	.i(OV7670_SIOD),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\OV7670_SIOD~input_o ));
// synopsys translate_off
defparam \OV7670_SIOD~input .bus_hold = "false";
defparam \OV7670_SIOD~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X34_Y51_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
