// Copyright (C) 1991-2012 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 12.0 Build 178 05/31/2012 SJ Full Version"

// DATE "09/12/2014 09:57:30"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Mips (
	Clk,
	clkout,
	Instruction_IF,
	Next_PC_IF,
	Instruction_ID,
	Read_Address_1_ID,
	Read_Data_1_ID,
	ALUOp_ID,
	ALUSrc_ID,
	Branch_ID,
	MemRead_ID,
	MemWrite_ID,
	MemtoReg_ID,
	PCSrc_ID,
	Instruction_EX,
	ALU_Data_2_EX,
	ALU_Control_EX,
	ALU_Result_EX,
	Write_Register_EX,
	Zero_EX,
	ALU_Result_MEM,
	Write_Data_MEM,
	Read_Data_MEM,
	Read_Data_WB,
	ALU_Result_WB,
	Write_Data_WB,
	Forward_A,
	Forward_B,
	Forward_MEM,
	Read_Data_forward_MEM_MEM,
	IF_ID_pipeline_stall,
	pc_stall,
	ID_Control_Noop,
	Forward_Reg_Delay,
	Forward_C,
	Forward_D,
	Zero_ID);
input 	Clk;
output 	[5:0] clkout;
output 	[31:0] Instruction_IF;
output 	[31:0] Next_PC_IF;
output 	[31:0] Instruction_ID;
output 	[4:0] Read_Address_1_ID;
output 	[31:0] Read_Data_1_ID;
output 	[1:0] ALUOp_ID;
output 	ALUSrc_ID;
output 	Branch_ID;
output 	MemRead_ID;
output 	MemWrite_ID;
output 	MemtoReg_ID;
output 	PCSrc_ID;
output 	[31:0] Instruction_EX;
output 	[31:0] ALU_Data_2_EX;
output 	[3:0] ALU_Control_EX;
output 	[31:0] ALU_Result_EX;
output 	[4:0] Write_Register_EX;
output 	Zero_EX;
output 	[31:0] ALU_Result_MEM;
output 	[31:0] Write_Data_MEM;
output 	[31:0] Read_Data_MEM;
output 	[31:0] Read_Data_WB;
output 	[31:0] ALU_Result_WB;
output 	[31:0] Write_Data_WB;
output 	[1:0] Forward_A;
output 	[1:0] Forward_B;
output 	Forward_MEM;
output 	[31:0] Read_Data_forward_MEM_MEM;
output 	IF_ID_pipeline_stall;
output 	pc_stall;
output 	ID_Control_Noop;
output 	[1:0] Forward_Reg_Delay;
output 	Forward_C;
output 	Forward_D;
output 	Zero_ID;

// Design Ports Information
// clkout[0]	=>  Location: PIN_AC4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// clkout[1]	=>  Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// clkout[2]	=>  Location: PIN_AB5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// clkout[3]	=>  Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// clkout[4]	=>  Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// clkout[5]	=>  Location: PIN_AD5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Instruction_IF[0]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Instruction_IF[1]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Instruction_IF[2]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Instruction_IF[3]	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Instruction_IF[4]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Instruction_IF[5]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Instruction_IF[6]	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Instruction_IF[7]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Instruction_IF[8]	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Instruction_IF[9]	=>  Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Instruction_IF[10]	=>  Location: PIN_G7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Instruction_IF[11]	=>  Location: PIN_AH10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Instruction_IF[12]	=>  Location: PIN_AB11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Instruction_IF[13]	=>  Location: PIN_AD2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Instruction_IF[14]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Instruction_IF[15]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Instruction_IF[16]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Instruction_IF[17]	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Instruction_IF[18]	=>  Location: PIN_AD14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Instruction_IF[19]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Instruction_IF[20]	=>  Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Instruction_IF[21]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Instruction_IF[22]	=>  Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Instruction_IF[23]	=>  Location: PIN_AC3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Instruction_IF[24]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Instruction_IF[25]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Instruction_IF[26]	=>  Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Instruction_IF[27]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Instruction_IF[28]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Instruction_IF[29]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Instruction_IF[30]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Instruction_IF[31]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Next_PC_IF[0]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Next_PC_IF[1]	=>  Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Next_PC_IF[2]	=>  Location: PIN_L5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Next_PC_IF[3]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Next_PC_IF[4]	=>  Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Next_PC_IF[5]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Next_PC_IF[6]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Next_PC_IF[7]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Next_PC_IF[8]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Next_PC_IF[9]	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Next_PC_IF[10]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Next_PC_IF[11]	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Next_PC_IF[12]	=>  Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Next_PC_IF[13]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Next_PC_IF[14]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Next_PC_IF[15]	=>  Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Next_PC_IF[16]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Next_PC_IF[17]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Next_PC_IF[18]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Next_PC_IF[19]	=>  Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Next_PC_IF[20]	=>  Location: PIN_AF11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Next_PC_IF[21]	=>  Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Next_PC_IF[22]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Next_PC_IF[23]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Next_PC_IF[24]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Next_PC_IF[25]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Next_PC_IF[26]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Next_PC_IF[27]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Next_PC_IF[28]	=>  Location: PIN_AH12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Next_PC_IF[29]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Next_PC_IF[30]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Next_PC_IF[31]	=>  Location: PIN_AB14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Instruction_ID[0]	=>  Location: PIN_A26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Instruction_ID[1]	=>  Location: PIN_AD1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Instruction_ID[2]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Instruction_ID[3]	=>  Location: PIN_AA21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Instruction_ID[4]	=>  Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Instruction_ID[5]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Instruction_ID[6]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Instruction_ID[7]	=>  Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Instruction_ID[8]	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Instruction_ID[9]	=>  Location: PIN_H7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Instruction_ID[10]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Instruction_ID[11]	=>  Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Instruction_ID[12]	=>  Location: PIN_N4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Instruction_ID[13]	=>  Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Instruction_ID[14]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Instruction_ID[15]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Instruction_ID[16]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Instruction_ID[17]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Instruction_ID[18]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Instruction_ID[19]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Instruction_ID[20]	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Instruction_ID[21]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Instruction_ID[22]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Instruction_ID[23]	=>  Location: PIN_AC7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Instruction_ID[24]	=>  Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Instruction_ID[25]	=>  Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Instruction_ID[26]	=>  Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Instruction_ID[27]	=>  Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Instruction_ID[28]	=>  Location: PIN_F5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Instruction_ID[29]	=>  Location: PIN_AC2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Instruction_ID[30]	=>  Location: PIN_AF5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Instruction_ID[31]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Address_1_ID[0]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Address_1_ID[1]	=>  Location: PIN_G8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Address_1_ID[2]	=>  Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Address_1_ID[3]	=>  Location: PIN_AG7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Address_1_ID[4]	=>  Location: PIN_E7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_1_ID[0]	=>  Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_1_ID[1]	=>  Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_1_ID[2]	=>  Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_1_ID[3]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_1_ID[4]	=>  Location: PIN_AE25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_1_ID[5]	=>  Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_1_ID[6]	=>  Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_1_ID[7]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_1_ID[8]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_1_ID[9]	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_1_ID[10]	=>  Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_1_ID[11]	=>  Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_1_ID[12]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_1_ID[13]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_1_ID[14]	=>  Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_1_ID[15]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_1_ID[16]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_1_ID[17]	=>  Location: PIN_AB9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_1_ID[18]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_1_ID[19]	=>  Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_1_ID[20]	=>  Location: PIN_AH8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_1_ID[21]	=>  Location: PIN_AH11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_1_ID[22]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_1_ID[23]	=>  Location: PIN_G28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_1_ID[24]	=>  Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_1_ID[25]	=>  Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_1_ID[26]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_1_ID[27]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_1_ID[28]	=>  Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_1_ID[29]	=>  Location: PIN_D26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_1_ID[30]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_1_ID[31]	=>  Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALUOp_ID[0]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALUOp_ID[1]	=>  Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALUSrc_ID	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Branch_ID	=>  Location: PIN_Y7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// MemRead_ID	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// MemWrite_ID	=>  Location: PIN_AG12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// MemtoReg_ID	=>  Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// PCSrc_ID	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Instruction_EX[0]	=>  Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Instruction_EX[1]	=>  Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Instruction_EX[2]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Instruction_EX[3]	=>  Location: PIN_AC24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Instruction_EX[4]	=>  Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Instruction_EX[5]	=>  Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Instruction_EX[6]	=>  Location: PIN_AG26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Instruction_EX[7]	=>  Location: PIN_AH26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Instruction_EX[8]	=>  Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Instruction_EX[9]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Instruction_EX[10]	=>  Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Instruction_EX[11]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Instruction_EX[12]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Instruction_EX[13]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Instruction_EX[14]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Instruction_EX[15]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Instruction_EX[16]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Instruction_EX[17]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Instruction_EX[18]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Instruction_EX[19]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Instruction_EX[20]	=>  Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Instruction_EX[21]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Instruction_EX[22]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Instruction_EX[23]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Instruction_EX[24]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Instruction_EX[25]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Instruction_EX[26]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Instruction_EX[27]	=>  Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Instruction_EX[28]	=>  Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Instruction_EX[29]	=>  Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Instruction_EX[30]	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Instruction_EX[31]	=>  Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Data_2_EX[0]	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Data_2_EX[1]	=>  Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Data_2_EX[2]	=>  Location: PIN_AG21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Data_2_EX[3]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Data_2_EX[4]	=>  Location: PIN_T25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Data_2_EX[5]	=>  Location: PIN_AH22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Data_2_EX[6]	=>  Location: PIN_AH21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Data_2_EX[7]	=>  Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Data_2_EX[8]	=>  Location: PIN_R26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Data_2_EX[9]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Data_2_EX[10]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Data_2_EX[11]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Data_2_EX[12]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Data_2_EX[13]	=>  Location: PIN_R28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Data_2_EX[14]	=>  Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Data_2_EX[15]	=>  Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Data_2_EX[16]	=>  Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Data_2_EX[17]	=>  Location: PIN_AG19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Data_2_EX[18]	=>  Location: PIN_U25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Data_2_EX[19]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Data_2_EX[20]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Data_2_EX[21]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Data_2_EX[22]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Data_2_EX[23]	=>  Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Data_2_EX[24]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Data_2_EX[25]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Data_2_EX[26]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Data_2_EX[27]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Data_2_EX[28]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Data_2_EX[29]	=>  Location: PIN_U26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Data_2_EX[30]	=>  Location: PIN_U28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Data_2_EX[31]	=>  Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Control_EX[0]	=>  Location: PIN_Y6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Control_EX[1]	=>  Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Control_EX[2]	=>  Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Control_EX[3]	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Result_EX[0]	=>  Location: PIN_R27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Result_EX[1]	=>  Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Result_EX[2]	=>  Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Result_EX[3]	=>  Location: PIN_L28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Result_EX[4]	=>  Location: PIN_U27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Result_EX[5]	=>  Location: PIN_L27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Result_EX[6]	=>  Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Result_EX[7]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Result_EX[8]	=>  Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Result_EX[9]	=>  Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Result_EX[10]	=>  Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Result_EX[11]	=>  Location: PIN_AC10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Result_EX[12]	=>  Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Result_EX[13]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Result_EX[14]	=>  Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Result_EX[15]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Result_EX[16]	=>  Location: PIN_R1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Result_EX[17]	=>  Location: PIN_V5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Result_EX[18]	=>  Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Result_EX[19]	=>  Location: PIN_AE1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Result_EX[20]	=>  Location: PIN_AD28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Result_EX[21]	=>  Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Result_EX[22]	=>  Location: PIN_G25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Result_EX[23]	=>  Location: PIN_AD27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Result_EX[24]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Result_EX[25]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Result_EX[26]	=>  Location: PIN_F19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Result_EX[27]	=>  Location: PIN_AD26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Result_EX[28]	=>  Location: PIN_AG6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Result_EX[29]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Result_EX[30]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Result_EX[31]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Write_Register_EX[0]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Write_Register_EX[1]	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Write_Register_EX[2]	=>  Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Write_Register_EX[3]	=>  Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Write_Register_EX[4]	=>  Location: PIN_AG10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Zero_EX	=>  Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Result_MEM[0]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Result_MEM[1]	=>  Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Result_MEM[2]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Result_MEM[3]	=>  Location: PIN_P26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Result_MEM[4]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Result_MEM[5]	=>  Location: PIN_M26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Result_MEM[6]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Result_MEM[7]	=>  Location: PIN_R21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Result_MEM[8]	=>  Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Result_MEM[9]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Result_MEM[10]	=>  Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Result_MEM[11]	=>  Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Result_MEM[12]	=>  Location: PIN_AD3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Result_MEM[13]	=>  Location: PIN_AE21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Result_MEM[14]	=>  Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Result_MEM[15]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Result_MEM[16]	=>  Location: PIN_T26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Result_MEM[17]	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Result_MEM[18]	=>  Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Result_MEM[19]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Result_MEM[20]	=>  Location: PIN_AG11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Result_MEM[21]	=>  Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Result_MEM[22]	=>  Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Result_MEM[23]	=>  Location: PIN_V24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Result_MEM[24]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Result_MEM[25]	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Result_MEM[26]	=>  Location: PIN_J24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Result_MEM[27]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Result_MEM[28]	=>  Location: PIN_D24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Result_MEM[29]	=>  Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Result_MEM[30]	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Result_MEM[31]	=>  Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Write_Data_MEM[0]	=>  Location: PIN_C20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Write_Data_MEM[1]	=>  Location: PIN_AC1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Write_Data_MEM[2]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Write_Data_MEM[3]	=>  Location: PIN_AB27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Write_Data_MEM[4]	=>  Location: PIN_G27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Write_Data_MEM[5]	=>  Location: PIN_F28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Write_Data_MEM[6]	=>  Location: PIN_AC28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Write_Data_MEM[7]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Write_Data_MEM[8]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Write_Data_MEM[9]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Write_Data_MEM[10]	=>  Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Write_Data_MEM[11]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Write_Data_MEM[12]	=>  Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Write_Data_MEM[13]	=>  Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Write_Data_MEM[14]	=>  Location: PIN_B26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Write_Data_MEM[15]	=>  Location: PIN_J26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Write_Data_MEM[16]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Write_Data_MEM[17]	=>  Location: PIN_C27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Write_Data_MEM[18]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Write_Data_MEM[19]	=>  Location: PIN_AC8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Write_Data_MEM[20]	=>  Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Write_Data_MEM[21]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Write_Data_MEM[22]	=>  Location: PIN_AE26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Write_Data_MEM[23]	=>  Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Write_Data_MEM[24]	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Write_Data_MEM[25]	=>  Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Write_Data_MEM[26]	=>  Location: PIN_J25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Write_Data_MEM[27]	=>  Location: PIN_AF6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Write_Data_MEM[28]	=>  Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Write_Data_MEM[29]	=>  Location: PIN_F22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Write_Data_MEM[30]	=>  Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Write_Data_MEM[31]	=>  Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_MEM[0]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_MEM[1]	=>  Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_MEM[2]	=>  Location: PIN_H22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_MEM[3]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_MEM[4]	=>  Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_MEM[5]	=>  Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_MEM[6]	=>  Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_MEM[7]	=>  Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_MEM[8]	=>  Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_MEM[9]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_MEM[10]	=>  Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_MEM[11]	=>  Location: PIN_AF12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_MEM[12]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_MEM[13]	=>  Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_MEM[14]	=>  Location: PIN_D27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_MEM[15]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_MEM[16]	=>  Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_MEM[17]	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_MEM[18]	=>  Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_MEM[19]	=>  Location: PIN_AG25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_MEM[20]	=>  Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_MEM[21]	=>  Location: PIN_AH25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_MEM[22]	=>  Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_MEM[23]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_MEM[24]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_MEM[25]	=>  Location: PIN_G23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_MEM[26]	=>  Location: PIN_AH23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_MEM[27]	=>  Location: PIN_E28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_MEM[28]	=>  Location: PIN_F25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_MEM[29]	=>  Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_MEM[30]	=>  Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_MEM[31]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_WB[0]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_WB[1]	=>  Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_WB[2]	=>  Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_WB[3]	=>  Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_WB[4]	=>  Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_WB[5]	=>  Location: PIN_J23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_WB[6]	=>  Location: PIN_AB28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_WB[7]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_WB[8]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_WB[9]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_WB[10]	=>  Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_WB[11]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_WB[12]	=>  Location: PIN_U23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_WB[13]	=>  Location: PIN_AG8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_WB[14]	=>  Location: PIN_C26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_WB[15]	=>  Location: PIN_AF25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_WB[16]	=>  Location: PIN_AG22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_WB[17]	=>  Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_WB[18]	=>  Location: PIN_V26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_WB[19]	=>  Location: PIN_W27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_WB[20]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_WB[21]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_WB[22]	=>  Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_WB[23]	=>  Location: PIN_E26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_WB[24]	=>  Location: PIN_L23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_WB[25]	=>  Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_WB[26]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_WB[27]	=>  Location: PIN_D25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_WB[28]	=>  Location: PIN_AE2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_WB[29]	=>  Location: PIN_H24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_WB[30]	=>  Location: PIN_H23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_WB[31]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Result_WB[0]	=>  Location: PIN_A25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Result_WB[1]	=>  Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Result_WB[2]	=>  Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Result_WB[3]	=>  Location: PIN_AG23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Result_WB[4]	=>  Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Result_WB[5]	=>  Location: PIN_C23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Result_WB[6]	=>  Location: PIN_G24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Result_WB[7]	=>  Location: PIN_V28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Result_WB[8]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Result_WB[9]	=>  Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Result_WB[10]	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Result_WB[11]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Result_WB[12]	=>  Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Result_WB[13]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Result_WB[14]	=>  Location: PIN_F24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Result_WB[15]	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Result_WB[16]	=>  Location: PIN_AA22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Result_WB[17]	=>  Location: PIN_AD25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Result_WB[18]	=>  Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Result_WB[19]	=>  Location: PIN_AH7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Result_WB[20]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Result_WB[21]	=>  Location: PIN_V6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Result_WB[22]	=>  Location: PIN_C25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Result_WB[23]	=>  Location: PIN_AE24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Result_WB[24]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Result_WB[25]	=>  Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Result_WB[26]	=>  Location: PIN_E24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Result_WB[27]	=>  Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Result_WB[28]	=>  Location: PIN_AF26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Result_WB[29]	=>  Location: PIN_D23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Result_WB[30]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ALU_Result_WB[31]	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Write_Data_WB[0]	=>  Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Write_Data_WB[1]	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Write_Data_WB[2]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Write_Data_WB[3]	=>  Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Write_Data_WB[4]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Write_Data_WB[5]	=>  Location: PIN_K27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Write_Data_WB[6]	=>  Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Write_Data_WB[7]	=>  Location: PIN_R23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Write_Data_WB[8]	=>  Location: PIN_M27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Write_Data_WB[9]	=>  Location: PIN_P27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Write_Data_WB[10]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Write_Data_WB[11]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Write_Data_WB[12]	=>  Location: PIN_J15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Write_Data_WB[13]	=>  Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Write_Data_WB[14]	=>  Location: PIN_G19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Write_Data_WB[15]	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Write_Data_WB[16]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Write_Data_WB[17]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Write_Data_WB[18]	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Write_Data_WB[19]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Write_Data_WB[20]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Write_Data_WB[21]	=>  Location: PIN_AC15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Write_Data_WB[22]	=>  Location: PIN_AF15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Write_Data_WB[23]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Write_Data_WB[24]	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Write_Data_WB[25]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Write_Data_WB[26]	=>  Location: PIN_M28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Write_Data_WB[27]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Write_Data_WB[28]	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Write_Data_WB[29]	=>  Location: PIN_K28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Write_Data_WB[30]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Write_Data_WB[31]	=>  Location: PIN_L26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Forward_A[0]	=>  Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Forward_A[1]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Forward_B[0]	=>  Location: PIN_P21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Forward_B[1]	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Forward_MEM	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_forward_MEM_MEM[0]	=>  Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_forward_MEM_MEM[1]	=>  Location: PIN_AF24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_forward_MEM_MEM[2]	=>  Location: PIN_D28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_forward_MEM_MEM[3]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_forward_MEM_MEM[4]	=>  Location: PIN_E27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_forward_MEM_MEM[5]	=>  Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_forward_MEM_MEM[6]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_forward_MEM_MEM[7]	=>  Location: PIN_V27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_forward_MEM_MEM[8]	=>  Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_forward_MEM_MEM[9]	=>  Location: PIN_AC27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_forward_MEM_MEM[10]	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_forward_MEM_MEM[11]	=>  Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_forward_MEM_MEM[12]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_forward_MEM_MEM[13]	=>  Location: PIN_W28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_forward_MEM_MEM[14]	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_forward_MEM_MEM[15]	=>  Location: PIN_AF27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_forward_MEM_MEM[16]	=>  Location: PIN_AE27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_forward_MEM_MEM[17]	=>  Location: PIN_F27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_forward_MEM_MEM[18]	=>  Location: PIN_AE28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_forward_MEM_MEM[19]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_forward_MEM_MEM[20]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_forward_MEM_MEM[21]	=>  Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_forward_MEM_MEM[22]	=>  Location: PIN_H26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_forward_MEM_MEM[23]	=>  Location: PIN_H25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_forward_MEM_MEM[24]	=>  Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_forward_MEM_MEM[25]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_forward_MEM_MEM[26]	=>  Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_forward_MEM_MEM[27]	=>  Location: PIN_V25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_forward_MEM_MEM[28]	=>  Location: PIN_AD18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_forward_MEM_MEM[29]	=>  Location: PIN_F26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_forward_MEM_MEM[30]	=>  Location: PIN_E25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Read_Data_forward_MEM_MEM[31]	=>  Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// IF_ID_pipeline_stall	=>  Location: PIN_AH4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// pc_stall	=>  Location: PIN_AH6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ID_Control_Noop	=>  Location: PIN_AG4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Forward_Reg_Delay[0]	=>  Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Forward_Reg_Delay[1]	=>  Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Forward_C	=>  Location: PIN_E17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Forward_D	=>  Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Zero_ID	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Clk	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("Mips_v.sdo");
// synopsys translate_on

wire \ID_Registers|register_rtl_0|auto_generated|ram_block1a6 ;
wire \ID_Registers|register_rtl_0|auto_generated|ram_block1a2 ;
wire \ID_Registers|register_rtl_1|auto_generated|ram_block1a31 ;
wire \ID_Registers|register_rtl_1|auto_generated|ram_block1a29 ;
wire \ID_Registers|register_rtl_1|auto_generated|ram_block1a28 ;
wire \ID_Registers|register_rtl_1|auto_generated|ram_block1a26 ;
wire \ID_Registers|register_rtl_1|auto_generated|ram_block1a25 ;
wire \ID_Registers|register_rtl_1|auto_generated|ram_block1a19 ;
wire \ID_Registers|register_rtl_1|auto_generated|ram_block1a13 ;
wire \ID_Registers|register_rtl_1|auto_generated|ram_block1a10 ;
wire \ID_Registers|register_rtl_1|auto_generated|ram_block1a8 ;
wire \ID_Registers|register_rtl_1|auto_generated|ram_block1a7 ;
wire \ID_Registers|register_rtl_1|auto_generated|ram_block1a6 ;
wire \ID_Registers|register_rtl_1|auto_generated|ram_block1a2 ;
wire \ID_PC_Add|Branch_Dest_ID[2]~0_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[3]~2_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[4]~4_combout ;
wire \ID_PC_Add|Branch_Dest_ID[5]~6_combout ;
wire \ID_PC_Add|Branch_Dest_ID[6]~8_combout ;
wire \ID_PC_Add|Branch_Dest_ID[7]~10_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[8]~12_combout ;
wire \ID_PC_Add|Branch_Dest_ID[10]~16_combout ;
wire \ID_PC_Add|Branch_Dest_ID[11]~18_combout ;
wire \ID_PC_Add|Branch_Dest_ID[13]~22_combout ;
wire \ID_PC_Add|Branch_Dest_ID[17]~30_combout ;
wire \ID_PC_Add|Branch_Dest_ID[21]~38_combout ;
wire \ID_PC_Add|Branch_Dest_ID[22]~40_combout ;
wire \ID_PC_Add|Branch_Dest_ID[23]~42_combout ;
wire \ID_PC_Add|Branch_Dest_ID[24]~44_combout ;
wire \ID_PC_Add|Branch_Dest_ID[25]~46_combout ;
wire \ID_PC_Add|Branch_Dest_ID[26]~48_combout ;
wire \ID_PC_Add|Branch_Dest_ID[30]~56_combout ;
wire \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT18 ;
wire \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT19 ;
wire \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT25 ;
wire \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT26 ;
wire \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT27 ;
wire \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT28 ;
wire \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT30 ;
wire \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT32 ;
wire \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT33 ;
wire \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT34 ;
wire \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT35 ;
wire \EX_ALU|Add0~7_combout ;
wire \EX_ALU|Add0~13_combout ;
wire \EX_ALU|Add0~34_combout ;
wire \EX_ALU|Add0~37_combout ;
wire \EX_ALU|Add0~40_combout ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT1 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT2 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT3 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT7 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT8 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT10 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT12 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT13 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT14 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT15 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT16 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT17 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT18 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT19 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT20 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT21 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT22 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT23 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT24 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT25 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT26 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT27 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT28 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT29 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT30 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT31 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~0 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~1 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~2 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~3 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~dataout ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT4 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT5 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT6 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT9 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT11 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT14 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT15 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT16 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT17 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT18 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT19 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT20 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT21 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT22 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT23 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT24 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT25 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT26 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT27 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT28 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT29 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT30 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT31 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~0 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~1 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~2 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~3 ;
wire \EX_ALU|Add0~61_combout ;
wire \EX_ALU|Mult0|auto_generated|op_2~4_combout ;
wire \EX_ALU|Mult0|auto_generated|op_2~6_combout ;
wire \EX_ALU|Mult0|auto_generated|op_2~8_combout ;
wire \EX_ALU|Mult0|auto_generated|op_2~10_combout ;
wire \EX_ALU|Add0~76_combout ;
wire \EX_ALU|Mult0|auto_generated|op_2~12_combout ;
wire \EX_ALU|Add0~79_combout ;
wire \EX_ALU|Mult0|auto_generated|op_2~22_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a13 ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a6 ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a4 ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a3 ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a2 ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a1 ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18~portbdataout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a31 ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a30 ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a29 ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a28 ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a26 ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a24 ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a23 ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a22 ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a21 ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a20 ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a19 ;
wire \ID_Registers|register~2_combout ;
wire \Data_Forwarding_unit|Equal16~0_combout ;
wire \Data_Forwarding_unit|Forward_Reg_Delay[1]~1_combout ;
wire \Data_Forwarding_unit|Equal19~0_combout ;
wire \Forward_C_mux|Forward_C_out[0]~0_combout ;
wire \Forward_C_mux|Forward_C_out[1]~1_combout ;
wire \ID_Registers|register~6_combout ;
wire \Data_Forwarding_unit|Forward_D~0_combout ;
wire \Forward_D_mux|Forward_D_out[1]~0_combout ;
wire \Forward_D_mux|Forward_D_out[0]~1_combout ;
wire \ID_Comparator|Equal0~0_combout ;
wire \Forward_C_mux|Forward_C_out[2]~2_combout ;
wire \Forward_D_mux|Forward_D_out[4]~5_combout ;
wire \ID_Registers|Read_Data_2_ID[7]~12_combout ;
wire \ID_Registers|Read_Data_2_ID[6]~14_combout ;
wire \ID_Registers|Read_Data_2_ID[6]~15_combout ;
wire \Forward_D_mux|Forward_D_out[6]~7_combout ;
wire \Forward_C_mux|Forward_C_out[8]~8_combout ;
wire \Forward_C_mux|Forward_C_out[9]~9_combout ;
wire \Forward_D_mux|Forward_D_out[9]~8_combout ;
wire \ID_Registers|Read_Data_2_ID[8]~18_combout ;
wire \ID_Registers|Read_Data_2_ID[8]~19_combout ;
wire \Forward_D_mux|Forward_D_out[8]~9_combout ;
wire \ID_Comparator|Equal0~5_combout ;
wire \Forward_C_mux|Forward_C_out[10]~10_combout ;
wire \Forward_C_mux|Forward_C_out[11]~11_combout ;
wire \Forward_D_mux|Forward_D_out[11]~10_combout ;
wire \ID_Registers|Read_Data_2_ID[10]~22_combout ;
wire \ID_Registers|Read_Data_2_ID[10]~23_combout ;
wire \Forward_D_mux|Forward_D_out[10]~11_combout ;
wire \ID_Comparator|Equal0~6_combout ;
wire \Forward_C_mux|Forward_C_out[12]~12_combout ;
wire \Forward_C_mux|Forward_C_out[13]~13_combout ;
wire \ID_Registers|Read_Data_2_ID[13]~24_combout ;
wire \ID_Registers|Read_Data_2_ID[13]~25_combout ;
wire \Forward_D_mux|Forward_D_out[13]~12_combout ;
wire \Forward_D_mux|Forward_D_out[12]~13_combout ;
wire \ID_Comparator|Equal0~7_combout ;
wire \Forward_C_mux|Forward_C_out[14]~14_combout ;
wire \Forward_C_mux|Forward_C_out[15]~15_combout ;
wire \Forward_D_mux|Forward_D_out[15]~14_combout ;
wire \Forward_D_mux|Forward_D_out[14]~15_combout ;
wire \ID_Comparator|Equal0~8_combout ;
wire \ID_Comparator|Equal0~9_combout ;
wire \Forward_C_mux|Forward_C_out[17]~17_combout ;
wire \Forward_C_mux|Forward_C_out[18]~18_combout ;
wire \Forward_C_mux|Forward_C_out[19]~19_combout ;
wire \ID_Registers|Read_Data_2_ID[19]~36_combout ;
wire \ID_Registers|Read_Data_2_ID[19]~37_combout ;
wire \Forward_D_mux|Forward_D_out[19]~18_combout ;
wire \Forward_D_mux|Forward_D_out[18]~19_combout ;
wire \ID_Comparator|Equal0~11_combout ;
wire \Forward_C_mux|Forward_C_out[20]~20_combout ;
wire \Forward_C_mux|Forward_C_out[23]~23_combout ;
wire \ID_Registers|Read_Data_2_ID[25]~48_combout ;
wire \ID_Registers|Read_Data_2_ID[25]~49_combout ;
wire \Forward_D_mux|Forward_D_out[25]~24_combout ;
wire \Forward_D_mux|Forward_D_out[27]~26_combout ;
wire \ID_Registers|Read_Data_2_ID[26]~54_combout ;
wire \Forward_C_mux|Forward_C_out[28]~28_combout ;
wire \Forward_C_mux|Forward_C_out[29]~29_combout ;
wire \ID_Registers|Read_Data_2_ID[29]~56_combout ;
wire \ID_Registers|Read_Data_2_ID[29]~57_combout ;
wire \Forward_D_mux|Forward_D_out[29]~28_combout ;
wire \ID_Registers|Read_Data_2_ID[28]~58_combout ;
wire \ID_Registers|Read_Data_2_ID[28]~59_combout ;
wire \Forward_D_mux|Forward_D_out[28]~29_combout ;
wire \ID_Comparator|Equal0~17_combout ;
wire \ID_Registers|Read_Data_2_ID[31]~60_combout ;
wire \ID_Registers|Read_Data_2_ID[31]~61_combout ;
wire \Forward_D_mux|Forward_D_out[31]~30_combout ;
wire \IF_Flush_mux|Instruction_IF[0]~2_combout ;
wire \IF_Instruction_Memory|memory~0_combout ;
wire \IF_Instruction_Memory|memory~3_combout ;
wire \IF_Instruction_Memory|memory~8_combout ;
wire \IF_Instruction_Memory|memory~9_combout ;
wire \IF_Instruction_Memory|memory~10_combout ;
wire \IF_Instruction_Memory|memory~11_combout ;
wire \IF_Flush_mux|Instruction_IF[29]~22_combout ;
wire \IF_Instruction_Memory|memory~24_combout ;
wire \IF_Instruction_Memory|memory~31_combout ;
wire \IF_Flush_mux|Instruction_IF[20]~31_combout ;
wire \IF_Flush_mux|Instruction_IF[22]~34_combout ;
wire \IF_Flush_mux|Instruction_IF[22]~35_combout ;
wire \IF_Flush_mux|Instruction_IF[22]~36_combout ;
wire \IF_Instruction_Memory|memory~33_combout ;
wire \IF_Flush_mux|Instruction_IF[23]~38_combout ;
wire \IF_Instruction_Memory|memory~34_combout ;
wire \IF_Flush_mux|Instruction_IF[24]~40_combout ;
wire \IF_Instruction_Memory|memory~37_combout ;
wire \IF_Instruction_Memory|memory~38_combout ;
wire \IF_Flush_mux|Instruction_IF[27]~45_combout ;
wire \IF_Instruction_Memory|memory~39_combout ;
wire \Data_Forwarding_unit|ID_Control_Noop~0_combout ;
wire \Data_Forwarding_unit|ID_Control_Noop~1_combout ;
wire \Data_Forwarding_unit|Forward_B[0]~0_combout ;
wire \Data_Forwarding_unit|Forward_B[0]~1_combout ;
wire \Data_Forwarding_unit|Equal10~0_combout ;
wire \Data_Forwarding_unit|Forward_B[0]~2_combout ;
wire \Data_Forwarding_unit|always0~7_combout ;
wire \Data_forwarding_mux_B|Mux24~0_combout ;
wire \Data_forwarding_mux_B|Mux23~0_combout ;
wire \Data_forwarding_mux_B|Mux21~0_combout ;
wire \Data_forwarding_mux_B|Mux14~0_combout ;
wire \Data_forwarding_mux_B|Mux12~0_combout ;
wire \Data_forwarding_mux_B|Mux3~0_combout ;
wire \Data_forwarding_mux_B|Mux1~0_combout ;
wire \EX_ALU_Control|ALU_Control_EX[3]~5_combout ;
wire \Data_Forwarding_unit|Forward_A[0]~0_combout ;
wire \Data_Forwarding_unit|Forward_A[0]~3_combout ;
wire \Data_Forwarding_unit|Forward_A[0]~4_combout ;
wire \EX_ALU|Add0~1_combout ;
wire \EX_ALU_Control|ALU_Control_EX[2]~7_combout ;
wire \Data_forwarding_mux_A|Mux26~0_combout ;
wire \Data_forwarding_mux_A|Mux28~0_combout ;
wire \EX_ALU|Mux31~1_combout ;
wire \EX_ALU|Mux31~2_combout ;
wire \EX_ALU|Add0~6_combout ;
wire \EX_ALU|Mux30~0_combout ;
wire \EX_ALU|Add0~15_combout ;
wire \EX_ALU|Add0~21_combout ;
wire \EX_ALU|Add0~24_combout ;
wire \EX_ALU|Add0~27_combout ;
wire \EX_ALU|Add0~30_combout ;
wire \EX_ALU|Add0~39_combout ;
wire \EX_ALU|Add0~42_combout ;
wire \EX_ALU|Add0~45_combout ;
wire \EX_ALU|Add0~66_combout ;
wire \EX_ALU|Add0~69_combout ;
wire \EX_ALU|Add0~75_combout ;
wire \EX_ALU|Add0~81_combout ;
wire \EX_ALU|Add0~84_combout ;
wire \EX_ALU|Add0~87_combout ;
wire \EX_ALU|Add0~93_combout ;
wire \EX_ALU|Equal0~0_combout ;
wire \Data_Forwarding_unit|Forward_MEM~0_combout ;
wire \ID_Registers|always2~0_combout ;
wire \MEM_Data_Memory|Data_Memory~2_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~0_combout ;
wire \MEM_Data_Memory|always0~0_combout ;
wire \MEM_Data_Memory|always0~3_combout ;
wire \MEM_Data_Memory|always0~7_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~4_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~5_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~6_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~7_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~8_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~9_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~10_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~12_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~13_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~14_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~22_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~24_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~30_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~32_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~34_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~36_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~37_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~40_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~41_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~42_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~43_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~44_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~45_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~48_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~49_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~50_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~58_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~59_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~60_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~61_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~62_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~63_combout ;
wire \IF_Instruction_Memory|memory~45_combout ;
wire \IF_Instruction_Memory|memory~46_combout ;
wire \IF_ID_Pipeline_Stage|PC_Plus_4_ID[2]~feeder_combout ;
wire \IF_ID_Pipeline_Stage|PC_Plus_4_ID[3]~feeder_combout ;
wire \EX_MEM_Pipeline_Stage|Instruction_MEM[16]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[7]~feeder_combout ;
wire \ID_Registers|register_rtl_1_bypass[39]~feeder_combout ;
wire \IF_ID_Pipeline_Stage|PC_Plus_4_ID[0]~feeder_combout ;
wire \ID_Registers|register_rtl_0_bypass[7]~feeder_combout ;
wire \ID_Registers|register_rtl_0_bypass[12]~feeder_combout ;
wire \ID_Registers|register_rtl_1_bypass[12]~feeder_combout ;
wire \ID_Registers|register_rtl_0_bypass[18]~feeder_combout ;
wire \ID_Registers|register_rtl_1_bypass[22]~feeder_combout ;
wire \ID_Registers|register_rtl_1_bypass[26]~feeder_combout ;
wire \ID_Registers|register_rtl_1_bypass[24]~feeder_combout ;
wire \ID_Registers|register_rtl_0_bypass[28]~feeder_combout ;
wire \ID_Registers|register_rtl_0_bypass[30]~feeder_combout ;
wire \ID_Registers|register_rtl_1_bypass[28]~feeder_combout ;
wire \ID_Registers|register_rtl_0_bypass[34]~feeder_combout ;
wire \ID_Registers|register_rtl_1_bypass[34]~feeder_combout ;
wire \ID_Registers|register_rtl_1_bypass[32]~feeder_combout ;
wire \ID_Registers|register_rtl_0_bypass[36]~feeder_combout ;
wire \ID_Registers|register_rtl_0_bypass[38]~feeder_combout ;
wire \ID_Registers|register_rtl_1_bypass[38]~feeder_combout ;
wire \ID_Registers|register_rtl_1_bypass[36]~feeder_combout ;
wire \ID_Registers|register_rtl_0_bypass[44]~feeder_combout ;
wire \ID_Registers|register_rtl_0_bypass[46]~feeder_combout ;
wire \ID_Registers|register_rtl_1_bypass[46]~feeder_combout ;
wire \ID_Registers|register_rtl_1_bypass[44]~feeder_combout ;
wire \ID_Registers|register_rtl_1_bypass[50]~feeder_combout ;
wire \ID_Registers|register_rtl_0_bypass[60]~feeder_combout ;
wire \ID_Registers|register_rtl_1_bypass[62]~feeder_combout ;
wire \ID_Registers|register_rtl_0_bypass[66]~feeder_combout ;
wire \ID_Registers|register_rtl_1_bypass[64]~feeder_combout ;
wire \ID_Registers|register_rtl_0_bypass[68]~feeder_combout ;
wire \ID_Registers|register_rtl_1_bypass[70]~feeder_combout ;
wire \ID_Registers|register_rtl_1_bypass[68]~feeder_combout ;
wire \ID_Registers|register_rtl_0_bypass[74]~feeder_combout ;
wire \ID_Registers|register_rtl_1_bypass[74]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[20]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[24]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[26]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[28]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[30]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[32]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[34]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[42]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[44]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[48]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[50]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[52]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[54]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[56]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[60]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[62]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[64]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[68]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[70]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[78]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[80]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[82]~feeder_combout ;
wire \clkout[0]~output_o ;
wire \clkout[1]~output_o ;
wire \clkout[2]~output_o ;
wire \clkout[3]~output_o ;
wire \clkout[4]~output_o ;
wire \clkout[5]~output_o ;
wire \Instruction_IF[0]~output_o ;
wire \Instruction_IF[1]~output_o ;
wire \Instruction_IF[2]~output_o ;
wire \Instruction_IF[3]~output_o ;
wire \Instruction_IF[4]~output_o ;
wire \Instruction_IF[5]~output_o ;
wire \Instruction_IF[6]~output_o ;
wire \Instruction_IF[7]~output_o ;
wire \Instruction_IF[8]~output_o ;
wire \Instruction_IF[9]~output_o ;
wire \Instruction_IF[10]~output_o ;
wire \Instruction_IF[11]~output_o ;
wire \Instruction_IF[12]~output_o ;
wire \Instruction_IF[13]~output_o ;
wire \Instruction_IF[14]~output_o ;
wire \Instruction_IF[15]~output_o ;
wire \Instruction_IF[16]~output_o ;
wire \Instruction_IF[17]~output_o ;
wire \Instruction_IF[18]~output_o ;
wire \Instruction_IF[19]~output_o ;
wire \Instruction_IF[20]~output_o ;
wire \Instruction_IF[21]~output_o ;
wire \Instruction_IF[22]~output_o ;
wire \Instruction_IF[23]~output_o ;
wire \Instruction_IF[24]~output_o ;
wire \Instruction_IF[25]~output_o ;
wire \Instruction_IF[26]~output_o ;
wire \Instruction_IF[27]~output_o ;
wire \Instruction_IF[28]~output_o ;
wire \Instruction_IF[29]~output_o ;
wire \Instruction_IF[30]~output_o ;
wire \Instruction_IF[31]~output_o ;
wire \Next_PC_IF[0]~output_o ;
wire \Next_PC_IF[1]~output_o ;
wire \Next_PC_IF[2]~output_o ;
wire \Next_PC_IF[3]~output_o ;
wire \Next_PC_IF[4]~output_o ;
wire \Next_PC_IF[5]~output_o ;
wire \Next_PC_IF[6]~output_o ;
wire \Next_PC_IF[7]~output_o ;
wire \Next_PC_IF[8]~output_o ;
wire \Next_PC_IF[9]~output_o ;
wire \Next_PC_IF[10]~output_o ;
wire \Next_PC_IF[11]~output_o ;
wire \Next_PC_IF[12]~output_o ;
wire \Next_PC_IF[13]~output_o ;
wire \Next_PC_IF[14]~output_o ;
wire \Next_PC_IF[15]~output_o ;
wire \Next_PC_IF[16]~output_o ;
wire \Next_PC_IF[17]~output_o ;
wire \Next_PC_IF[18]~output_o ;
wire \Next_PC_IF[19]~output_o ;
wire \Next_PC_IF[20]~output_o ;
wire \Next_PC_IF[21]~output_o ;
wire \Next_PC_IF[22]~output_o ;
wire \Next_PC_IF[23]~output_o ;
wire \Next_PC_IF[24]~output_o ;
wire \Next_PC_IF[25]~output_o ;
wire \Next_PC_IF[26]~output_o ;
wire \Next_PC_IF[27]~output_o ;
wire \Next_PC_IF[28]~output_o ;
wire \Next_PC_IF[29]~output_o ;
wire \Next_PC_IF[30]~output_o ;
wire \Next_PC_IF[31]~output_o ;
wire \Instruction_ID[0]~output_o ;
wire \Instruction_ID[1]~output_o ;
wire \Instruction_ID[2]~output_o ;
wire \Instruction_ID[3]~output_o ;
wire \Instruction_ID[4]~output_o ;
wire \Instruction_ID[5]~output_o ;
wire \Instruction_ID[6]~output_o ;
wire \Instruction_ID[7]~output_o ;
wire \Instruction_ID[8]~output_o ;
wire \Instruction_ID[9]~output_o ;
wire \Instruction_ID[10]~output_o ;
wire \Instruction_ID[11]~output_o ;
wire \Instruction_ID[12]~output_o ;
wire \Instruction_ID[13]~output_o ;
wire \Instruction_ID[14]~output_o ;
wire \Instruction_ID[15]~output_o ;
wire \Instruction_ID[16]~output_o ;
wire \Instruction_ID[17]~output_o ;
wire \Instruction_ID[18]~output_o ;
wire \Instruction_ID[19]~output_o ;
wire \Instruction_ID[20]~output_o ;
wire \Instruction_ID[21]~output_o ;
wire \Instruction_ID[22]~output_o ;
wire \Instruction_ID[23]~output_o ;
wire \Instruction_ID[24]~output_o ;
wire \Instruction_ID[25]~output_o ;
wire \Instruction_ID[26]~output_o ;
wire \Instruction_ID[27]~output_o ;
wire \Instruction_ID[28]~output_o ;
wire \Instruction_ID[29]~output_o ;
wire \Instruction_ID[30]~output_o ;
wire \Instruction_ID[31]~output_o ;
wire \Read_Address_1_ID[0]~output_o ;
wire \Read_Address_1_ID[1]~output_o ;
wire \Read_Address_1_ID[2]~output_o ;
wire \Read_Address_1_ID[3]~output_o ;
wire \Read_Address_1_ID[4]~output_o ;
wire \Read_Data_1_ID[0]~output_o ;
wire \Read_Data_1_ID[1]~output_o ;
wire \Read_Data_1_ID[2]~output_o ;
wire \Read_Data_1_ID[3]~output_o ;
wire \Read_Data_1_ID[4]~output_o ;
wire \Read_Data_1_ID[5]~output_o ;
wire \Read_Data_1_ID[6]~output_o ;
wire \Read_Data_1_ID[7]~output_o ;
wire \Read_Data_1_ID[8]~output_o ;
wire \Read_Data_1_ID[9]~output_o ;
wire \Read_Data_1_ID[10]~output_o ;
wire \Read_Data_1_ID[11]~output_o ;
wire \Read_Data_1_ID[12]~output_o ;
wire \Read_Data_1_ID[13]~output_o ;
wire \Read_Data_1_ID[14]~output_o ;
wire \Read_Data_1_ID[15]~output_o ;
wire \Read_Data_1_ID[16]~output_o ;
wire \Read_Data_1_ID[17]~output_o ;
wire \Read_Data_1_ID[18]~output_o ;
wire \Read_Data_1_ID[19]~output_o ;
wire \Read_Data_1_ID[20]~output_o ;
wire \Read_Data_1_ID[21]~output_o ;
wire \Read_Data_1_ID[22]~output_o ;
wire \Read_Data_1_ID[23]~output_o ;
wire \Read_Data_1_ID[24]~output_o ;
wire \Read_Data_1_ID[25]~output_o ;
wire \Read_Data_1_ID[26]~output_o ;
wire \Read_Data_1_ID[27]~output_o ;
wire \Read_Data_1_ID[28]~output_o ;
wire \Read_Data_1_ID[29]~output_o ;
wire \Read_Data_1_ID[30]~output_o ;
wire \Read_Data_1_ID[31]~output_o ;
wire \ALUOp_ID[0]~output_o ;
wire \ALUOp_ID[1]~output_o ;
wire \ALUSrc_ID~output_o ;
wire \Branch_ID~output_o ;
wire \MemRead_ID~output_o ;
wire \MemWrite_ID~output_o ;
wire \MemtoReg_ID~output_o ;
wire \PCSrc_ID~output_o ;
wire \Instruction_EX[0]~output_o ;
wire \Instruction_EX[1]~output_o ;
wire \Instruction_EX[2]~output_o ;
wire \Instruction_EX[3]~output_o ;
wire \Instruction_EX[4]~output_o ;
wire \Instruction_EX[5]~output_o ;
wire \Instruction_EX[6]~output_o ;
wire \Instruction_EX[7]~output_o ;
wire \Instruction_EX[8]~output_o ;
wire \Instruction_EX[9]~output_o ;
wire \Instruction_EX[10]~output_o ;
wire \Instruction_EX[11]~output_o ;
wire \Instruction_EX[12]~output_o ;
wire \Instruction_EX[13]~output_o ;
wire \Instruction_EX[14]~output_o ;
wire \Instruction_EX[15]~output_o ;
wire \Instruction_EX[16]~output_o ;
wire \Instruction_EX[17]~output_o ;
wire \Instruction_EX[18]~output_o ;
wire \Instruction_EX[19]~output_o ;
wire \Instruction_EX[20]~output_o ;
wire \Instruction_EX[21]~output_o ;
wire \Instruction_EX[22]~output_o ;
wire \Instruction_EX[23]~output_o ;
wire \Instruction_EX[24]~output_o ;
wire \Instruction_EX[25]~output_o ;
wire \Instruction_EX[26]~output_o ;
wire \Instruction_EX[27]~output_o ;
wire \Instruction_EX[28]~output_o ;
wire \Instruction_EX[29]~output_o ;
wire \Instruction_EX[30]~output_o ;
wire \Instruction_EX[31]~output_o ;
wire \ALU_Data_2_EX[0]~output_o ;
wire \ALU_Data_2_EX[1]~output_o ;
wire \ALU_Data_2_EX[2]~output_o ;
wire \ALU_Data_2_EX[3]~output_o ;
wire \ALU_Data_2_EX[4]~output_o ;
wire \ALU_Data_2_EX[5]~output_o ;
wire \ALU_Data_2_EX[6]~output_o ;
wire \ALU_Data_2_EX[7]~output_o ;
wire \ALU_Data_2_EX[8]~output_o ;
wire \ALU_Data_2_EX[9]~output_o ;
wire \ALU_Data_2_EX[10]~output_o ;
wire \ALU_Data_2_EX[11]~output_o ;
wire \ALU_Data_2_EX[12]~output_o ;
wire \ALU_Data_2_EX[13]~output_o ;
wire \ALU_Data_2_EX[14]~output_o ;
wire \ALU_Data_2_EX[15]~output_o ;
wire \ALU_Data_2_EX[16]~output_o ;
wire \ALU_Data_2_EX[17]~output_o ;
wire \ALU_Data_2_EX[18]~output_o ;
wire \ALU_Data_2_EX[19]~output_o ;
wire \ALU_Data_2_EX[20]~output_o ;
wire \ALU_Data_2_EX[21]~output_o ;
wire \ALU_Data_2_EX[22]~output_o ;
wire \ALU_Data_2_EX[23]~output_o ;
wire \ALU_Data_2_EX[24]~output_o ;
wire \ALU_Data_2_EX[25]~output_o ;
wire \ALU_Data_2_EX[26]~output_o ;
wire \ALU_Data_2_EX[27]~output_o ;
wire \ALU_Data_2_EX[28]~output_o ;
wire \ALU_Data_2_EX[29]~output_o ;
wire \ALU_Data_2_EX[30]~output_o ;
wire \ALU_Data_2_EX[31]~output_o ;
wire \ALU_Control_EX[0]~output_o ;
wire \ALU_Control_EX[1]~output_o ;
wire \ALU_Control_EX[2]~output_o ;
wire \ALU_Control_EX[3]~output_o ;
wire \ALU_Result_EX[0]~output_o ;
wire \ALU_Result_EX[1]~output_o ;
wire \ALU_Result_EX[2]~output_o ;
wire \ALU_Result_EX[3]~output_o ;
wire \ALU_Result_EX[4]~output_o ;
wire \ALU_Result_EX[5]~output_o ;
wire \ALU_Result_EX[6]~output_o ;
wire \ALU_Result_EX[7]~output_o ;
wire \ALU_Result_EX[8]~output_o ;
wire \ALU_Result_EX[9]~output_o ;
wire \ALU_Result_EX[10]~output_o ;
wire \ALU_Result_EX[11]~output_o ;
wire \ALU_Result_EX[12]~output_o ;
wire \ALU_Result_EX[13]~output_o ;
wire \ALU_Result_EX[14]~output_o ;
wire \ALU_Result_EX[15]~output_o ;
wire \ALU_Result_EX[16]~output_o ;
wire \ALU_Result_EX[17]~output_o ;
wire \ALU_Result_EX[18]~output_o ;
wire \ALU_Result_EX[19]~output_o ;
wire \ALU_Result_EX[20]~output_o ;
wire \ALU_Result_EX[21]~output_o ;
wire \ALU_Result_EX[22]~output_o ;
wire \ALU_Result_EX[23]~output_o ;
wire \ALU_Result_EX[24]~output_o ;
wire \ALU_Result_EX[25]~output_o ;
wire \ALU_Result_EX[26]~output_o ;
wire \ALU_Result_EX[27]~output_o ;
wire \ALU_Result_EX[28]~output_o ;
wire \ALU_Result_EX[29]~output_o ;
wire \ALU_Result_EX[30]~output_o ;
wire \ALU_Result_EX[31]~output_o ;
wire \Write_Register_EX[0]~output_o ;
wire \Write_Register_EX[1]~output_o ;
wire \Write_Register_EX[2]~output_o ;
wire \Write_Register_EX[3]~output_o ;
wire \Write_Register_EX[4]~output_o ;
wire \Zero_EX~output_o ;
wire \ALU_Result_MEM[0]~output_o ;
wire \ALU_Result_MEM[1]~output_o ;
wire \ALU_Result_MEM[2]~output_o ;
wire \ALU_Result_MEM[3]~output_o ;
wire \ALU_Result_MEM[4]~output_o ;
wire \ALU_Result_MEM[5]~output_o ;
wire \ALU_Result_MEM[6]~output_o ;
wire \ALU_Result_MEM[7]~output_o ;
wire \ALU_Result_MEM[8]~output_o ;
wire \ALU_Result_MEM[9]~output_o ;
wire \ALU_Result_MEM[10]~output_o ;
wire \ALU_Result_MEM[11]~output_o ;
wire \ALU_Result_MEM[12]~output_o ;
wire \ALU_Result_MEM[13]~output_o ;
wire \ALU_Result_MEM[14]~output_o ;
wire \ALU_Result_MEM[15]~output_o ;
wire \ALU_Result_MEM[16]~output_o ;
wire \ALU_Result_MEM[17]~output_o ;
wire \ALU_Result_MEM[18]~output_o ;
wire \ALU_Result_MEM[19]~output_o ;
wire \ALU_Result_MEM[20]~output_o ;
wire \ALU_Result_MEM[21]~output_o ;
wire \ALU_Result_MEM[22]~output_o ;
wire \ALU_Result_MEM[23]~output_o ;
wire \ALU_Result_MEM[24]~output_o ;
wire \ALU_Result_MEM[25]~output_o ;
wire \ALU_Result_MEM[26]~output_o ;
wire \ALU_Result_MEM[27]~output_o ;
wire \ALU_Result_MEM[28]~output_o ;
wire \ALU_Result_MEM[29]~output_o ;
wire \ALU_Result_MEM[30]~output_o ;
wire \ALU_Result_MEM[31]~output_o ;
wire \Write_Data_MEM[0]~output_o ;
wire \Write_Data_MEM[1]~output_o ;
wire \Write_Data_MEM[2]~output_o ;
wire \Write_Data_MEM[3]~output_o ;
wire \Write_Data_MEM[4]~output_o ;
wire \Write_Data_MEM[5]~output_o ;
wire \Write_Data_MEM[6]~output_o ;
wire \Write_Data_MEM[7]~output_o ;
wire \Write_Data_MEM[8]~output_o ;
wire \Write_Data_MEM[9]~output_o ;
wire \Write_Data_MEM[10]~output_o ;
wire \Write_Data_MEM[11]~output_o ;
wire \Write_Data_MEM[12]~output_o ;
wire \Write_Data_MEM[13]~output_o ;
wire \Write_Data_MEM[14]~output_o ;
wire \Write_Data_MEM[15]~output_o ;
wire \Write_Data_MEM[16]~output_o ;
wire \Write_Data_MEM[17]~output_o ;
wire \Write_Data_MEM[18]~output_o ;
wire \Write_Data_MEM[19]~output_o ;
wire \Write_Data_MEM[20]~output_o ;
wire \Write_Data_MEM[21]~output_o ;
wire \Write_Data_MEM[22]~output_o ;
wire \Write_Data_MEM[23]~output_o ;
wire \Write_Data_MEM[24]~output_o ;
wire \Write_Data_MEM[25]~output_o ;
wire \Write_Data_MEM[26]~output_o ;
wire \Write_Data_MEM[27]~output_o ;
wire \Write_Data_MEM[28]~output_o ;
wire \Write_Data_MEM[29]~output_o ;
wire \Write_Data_MEM[30]~output_o ;
wire \Write_Data_MEM[31]~output_o ;
wire \Read_Data_MEM[0]~output_o ;
wire \Read_Data_MEM[1]~output_o ;
wire \Read_Data_MEM[2]~output_o ;
wire \Read_Data_MEM[3]~output_o ;
wire \Read_Data_MEM[4]~output_o ;
wire \Read_Data_MEM[5]~output_o ;
wire \Read_Data_MEM[6]~output_o ;
wire \Read_Data_MEM[7]~output_o ;
wire \Read_Data_MEM[8]~output_o ;
wire \Read_Data_MEM[9]~output_o ;
wire \Read_Data_MEM[10]~output_o ;
wire \Read_Data_MEM[11]~output_o ;
wire \Read_Data_MEM[12]~output_o ;
wire \Read_Data_MEM[13]~output_o ;
wire \Read_Data_MEM[14]~output_o ;
wire \Read_Data_MEM[15]~output_o ;
wire \Read_Data_MEM[16]~output_o ;
wire \Read_Data_MEM[17]~output_o ;
wire \Read_Data_MEM[18]~output_o ;
wire \Read_Data_MEM[19]~output_o ;
wire \Read_Data_MEM[20]~output_o ;
wire \Read_Data_MEM[21]~output_o ;
wire \Read_Data_MEM[22]~output_o ;
wire \Read_Data_MEM[23]~output_o ;
wire \Read_Data_MEM[24]~output_o ;
wire \Read_Data_MEM[25]~output_o ;
wire \Read_Data_MEM[26]~output_o ;
wire \Read_Data_MEM[27]~output_o ;
wire \Read_Data_MEM[28]~output_o ;
wire \Read_Data_MEM[29]~output_o ;
wire \Read_Data_MEM[30]~output_o ;
wire \Read_Data_MEM[31]~output_o ;
wire \Read_Data_WB[0]~output_o ;
wire \Read_Data_WB[1]~output_o ;
wire \Read_Data_WB[2]~output_o ;
wire \Read_Data_WB[3]~output_o ;
wire \Read_Data_WB[4]~output_o ;
wire \Read_Data_WB[5]~output_o ;
wire \Read_Data_WB[6]~output_o ;
wire \Read_Data_WB[7]~output_o ;
wire \Read_Data_WB[8]~output_o ;
wire \Read_Data_WB[9]~output_o ;
wire \Read_Data_WB[10]~output_o ;
wire \Read_Data_WB[11]~output_o ;
wire \Read_Data_WB[12]~output_o ;
wire \Read_Data_WB[13]~output_o ;
wire \Read_Data_WB[14]~output_o ;
wire \Read_Data_WB[15]~output_o ;
wire \Read_Data_WB[16]~output_o ;
wire \Read_Data_WB[17]~output_o ;
wire \Read_Data_WB[18]~output_o ;
wire \Read_Data_WB[19]~output_o ;
wire \Read_Data_WB[20]~output_o ;
wire \Read_Data_WB[21]~output_o ;
wire \Read_Data_WB[22]~output_o ;
wire \Read_Data_WB[23]~output_o ;
wire \Read_Data_WB[24]~output_o ;
wire \Read_Data_WB[25]~output_o ;
wire \Read_Data_WB[26]~output_o ;
wire \Read_Data_WB[27]~output_o ;
wire \Read_Data_WB[28]~output_o ;
wire \Read_Data_WB[29]~output_o ;
wire \Read_Data_WB[30]~output_o ;
wire \Read_Data_WB[31]~output_o ;
wire \ALU_Result_WB[0]~output_o ;
wire \ALU_Result_WB[1]~output_o ;
wire \ALU_Result_WB[2]~output_o ;
wire \ALU_Result_WB[3]~output_o ;
wire \ALU_Result_WB[4]~output_o ;
wire \ALU_Result_WB[5]~output_o ;
wire \ALU_Result_WB[6]~output_o ;
wire \ALU_Result_WB[7]~output_o ;
wire \ALU_Result_WB[8]~output_o ;
wire \ALU_Result_WB[9]~output_o ;
wire \ALU_Result_WB[10]~output_o ;
wire \ALU_Result_WB[11]~output_o ;
wire \ALU_Result_WB[12]~output_o ;
wire \ALU_Result_WB[13]~output_o ;
wire \ALU_Result_WB[14]~output_o ;
wire \ALU_Result_WB[15]~output_o ;
wire \ALU_Result_WB[16]~output_o ;
wire \ALU_Result_WB[17]~output_o ;
wire \ALU_Result_WB[18]~output_o ;
wire \ALU_Result_WB[19]~output_o ;
wire \ALU_Result_WB[20]~output_o ;
wire \ALU_Result_WB[21]~output_o ;
wire \ALU_Result_WB[22]~output_o ;
wire \ALU_Result_WB[23]~output_o ;
wire \ALU_Result_WB[24]~output_o ;
wire \ALU_Result_WB[25]~output_o ;
wire \ALU_Result_WB[26]~output_o ;
wire \ALU_Result_WB[27]~output_o ;
wire \ALU_Result_WB[28]~output_o ;
wire \ALU_Result_WB[29]~output_o ;
wire \ALU_Result_WB[30]~output_o ;
wire \ALU_Result_WB[31]~output_o ;
wire \Write_Data_WB[0]~output_o ;
wire \Write_Data_WB[1]~output_o ;
wire \Write_Data_WB[2]~output_o ;
wire \Write_Data_WB[3]~output_o ;
wire \Write_Data_WB[4]~output_o ;
wire \Write_Data_WB[5]~output_o ;
wire \Write_Data_WB[6]~output_o ;
wire \Write_Data_WB[7]~output_o ;
wire \Write_Data_WB[8]~output_o ;
wire \Write_Data_WB[9]~output_o ;
wire \Write_Data_WB[10]~output_o ;
wire \Write_Data_WB[11]~output_o ;
wire \Write_Data_WB[12]~output_o ;
wire \Write_Data_WB[13]~output_o ;
wire \Write_Data_WB[14]~output_o ;
wire \Write_Data_WB[15]~output_o ;
wire \Write_Data_WB[16]~output_o ;
wire \Write_Data_WB[17]~output_o ;
wire \Write_Data_WB[18]~output_o ;
wire \Write_Data_WB[19]~output_o ;
wire \Write_Data_WB[20]~output_o ;
wire \Write_Data_WB[21]~output_o ;
wire \Write_Data_WB[22]~output_o ;
wire \Write_Data_WB[23]~output_o ;
wire \Write_Data_WB[24]~output_o ;
wire \Write_Data_WB[25]~output_o ;
wire \Write_Data_WB[26]~output_o ;
wire \Write_Data_WB[27]~output_o ;
wire \Write_Data_WB[28]~output_o ;
wire \Write_Data_WB[29]~output_o ;
wire \Write_Data_WB[30]~output_o ;
wire \Write_Data_WB[31]~output_o ;
wire \Forward_A[0]~output_o ;
wire \Forward_A[1]~output_o ;
wire \Forward_B[0]~output_o ;
wire \Forward_B[1]~output_o ;
wire \Forward_MEM~output_o ;
wire \Read_Data_forward_MEM_MEM[0]~output_o ;
wire \Read_Data_forward_MEM_MEM[1]~output_o ;
wire \Read_Data_forward_MEM_MEM[2]~output_o ;
wire \Read_Data_forward_MEM_MEM[3]~output_o ;
wire \Read_Data_forward_MEM_MEM[4]~output_o ;
wire \Read_Data_forward_MEM_MEM[5]~output_o ;
wire \Read_Data_forward_MEM_MEM[6]~output_o ;
wire \Read_Data_forward_MEM_MEM[7]~output_o ;
wire \Read_Data_forward_MEM_MEM[8]~output_o ;
wire \Read_Data_forward_MEM_MEM[9]~output_o ;
wire \Read_Data_forward_MEM_MEM[10]~output_o ;
wire \Read_Data_forward_MEM_MEM[11]~output_o ;
wire \Read_Data_forward_MEM_MEM[12]~output_o ;
wire \Read_Data_forward_MEM_MEM[13]~output_o ;
wire \Read_Data_forward_MEM_MEM[14]~output_o ;
wire \Read_Data_forward_MEM_MEM[15]~output_o ;
wire \Read_Data_forward_MEM_MEM[16]~output_o ;
wire \Read_Data_forward_MEM_MEM[17]~output_o ;
wire \Read_Data_forward_MEM_MEM[18]~output_o ;
wire \Read_Data_forward_MEM_MEM[19]~output_o ;
wire \Read_Data_forward_MEM_MEM[20]~output_o ;
wire \Read_Data_forward_MEM_MEM[21]~output_o ;
wire \Read_Data_forward_MEM_MEM[22]~output_o ;
wire \Read_Data_forward_MEM_MEM[23]~output_o ;
wire \Read_Data_forward_MEM_MEM[24]~output_o ;
wire \Read_Data_forward_MEM_MEM[25]~output_o ;
wire \Read_Data_forward_MEM_MEM[26]~output_o ;
wire \Read_Data_forward_MEM_MEM[27]~output_o ;
wire \Read_Data_forward_MEM_MEM[28]~output_o ;
wire \Read_Data_forward_MEM_MEM[29]~output_o ;
wire \Read_Data_forward_MEM_MEM[30]~output_o ;
wire \Read_Data_forward_MEM_MEM[31]~output_o ;
wire \IF_ID_pipeline_stall~output_o ;
wire \pc_stall~output_o ;
wire \ID_Control_Noop~output_o ;
wire \Forward_Reg_Delay[0]~output_o ;
wire \Forward_Reg_Delay[1]~output_o ;
wire \Forward_C~output_o ;
wire \Forward_D~output_o ;
wire \Zero_ID~output_o ;
wire \Clk~input_o ;
wire \Clk~inputclkctrl_outclk ;
wire \clkout[0]~15_combout ;
wire \clkout[0]~reg0_q ;
wire \clkout[1]~5_combout ;
wire \clkout[1]~reg0_q ;
wire \clkout[1]~6 ;
wire \clkout[2]~7_combout ;
wire \clkout[2]~reg0_q ;
wire \clkout[2]~8 ;
wire \clkout[3]~9_combout ;
wire \clkout[3]~reg0_q ;
wire \clkout[3]~10 ;
wire \clkout[4]~11_combout ;
wire \clkout[4]~reg0_q ;
wire \clkout[4]~12 ;
wire \clkout[5]~13_combout ;
wire \clkout[5]~reg0_q ;
wire \IF_Flush_mux|Instruction_IF[29]~9_combout ;
wire \IF_Instruction_Memory|memory~13_combout ;
wire \IF_Instruction_Memory|memory~5_combout ;
wire \IF_Instruction_Memory|memory~6_combout ;
wire \IF_Flush_mux|Instruction_IF[1]~6_combout ;
wire \IF_Instruction_Memory|memory~1_combout ;
wire \IF_Flush_mux|Instruction_IF[1]~7_combout ;
wire \IF_Flush_mux|Instruction_IF[1]~8_combout ;
wire \ID_PC_Add|Branch_Dest_ID[2]~1 ;
wire \ID_PC_Add|Branch_Dest_ID[3]~2_combout ;
wire \ID_PC_Add|Add0~2_combout ;
wire \ID_PC_Add|Add0~3_combout ;
wire \IF_Instruction_Memory|memory~4_combout ;
wire \IF_Instruction_Memory|memory~7_combout ;
wire \IF_Flush_mux|Instruction_IF[4]~15_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[2]~1 ;
wire \IF_PC_Add|PC_Plus_4_IF[3]~3 ;
wire \IF_PC_Add|PC_Plus_4_IF[4]~5 ;
wire \IF_PC_Add|PC_Plus_4_IF[5]~7 ;
wire \IF_PC_Add|PC_Plus_4_IF[6]~8_combout ;
wire \ID_PC_Add|Add0~8_combout ;
wire \ID_PC_Add|Add0~9_combout ;
wire \IF_Instruction_Memory|memory~20_combout ;
wire \IF_Instruction_Memory|memory~21_combout ;
wire \IF_Flush_mux|Instruction_IF[25]~13_combout ;
wire \IF_Instruction_Memory|memory~22_combout ;
wire \IF_Flush_mux|Instruction_IF[13]~20_combout ;
wire \IF_Instruction_Memory|memory~30_combout ;
wire \IF_Flush_mux|Instruction_IF[29]~25_combout ;
wire \IF_Flush_mux|Instruction_IF[18]~28_combout ;
wire \IF_Flush_mux|Instruction_IF[18]~29_combout ;
wire \IF_ID_Pipeline_Stage|Instruction_ID[18]~feeder_combout ;
wire \IF_Flush_mux|Instruction_IF[0]~1_combout ;
wire \IF_Flush_mux|Instruction_IF[19]~30_combout ;
wire \Data_Forwarding_unit|ID_Control_Noop~5_combout ;
wire \IF_Flush_mux|Instruction_IF[20]~32_combout ;
wire \IF_ID_Pipeline_Stage|Instruction_ID[20]~feeder_combout ;
wire \IF_Flush_mux|Instruction_IF[8]~10_combout ;
wire \IF_Instruction_Memory|memory~16_combout ;
wire \IF_Flush_mux|Instruction_IF[11]~18_combout ;
wire \IF_Instruction_Memory|memory~17_combout ;
wire \IF_Instruction_Memory|memory~18_combout ;
wire \IF_Instruction_Memory|memory~19_combout ;
wire \IF_Flush_mux|Instruction_IF[12]~19_combout ;
wire \IF_Instruction_Memory|memory~25_combout ;
wire \IF_Flush_mux|Instruction_IF[16]~26_combout ;
wire \IF_ID_Pipeline_Stage|Instruction_ID[16]~feeder_combout ;
wire \Data_Forwarding_unit|ID_Control_Noop~4_combout ;
wire \Data_Forwarding_unit|ID_Control_Noop~6_combout ;
wire \IF_Flush_mux|Instruction_IF[24]~41_combout ;
wire \IF_ID_Pipeline_Stage|Instruction_ID[24]~feeder_combout ;
wire \IF_Flush_mux|Instruction_IF[23]~39_combout ;
wire \IF_ID_Pipeline_Stage|Instruction_ID[23]~feeder_combout ;
wire \Data_Forwarding_unit|ID_Control_Noop~2_combout ;
wire \IF_Flush_mux|Instruction_IF[15]~23_combout ;
wire \IF_Flush_mux|Instruction_IF[15]~24_combout ;
wire \IF_Instruction_Memory|memory~35_combout ;
wire \IF_Flush_mux|Instruction_IF[25]~42_combout ;
wire \Data_Forwarding_unit|ID_Control_Noop~3_combout ;
wire \Data_Forwarding_unit|always0~1_combout ;
wire \IF_Instruction_Memory|memory~26_combout ;
wire \IF_Instruction_Memory|memory~27_combout ;
wire \IF_Instruction_Memory|memory~28_combout ;
wire \IF_Instruction_Memory|memory~29_combout ;
wire \IF_Flush_mux|Instruction_IF[17]~27_combout ;
wire \IF_Flush_mux|Instruction_IF[22]~37_combout ;
wire \Data_Forwarding_unit|always0~0_combout ;
wire \Data_Forwarding_unit|always0~2_combout ;
wire \Data_Forwarding_unit|always0~4_combout ;
wire \Data_Forwarding_unit|always0~5_combout ;
wire \Data_Forwarding_unit|always0~3_combout ;
wire \Data_Forwarding_unit|always0~6_combout ;
wire \Data_Forwarding_unit|ID_Control_Noop~7_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[2]~0_combout ;
wire \ID_PC_Add|Add0~0_combout ;
wire \ID_PC_Add|Add0~1_combout ;
wire \IF_Instruction_Memory|memory~12_combout ;
wire \IF_Instruction_Memory|memory~14_combout ;
wire \IF_Instruction_Memory|memory~15_combout ;
wire \IF_Flush_mux|Instruction_IF[5]~16_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[6]~9 ;
wire \IF_PC_Add|PC_Plus_4_IF[7]~10_combout ;
wire \ID_PC_Add|Add0~10_combout ;
wire \ID_PC_Add|Add0~11_combout ;
wire \IF_Instruction_Memory|memory~40_combout ;
wire \IF_Instruction_Memory|memory~41_combout ;
wire \IF_Instruction_Memory|memory~42_combout ;
wire \IF_Flush_mux|Instruction_IF[28]~47_combout ;
wire \IF_Flush_mux|Instruction_IF[29]~48_combout ;
wire \ID_Control|Equal0~0_combout ;
wire \IF_Instruction_Memory|memory~2_combout ;
wire \IF_Flush_mux|Instruction_IF[2]~11_combout ;
wire \IF_Flush_mux|Instruction_IF[2]~12_combout ;
wire \ID_PC_Add|Branch_Dest_ID[3]~3 ;
wire \ID_PC_Add|Branch_Dest_ID[4]~5 ;
wire \ID_PC_Add|Branch_Dest_ID[5]~7 ;
wire \ID_PC_Add|Branch_Dest_ID[6]~9 ;
wire \ID_PC_Add|Branch_Dest_ID[7]~11 ;
wire \ID_PC_Add|Branch_Dest_ID[8]~12_combout ;
wire \ID_PC_Add|Add0~12_combout ;
wire \ID_PC_Add|Add0~13_combout ;
wire \IF_Flush_mux|Instruction_IF[8]~17_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[7]~11 ;
wire \IF_PC_Add|PC_Plus_4_IF[8]~13 ;
wire \IF_PC_Add|PC_Plus_4_IF[9]~14_combout ;
wire \ID_PC_Add|Branch_Dest_ID[8]~13 ;
wire \ID_PC_Add|Branch_Dest_ID[9]~14_combout ;
wire \ID_PC_Add|Add0~14_combout ;
wire \ID_PC_Add|Add0~15_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[9]~15 ;
wire \IF_PC_Add|PC_Plus_4_IF[10]~16_combout ;
wire \ID_PC_Add|Add0~16_combout ;
wire \ID_PC_Add|Add0~17_combout ;
wire \IF_Flush_mux|Instruction_IF[0]~0_combout ;
wire \IF_Instruction_Memory|memory~36_combout ;
wire \IF_Flush_mux|Instruction_IF[26]~43_combout ;
wire \IF_Flush_mux|Instruction_IF[26]~44_combout ;
wire \ID_Control|Decoder0~0_combout ;
wire \ID_Control|Decoder0~3_combout ;
wire \ID_EX_Pipeline_Stage|MemRead_EX~feeder_combout ;
wire \ID_EX_Pipeline_Stage|MemRead_EX~q ;
wire \EX_MEM_Pipeline_Stage|MemRead_MEM~feeder_combout ;
wire \EX_MEM_Pipeline_Stage|MemRead_MEM~q ;
wire \EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ;
wire \MEM_WB_Pipeline_Stage|MemtoReg_WB~q ;
wire \WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout ;
wire \ID_Control|RegWrite_ID~0_combout ;
wire \ID_Control|RegWrite_ID~1_combout ;
wire \ID_EX_Pipeline_Stage|RegWrite_EX~q ;
wire \EX_MEM_Pipeline_Stage|RegWrite_MEM~q ;
wire \MEM_WB_Pipeline_Stage|RegWrite_WB~q ;
wire \Data_Forwarding_unit|Equal18~0_combout ;
wire \Data_Forwarding_unit|Equal18~1_combout ;
wire \Data_Forwarding_unit|Equal18~2_combout ;
wire \IF_Instruction_Memory|memory~32_combout ;
wire \IF_Flush_mux|Instruction_IF[21]~33_combout ;
wire \Data_Forwarding_unit|Forward_Reg_Delay~4_combout ;
wire \Data_Forwarding_unit|Forward_Reg_Delay~5_combout ;
wire \Data_Forwarding_unit|Forward_Reg_Delay~6_combout ;
wire \Data_Forwarding_unit|Equal17~0_combout ;
wire \EX_MEM_Pipeline_Stage|Instruction_MEM[18]~feeder_combout ;
wire \EX_MEM_Pipeline_Stage|Instruction_MEM[19]~feeder_combout ;
wire \Data_Forwarding_unit|Equal16~1_combout ;
wire \Data_Forwarding_unit|Equal16~2_combout ;
wire \Data_Forwarding_unit|Forward_Reg_Delay[1]~2_combout ;
wire \Data_Forwarding_unit|Forward_Reg_Delay[1]~3_combout ;
wire \Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout ;
wire \ID_Registers|register_rtl_0_bypass[72]~feeder_combout ;
wire \Data_Forwarding_unit|Forward_B[0]~3_combout ;
wire \Data_Forwarding_unit|Forward_B[0]~4_combout ;
wire \IF_Instruction_Memory|memory~43_combout ;
wire \IF_Instruction_Memory|memory~44_combout ;
wire \IF_Instruction_Memory|memory~23_combout ;
wire \IF_Flush_mux|Instruction_IF[14]~21_combout ;
wire \Data_Forwarding_unit|Equal0~0_combout ;
wire \Data_Forwarding_unit|Equal8~0_combout ;
wire \Data_Forwarding_unit|Equal8~1_combout ;
wire \Data_Forwarding_unit|Equal8~2_combout ;
wire \Data_Forwarding_unit|Forward_B[1]~7_combout ;
wire \Data_Forwarding_unit|Forward_B[0]~5_combout ;
wire \Data_Forwarding_unit|Forward_B[0]~6_combout ;
wire \Data_forwarding_mux_B|Mux31~1_combout ;
wire \Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout ;
wire \EX_Dest_Mux|Write_Register_EX[3]~3_combout ;
wire \EX_MEM_Pipeline_Stage|Write_Register_MEM[3]~feeder_combout ;
wire \MEM_WB_Pipeline_Stage|Write_Register_WB[3]~feeder_combout ;
wire \ID_Registers|register_rtl_1_bypass[7]~feeder_combout ;
wire \ID_Control|Decoder0~2_combout ;
wire \ID_EX_Pipeline_Stage|ALUOp_EX[1]~feeder_combout ;
wire \EX_Dest_Mux|Write_Register_EX[2]~2_combout ;
wire \EX_MEM_Pipeline_Stage|Write_Register_MEM[2]~feeder_combout ;
wire \MEM_WB_Pipeline_Stage|Write_Register_WB[2]~feeder_combout ;
wire \ID_Registers|register_rtl_1_bypass[5]~feeder_combout ;
wire \ID_Registers|register~5_combout ;
wire \EX_Dest_Mux|Write_Register_EX[4]~4_combout ;
wire \EX_MEM_Pipeline_Stage|Write_Register_MEM[4]~feeder_combout ;
wire \ID_Registers|always2~1_combout ;
wire \EX_Dest_Mux|Write_Register_EX[0]~0_combout ;
wire \EX_MEM_Pipeline_Stage|Write_Register_MEM[0]~feeder_combout ;
wire \MEM_WB_Pipeline_Stage|Write_Register_WB[0]~feeder_combout ;
wire \EX_Dest_Mux|Write_Register_EX[1]~1_combout ;
wire \EX_MEM_Pipeline_Stage|Write_Register_MEM[1]~feeder_combout ;
wire \ID_Registers|register_rtl_1_bypass[3]~feeder_combout ;
wire \ID_Registers|register~4_combout ;
wire \ID_Registers|register~7_combout ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \Data_Forwarding_unit|Forward_A[0]~5_combout ;
wire \Data_Forwarding_unit|Equal4~1_combout ;
wire \Data_Forwarding_unit|Equal4~0_combout ;
wire \Data_Forwarding_unit|Equal4~2_combout ;
wire \Data_Forwarding_unit|Forward_A[0]~6_combout ;
wire \Data_Forwarding_unit|Forward_A[0]~1_combout ;
wire \Data_Forwarding_unit|Equal7~0_combout ;
wire \Data_Forwarding_unit|Forward_A[0]~2_combout ;
wire \Data_Forwarding_unit|Forward_A[1]~7_combout ;
wire \Data_forwarding_mux_A|Mux31~1_combout ;
wire \Data_Forwarding_unit|Forward_C~0_combout ;
wire \ID_Registers|register_rtl_0_bypass[14]~feeder_combout ;
wire \ID_Registers|register_rtl_0_bypass[16]~feeder_combout ;
wire \ID_Registers|register~1_combout ;
wire \ID_Registers|register~0_combout ;
wire \ID_Registers|register~3_combout ;
wire \ID_Registers|Read_Data_1_ID[2]~4_combout ;
wire \ID_Registers|Read_Data_1_ID[2]~5_combout ;
wire \Data_forwarding_mux_A|Mux29~0_combout ;
wire \Data_forwarding_mux_A|Mux29~1_combout ;
wire \ID_Registers|register_rtl_1_bypass[16]~feeder_combout ;
wire \ID_Registers|Read_Data_2_ID[2]~6_combout ;
wire \ID_Registers|Read_Data_2_ID[2]~7_combout ;
wire \Data_forwarding_mux_B|Mux29~0_combout ;
wire \Data_forwarding_mux_B|Mux29~1_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[2]~2_combout ;
wire \ID_EX_Pipeline_Stage|ALUOp_EX[0]~feeder_combout ;
wire \EX_ALU_Control|ALU_Control_EX[2]~2_combout ;
wire \EX_ALU_Control|ALU_Control_EX[1]~3_combout ;
wire \EX_ALU_Control|ALU_Control_EX[3]~6_combout ;
wire \EX_ALU_Control|ALU_Control_EX[0]~0_combout ;
wire \EX_ALU_Control|WideOr1~0_combout ;
wire \EX_ALU_Control|ALU_Control_EX[0]~1_combout ;
wire \EX_ALU|Mux28~0_combout ;
wire \ID_Control|opcode~0_combout ;
wire \ID_Control|ALUSrc_ID~0_combout ;
wire \ID_EX_Pipeline_Stage|ALUSrc_EX~q ;
wire \EX_ALU|Add0~9_combout ;
wire \Data_forwarding_mux_A|Mux28~1_combout ;
wire \ID_Registers|register_rtl_1_bypass[18]~feeder_combout ;
wire \ID_Registers|register_rtl_1_bypass[20]~feeder_combout ;
wire \Data_forwarding_mux_B|Mux26~0_combout ;
wire \Data_forwarding_mux_B|Mux26~1_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[5]~5_combout ;
wire \EX_ALU_Control|WideOr0~0_combout ;
wire \EX_ALU_Control|ALU_Control_EX[2]~4_combout ;
wire \EX_ALU|Add0~18_combout ;
wire \ID_Registers|register_rtl_0_bypass[20]~feeder_combout ;
wire \ID_Registers|register_rtl_0_bypass[24]~feeder_combout ;
wire \ID_Registers|Read_Data_1_ID[6]~12_combout ;
wire \ID_Registers|Read_Data_1_ID[6]~13_combout ;
wire \Data_forwarding_mux_A|Mux25~0_combout ;
wire \Data_forwarding_mux_A|Mux25~1_combout ;
wire \Data_forwarding_mux_B|Mux25~0_combout ;
wire \Data_forwarding_mux_B|Mux25~1_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[6]~6_combout ;
wire \Data_forwarding_mux_A|Mux26~1_combout ;
wire \Data_forwarding_mux_B|Mux0~0_combout ;
wire \Data_forwarding_mux_B|Mux0~1_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[31]~31_combout ;
wire \ID_Registers|register_rtl_1_bypass[30]~feeder_combout ;
wire \ID_Registers|register_rtl_0_bypass[32]~feeder_combout ;
wire \ID_Control|Decoder0~4_combout ;
wire \ID_EX_Pipeline_Stage|MemWrite_EX~feeder_combout ;
wire \ID_EX_Pipeline_Stage|MemWrite_EX~q ;
wire \EX_MEM_Pipeline_Stage|MemWrite_MEM~feeder_combout ;
wire \EX_MEM_Pipeline_Stage|MemWrite_MEM~q ;
wire \Data_Forwarding_unit|Forward_MEM~2_combout ;
wire \Data_Forwarding_unit|Forward_MEM~1_combout ;
wire \Data_Forwarding_unit|Forward_MEM~3_combout ;
wire \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[2]~2_combout ;
wire \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[3]~3_combout ;
wire \EX_MEM_Pipeline_Stage|Write_Data_MEM[4]~feeder_combout ;
wire \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[4]~4_combout ;
wire \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[6]~6_combout ;
wire \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[7]~7_combout ;
wire \Data_forwarding_mux_B|Mux23~1_combout ;
wire \Data_forwarding_mux_B|Mux21~1_combout ;
wire \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[10]~10_combout ;
wire \MEM_Data_Memory|Data_Memory~3_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[13]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory~4_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[3]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory~1_combout ;
wire \MEM_Data_Memory|Data_Memory~5_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[18]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory~0_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[46]~feeder_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~26_combout ;
wire \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[13]~13_combout ;
wire \ID_Registers|register_rtl_1_bypass[42]~feeder_combout ;
wire \MEM_WB_Pipeline_Stage|ALU_Result_WB[15]~feeder_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout ;
wire \ID_Registers|register_rtl_1_bypass[40]~feeder_combout ;
wire \Data_forwarding_mux_A|Mux15~0_combout ;
wire \Data_forwarding_mux_A|Mux15~1_combout ;
wire \EX_ALU|Mux28~1_combout ;
wire \Data_forwarding_mux_B|Mux14~1_combout ;
wire \EX_MEM_Pipeline_Stage|Write_Data_MEM[17]~feeder_combout ;
wire \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[17]~17_combout ;
wire \Data_forwarding_mux_B|Mux12~1_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[19]~19_combout ;
wire \Data_forwarding_mux_A|Mux12~0_combout ;
wire \Data_forwarding_mux_A|Mux12~1_combout ;
wire \ID_Registers|register_rtl_0_bypass[48]~feeder_combout ;
wire \ID_Registers|register_rtl_1_bypass[52]~feeder_combout ;
wire \Data_forwarding_mux_B|Mux10~0_combout ;
wire \Data_forwarding_mux_B|Mux10~1_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[21]~21_combout ;
wire \ID_Registers|register_rtl_0_bypass[54]~feeder_combout ;
wire \Data_forwarding_mux_A|Mux9~0_combout ;
wire \Data_forwarding_mux_A|Mux9~1_combout ;
wire \Data_forwarding_mux_B|Mux9~0_combout ;
wire \Data_forwarding_mux_B|Mux9~1_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[22]~22_combout ;
wire \EX_ALU|Add0~63_combout ;
wire \EX_ALU|Add0~60_combout ;
wire \EX_ALU|Add0~57_combout ;
wire \EX_ALU|Add0~54_combout ;
wire \ID_Registers|register_rtl_1_bypass[58]~feeder_combout ;
wire \Data_forwarding_mux_A|Mux7~0_combout ;
wire \Data_forwarding_mux_A|Mux7~1_combout ;
wire \Data_forwarding_mux_B|Mux7~0_combout ;
wire \Data_forwarding_mux_B|Mux7~1_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[24]~24_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[12]~12_combout ;
wire \Data_forwarding_mux_B|Mux18~0_combout ;
wire \Data_forwarding_mux_B|Mux18~1_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[13]~13_combout ;
wire \EX_ALU|Add0~36_combout ;
wire \EX_ALU|Add0~33_combout ;
wire \EX_ALU|Add0~20 ;
wire \EX_ALU|Add0~23 ;
wire \EX_ALU|Add0~26 ;
wire \EX_ALU|Add0~29 ;
wire \EX_ALU|Add0~32 ;
wire \EX_ALU|Add0~35 ;
wire \EX_ALU|Add0~38 ;
wire \EX_ALU|Add0~41 ;
wire \EX_ALU|Add0~43_combout ;
wire \ID_Registers|register_rtl_0_bypass[40]~feeder_combout ;
wire \Data_forwarding_mux_B|Mux6~0_combout ;
wire \Data_forwarding_mux_B|Mux6~1_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[25]~25_combout ;
wire \Data_forwarding_mux_A|Mux6~0_combout ;
wire \Data_forwarding_mux_A|Mux6~1_combout ;
wire \Data_forwarding_mux_A|Mux11~0_combout ;
wire \Data_forwarding_mux_A|Mux11~1_combout ;
wire \ID_Registers|register_rtl_0_bypass[58]~feeder_combout ;
wire \Data_forwarding_mux_A|Mux5~0_combout ;
wire \Data_forwarding_mux_A|Mux5~1_combout ;
wire \EX_ALU|Add0~78_combout ;
wire \EX_ALU|Add0~72_combout ;
wire \EX_ALU|Add0~71 ;
wire \EX_ALU|Add0~74 ;
wire \EX_ALU|Add0~77 ;
wire \EX_ALU|Add0~80 ;
wire \EX_ALU|Add0~82_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[74]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[0]~feeder_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~54_combout ;
wire \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[18]~18_combout ;
wire \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[19]~19_combout ;
wire \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[20]~20_combout ;
wire \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[21]~21_combout ;
wire \EX_MEM_Pipeline_Stage|Write_Data_MEM[22]~feeder_combout ;
wire \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[22]~22_combout ;
wire \EX_MEM_Pipeline_Stage|Write_Data_MEM[23]~feeder_combout ;
wire \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[23]~23_combout ;
wire \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[24]~24_combout ;
wire \ID_Registers|Read_Data_2_ID[26]~55_combout ;
wire \Data_forwarding_mux_B|Mux5~0_combout ;
wire \Data_forwarding_mux_B|Mux5~1_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[72]~feeder_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~52_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~53_combout ;
wire \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[26]~26_combout ;
wire \ID_Registers|register_rtl_1_bypass[66]~feeder_combout ;
wire \Data_forwarding_mux_B|Mux3~1_combout ;
wire \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[28]~28_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[76]~feeder_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~56_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~57_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout ;
wire \Data_forwarding_mux_B|Mux2~0_combout ;
wire \Data_forwarding_mux_B|Mux2~1_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[29]~29_combout ;
wire \Data_forwarding_mux_A|Mux2~0_combout ;
wire \Data_forwarding_mux_A|Mux2~1_combout ;
wire \EX_ALU|Add0~90_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[28]~28_combout ;
wire \EX_ALU|Add0~83 ;
wire \EX_ALU|Add0~86 ;
wire \EX_ALU|Add0~88_combout ;
wire \Data_forwarding_mux_B|Mux1~1_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[30]~30_combout ;
wire \EX_ALU|Add0~92 ;
wire \EX_ALU|Add0~94_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[0]~0_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[1]~1_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[8]~8_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[10]~10_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[11]~11_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[16]~16_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[17]~17_combout ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT4 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT5 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT6 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT7 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT8 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT9 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT10 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT11 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT12 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT13 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT14 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT15 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT16 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT17 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT18 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT19 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT20 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT21 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT22 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT23 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT24 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT25 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT26 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT27 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT28 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT29 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT30 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT31 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~0 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~1 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~2 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~3 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT12 ;
wire \ID_Registers|register_rtl_0_bypass[42]~feeder_combout ;
wire \ID_Registers|register_rtl_0|auto_generated|ram_block1a15 ;
wire \ID_Registers|Read_Data_1_ID[15]~30_combout ;
wire \ID_Registers|Read_Data_1_ID[15]~31_combout ;
wire \Data_forwarding_mux_A|Mux16~0_combout ;
wire \Data_forwarding_mux_A|Mux16~1_combout ;
wire \ID_Registers|register_rtl_0|auto_generated|ram_block1a17 ;
wire \ID_Registers|Read_Data_1_ID[17]~34_combout ;
wire \ID_Registers|Read_Data_1_ID[17]~35_combout ;
wire \Data_forwarding_mux_A|Mux14~0_combout ;
wire \Data_forwarding_mux_A|Mux14~1_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[26]~26_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[27]~27_combout ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~dataout ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT1 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT2 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT3 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT4 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT5 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT6 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT7 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT8 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT9 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT10 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT11 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT12 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT13 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT14 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT15 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT16 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT17 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT18 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT19 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT20 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT21 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT22 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT23 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT24 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT25 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT26 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT27 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT28 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT29 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT30 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT31 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~0 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~1 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~2 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~3 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT11 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT9 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT6 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT5 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT4 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT3 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT2 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~dataout ;
wire \EX_ALU|Mult0|auto_generated|op_2~1 ;
wire \EX_ALU|Mult0|auto_generated|op_2~3 ;
wire \EX_ALU|Mult0|auto_generated|op_2~5 ;
wire \EX_ALU|Mult0|auto_generated|op_2~7 ;
wire \EX_ALU|Mult0|auto_generated|op_2~9 ;
wire \EX_ALU|Mult0|auto_generated|op_2~11 ;
wire \EX_ALU|Mult0|auto_generated|op_2~13 ;
wire \EX_ALU|Mult0|auto_generated|op_2~15 ;
wire \EX_ALU|Mult0|auto_generated|op_2~17 ;
wire \EX_ALU|Mult0|auto_generated|op_2~19 ;
wire \EX_ALU|Mult0|auto_generated|op_2~21 ;
wire \EX_ALU|Mult0|auto_generated|op_2~23 ;
wire \EX_ALU|Mult0|auto_generated|op_2~24_combout ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT16 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT17 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT18 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT19 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT20 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT21 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT22 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT23 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT24 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT25 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT26 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT27 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT28 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT29 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT30 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT31 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT32 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT33 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT34 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT35 ;
wire \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT29 ;
wire \EX_ALU|Mult0|auto_generated|op_2~18_combout ;
wire \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT23 ;
wire \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT22 ;
wire \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT21 ;
wire \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT20 ;
wire \EX_ALU|Mult0|auto_generated|op_2~0_combout ;
wire \EX_ALU|Mult0|auto_generated|op_1~1 ;
wire \EX_ALU|Mult0|auto_generated|op_1~3 ;
wire \EX_ALU|Mult0|auto_generated|op_1~5 ;
wire \EX_ALU|Mult0|auto_generated|op_1~7 ;
wire \EX_ALU|Mult0|auto_generated|op_1~9 ;
wire \EX_ALU|Mult0|auto_generated|op_1~11 ;
wire \EX_ALU|Mult0|auto_generated|op_1~13 ;
wire \EX_ALU|Mult0|auto_generated|op_1~15 ;
wire \EX_ALU|Mult0|auto_generated|op_1~17 ;
wire \EX_ALU|Mult0|auto_generated|op_1~19 ;
wire \EX_ALU|Mult0|auto_generated|op_1~21 ;
wire \EX_ALU|Mult0|auto_generated|op_1~23 ;
wire \EX_ALU|Mult0|auto_generated|op_1~24_combout ;
wire \EX_ALU|Mux1~0_combout ;
wire \EX_ALU|Mux1~1_combout ;
wire \Data_forwarding_mux_A|Mux1~0_combout ;
wire \Data_forwarding_mux_A|Mux1~1_combout ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT3 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT10 ;
wire \EX_ALU|Mult0|auto_generated|op_2~20_combout ;
wire \EX_ALU|Mult0|auto_generated|op_1~20_combout ;
wire \EX_ALU|Mux3~0_combout ;
wire \EX_ALU|Mux3~1_combout ;
wire \Data_forwarding_mux_A|Mux3~0_combout ;
wire \Data_forwarding_mux_A|Mux3~1_combout ;
wire \EX_ALU|Add0~89 ;
wire \EX_ALU|Add0~91_combout ;
wire \EX_ALU|Mult0|auto_generated|op_1~22_combout ;
wire \EX_ALU|Mux2~0_combout ;
wire \EX_ALU|Mux2~1_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout ;
wire \ID_Registers|register_rtl_1|auto_generated|ram_block1a27 ;
wire \ID_Registers|Read_Data_2_ID[27]~52_combout ;
wire \ID_Registers|Read_Data_2_ID[27]~53_combout ;
wire \Data_forwarding_mux_B|Mux4~0_combout ;
wire \Data_forwarding_mux_B|Mux4~1_combout ;
wire \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[27]~27_combout ;
wire \EX_MEM_Pipeline_Stage|Write_Data_MEM[29]~feeder_combout ;
wire \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[29]~29_combout ;
wire \EX_MEM_Pipeline_Stage|Write_Data_MEM[30]~feeder_combout ;
wire \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[30]~30_combout ;
wire \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[31]~31_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a25 ;
wire \MEM_Data_Memory|Read_Data_MEM~51_combout ;
wire \MEM_WB_Pipeline_Stage|Read_Data_WB[25]~feeder_combout ;
wire \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[25]~25_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 ;
wire \MEM_Data_Memory|Read_Data_MEM~55_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout ;
wire \ID_Registers|register_rtl_0|auto_generated|ram_block1a27 ;
wire \ID_Registers|Read_Data_1_ID[27]~54_combout ;
wire \ID_Registers|Read_Data_1_ID[27]~55_combout ;
wire \Data_forwarding_mux_A|Mux4~0_combout ;
wire \Data_forwarding_mux_A|Mux4~1_combout ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT2 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT8 ;
wire \EX_ALU|Mult0|auto_generated|op_2~16_combout ;
wire \EX_ALU|Mult0|auto_generated|op_1~16_combout ;
wire \EX_ALU|Mux5~0_combout ;
wire \EX_ALU|Mux5~1_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout ;
wire \ID_Registers|register_rtl_0|auto_generated|ram_block1a23 ;
wire \ID_Registers|Read_Data_1_ID[23]~46_combout ;
wire \ID_Registers|Read_Data_1_ID[23]~47_combout ;
wire \Data_forwarding_mux_A|Mux8~0_combout ;
wire \Data_forwarding_mux_A|Mux8~1_combout ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT1 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT7 ;
wire \EX_ALU|Mult0|auto_generated|op_2~14_combout ;
wire \EX_ALU|Mult0|auto_generated|op_1~14_combout ;
wire \EX_ALU|Mux6~0_combout ;
wire \EX_ALU|Mux6~1_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout ;
wire \ID_Registers|register_rtl_0|auto_generated|ram_block1a14 ;
wire \ID_Registers|Read_Data_1_ID[14]~28_combout ;
wire \ID_Registers|Read_Data_1_ID[14]~29_combout ;
wire \Data_forwarding_mux_A|Mux17~0_combout ;
wire \Data_forwarding_mux_A|Mux17~1_combout ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \EX_ALU|Mux18~0_combout ;
wire \EX_ALU|Mux18~1_combout ;
wire \Data_forwarding_mux_A|Mux18~0_combout ;
wire \Data_forwarding_mux_A|Mux18~1_combout ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \EX_ALU|Mux19~0_combout ;
wire \EX_ALU|Mux19~1_combout ;
wire \Data_forwarding_mux_A|Mux19~0_combout ;
wire \Data_forwarding_mux_A|Mux19~1_combout ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT24 ;
wire \EX_ALU|Mult0|auto_generated|op_1~12_combout ;
wire \EX_ALU|Mux7~0_combout ;
wire \EX_ALU|Mux7~1_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout ;
wire \ID_Registers|register_rtl_1|auto_generated|ram_block1a23 ;
wire \ID_Registers|Read_Data_2_ID[23]~44_combout ;
wire \ID_Registers|Read_Data_2_ID[23]~45_combout ;
wire \Data_forwarding_mux_B|Mux8~0_combout ;
wire \Data_forwarding_mux_B|Mux8~1_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[23]~23_combout ;
wire \EX_ALU|Add0~73_combout ;
wire \EX_ALU|Mult0|auto_generated|op_1~10_combout ;
wire \EX_ALU|Mux8~0_combout ;
wire \EX_ALU|Mux8~1_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout ;
wire \ID_Registers|register_rtl_1|auto_generated|ram_block1a16 ;
wire \ID_Registers|Read_Data_2_ID[16]~34_combout ;
wire \ID_Registers|Read_Data_2_ID[16]~35_combout ;
wire \Data_forwarding_mux_B|Mux15~0_combout ;
wire \Data_forwarding_mux_B|Mux15~1_combout ;
wire \EX_ALU|Add0~51_combout ;
wire \EX_ALU|Add0~48_combout ;
wire \EX_ALU|Add0~44 ;
wire \EX_ALU|Add0~47 ;
wire \EX_ALU|Add0~50 ;
wire \EX_ALU|Add0~53 ;
wire \EX_ALU|Add0~56 ;
wire \EX_ALU|Add0~59 ;
wire \EX_ALU|Add0~62 ;
wire \EX_ALU|Add0~65 ;
wire \EX_ALU|Add0~68 ;
wire \EX_ALU|Add0~70_combout ;
wire \EX_ALU|Mult0|auto_generated|op_1~8_combout ;
wire \EX_ALU|Mux9~0_combout ;
wire \EX_ALU|Mux9~1_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout ;
wire \ID_Registers|register_rtl_0|auto_generated|ram_block1a21 ;
wire \ID_Registers|Read_Data_1_ID[21]~42_combout ;
wire \ID_Registers|Read_Data_1_ID[21]~43_combout ;
wire \Data_forwarding_mux_A|Mux10~0_combout ;
wire \Data_forwarding_mux_A|Mux10~1_combout ;
wire \EX_ALU|Add0~67_combout ;
wire \EX_ALU|Mult0|auto_generated|op_1~6_combout ;
wire \EX_ALU|Mux10~0_combout ;
wire \EX_ALU|Mux10~1_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout ;
wire \ID_Registers|register_rtl_1|auto_generated|ram_block1a20 ;
wire \ID_Registers|Read_Data_2_ID[20]~42_combout ;
wire \ID_Registers|Read_Data_2_ID[20]~43_combout ;
wire \Data_forwarding_mux_B|Mux11~0_combout ;
wire \Data_forwarding_mux_B|Mux11~1_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[20]~20_combout ;
wire \EX_ALU|Add0~64_combout ;
wire \EX_ALU|Mult0|auto_generated|op_1~4_combout ;
wire \EX_ALU|Mux11~0_combout ;
wire \EX_ALU|Mux11~1_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout ;
wire \ID_Registers|register_rtl_0|auto_generated|ram_block1a18 ;
wire \ID_Registers|Read_Data_1_ID[18]~36_combout ;
wire \ID_Registers|Read_Data_1_ID[18]~37_combout ;
wire \Data_forwarding_mux_A|Mux13~0_combout ;
wire \Data_forwarding_mux_A|Mux13~1_combout ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~dataout ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT1 ;
wire \EX_ALU|Mult0|auto_generated|op_2~2_combout ;
wire \EX_ALU|Mult0|auto_generated|op_1~2_combout ;
wire \EX_ALU|Mux12~0_combout ;
wire \EX_ALU|Mux12~1_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout ;
wire \ID_Registers|register_rtl_1|auto_generated|ram_block1a18 ;
wire \ID_Registers|register_rtl_1_bypass[48]~feeder_combout ;
wire \ID_Registers|Read_Data_2_ID[18]~38_combout ;
wire \ID_Registers|Read_Data_2_ID[18]~39_combout ;
wire \Data_forwarding_mux_B|Mux13~0_combout ;
wire \Data_forwarding_mux_B|Mux13~1_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[18]~18_combout ;
wire \EX_ALU|Add0~58_combout ;
wire \EX_ALU|Mult0|auto_generated|op_1~0_combout ;
wire \EX_ALU|Mux13~0_combout ;
wire \EX_ALU|Mux13~1_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout ;
wire \ID_Registers|register_rtl_1|auto_generated|ram_block1a12 ;
wire \ID_Registers|Read_Data_2_ID[12]~26_combout ;
wire \ID_Registers|Read_Data_2_ID[12]~27_combout ;
wire \Data_forwarding_mux_B|Mux19~0_combout ;
wire \Data_forwarding_mux_B|Mux19~1_combout ;
wire \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[12]~12_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a16 ;
wire \MEM_Data_Memory|Read_Data_MEM~33_combout ;
wire \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[16]~16_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a15 ;
wire \MEM_Data_Memory|Read_Data_MEM~31_combout ;
wire \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[15]~15_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a14 ;
wire \MEM_Data_Memory|Read_Data_MEM~28_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~29_combout ;
wire \MEM_WB_Pipeline_Stage|Read_Data_WB[14]~feeder_combout ;
wire \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[14]~14_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a17 ;
wire \MEM_Data_Memory|Read_Data_MEM~35_combout ;
wire \EX_ALU|Add0~55_combout ;
wire \EX_ALU|Mux14~0_combout ;
wire \EX_ALU|Mux14~1_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout ;
wire \ID_Registers|register_rtl_0|auto_generated|ram_block1a11 ;
wire \ID_Registers|Read_Data_1_ID[11]~22_combout ;
wire \ID_Registers|Read_Data_1_ID[11]~23_combout ;
wire \ID_EX_Pipeline_Stage|Read_Data_1_EX[11]~feeder_combout ;
wire \Data_forwarding_mux_A|Mux20~0_combout ;
wire \Data_forwarding_mux_A|Mux20~1_combout ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \EX_ALU|Add0~52_combout ;
wire \EX_ALU|Mux15~0_combout ;
wire \EX_ALU|Mux15~1_combout ;
wire \EX_MEM_Pipeline_Stage|ALU_Result_MEM[16]~feeder_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout ;
wire \ID_Registers|register_rtl_1|auto_generated|ram_block1a14 ;
wire \ID_Registers|Read_Data_2_ID[14]~30_combout ;
wire \ID_Registers|Read_Data_2_ID[14]~31_combout ;
wire \Data_forwarding_mux_B|Mux17~0_combout ;
wire \Data_forwarding_mux_B|Mux17~1_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[14]~14_combout ;
wire \EX_ALU|Add0~46_combout ;
wire \EX_ALU|Mux17~0_combout ;
wire \EX_ALU|Mux17~1_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout ;
wire \ID_Registers|register_rtl_1|auto_generated|ram_block1a15 ;
wire \ID_Registers|Read_Data_2_ID[15]~28_combout ;
wire \ID_Registers|Read_Data_2_ID[15]~29_combout ;
wire \Data_forwarding_mux_B|Mux16~0_combout ;
wire \Data_forwarding_mux_B|Mux16~1_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[15]~15_combout ;
wire \EX_ALU|Add0~49_combout ;
wire \EX_ALU|Mux16~0_combout ;
wire \EX_ALU|Mux16~1_combout ;
wire \MEM_Data_Memory|always0~5_combout ;
wire \MEM_Data_Memory|always0~6_combout ;
wire \EX_ALU|Mult0|auto_generated|op_1~18_combout ;
wire \EX_ALU|Add0~85_combout ;
wire \EX_ALU|Mux4~0_combout ;
wire \EX_ALU|Mux4~1_combout ;
wire \MEM_Data_Memory|always0~8_combout ;
wire \MEM_Data_Memory|always0~9_combout ;
wire \MEM_Data_Memory|always0~1_combout ;
wire \MEM_Data_Memory|always0~2_combout ;
wire \MEM_Data_Memory|always0~4_combout ;
wire \MEM_Data_Memory|always0~10_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~27_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout ;
wire \ID_Registers|register_rtl_1|auto_generated|ram_block1a11 ;
wire \ID_Registers|Read_Data_2_ID[11]~20_combout ;
wire \ID_Registers|Read_Data_2_ID[11]~21_combout ;
wire \Data_forwarding_mux_B|Mux20~0_combout ;
wire \Data_forwarding_mux_B|Mux20~1_combout ;
wire \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[11]~11_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[38]~feeder_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~18_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~19_combout ;
wire \EX_MEM_Pipeline_Stage|Write_Data_MEM[9]~feeder_combout ;
wire \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[9]~9_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a8 ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[36]~feeder_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~16_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~17_combout ;
wire \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[8]~8_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a5 ;
wire \MEM_Data_Memory|Read_Data_MEM~11_combout ;
wire \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[5]~5_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a12 ;
wire \MEM_Data_Memory|Read_Data_MEM~25_combout ;
wire \MEM_WB_Pipeline_Stage|Read_Data_WB[12]~feeder_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout ;
wire \ID_Registers|register_rtl_1|auto_generated|ram_block1a1 ;
wire \ID_Registers|register_rtl_1_bypass[14]~feeder_combout ;
wire \ID_Registers|Read_Data_2_ID[1]~0_combout ;
wire \ID_Registers|Read_Data_2_ID[1]~1_combout ;
wire \Data_forwarding_mux_B|Mux30~0_combout ;
wire \Data_forwarding_mux_B|Mux30~1_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[22]~feeder_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~2_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~3_combout ;
wire \MEM_WB_Pipeline_Stage|Read_Data_WB[1]~feeder_combout ;
wire \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[1]~1_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a11 ;
wire \MEM_Data_Memory|Read_Data_MEM~23_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout ;
wire \ID_Registers|register_rtl_0|auto_generated|ram_block1a10 ;
wire \ID_Registers|Read_Data_1_ID[10]~20_combout ;
wire \ID_Registers|Read_Data_1_ID[10]~21_combout ;
wire \Data_forwarding_mux_A|Mux21~0_combout ;
wire \Data_forwarding_mux_A|Mux21~1_combout ;
wire \EX_ALU|Mux21~0_combout ;
wire \EX_ALU|Mux21~1_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout ;
wire \ID_Registers|register_rtl_1|auto_generated|ram_block1a9 ;
wire \ID_Registers|Read_Data_2_ID[9]~16_combout ;
wire \ID_Registers|Read_Data_2_ID[9]~17_combout ;
wire \Data_forwarding_mux_B|Mux22~0_combout ;
wire \Data_forwarding_mux_B|Mux22~1_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[9]~9_combout ;
wire \EX_ALU|Add0~31_combout ;
wire \EX_ALU|Mux22~0_combout ;
wire \EX_ALU|Mux22~1_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout ;
wire \ID_Registers|register_rtl_0|auto_generated|ram_block1a9 ;
wire \ID_Registers|Read_Data_1_ID[9]~18_combout ;
wire \ID_Registers|Read_Data_1_ID[9]~19_combout ;
wire \Data_forwarding_mux_A|Mux22~0_combout ;
wire \Data_forwarding_mux_A|Mux22~1_combout ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \EX_ALU|Add0~28_combout ;
wire \EX_ALU|Mux23~0_combout ;
wire \EX_ALU|Mux23~1_combout ;
wire \EX_MEM_Pipeline_Stage|ALU_Result_MEM[8]~feeder_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout ;
wire \ID_Registers|register_rtl_0|auto_generated|ram_block1a8 ;
wire \ID_Registers|Read_Data_1_ID[8]~16_combout ;
wire \ID_Registers|Read_Data_1_ID[8]~17_combout ;
wire \ID_EX_Pipeline_Stage|Read_Data_1_EX[8]~feeder_combout ;
wire \Data_forwarding_mux_A|Mux23~0_combout ;
wire \Data_forwarding_mux_A|Mux23~1_combout ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT31 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT13 ;
wire \EX_ALU|Mult0|auto_generated|op_2~25 ;
wire \EX_ALU|Mult0|auto_generated|op_2~26_combout ;
wire \EX_ALU|Mult0|auto_generated|op_1~25 ;
wire \EX_ALU|Mult0|auto_generated|op_1~26_combout ;
wire \EX_ALU|Add0~96_combout ;
wire \EX_ALU|Add0~95 ;
wire \EX_ALU|Add0~97_combout ;
wire \EX_ALU|Mux0~0_combout ;
wire \EX_ALU|Mux0~1_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout ;
wire \Data_forwarding_mux_A|Mux0~0_combout ;
wire \Data_forwarding_mux_A|Mux0~1_combout ;
wire \EX_ALU|LessThan0~1_cout ;
wire \EX_ALU|LessThan0~3_cout ;
wire \EX_ALU|LessThan0~5_cout ;
wire \EX_ALU|LessThan0~7_cout ;
wire \EX_ALU|LessThan0~9_cout ;
wire \EX_ALU|LessThan0~11_cout ;
wire \EX_ALU|LessThan0~13_cout ;
wire \EX_ALU|LessThan0~15_cout ;
wire \EX_ALU|LessThan0~17_cout ;
wire \EX_ALU|LessThan0~19_cout ;
wire \EX_ALU|LessThan0~21_cout ;
wire \EX_ALU|LessThan0~23_cout ;
wire \EX_ALU|LessThan0~25_cout ;
wire \EX_ALU|LessThan0~27_cout ;
wire \EX_ALU|LessThan0~29_cout ;
wire \EX_ALU|LessThan0~31_cout ;
wire \EX_ALU|LessThan0~33_cout ;
wire \EX_ALU|LessThan0~35_cout ;
wire \EX_ALU|LessThan0~37_cout ;
wire \EX_ALU|LessThan0~39_cout ;
wire \EX_ALU|LessThan0~41_cout ;
wire \EX_ALU|LessThan0~43_cout ;
wire \EX_ALU|LessThan0~45_cout ;
wire \EX_ALU|LessThan0~47_cout ;
wire \EX_ALU|LessThan0~49_cout ;
wire \EX_ALU|LessThan0~51_cout ;
wire \EX_ALU|LessThan0~53_cout ;
wire \EX_ALU|LessThan0~55_cout ;
wire \EX_ALU|LessThan0~57_cout ;
wire \EX_ALU|LessThan0~59_cout ;
wire \EX_ALU|LessThan0~61_cout ;
wire \EX_ALU|LessThan0~62_combout ;
wire \EX_ALU|Mux31~0_combout ;
wire \EX_ALU_Control|ALU_Control_EX[2]~8_combout ;
wire \EX_ALU|Add0~3_cout ;
wire \EX_ALU|Add0~4_combout ;
wire \EX_ALU|Mux31~3_combout ;
wire \EX_ALU|Mux31~4_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a7 ;
wire \MEM_Data_Memory|Read_Data_MEM~15_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout ;
wire \Data_forwarding_mux_B|Mux24~1_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[7]~7_combout ;
wire \EX_ALU|Add0~25_combout ;
wire \EX_ALU|Mux24~0_combout ;
wire \EX_ALU|Mux24~1_combout ;
wire \ID_Registers|register_rtl_0_bypass[26]~feeder_combout ;
wire \ID_Registers|register_rtl_0|auto_generated|ram_block1a7 ;
wire \ID_Registers|Read_Data_1_ID[7]~14_combout ;
wire \ID_Registers|Read_Data_1_ID[7]~15_combout ;
wire \Data_forwarding_mux_A|Mux24~0_combout ;
wire \Data_forwarding_mux_A|Mux24~1_combout ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~dataout ;
wire \EX_ALU|Add0~22_combout ;
wire \EX_ALU|Mux25~0_combout ;
wire \EX_ALU|Mux25~1_combout ;
wire \MEM_WB_Pipeline_Stage|ALU_Result_WB[6]~feeder_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout ;
wire \ID_Registers|register_rtl_0|auto_generated|ram_block1a4 ;
wire \ID_Registers|Read_Data_1_ID[4]~8_combout ;
wire \ID_Registers|Read_Data_1_ID[4]~9_combout ;
wire \Data_forwarding_mux_A|Mux27~0_combout ;
wire \Data_forwarding_mux_A|Mux27~1_combout ;
wire \EX_ALU|Add0~12_combout ;
wire \EX_ALU|Add0~11 ;
wire \EX_ALU|Add0~14 ;
wire \EX_ALU|Add0~17 ;
wire \EX_ALU|Add0~19_combout ;
wire \EX_ALU|Mux26~0_combout ;
wire \EX_ALU|Mux26~1_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout ;
wire \ID_Registers|register_rtl_1|auto_generated|ram_block1a4 ;
wire \ID_Registers|Read_Data_2_ID[4]~10_combout ;
wire \ID_Registers|Read_Data_2_ID[4]~11_combout ;
wire \Data_forwarding_mux_B|Mux27~0_combout ;
wire \Data_forwarding_mux_B|Mux27~1_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[4]~4_combout ;
wire \EX_ALU|Add0~16_combout ;
wire \EX_ALU|Mux27~0_combout ;
wire \EX_ALU|Mux27~1_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout ;
wire \ID_Registers|register_rtl_1|auto_generated|ram_block1a3 ;
wire \ID_Registers|Read_Data_2_ID[3]~4_combout ;
wire \ID_Registers|Read_Data_2_ID[3]~5_combout ;
wire \Data_forwarding_mux_B|Mux28~0_combout ;
wire \Data_forwarding_mux_B|Mux28~1_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[3]~3_combout ;
wire \EX_ALU|Mux28~2_combout ;
wire \EX_ALU|Mux28~3_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout ;
wire \ID_Registers|register_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \ID_Registers|Read_Data_1_ID[0]~0_combout ;
wire \ID_Registers|Read_Data_1_ID[0]~1_combout ;
wire \Data_forwarding_mux_A|Mux31~0_combout ;
wire \Data_forwarding_mux_A|Mux31~2_combout ;
wire \EX_ALU|Add0~5 ;
wire \EX_ALU|Add0~8 ;
wire \EX_ALU|Add0~10_combout ;
wire \EX_ALU|Mux29~0_combout ;
wire \EX_ALU|Mux29~1_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout ;
wire \ID_Registers|register_rtl_0|auto_generated|ram_block1a1 ;
wire \ID_Registers|Read_Data_1_ID[1]~2_combout ;
wire \ID_Registers|Read_Data_1_ID[1]~3_combout ;
wire \Data_forwarding_mux_A|Mux30~0_combout ;
wire \Data_forwarding_mux_A|Mux30~1_combout ;
wire \EX_ALU|Mux30~1_combout ;
wire \MEM_WB_Pipeline_Stage|ALU_Result_WB[1]~feeder_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout ;
wire \ID_Registers|register_rtl_1|auto_generated|ram_block1a0~portbdataout ;
wire \ID_Registers|Read_Data_2_ID[0]~2_combout ;
wire \ID_Registers|Read_Data_2_ID[0]~3_combout ;
wire \Data_forwarding_mux_B|Mux31~0_combout ;
wire \Data_forwarding_mux_B|Mux31~2_combout ;
wire \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[0]~0_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \MEM_Data_Memory|Read_Data_MEM~1_combout ;
wire \MEM_WB_Pipeline_Stage|Read_Data_WB[0]~feeder_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout ;
wire \ID_Registers|register_rtl_0|auto_generated|ram_block1a30 ;
wire \ID_Registers|Read_Data_1_ID[30]~60_combout ;
wire \ID_Registers|Read_Data_1_ID[30]~61_combout ;
wire \Data_Forwarding_unit|Forward_C~1_combout ;
wire \Data_Forwarding_unit|Forward_C~2_combout ;
wire \Data_Forwarding_unit|Forward_C~3_combout ;
wire \Data_Forwarding_unit|Forward_C~4_combout ;
wire \Forward_C_mux|Forward_C_out[30]~30_combout ;
wire \ID_Registers|register_rtl_1_bypass[72]~feeder_combout ;
wire \ID_Registers|register_rtl_1|auto_generated|ram_block1a30 ;
wire \ID_Registers|Read_Data_2_ID[30]~62_combout ;
wire \ID_Registers|Read_Data_2_ID[30]~63_combout ;
wire \Forward_D_mux|Forward_D_out[30]~31_combout ;
wire \ID_Registers|register_rtl_0|auto_generated|ram_block1a31 ;
wire \ID_Registers|Read_Data_1_ID[31]~62_combout ;
wire \ID_Registers|Read_Data_1_ID[31]~63_combout ;
wire \Forward_C_mux|Forward_C_out[31]~31_combout ;
wire \ID_Comparator|Equal0~18_combout ;
wire \Forward_D_mux|Forward_D_out[26]~27_combout ;
wire \Forward_C_mux|Forward_C_out[27]~27_combout ;
wire \ID_Registers|register_rtl_0_bypass[64]~feeder_combout ;
wire \ID_Registers|register_rtl_0|auto_generated|ram_block1a26 ;
wire \ID_Registers|Read_Data_1_ID[26]~52_combout ;
wire \ID_Registers|Read_Data_1_ID[26]~53_combout ;
wire \Forward_C_mux|Forward_C_out[26]~26_combout ;
wire \ID_Comparator|Equal0~16_combout ;
wire \Data_Forwarding_unit|Forward_D~1_combout ;
wire \Data_Forwarding_unit|Forward_D~2_combout ;
wire \Data_Forwarding_unit|Forward_D~3_combout ;
wire \ID_Registers|register_rtl_1_bypass[60]~feeder_combout ;
wire \ID_Registers|register_rtl_1|auto_generated|ram_block1a24 ;
wire \ID_Registers|Read_Data_2_ID[24]~50_combout ;
wire \ID_Registers|Read_Data_2_ID[24]~51_combout ;
wire \Forward_D_mux|Forward_D_out[24]~25_combout ;
wire \ID_Registers|register_rtl_0_bypass[62]~feeder_combout ;
wire \ID_Registers|register_rtl_0|auto_generated|ram_block1a25 ;
wire \ID_Registers|Read_Data_1_ID[25]~50_combout ;
wire \ID_Registers|Read_Data_1_ID[25]~51_combout ;
wire \Forward_C_mux|Forward_C_out[25]~25_combout ;
wire \ID_Registers|register_rtl_0|auto_generated|ram_block1a24 ;
wire \ID_Registers|Read_Data_1_ID[24]~48_combout ;
wire \ID_Registers|Read_Data_1_ID[24]~49_combout ;
wire \Forward_C_mux|Forward_C_out[24]~24_combout ;
wire \ID_Comparator|Equal0~15_combout ;
wire \ID_Comparator|Equal0~19_combout ;
wire \Forward_D_mux|Forward_D_out[3]~2_combout ;
wire \ID_Registers|register_rtl_0|auto_generated|ram_block1a3 ;
wire \ID_Registers|Read_Data_1_ID[3]~6_combout ;
wire \ID_Registers|Read_Data_1_ID[3]~7_combout ;
wire \Forward_C_mux|Forward_C_out[3]~3_combout ;
wire \Forward_D_mux|Forward_D_out[2]~3_combout ;
wire \ID_Comparator|Equal0~1_combout ;
wire \ID_Registers|register_rtl_0_bypass[22]~feeder_combout ;
wire \ID_Registers|register_rtl_0|auto_generated|ram_block1a5 ;
wire \ID_Registers|Read_Data_1_ID[5]~10_combout ;
wire \ID_Registers|Read_Data_1_ID[5]~11_combout ;
wire \Forward_C_mux|Forward_C_out[5]~5_combout ;
wire \ID_Registers|register_rtl_1|auto_generated|ram_block1a5 ;
wire \ID_Registers|Read_Data_2_ID[5]~8_combout ;
wire \ID_Registers|Read_Data_2_ID[5]~9_combout ;
wire \Forward_D_mux|Forward_D_out[5]~4_combout ;
wire \Forward_C_mux|Forward_C_out[4]~4_combout ;
wire \ID_Comparator|Equal0~2_combout ;
wire \ID_Registers|Read_Data_2_ID[7]~13_combout ;
wire \Forward_D_mux|Forward_D_out[7]~6_combout ;
wire \Forward_C_mux|Forward_C_out[6]~6_combout ;
wire \Forward_C_mux|Forward_C_out[7]~7_combout ;
wire \ID_Comparator|Equal0~3_combout ;
wire \ID_Comparator|Equal0~4_combout ;
wire \ID_Registers|register_rtl_1|auto_generated|ram_block1a17 ;
wire \ID_Registers|Read_Data_2_ID[17]~32_combout ;
wire \ID_Registers|Read_Data_2_ID[17]~33_combout ;
wire \Forward_D_mux|Forward_D_out[17]~16_combout ;
wire \Forward_D_mux|Forward_D_out[16]~17_combout ;
wire \ID_Registers|register_rtl_0|auto_generated|ram_block1a16 ;
wire \ID_Registers|Read_Data_1_ID[16]~32_combout ;
wire \ID_Registers|Read_Data_1_ID[16]~33_combout ;
wire \Forward_C_mux|Forward_C_out[16]~16_combout ;
wire \ID_Comparator|Equal0~10_combout ;
wire \Forward_C_mux|Forward_C_out[21]~21_combout ;
wire \ID_Registers|register_rtl_1_bypass[54]~feeder_combout ;
wire \ID_Registers|register_rtl_1|auto_generated|ram_block1a21 ;
wire \ID_Registers|Read_Data_2_ID[21]~40_combout ;
wire \ID_Registers|Read_Data_2_ID[21]~41_combout ;
wire \Forward_D_mux|Forward_D_out[21]~20_combout ;
wire \Forward_D_mux|Forward_D_out[20]~21_combout ;
wire \ID_Comparator|Equal0~12_combout ;
wire \ID_Registers|register_rtl_1_bypass[56]~feeder_combout ;
wire \ID_Registers|register_rtl_1|auto_generated|ram_block1a22 ;
wire \ID_Registers|Read_Data_2_ID[22]~46_combout ;
wire \ID_Registers|Read_Data_2_ID[22]~47_combout ;
wire \Forward_D_mux|Forward_D_out[22]~23_combout ;
wire \ID_Registers|register_rtl_0_bypass[56]~feeder_combout ;
wire \ID_Registers|register_rtl_0|auto_generated|ram_block1a22 ;
wire \ID_Registers|Read_Data_1_ID[22]~44_combout ;
wire \ID_Registers|Read_Data_1_ID[22]~45_combout ;
wire \Forward_C_mux|Forward_C_out[22]~22_combout ;
wire \Forward_D_mux|Forward_D_out[23]~22_combout ;
wire \ID_Comparator|Equal0~13_combout ;
wire \ID_Comparator|Equal0~14_combout ;
wire \ID_Comparator|Equal0~20_combout ;
wire \ID_Branch_AND|PCSrc_ID~combout ;
wire \IF_PC_Mux|Next_PC_IF[0]~0_combout ;
wire \IF_Flush_mux|Instruction_IF[27]~46_combout ;
wire \ID_Control|Decoder0~1_combout ;
wire \ID_PC_Add|Branch_Dest_ID[4]~4_combout ;
wire \ID_PC_Add|Add0~4_combout ;
wire \ID_PC_Add|Add0~5_combout ;
wire \IF_Flush_mux|Instruction_IF[3]~14_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[5]~6_combout ;
wire \ID_PC_Add|Add0~6_combout ;
wire \ID_PC_Add|Add0~7_combout ;
wire \IF_Flush_mux|Instruction_IF[0]~3_combout ;
wire \IF_Flush_mux|Instruction_IF[0]~4_combout ;
wire \IF_Flush_mux|Instruction_IF[0]~5_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[10]~17 ;
wire \IF_PC_Add|PC_Plus_4_IF[11]~18_combout ;
wire \ID_PC_Add|Add0~18_combout ;
wire \ID_PC_Add|Add0~19_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[11]~19 ;
wire \IF_PC_Add|PC_Plus_4_IF[12]~20_combout ;
wire \ID_PC_Add|Branch_Dest_ID[9]~15 ;
wire \ID_PC_Add|Branch_Dest_ID[10]~17 ;
wire \ID_PC_Add|Branch_Dest_ID[11]~19 ;
wire \ID_PC_Add|Branch_Dest_ID[12]~20_combout ;
wire \ID_PC_Add|Add0~20_combout ;
wire \ID_PC_Add|Add0~21_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[12]~21 ;
wire \IF_PC_Add|PC_Plus_4_IF[13]~22_combout ;
wire \ID_PC_Add|Add0~22_combout ;
wire \ID_PC_Add|Add0~23_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[13]~23 ;
wire \IF_PC_Add|PC_Plus_4_IF[14]~24_combout ;
wire \ID_PC_Add|Branch_Dest_ID[12]~21 ;
wire \ID_PC_Add|Branch_Dest_ID[13]~23 ;
wire \ID_PC_Add|Branch_Dest_ID[14]~24_combout ;
wire \ID_PC_Add|Add0~24_combout ;
wire \ID_PC_Add|Add0~25_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[14]~25 ;
wire \IF_PC_Add|PC_Plus_4_IF[15]~26_combout ;
wire \ID_PC_Add|Branch_Dest_ID[14]~25 ;
wire \ID_PC_Add|Branch_Dest_ID[15]~26_combout ;
wire \ID_PC_Add|Add0~26_combout ;
wire \ID_PC_Add|Add0~27_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[15]~27 ;
wire \IF_PC_Add|PC_Plus_4_IF[16]~28_combout ;
wire \ID_PC_Add|Branch_Dest_ID[15]~27 ;
wire \ID_PC_Add|Branch_Dest_ID[16]~28_combout ;
wire \ID_PC_Add|Add0~28_combout ;
wire \ID_PC_Add|Add0~29_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[16]~29 ;
wire \IF_PC_Add|PC_Plus_4_IF[17]~30_combout ;
wire \ID_PC_Add|Add0~30_combout ;
wire \ID_PC_Add|Add0~31_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[17]~31 ;
wire \IF_PC_Add|PC_Plus_4_IF[18]~32_combout ;
wire \IF_ID_Pipeline_Stage|PC_Plus_4_ID[18]~feeder_combout ;
wire \ID_PC_Add|Branch_Dest_ID[16]~29 ;
wire \ID_PC_Add|Branch_Dest_ID[17]~31 ;
wire \ID_PC_Add|Branch_Dest_ID[18]~32_combout ;
wire \ID_PC_Add|Add0~32_combout ;
wire \ID_PC_Add|Add0~33_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[18]~33 ;
wire \IF_PC_Add|PC_Plus_4_IF[19]~34_combout ;
wire \ID_PC_Add|Branch_Dest_ID[18]~33 ;
wire \ID_PC_Add|Branch_Dest_ID[19]~34_combout ;
wire \ID_PC_Add|Add0~34_combout ;
wire \ID_PC_Add|Add0~35_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[19]~35 ;
wire \IF_PC_Add|PC_Plus_4_IF[20]~36_combout ;
wire \ID_PC_Add|Branch_Dest_ID[19]~35 ;
wire \ID_PC_Add|Branch_Dest_ID[20]~36_combout ;
wire \ID_PC_Add|Add0~36_combout ;
wire \ID_PC_Add|Add0~37_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[20]~37 ;
wire \IF_PC_Add|PC_Plus_4_IF[21]~38_combout ;
wire \ID_PC_Add|Add0~38_combout ;
wire \ID_PC_Add|Add0~39_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[21]~39 ;
wire \IF_PC_Add|PC_Plus_4_IF[22]~40_combout ;
wire \ID_PC_Add|Add0~40_combout ;
wire \ID_PC_Add|Add0~41_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[22]~41 ;
wire \IF_PC_Add|PC_Plus_4_IF[23]~42_combout ;
wire \ID_PC_Add|Add0~42_combout ;
wire \ID_PC_Add|Add0~43_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[23]~43 ;
wire \IF_PC_Add|PC_Plus_4_IF[24]~44_combout ;
wire \ID_PC_Add|Add0~44_combout ;
wire \ID_PC_Add|Add0~45_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[24]~45 ;
wire \IF_PC_Add|PC_Plus_4_IF[25]~46_combout ;
wire \ID_PC_Add|Add0~46_combout ;
wire \ID_PC_Add|Add0~47_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[25]~47 ;
wire \IF_PC_Add|PC_Plus_4_IF[26]~48_combout ;
wire \ID_PC_Add|Add0~48_combout ;
wire \ID_PC_Add|Add0~49_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[26]~49 ;
wire \IF_PC_Add|PC_Plus_4_IF[27]~50_combout ;
wire \ID_PC_Add|Branch_Dest_ID[20]~37 ;
wire \ID_PC_Add|Branch_Dest_ID[21]~39 ;
wire \ID_PC_Add|Branch_Dest_ID[22]~41 ;
wire \ID_PC_Add|Branch_Dest_ID[23]~43 ;
wire \ID_PC_Add|Branch_Dest_ID[24]~45 ;
wire \ID_PC_Add|Branch_Dest_ID[25]~47 ;
wire \ID_PC_Add|Branch_Dest_ID[26]~49 ;
wire \ID_PC_Add|Branch_Dest_ID[27]~50_combout ;
wire \ID_PC_Add|Add0~50_combout ;
wire \ID_PC_Add|Add0~51_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[27]~51 ;
wire \IF_PC_Add|PC_Plus_4_IF[28]~52_combout ;
wire \IF_ID_Pipeline_Stage|PC_Plus_4_ID[28]~feeder_combout ;
wire \ID_PC_Add|Branch_Dest_ID[27]~51 ;
wire \ID_PC_Add|Branch_Dest_ID[28]~52_combout ;
wire \ID_PC_Add|Add0~52_combout ;
wire \ID_PC_Add|Add0~53_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[28]~53 ;
wire \IF_PC_Add|PC_Plus_4_IF[29]~54_combout ;
wire \ID_PC_Add|Branch_Dest_ID[28]~53 ;
wire \ID_PC_Add|Branch_Dest_ID[29]~54_combout ;
wire \ID_PC_Add|Add0~54_combout ;
wire \ID_PC_Add|Add0~55_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[29]~55 ;
wire \IF_PC_Add|PC_Plus_4_IF[30]~56_combout ;
wire \IF_ID_Pipeline_Stage|PC_Plus_4_ID[30]~feeder_combout ;
wire \ID_PC_Add|Add0~56_combout ;
wire \ID_PC_Add|Add0~57_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[30]~57 ;
wire \IF_PC_Add|PC_Plus_4_IF[31]~58_combout ;
wire \IF_ID_Pipeline_Stage|PC_Plus_4_ID[31]~feeder_combout ;
wire \ID_PC_Add|Branch_Dest_ID[29]~55 ;
wire \ID_PC_Add|Branch_Dest_ID[30]~57 ;
wire \ID_PC_Add|Branch_Dest_ID[31]~58_combout ;
wire \ID_PC_Add|Add0~58_combout ;
wire \ID_PC_Add|Add0~59_combout ;
wire \ID_Registers|register_rtl_0|auto_generated|ram_block1a12 ;
wire \ID_Registers|Read_Data_1_ID[12]~24_combout ;
wire \ID_Registers|Read_Data_1_ID[12]~25_combout ;
wire \ID_Registers|register_rtl_0|auto_generated|ram_block1a13 ;
wire \ID_Registers|Read_Data_1_ID[13]~26_combout ;
wire \ID_Registers|Read_Data_1_ID[13]~27_combout ;
wire \ID_Registers|register_rtl_0_bypass[50]~feeder_combout ;
wire \ID_Registers|register_rtl_0|auto_generated|ram_block1a19 ;
wire \ID_Registers|Read_Data_1_ID[19]~38_combout ;
wire \ID_Registers|Read_Data_1_ID[19]~39_combout ;
wire \ID_Registers|register_rtl_0_bypass[52]~feeder_combout ;
wire \ID_Registers|register_rtl_0|auto_generated|ram_block1a20 ;
wire \ID_Registers|Read_Data_1_ID[20]~40_combout ;
wire \ID_Registers|Read_Data_1_ID[20]~41_combout ;
wire \ID_Registers|register_rtl_0|auto_generated|ram_block1a28 ;
wire \ID_Registers|Read_Data_1_ID[28]~56_combout ;
wire \ID_Registers|Read_Data_1_ID[28]~57_combout ;
wire \ID_Registers|register_rtl_0_bypass[70]~feeder_combout ;
wire \ID_Registers|register_rtl_0|auto_generated|ram_block1a29 ;
wire \ID_Registers|Read_Data_1_ID[29]~58_combout ;
wire \ID_Registers|Read_Data_1_ID[29]~59_combout ;
wire \ID_EX_Pipeline_Stage|Instruction_EX[0]~feeder_combout ;
wire \ID_EX_Pipeline_Stage|Instruction_EX[1]~feeder_combout ;
wire \ID_EX_Pipeline_Stage|Instruction_EX[2]~feeder_combout ;
wire \ID_EX_Pipeline_Stage|Instruction_EX[3]~feeder_combout ;
wire \ID_EX_Pipeline_Stage|Instruction_EX[4]~feeder_combout ;
wire \ID_EX_Pipeline_Stage|Instruction_EX[5]~feeder_combout ;
wire \ID_EX_Pipeline_Stage|Instruction_EX[6]~feeder_combout ;
wire \ID_EX_Pipeline_Stage|Instruction_EX[7]~feeder_combout ;
wire \ID_EX_Pipeline_Stage|Instruction_EX[8]~feeder_combout ;
wire \ID_EX_Pipeline_Stage|Instruction_EX[9]~feeder_combout ;
wire \ID_EX_Pipeline_Stage|Instruction_EX[10]~feeder_combout ;
wire \ID_EX_Pipeline_Stage|Instruction_EX[26]~feeder_combout ;
wire \ID_EX_Pipeline_Stage|Instruction_EX[27]~feeder_combout ;
wire \ID_EX_Pipeline_Stage|Instruction_EX[28]~feeder_combout ;
wire \ID_EX_Pipeline_Stage|Instruction_EX[29]~feeder_combout ;
wire \ID_EX_Pipeline_Stage|Instruction_EX[31]~feeder_combout ;
wire \EX_ALU|Mux20~0_combout ;
wire \EX_ALU|Mux20~1_combout ;
wire \EX_ALU|Equal0~8_combout ;
wire \EX_ALU|Equal0~9_combout ;
wire \EX_ALU|Equal0~2_combout ;
wire \EX_ALU|Equal0~3_combout ;
wire \EX_ALU|Equal0~1_combout ;
wire \EX_ALU|Equal0~4_combout ;
wire \EX_ALU|Equal0~5_combout ;
wire \EX_ALU|Equal0~6_combout ;
wire \EX_ALU|Equal0~7_combout ;
wire \EX_ALU|Equal0~10_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a10 ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[40]~feeder_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~20_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~21_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[58]~feeder_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~38_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~39_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[66]~feeder_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~46_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~47_combout ;
wire \MEM_WB_Pipeline_Stage|ALU_Result_WB[7]~feeder_combout ;
wire \MEM_WB_Pipeline_Stage|ALU_Result_WB[11]~feeder_combout ;
wire [64:0] \EX_ALU|Mult0|auto_generated|w513w ;
wire [0:82] \MEM_Data_Memory|Data_Memory_rtl_0_bypass ;
wire [0:74] \ID_Registers|register_rtl_1_bypass ;
wire [0:74] \ID_Registers|register_rtl_0_bypass ;
wire [31:0] \IF_PC_Reg|PC_IF ;
wire [31:0] \IF_ID_Pipeline_Stage|PC_Plus_4_ID ;
wire [31:0] \IF_ID_Pipeline_Stage|Instruction_ID ;
wire [31:0] \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX ;
wire [31:0] \ID_EX_Pipeline_Stage|Read_Data_2_EX ;
wire [31:0] \ID_EX_Pipeline_Stage|Read_Data_1_EX ;
wire [31:0] \ID_EX_Pipeline_Stage|Instruction_EX ;
wire [1:0] \ID_EX_Pipeline_Stage|ALUOp_EX ;
wire [4:0] \EX_MEM_Pipeline_Stage|Write_Register_MEM ;
wire [31:0] \EX_MEM_Pipeline_Stage|Write_Data_MEM ;
wire [31:0] \EX_MEM_Pipeline_Stage|Instruction_MEM ;
wire [31:0] \EX_MEM_Pipeline_Stage|ALU_Result_MEM ;
wire [31:0] \MEM_Data_Memory|Read_Data_MEM ;
wire [4:0] \MEM_WB_Pipeline_Stage|Write_Register_WB ;
wire [31:0] \MEM_WB_Pipeline_Stage|Read_Data_WB ;
wire [31:0] \MEM_WB_Pipeline_Stage|Instruction_WB ;
wire [31:0] \MEM_WB_Pipeline_Stage|ALU_Result_WB ;

wire [35:0] \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus ;
wire [35:0] \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus ;
wire [35:0] \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus ;
wire [35:0] \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus ;
wire [35:0] \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus ;
wire [17:0] \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [17:0] \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;

assign \ID_Registers|register_rtl_0|auto_generated|ram_block1a0~portbdataout  = \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \ID_Registers|register_rtl_0|auto_generated|ram_block1a1  = \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \ID_Registers|register_rtl_0|auto_generated|ram_block1a2  = \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \ID_Registers|register_rtl_0|auto_generated|ram_block1a3  = \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \ID_Registers|register_rtl_0|auto_generated|ram_block1a4  = \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \ID_Registers|register_rtl_0|auto_generated|ram_block1a5  = \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \ID_Registers|register_rtl_0|auto_generated|ram_block1a6  = \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \ID_Registers|register_rtl_0|auto_generated|ram_block1a7  = \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \ID_Registers|register_rtl_0|auto_generated|ram_block1a8  = \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \ID_Registers|register_rtl_0|auto_generated|ram_block1a9  = \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \ID_Registers|register_rtl_0|auto_generated|ram_block1a10  = \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \ID_Registers|register_rtl_0|auto_generated|ram_block1a11  = \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \ID_Registers|register_rtl_0|auto_generated|ram_block1a12  = \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \ID_Registers|register_rtl_0|auto_generated|ram_block1a13  = \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \ID_Registers|register_rtl_0|auto_generated|ram_block1a14  = \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \ID_Registers|register_rtl_0|auto_generated|ram_block1a15  = \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \ID_Registers|register_rtl_0|auto_generated|ram_block1a16  = \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \ID_Registers|register_rtl_0|auto_generated|ram_block1a17  = \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \ID_Registers|register_rtl_0|auto_generated|ram_block1a18  = \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \ID_Registers|register_rtl_0|auto_generated|ram_block1a19  = \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \ID_Registers|register_rtl_0|auto_generated|ram_block1a20  = \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \ID_Registers|register_rtl_0|auto_generated|ram_block1a21  = \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \ID_Registers|register_rtl_0|auto_generated|ram_block1a22  = \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \ID_Registers|register_rtl_0|auto_generated|ram_block1a23  = \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \ID_Registers|register_rtl_0|auto_generated|ram_block1a24  = \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \ID_Registers|register_rtl_0|auto_generated|ram_block1a25  = \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \ID_Registers|register_rtl_0|auto_generated|ram_block1a26  = \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \ID_Registers|register_rtl_0|auto_generated|ram_block1a27  = \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \ID_Registers|register_rtl_0|auto_generated|ram_block1a28  = \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \ID_Registers|register_rtl_0|auto_generated|ram_block1a29  = \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \ID_Registers|register_rtl_0|auto_generated|ram_block1a30  = \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \ID_Registers|register_rtl_0|auto_generated|ram_block1a31  = \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \ID_Registers|register_rtl_1|auto_generated|ram_block1a0~portbdataout  = \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \ID_Registers|register_rtl_1|auto_generated|ram_block1a1  = \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \ID_Registers|register_rtl_1|auto_generated|ram_block1a2  = \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \ID_Registers|register_rtl_1|auto_generated|ram_block1a3  = \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \ID_Registers|register_rtl_1|auto_generated|ram_block1a4  = \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \ID_Registers|register_rtl_1|auto_generated|ram_block1a5  = \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \ID_Registers|register_rtl_1|auto_generated|ram_block1a6  = \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \ID_Registers|register_rtl_1|auto_generated|ram_block1a7  = \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \ID_Registers|register_rtl_1|auto_generated|ram_block1a8  = \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \ID_Registers|register_rtl_1|auto_generated|ram_block1a9  = \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \ID_Registers|register_rtl_1|auto_generated|ram_block1a10  = \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \ID_Registers|register_rtl_1|auto_generated|ram_block1a11  = \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \ID_Registers|register_rtl_1|auto_generated|ram_block1a12  = \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \ID_Registers|register_rtl_1|auto_generated|ram_block1a13  = \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \ID_Registers|register_rtl_1|auto_generated|ram_block1a14  = \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \ID_Registers|register_rtl_1|auto_generated|ram_block1a15  = \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \ID_Registers|register_rtl_1|auto_generated|ram_block1a16  = \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \ID_Registers|register_rtl_1|auto_generated|ram_block1a17  = \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \ID_Registers|register_rtl_1|auto_generated|ram_block1a18  = \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \ID_Registers|register_rtl_1|auto_generated|ram_block1a19  = \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \ID_Registers|register_rtl_1|auto_generated|ram_block1a20  = \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \ID_Registers|register_rtl_1|auto_generated|ram_block1a21  = \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \ID_Registers|register_rtl_1|auto_generated|ram_block1a22  = \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \ID_Registers|register_rtl_1|auto_generated|ram_block1a23  = \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \ID_Registers|register_rtl_1|auto_generated|ram_block1a24  = \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \ID_Registers|register_rtl_1|auto_generated|ram_block1a25  = \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \ID_Registers|register_rtl_1|auto_generated|ram_block1a26  = \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \ID_Registers|register_rtl_1|auto_generated|ram_block1a27  = \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \ID_Registers|register_rtl_1|auto_generated|ram_block1a28  = \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \ID_Registers|register_rtl_1|auto_generated|ram_block1a29  = \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \ID_Registers|register_rtl_1|auto_generated|ram_block1a30  = \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \ID_Registers|register_rtl_1|auto_generated|ram_block1a31  = \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \EX_ALU|Mult0|auto_generated|w513w [0] = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \EX_ALU|Mult0|auto_generated|w513w [1] = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \EX_ALU|Mult0|auto_generated|w513w [2] = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \EX_ALU|Mult0|auto_generated|w513w [3] = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \EX_ALU|Mult0|auto_generated|w513w [4] = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \EX_ALU|Mult0|auto_generated|w513w [5] = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \EX_ALU|Mult0|auto_generated|w513w [6] = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \EX_ALU|Mult0|auto_generated|w513w [7] = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \EX_ALU|Mult0|auto_generated|w513w [8] = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \EX_ALU|Mult0|auto_generated|w513w [9] = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \EX_ALU|Mult0|auto_generated|w513w [10] = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \EX_ALU|Mult0|auto_generated|w513w [11] = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \EX_ALU|Mult0|auto_generated|w513w [12] = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \EX_ALU|Mult0|auto_generated|w513w [13] = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \EX_ALU|Mult0|auto_generated|w513w [14] = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \EX_ALU|Mult0|auto_generated|w513w [15] = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \EX_ALU|Mult0|auto_generated|w513w [16] = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \EX_ALU|Mult0|auto_generated|w513w [17] = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [17];
assign \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT18  = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [18];
assign \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT19  = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [19];
assign \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT20  = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [20];
assign \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT21  = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [21];
assign \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT22  = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [22];
assign \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT23  = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [23];
assign \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT24  = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [24];
assign \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT25  = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [25];
assign \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT26  = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [26];
assign \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT27  = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [27];
assign \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT28  = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [28];
assign \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT29  = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [29];
assign \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT30  = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [30];
assign \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT31  = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [31];
assign \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT32  = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [32];
assign \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT33  = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [33];
assign \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT34  = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [34];
assign \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT35  = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [35];

assign \EX_ALU|Mult0|auto_generated|mac_out4~0  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [0];
assign \EX_ALU|Mult0|auto_generated|mac_out4~1  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [1];
assign \EX_ALU|Mult0|auto_generated|mac_out4~2  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [2];
assign \EX_ALU|Mult0|auto_generated|mac_out4~3  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [3];
assign \EX_ALU|Mult0|auto_generated|mac_out4~dataout  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [4];
assign \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT1  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [5];
assign \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT2  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [6];
assign \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT3  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [7];
assign \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT4  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [8];
assign \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT5  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [9];
assign \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT6  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [10];
assign \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT7  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [11];
assign \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT8  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [12];
assign \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT9  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [13];
assign \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT10  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [14];
assign \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT11  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [15];
assign \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT12  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [16];
assign \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT13  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [17];
assign \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT14  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [18];
assign \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT15  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [19];
assign \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT16  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [20];
assign \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT17  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [21];
assign \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT18  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [22];
assign \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT19  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [23];
assign \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT20  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [24];
assign \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT21  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [25];
assign \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT22  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [26];
assign \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT23  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [27];
assign \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT24  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [28];
assign \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT25  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [29];
assign \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT26  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [30];
assign \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT27  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [31];
assign \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT28  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [32];
assign \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT29  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [33];
assign \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT30  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [34];
assign \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT31  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [35];

assign \EX_ALU|Mult0|auto_generated|mac_out6~0  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [0];
assign \EX_ALU|Mult0|auto_generated|mac_out6~1  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [1];
assign \EX_ALU|Mult0|auto_generated|mac_out6~2  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [2];
assign \EX_ALU|Mult0|auto_generated|mac_out6~3  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [3];
assign \EX_ALU|Mult0|auto_generated|mac_out6~dataout  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [4];
assign \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT1  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [5];
assign \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT2  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [6];
assign \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT3  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [7];
assign \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT4  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [8];
assign \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT5  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [9];
assign \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT6  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [10];
assign \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT7  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [11];
assign \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT8  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [12];
assign \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT9  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [13];
assign \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT10  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [14];
assign \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT11  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [15];
assign \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT12  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [16];
assign \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT13  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [17];
assign \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT14  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [18];
assign \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT15  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [19];
assign \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT16  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [20];
assign \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT17  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [21];
assign \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT18  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [22];
assign \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT19  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [23];
assign \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT20  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [24];
assign \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT21  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [25];
assign \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT22  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [26];
assign \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT23  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [27];
assign \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT24  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [28];
assign \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT25  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [29];
assign \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT26  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [30];
assign \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT27  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [31];
assign \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT28  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [32];
assign \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT29  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [33];
assign \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT30  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [34];
assign \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT31  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [35];

assign \EX_ALU|Mult0|auto_generated|mac_mult1~dataout  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT1  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT2  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT3  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT4  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT5  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT6  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT7  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT8  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT9  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT10  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT11  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT12  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT13  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT14  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT15  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT16  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT17  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT18  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT19  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT20  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT21  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT22  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT23  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT24  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT25  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT26  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT27  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT28  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT29  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT30  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT31  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT32  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT33  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT34  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT35  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \EX_ALU|Mult0|auto_generated|mac_mult3~0  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [0];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~1  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [1];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~2  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [2];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~3  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [3];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~dataout  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [4];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT1  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [5];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT2  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [6];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT3  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [7];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT4  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [8];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT5  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [9];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT6  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [10];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT7  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [11];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT8  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [12];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT9  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [13];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT10  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [14];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT11  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [15];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT12  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [16];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT13  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [17];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT14  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [18];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT15  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [19];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT16  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [20];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT17  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [21];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT18  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [22];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT19  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [23];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT20  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [24];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT21  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [25];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT22  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [26];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT23  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [27];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT24  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [28];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT25  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [29];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT26  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [30];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT27  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [31];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT28  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [32];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT29  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [33];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT30  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [34];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT31  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [35];

assign \EX_ALU|Mult0|auto_generated|mac_mult5~0  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [0];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~1  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [1];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~2  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [2];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~3  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [3];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~dataout  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [4];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT1  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [5];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT2  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [6];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT3  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [7];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT4  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [8];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT5  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [9];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT6  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [10];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT7  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [11];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT8  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [12];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT9  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [13];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT10  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [14];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT11  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [15];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT12  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [16];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT13  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [17];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT14  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [18];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT15  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [19];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT16  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [20];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT17  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [21];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT18  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [22];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT19  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [23];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT20  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [24];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT21  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [25];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT22  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [26];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT23  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [27];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT24  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [28];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT25  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [29];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT26  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [30];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT27  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [31];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT28  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [32];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT29  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [33];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT30  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [34];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT31  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [35];

assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0~portbdataout  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a1  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a2  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a3  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a4  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a5  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a6  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a7  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a8  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a10  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a11  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a12  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a13  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a14  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a15  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a16  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a17  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];

assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18~portbdataout  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a19  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [1];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a20  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [2];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a21  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [3];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a22  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [4];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a23  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [5];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a24  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [6];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a25  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [7];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a26  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [8];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [9];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a28  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [10];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a29  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [11];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a30  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [12];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a31  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [13];

// Location: M9K_X64_Y39_N0
cycloneive_ram_block \ID_Registers|register_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\ID_Registers|always2~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.clk0(\Clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout ,\WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout ,\WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout ,\WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout ,\WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout ,
\WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout ,\WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout ,\WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout ,\WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout ,\WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout ,
\WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout ,\WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout ,\WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout ,\WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout ,\WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout ,
\WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout ,\WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout ,\WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout ,\WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout ,\WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout ,
\WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout ,\WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout ,\WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout ,\WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout ,\WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout ,
\WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout ,\WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout ,\WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout ,\WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout ,\WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout ,
\WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout ,\WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout }),
	.portaaddr({\MEM_WB_Pipeline_Stage|Write_Register_WB [4],\MEM_WB_Pipeline_Stage|Write_Register_WB [3],\MEM_WB_Pipeline_Stage|Write_Register_WB [2],\MEM_WB_Pipeline_Stage|Write_Register_WB [1],\MEM_WB_Pipeline_Stage|Write_Register_WB [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\IF_Flush_mux|Instruction_IF[25]~42_combout ,\IF_Flush_mux|Instruction_IF[24]~41_combout ,\IF_Flush_mux|Instruction_IF[23]~39_combout ,\IF_Flush_mux|Instruction_IF[22]~37_combout ,\IF_Flush_mux|Instruction_IF[21]~33_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ID_Registers|register_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ID_Registers|register_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ID_Registers|register_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Mips.ram0_ID_Registers_ada8f4a0.hdl.mif";
defparam \ID_Registers|register_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \ID_Registers|register_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "ID_Registers:ID_Registers|altsyncram:register_rtl_0|altsyncram_fpi1:auto_generated|ALTSYNCRAM";
defparam \ID_Registers|register_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \ID_Registers|register_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \ID_Registers|register_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ID_Registers|register_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \ID_Registers|register_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ID_Registers|register_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ID_Registers|register_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \ID_Registers|register_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \ID_Registers|register_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ID_Registers|register_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ID_Registers|register_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \ID_Registers|register_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \ID_Registers|register_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \ID_Registers|register_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ID_Registers|register_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \ID_Registers|register_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \ID_Registers|register_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \ID_Registers|register_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \ID_Registers|register_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \ID_Registers|register_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \ID_Registers|register_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \ID_Registers|register_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \ID_Registers|register_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \ID_Registers|register_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \ID_Registers|register_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \ID_Registers|register_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ID_Registers|register_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \ID_Registers|register_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \ID_Registers|register_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 1152'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001900000000000000000000000000000000000000000000000000000000000000000000000000000000000000002BC000000190000000064000000008000000002000000003000000001000000000;
// synopsys translate_on

// Location: M9K_X64_Y38_N0
cycloneive_ram_block \ID_Registers|register_rtl_1|auto_generated|ram_block1a0 (
	.portawe(\ID_Registers|always2~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.clk0(\Clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout ,\WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout ,\WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout ,\WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout ,\WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout ,
\WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout ,\WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout ,\WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout ,\WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout ,\WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout ,
\WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout ,\WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout ,\WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout ,\WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout ,\WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout ,
\WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout ,\WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout ,\WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout ,\WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout ,\WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout ,
\WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout ,\WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout ,\WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout ,\WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout ,\WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout ,
\WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout ,\WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout ,\WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout ,\WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout ,\WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout ,
\WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout ,\WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout }),
	.portaaddr({\MEM_WB_Pipeline_Stage|Write_Register_WB [4],\MEM_WB_Pipeline_Stage|Write_Register_WB [3],\MEM_WB_Pipeline_Stage|Write_Register_WB [2],\MEM_WB_Pipeline_Stage|Write_Register_WB [1],\MEM_WB_Pipeline_Stage|Write_Register_WB [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\IF_Flush_mux|Instruction_IF[20]~32_combout ,\IF_Flush_mux|Instruction_IF[19]~30_combout ,\IF_Flush_mux|Instruction_IF[18]~29_combout ,\IF_Flush_mux|Instruction_IF[17]~27_combout ,\IF_Flush_mux|Instruction_IF[16]~26_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ID_Registers|register_rtl_1|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ID_Registers|register_rtl_1|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ID_Registers|register_rtl_1|auto_generated|ram_block1a0 .init_file = "db/Mips.ram0_ID_Registers_ada8f4a0.hdl.mif";
defparam \ID_Registers|register_rtl_1|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \ID_Registers|register_rtl_1|auto_generated|ram_block1a0 .logical_ram_name = "ID_Registers:ID_Registers|altsyncram:register_rtl_1|altsyncram_fpi1:auto_generated|ALTSYNCRAM";
defparam \ID_Registers|register_rtl_1|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \ID_Registers|register_rtl_1|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \ID_Registers|register_rtl_1|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ID_Registers|register_rtl_1|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \ID_Registers|register_rtl_1|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ID_Registers|register_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ID_Registers|register_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \ID_Registers|register_rtl_1|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \ID_Registers|register_rtl_1|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ID_Registers|register_rtl_1|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ID_Registers|register_rtl_1|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \ID_Registers|register_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \ID_Registers|register_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \ID_Registers|register_rtl_1|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ID_Registers|register_rtl_1|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \ID_Registers|register_rtl_1|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \ID_Registers|register_rtl_1|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \ID_Registers|register_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \ID_Registers|register_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \ID_Registers|register_rtl_1|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \ID_Registers|register_rtl_1|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \ID_Registers|register_rtl_1|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \ID_Registers|register_rtl_1|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \ID_Registers|register_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \ID_Registers|register_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \ID_Registers|register_rtl_1|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ID_Registers|register_rtl_1|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \ID_Registers|register_rtl_1|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \ID_Registers|register_rtl_1|auto_generated|ram_block1a0 .mem_init0 = 1152'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001900000000000000000000000000000000000000000000000000000000000000000000000000000000000000002BC000000190000000064000000008000000002000000003000000001000000000;
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N2
cycloneive_lcell_comb \ID_PC_Add|Branch_Dest_ID[2]~0 (
// Equation(s):
// \ID_PC_Add|Branch_Dest_ID[2]~0_combout  = (\IF_ID_Pipeline_Stage|PC_Plus_4_ID [2] & (\IF_ID_Pipeline_Stage|Instruction_ID [0] $ (VCC))) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [2] & (\IF_ID_Pipeline_Stage|Instruction_ID [0] & VCC))
// \ID_PC_Add|Branch_Dest_ID[2]~1  = CARRY((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [2] & \IF_ID_Pipeline_Stage|Instruction_ID [0]))

	.dataa(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [2]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_PC_Add|Branch_Dest_ID[2]~0_combout ),
	.cout(\ID_PC_Add|Branch_Dest_ID[2]~1 ));
// synopsys translate_off
defparam \ID_PC_Add|Branch_Dest_ID[2]~0 .lut_mask = 16'h6688;
defparam \ID_PC_Add|Branch_Dest_ID[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N4
cycloneive_lcell_comb \IF_PC_Add|PC_Plus_4_IF[3]~2 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[3]~2_combout  = (\IF_PC_Reg|PC_IF [3] & (!\IF_PC_Add|PC_Plus_4_IF[2]~1 )) # (!\IF_PC_Reg|PC_IF [3] & ((\IF_PC_Add|PC_Plus_4_IF[2]~1 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[3]~3  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[2]~1 ) # (!\IF_PC_Reg|PC_IF [3]))

	.dataa(gnd),
	.datab(\IF_PC_Reg|PC_IF [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[2]~1 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[3]~2_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[3]~3 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[3]~2 .lut_mask = 16'h3C3F;
defparam \IF_PC_Add|PC_Plus_4_IF[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N6
cycloneive_lcell_comb \IF_PC_Add|PC_Plus_4_IF[4]~4 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[4]~4_combout  = (\IF_PC_Reg|PC_IF [4] & (\IF_PC_Add|PC_Plus_4_IF[3]~3  $ (GND))) # (!\IF_PC_Reg|PC_IF [4] & (!\IF_PC_Add|PC_Plus_4_IF[3]~3  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[4]~5  = CARRY((\IF_PC_Reg|PC_IF [4] & !\IF_PC_Add|PC_Plus_4_IF[3]~3 ))

	.dataa(gnd),
	.datab(\IF_PC_Reg|PC_IF [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[3]~3 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[4]~4_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[4]~5 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[4]~4 .lut_mask = 16'hC30C;
defparam \IF_PC_Add|PC_Plus_4_IF[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N8
cycloneive_lcell_comb \ID_PC_Add|Branch_Dest_ID[5]~6 (
// Equation(s):
// \ID_PC_Add|Branch_Dest_ID[5]~6_combout  = (\IF_ID_Pipeline_Stage|PC_Plus_4_ID [5] & ((\IF_ID_Pipeline_Stage|Instruction_ID [7] & (\ID_PC_Add|Branch_Dest_ID[4]~5  & VCC)) # (!\IF_ID_Pipeline_Stage|Instruction_ID [7] & (!\ID_PC_Add|Branch_Dest_ID[4]~5 )))) 
// # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [5] & ((\IF_ID_Pipeline_Stage|Instruction_ID [7] & (!\ID_PC_Add|Branch_Dest_ID[4]~5 )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [7] & ((\ID_PC_Add|Branch_Dest_ID[4]~5 ) # (GND)))))
// \ID_PC_Add|Branch_Dest_ID[5]~7  = CARRY((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [5] & (!\IF_ID_Pipeline_Stage|Instruction_ID [7] & !\ID_PC_Add|Branch_Dest_ID[4]~5 )) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [5] & ((!\ID_PC_Add|Branch_Dest_ID[4]~5 ) # 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [7]))))

	.dataa(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [5]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ID_PC_Add|Branch_Dest_ID[4]~5 ),
	.combout(\ID_PC_Add|Branch_Dest_ID[5]~6_combout ),
	.cout(\ID_PC_Add|Branch_Dest_ID[5]~7 ));
// synopsys translate_off
defparam \ID_PC_Add|Branch_Dest_ID[5]~6 .lut_mask = 16'h9617;
defparam \ID_PC_Add|Branch_Dest_ID[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N10
cycloneive_lcell_comb \ID_PC_Add|Branch_Dest_ID[6]~8 (
// Equation(s):
// \ID_PC_Add|Branch_Dest_ID[6]~8_combout  = ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [6] $ (\IF_ID_Pipeline_Stage|Instruction_ID [4] $ (!\ID_PC_Add|Branch_Dest_ID[5]~7 )))) # (GND)
// \ID_PC_Add|Branch_Dest_ID[6]~9  = CARRY((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [6] & ((\IF_ID_Pipeline_Stage|Instruction_ID [4]) # (!\ID_PC_Add|Branch_Dest_ID[5]~7 ))) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [6] & (\IF_ID_Pipeline_Stage|Instruction_ID [4] & 
// !\ID_PC_Add|Branch_Dest_ID[5]~7 )))

	.dataa(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [6]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ID_PC_Add|Branch_Dest_ID[5]~7 ),
	.combout(\ID_PC_Add|Branch_Dest_ID[6]~8_combout ),
	.cout(\ID_PC_Add|Branch_Dest_ID[6]~9 ));
// synopsys translate_off
defparam \ID_PC_Add|Branch_Dest_ID[6]~8 .lut_mask = 16'h698E;
defparam \ID_PC_Add|Branch_Dest_ID[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N12
cycloneive_lcell_comb \ID_PC_Add|Branch_Dest_ID[7]~10 (
// Equation(s):
// \ID_PC_Add|Branch_Dest_ID[7]~10_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [5] & ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [7] & (\ID_PC_Add|Branch_Dest_ID[6]~9  & VCC)) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [7] & (!\ID_PC_Add|Branch_Dest_ID[6]~9 )))) # 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [5] & ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [7] & (!\ID_PC_Add|Branch_Dest_ID[6]~9 )) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [7] & ((\ID_PC_Add|Branch_Dest_ID[6]~9 ) # (GND)))))
// \ID_PC_Add|Branch_Dest_ID[7]~11  = CARRY((\IF_ID_Pipeline_Stage|Instruction_ID [5] & (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [7] & !\ID_PC_Add|Branch_Dest_ID[6]~9 )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [5] & ((!\ID_PC_Add|Branch_Dest_ID[6]~9 ) # 
// (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [7]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [5]),
	.datab(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ID_PC_Add|Branch_Dest_ID[6]~9 ),
	.combout(\ID_PC_Add|Branch_Dest_ID[7]~10_combout ),
	.cout(\ID_PC_Add|Branch_Dest_ID[7]~11 ));
// synopsys translate_off
defparam \ID_PC_Add|Branch_Dest_ID[7]~10 .lut_mask = 16'h9617;
defparam \ID_PC_Add|Branch_Dest_ID[7]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N14
cycloneive_lcell_comb \IF_PC_Add|PC_Plus_4_IF[8]~12 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[8]~12_combout  = (\IF_PC_Reg|PC_IF [8] & (\IF_PC_Add|PC_Plus_4_IF[7]~11  $ (GND))) # (!\IF_PC_Reg|PC_IF [8] & (!\IF_PC_Add|PC_Plus_4_IF[7]~11  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[8]~13  = CARRY((\IF_PC_Reg|PC_IF [8] & !\IF_PC_Add|PC_Plus_4_IF[7]~11 ))

	.dataa(\IF_PC_Reg|PC_IF [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[7]~11 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[8]~12_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[8]~13 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[8]~12 .lut_mask = 16'hA50A;
defparam \IF_PC_Add|PC_Plus_4_IF[8]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N18
cycloneive_lcell_comb \ID_PC_Add|Branch_Dest_ID[10]~16 (
// Equation(s):
// \ID_PC_Add|Branch_Dest_ID[10]~16_combout  = ((\IF_ID_Pipeline_Stage|Instruction_ID [10] $ (\IF_ID_Pipeline_Stage|PC_Plus_4_ID [10] $ (!\ID_PC_Add|Branch_Dest_ID[9]~15 )))) # (GND)
// \ID_PC_Add|Branch_Dest_ID[10]~17  = CARRY((\IF_ID_Pipeline_Stage|Instruction_ID [10] & ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [10]) # (!\ID_PC_Add|Branch_Dest_ID[9]~15 ))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [10] & (\IF_ID_Pipeline_Stage|PC_Plus_4_ID 
// [10] & !\ID_PC_Add|Branch_Dest_ID[9]~15 )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [10]),
	.datab(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ID_PC_Add|Branch_Dest_ID[9]~15 ),
	.combout(\ID_PC_Add|Branch_Dest_ID[10]~16_combout ),
	.cout(\ID_PC_Add|Branch_Dest_ID[10]~17 ));
// synopsys translate_off
defparam \ID_PC_Add|Branch_Dest_ID[10]~16 .lut_mask = 16'h698E;
defparam \ID_PC_Add|Branch_Dest_ID[10]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N20
cycloneive_lcell_comb \ID_PC_Add|Branch_Dest_ID[11]~18 (
// Equation(s):
// \ID_PC_Add|Branch_Dest_ID[11]~18_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [10] & ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [11] & (\ID_PC_Add|Branch_Dest_ID[10]~17  & VCC)) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [11] & 
// (!\ID_PC_Add|Branch_Dest_ID[10]~17 )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [10] & ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [11] & (!\ID_PC_Add|Branch_Dest_ID[10]~17 )) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [11] & ((\ID_PC_Add|Branch_Dest_ID[10]~17 ) # 
// (GND)))))
// \ID_PC_Add|Branch_Dest_ID[11]~19  = CARRY((\IF_ID_Pipeline_Stage|Instruction_ID [10] & (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [11] & !\ID_PC_Add|Branch_Dest_ID[10]~17 )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [10] & ((!\ID_PC_Add|Branch_Dest_ID[10]~17 ) # 
// (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [11]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [10]),
	.datab(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ID_PC_Add|Branch_Dest_ID[10]~17 ),
	.combout(\ID_PC_Add|Branch_Dest_ID[11]~18_combout ),
	.cout(\ID_PC_Add|Branch_Dest_ID[11]~19 ));
// synopsys translate_off
defparam \ID_PC_Add|Branch_Dest_ID[11]~18 .lut_mask = 16'h9617;
defparam \ID_PC_Add|Branch_Dest_ID[11]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N24
cycloneive_lcell_comb \ID_PC_Add|Branch_Dest_ID[13]~22 (
// Equation(s):
// \ID_PC_Add|Branch_Dest_ID[13]~22_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [11] & ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [13] & (\ID_PC_Add|Branch_Dest_ID[12]~21  & VCC)) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [13] & 
// (!\ID_PC_Add|Branch_Dest_ID[12]~21 )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [11] & ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [13] & (!\ID_PC_Add|Branch_Dest_ID[12]~21 )) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [13] & ((\ID_PC_Add|Branch_Dest_ID[12]~21 ) # 
// (GND)))))
// \ID_PC_Add|Branch_Dest_ID[13]~23  = CARRY((\IF_ID_Pipeline_Stage|Instruction_ID [11] & (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [13] & !\ID_PC_Add|Branch_Dest_ID[12]~21 )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [11] & ((!\ID_PC_Add|Branch_Dest_ID[12]~21 ) # 
// (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [13]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [11]),
	.datab(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ID_PC_Add|Branch_Dest_ID[12]~21 ),
	.combout(\ID_PC_Add|Branch_Dest_ID[13]~22_combout ),
	.cout(\ID_PC_Add|Branch_Dest_ID[13]~23 ));
// synopsys translate_off
defparam \ID_PC_Add|Branch_Dest_ID[13]~22 .lut_mask = 16'h9617;
defparam \ID_PC_Add|Branch_Dest_ID[13]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N0
cycloneive_lcell_comb \ID_PC_Add|Branch_Dest_ID[17]~30 (
// Equation(s):
// \ID_PC_Add|Branch_Dest_ID[17]~30_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [15] & ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [17] & (\ID_PC_Add|Branch_Dest_ID[16]~29  & VCC)) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [17] & 
// (!\ID_PC_Add|Branch_Dest_ID[16]~29 )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [15] & ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [17] & (!\ID_PC_Add|Branch_Dest_ID[16]~29 )) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [17] & ((\ID_PC_Add|Branch_Dest_ID[16]~29 ) # 
// (GND)))))
// \ID_PC_Add|Branch_Dest_ID[17]~31  = CARRY((\IF_ID_Pipeline_Stage|Instruction_ID [15] & (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [17] & !\ID_PC_Add|Branch_Dest_ID[16]~29 )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [15] & ((!\ID_PC_Add|Branch_Dest_ID[16]~29 ) # 
// (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [17]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [15]),
	.datab(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ID_PC_Add|Branch_Dest_ID[16]~29 ),
	.combout(\ID_PC_Add|Branch_Dest_ID[17]~30_combout ),
	.cout(\ID_PC_Add|Branch_Dest_ID[17]~31 ));
// synopsys translate_off
defparam \ID_PC_Add|Branch_Dest_ID[17]~30 .lut_mask = 16'h9617;
defparam \ID_PC_Add|Branch_Dest_ID[17]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N8
cycloneive_lcell_comb \ID_PC_Add|Branch_Dest_ID[21]~38 (
// Equation(s):
// \ID_PC_Add|Branch_Dest_ID[21]~38_combout  = (\IF_ID_Pipeline_Stage|PC_Plus_4_ID [21] & ((\IF_ID_Pipeline_Stage|Instruction_ID [15] & (\ID_PC_Add|Branch_Dest_ID[20]~37  & VCC)) # (!\IF_ID_Pipeline_Stage|Instruction_ID [15] & 
// (!\ID_PC_Add|Branch_Dest_ID[20]~37 )))) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [21] & ((\IF_ID_Pipeline_Stage|Instruction_ID [15] & (!\ID_PC_Add|Branch_Dest_ID[20]~37 )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [15] & ((\ID_PC_Add|Branch_Dest_ID[20]~37 ) 
// # (GND)))))
// \ID_PC_Add|Branch_Dest_ID[21]~39  = CARRY((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [21] & (!\IF_ID_Pipeline_Stage|Instruction_ID [15] & !\ID_PC_Add|Branch_Dest_ID[20]~37 )) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [21] & ((!\ID_PC_Add|Branch_Dest_ID[20]~37 ) # 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [15]))))

	.dataa(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [21]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ID_PC_Add|Branch_Dest_ID[20]~37 ),
	.combout(\ID_PC_Add|Branch_Dest_ID[21]~38_combout ),
	.cout(\ID_PC_Add|Branch_Dest_ID[21]~39 ));
// synopsys translate_off
defparam \ID_PC_Add|Branch_Dest_ID[21]~38 .lut_mask = 16'h9617;
defparam \ID_PC_Add|Branch_Dest_ID[21]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N10
cycloneive_lcell_comb \ID_PC_Add|Branch_Dest_ID[22]~40 (
// Equation(s):
// \ID_PC_Add|Branch_Dest_ID[22]~40_combout  = ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [22] $ (\IF_ID_Pipeline_Stage|Instruction_ID [15] $ (!\ID_PC_Add|Branch_Dest_ID[21]~39 )))) # (GND)
// \ID_PC_Add|Branch_Dest_ID[22]~41  = CARRY((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [22] & ((\IF_ID_Pipeline_Stage|Instruction_ID [15]) # (!\ID_PC_Add|Branch_Dest_ID[21]~39 ))) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [22] & (\IF_ID_Pipeline_Stage|Instruction_ID 
// [15] & !\ID_PC_Add|Branch_Dest_ID[21]~39 )))

	.dataa(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [22]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ID_PC_Add|Branch_Dest_ID[21]~39 ),
	.combout(\ID_PC_Add|Branch_Dest_ID[22]~40_combout ),
	.cout(\ID_PC_Add|Branch_Dest_ID[22]~41 ));
// synopsys translate_off
defparam \ID_PC_Add|Branch_Dest_ID[22]~40 .lut_mask = 16'h698E;
defparam \ID_PC_Add|Branch_Dest_ID[22]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N12
cycloneive_lcell_comb \ID_PC_Add|Branch_Dest_ID[23]~42 (
// Equation(s):
// \ID_PC_Add|Branch_Dest_ID[23]~42_combout  = (\IF_ID_Pipeline_Stage|PC_Plus_4_ID [23] & ((\IF_ID_Pipeline_Stage|Instruction_ID [15] & (\ID_PC_Add|Branch_Dest_ID[22]~41  & VCC)) # (!\IF_ID_Pipeline_Stage|Instruction_ID [15] & 
// (!\ID_PC_Add|Branch_Dest_ID[22]~41 )))) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [23] & ((\IF_ID_Pipeline_Stage|Instruction_ID [15] & (!\ID_PC_Add|Branch_Dest_ID[22]~41 )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [15] & ((\ID_PC_Add|Branch_Dest_ID[22]~41 ) 
// # (GND)))))
// \ID_PC_Add|Branch_Dest_ID[23]~43  = CARRY((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [23] & (!\IF_ID_Pipeline_Stage|Instruction_ID [15] & !\ID_PC_Add|Branch_Dest_ID[22]~41 )) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [23] & ((!\ID_PC_Add|Branch_Dest_ID[22]~41 ) # 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [15]))))

	.dataa(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [23]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ID_PC_Add|Branch_Dest_ID[22]~41 ),
	.combout(\ID_PC_Add|Branch_Dest_ID[23]~42_combout ),
	.cout(\ID_PC_Add|Branch_Dest_ID[23]~43 ));
// synopsys translate_off
defparam \ID_PC_Add|Branch_Dest_ID[23]~42 .lut_mask = 16'h9617;
defparam \ID_PC_Add|Branch_Dest_ID[23]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N14
cycloneive_lcell_comb \ID_PC_Add|Branch_Dest_ID[24]~44 (
// Equation(s):
// \ID_PC_Add|Branch_Dest_ID[24]~44_combout  = ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [24] $ (\IF_ID_Pipeline_Stage|Instruction_ID [15] $ (!\ID_PC_Add|Branch_Dest_ID[23]~43 )))) # (GND)
// \ID_PC_Add|Branch_Dest_ID[24]~45  = CARRY((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [24] & ((\IF_ID_Pipeline_Stage|Instruction_ID [15]) # (!\ID_PC_Add|Branch_Dest_ID[23]~43 ))) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [24] & (\IF_ID_Pipeline_Stage|Instruction_ID 
// [15] & !\ID_PC_Add|Branch_Dest_ID[23]~43 )))

	.dataa(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [24]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ID_PC_Add|Branch_Dest_ID[23]~43 ),
	.combout(\ID_PC_Add|Branch_Dest_ID[24]~44_combout ),
	.cout(\ID_PC_Add|Branch_Dest_ID[24]~45 ));
// synopsys translate_off
defparam \ID_PC_Add|Branch_Dest_ID[24]~44 .lut_mask = 16'h698E;
defparam \ID_PC_Add|Branch_Dest_ID[24]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N16
cycloneive_lcell_comb \ID_PC_Add|Branch_Dest_ID[25]~46 (
// Equation(s):
// \ID_PC_Add|Branch_Dest_ID[25]~46_combout  = (\IF_ID_Pipeline_Stage|PC_Plus_4_ID [25] & ((\IF_ID_Pipeline_Stage|Instruction_ID [15] & (\ID_PC_Add|Branch_Dest_ID[24]~45  & VCC)) # (!\IF_ID_Pipeline_Stage|Instruction_ID [15] & 
// (!\ID_PC_Add|Branch_Dest_ID[24]~45 )))) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [25] & ((\IF_ID_Pipeline_Stage|Instruction_ID [15] & (!\ID_PC_Add|Branch_Dest_ID[24]~45 )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [15] & ((\ID_PC_Add|Branch_Dest_ID[24]~45 ) 
// # (GND)))))
// \ID_PC_Add|Branch_Dest_ID[25]~47  = CARRY((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [25] & (!\IF_ID_Pipeline_Stage|Instruction_ID [15] & !\ID_PC_Add|Branch_Dest_ID[24]~45 )) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [25] & ((!\ID_PC_Add|Branch_Dest_ID[24]~45 ) # 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [15]))))

	.dataa(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [25]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ID_PC_Add|Branch_Dest_ID[24]~45 ),
	.combout(\ID_PC_Add|Branch_Dest_ID[25]~46_combout ),
	.cout(\ID_PC_Add|Branch_Dest_ID[25]~47 ));
// synopsys translate_off
defparam \ID_PC_Add|Branch_Dest_ID[25]~46 .lut_mask = 16'h9617;
defparam \ID_PC_Add|Branch_Dest_ID[25]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N18
cycloneive_lcell_comb \ID_PC_Add|Branch_Dest_ID[26]~48 (
// Equation(s):
// \ID_PC_Add|Branch_Dest_ID[26]~48_combout  = ((\IF_ID_Pipeline_Stage|Instruction_ID [15] $ (\IF_ID_Pipeline_Stage|PC_Plus_4_ID [26] $ (!\ID_PC_Add|Branch_Dest_ID[25]~47 )))) # (GND)
// \ID_PC_Add|Branch_Dest_ID[26]~49  = CARRY((\IF_ID_Pipeline_Stage|Instruction_ID [15] & ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [26]) # (!\ID_PC_Add|Branch_Dest_ID[25]~47 ))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [15] & (\IF_ID_Pipeline_Stage|PC_Plus_4_ID 
// [26] & !\ID_PC_Add|Branch_Dest_ID[25]~47 )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [15]),
	.datab(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ID_PC_Add|Branch_Dest_ID[25]~47 ),
	.combout(\ID_PC_Add|Branch_Dest_ID[26]~48_combout ),
	.cout(\ID_PC_Add|Branch_Dest_ID[26]~49 ));
// synopsys translate_off
defparam \ID_PC_Add|Branch_Dest_ID[26]~48 .lut_mask = 16'h698E;
defparam \ID_PC_Add|Branch_Dest_ID[26]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N26
cycloneive_lcell_comb \ID_PC_Add|Branch_Dest_ID[30]~56 (
// Equation(s):
// \ID_PC_Add|Branch_Dest_ID[30]~56_combout  = ((\IF_ID_Pipeline_Stage|Instruction_ID [15] $ (\IF_ID_Pipeline_Stage|PC_Plus_4_ID [30] $ (!\ID_PC_Add|Branch_Dest_ID[29]~55 )))) # (GND)
// \ID_PC_Add|Branch_Dest_ID[30]~57  = CARRY((\IF_ID_Pipeline_Stage|Instruction_ID [15] & ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [30]) # (!\ID_PC_Add|Branch_Dest_ID[29]~55 ))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [15] & (\IF_ID_Pipeline_Stage|PC_Plus_4_ID 
// [30] & !\ID_PC_Add|Branch_Dest_ID[29]~55 )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [15]),
	.datab(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ID_PC_Add|Branch_Dest_ID[29]~55 ),
	.combout(\ID_PC_Add|Branch_Dest_ID[30]~56_combout ),
	.cout(\ID_PC_Add|Branch_Dest_ID[30]~57 ));
// synopsys translate_off
defparam \ID_PC_Add|Branch_Dest_ID[30]~56 .lut_mask = 16'h698E;
defparam \ID_PC_Add|Branch_Dest_ID[30]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPOUT_X71_Y37_N2
cycloneive_mac_out \EX_ALU|Mult0|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT35 ,\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT34 ,\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT33 ,\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT32 ,\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT31 ,
\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT30 ,\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT29 ,\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT28 ,\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT27 ,\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT26 ,
\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT25 ,\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT24 ,\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT23 ,\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT22 ,\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT21 ,
\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT20 ,\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT19 ,\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT18 ,\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT17 ,\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT16 ,
\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT15 ,\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT14 ,\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT13 ,\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT12 ,\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT11 ,
\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT10 ,\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT9 ,\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT8 ,\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT7 ,\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT6 ,
\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT5 ,\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT4 ,\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT3 ,\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT2 ,\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT1 ,
\EX_ALU|Mult0|auto_generated|mac_mult1~dataout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|mac_out2 .dataa_width = 36;
defparam \EX_ALU|Mult0|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N20
cycloneive_lcell_comb \EX_ALU|Add0~7 (
// Equation(s):
// \EX_ALU|Add0~7_combout  = ((\EX_ALU|Add0~6_combout  $ (\Data_forwarding_mux_A|Mux30~1_combout  $ (!\EX_ALU|Add0~5 )))) # (GND)
// \EX_ALU|Add0~8  = CARRY((\EX_ALU|Add0~6_combout  & ((\Data_forwarding_mux_A|Mux30~1_combout ) # (!\EX_ALU|Add0~5 ))) # (!\EX_ALU|Add0~6_combout  & (\Data_forwarding_mux_A|Mux30~1_combout  & !\EX_ALU|Add0~5 )))

	.dataa(\EX_ALU|Add0~6_combout ),
	.datab(\Data_forwarding_mux_A|Mux30~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EX_ALU|Add0~5 ),
	.combout(\EX_ALU|Add0~7_combout ),
	.cout(\EX_ALU|Add0~8 ));
// synopsys translate_off
defparam \EX_ALU|Add0~7 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N24
cycloneive_lcell_comb \EX_ALU|Add0~13 (
// Equation(s):
// \EX_ALU|Add0~13_combout  = ((\Data_forwarding_mux_A|Mux28~1_combout  $ (\EX_ALU|Add0~12_combout  $ (!\EX_ALU|Add0~11 )))) # (GND)
// \EX_ALU|Add0~14  = CARRY((\Data_forwarding_mux_A|Mux28~1_combout  & ((\EX_ALU|Add0~12_combout ) # (!\EX_ALU|Add0~11 ))) # (!\Data_forwarding_mux_A|Mux28~1_combout  & (\EX_ALU|Add0~12_combout  & !\EX_ALU|Add0~11 )))

	.dataa(\Data_forwarding_mux_A|Mux28~1_combout ),
	.datab(\EX_ALU|Add0~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EX_ALU|Add0~11 ),
	.combout(\EX_ALU|Add0~13_combout ),
	.cout(\EX_ALU|Add0~14 ));
// synopsys translate_off
defparam \EX_ALU|Add0~13 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N6
cycloneive_lcell_comb \EX_ALU|Add0~34 (
// Equation(s):
// \EX_ALU|Add0~34_combout  = (\Data_forwarding_mux_A|Mux21~1_combout  & ((\EX_ALU|Add0~33_combout  & (\EX_ALU|Add0~32  & VCC)) # (!\EX_ALU|Add0~33_combout  & (!\EX_ALU|Add0~32 )))) # (!\Data_forwarding_mux_A|Mux21~1_combout  & ((\EX_ALU|Add0~33_combout  & 
// (!\EX_ALU|Add0~32 )) # (!\EX_ALU|Add0~33_combout  & ((\EX_ALU|Add0~32 ) # (GND)))))
// \EX_ALU|Add0~35  = CARRY((\Data_forwarding_mux_A|Mux21~1_combout  & (!\EX_ALU|Add0~33_combout  & !\EX_ALU|Add0~32 )) # (!\Data_forwarding_mux_A|Mux21~1_combout  & ((!\EX_ALU|Add0~32 ) # (!\EX_ALU|Add0~33_combout ))))

	.dataa(\Data_forwarding_mux_A|Mux21~1_combout ),
	.datab(\EX_ALU|Add0~33_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EX_ALU|Add0~32 ),
	.combout(\EX_ALU|Add0~34_combout ),
	.cout(\EX_ALU|Add0~35 ));
// synopsys translate_off
defparam \EX_ALU|Add0~34 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N8
cycloneive_lcell_comb \EX_ALU|Add0~37 (
// Equation(s):
// \EX_ALU|Add0~37_combout  = ((\Data_forwarding_mux_A|Mux20~1_combout  $ (\EX_ALU|Add0~36_combout  $ (!\EX_ALU|Add0~35 )))) # (GND)
// \EX_ALU|Add0~38  = CARRY((\Data_forwarding_mux_A|Mux20~1_combout  & ((\EX_ALU|Add0~36_combout ) # (!\EX_ALU|Add0~35 ))) # (!\Data_forwarding_mux_A|Mux20~1_combout  & (\EX_ALU|Add0~36_combout  & !\EX_ALU|Add0~35 )))

	.dataa(\Data_forwarding_mux_A|Mux20~1_combout ),
	.datab(\EX_ALU|Add0~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EX_ALU|Add0~35 ),
	.combout(\EX_ALU|Add0~37_combout ),
	.cout(\EX_ALU|Add0~38 ));
// synopsys translate_off
defparam \EX_ALU|Add0~37 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N10
cycloneive_lcell_comb \EX_ALU|Add0~40 (
// Equation(s):
// \EX_ALU|Add0~40_combout  = (\EX_ALU|Add0~39_combout  & ((\Data_forwarding_mux_A|Mux19~1_combout  & (\EX_ALU|Add0~38  & VCC)) # (!\Data_forwarding_mux_A|Mux19~1_combout  & (!\EX_ALU|Add0~38 )))) # (!\EX_ALU|Add0~39_combout  & 
// ((\Data_forwarding_mux_A|Mux19~1_combout  & (!\EX_ALU|Add0~38 )) # (!\Data_forwarding_mux_A|Mux19~1_combout  & ((\EX_ALU|Add0~38 ) # (GND)))))
// \EX_ALU|Add0~41  = CARRY((\EX_ALU|Add0~39_combout  & (!\Data_forwarding_mux_A|Mux19~1_combout  & !\EX_ALU|Add0~38 )) # (!\EX_ALU|Add0~39_combout  & ((!\EX_ALU|Add0~38 ) # (!\Data_forwarding_mux_A|Mux19~1_combout ))))

	.dataa(\EX_ALU|Add0~39_combout ),
	.datab(\Data_forwarding_mux_A|Mux19~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EX_ALU|Add0~38 ),
	.combout(\EX_ALU|Add0~40_combout ),
	.cout(\EX_ALU|Add0~41 ));
// synopsys translate_off
defparam \EX_ALU|Add0~40 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPOUT_X71_Y35_N2
cycloneive_mac_out \EX_ALU|Mult0|auto_generated|mac_out4 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT31 ,\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT30 ,\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT29 ,\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT28 ,\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT27 ,
\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT26 ,\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT25 ,\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT24 ,\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT23 ,\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT22 ,
\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT21 ,\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT20 ,\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT19 ,\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT18 ,\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT17 ,
\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT16 ,\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT15 ,\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT14 ,\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT13 ,\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT12 ,
\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT11 ,\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT10 ,\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT9 ,\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT8 ,\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT7 ,
\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT6 ,\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT5 ,\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT4 ,\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT3 ,\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT2 ,
\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT1 ,\EX_ALU|Mult0|auto_generated|mac_mult3~dataout ,\EX_ALU|Mult0|auto_generated|mac_mult3~3 ,\EX_ALU|Mult0|auto_generated|mac_mult3~2 ,\EX_ALU|Mult0|auto_generated|mac_mult3~1 ,
\EX_ALU|Mult0|auto_generated|mac_mult3~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus ));
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|mac_out4 .dataa_width = 36;
defparam \EX_ALU|Mult0|auto_generated|mac_out4 .output_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X71_Y38_N2
cycloneive_mac_out \EX_ALU|Mult0|auto_generated|mac_out6 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT31 ,\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT30 ,\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT29 ,\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT28 ,\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT27 ,
\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT26 ,\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT25 ,\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT24 ,\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT23 ,\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT22 ,
\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT21 ,\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT20 ,\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT19 ,\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT18 ,\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT17 ,
\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT16 ,\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT15 ,\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT14 ,\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT13 ,\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT12 ,
\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT11 ,\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT10 ,\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT9 ,\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT8 ,\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT7 ,
\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT6 ,\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT5 ,\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT4 ,\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT3 ,\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT2 ,
\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT1 ,\EX_ALU|Mult0|auto_generated|mac_mult5~dataout ,\EX_ALU|Mult0|auto_generated|mac_mult5~3 ,\EX_ALU|Mult0|auto_generated|mac_mult5~2 ,\EX_ALU|Mult0|auto_generated|mac_mult5~1 ,
\EX_ALU|Mult0|auto_generated|mac_mult5~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus ));
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|mac_out6 .dataa_width = 36;
defparam \EX_ALU|Mult0|auto_generated|mac_out6 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N24
cycloneive_lcell_comb \EX_ALU|Add0~61 (
// Equation(s):
// \EX_ALU|Add0~61_combout  = ((\Data_forwarding_mux_A|Mux12~1_combout  $ (\EX_ALU|Add0~60_combout  $ (!\EX_ALU|Add0~59 )))) # (GND)
// \EX_ALU|Add0~62  = CARRY((\Data_forwarding_mux_A|Mux12~1_combout  & ((\EX_ALU|Add0~60_combout ) # (!\EX_ALU|Add0~59 ))) # (!\Data_forwarding_mux_A|Mux12~1_combout  & (\EX_ALU|Add0~60_combout  & !\EX_ALU|Add0~59 )))

	.dataa(\Data_forwarding_mux_A|Mux12~1_combout ),
	.datab(\EX_ALU|Add0~60_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EX_ALU|Add0~59 ),
	.combout(\EX_ALU|Add0~61_combout ),
	.cout(\EX_ALU|Add0~62 ));
// synopsys translate_off
defparam \EX_ALU|Add0~61 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N8
cycloneive_lcell_comb \EX_ALU|Mult0|auto_generated|op_2~4 (
// Equation(s):
// \EX_ALU|Mult0|auto_generated|op_2~4_combout  = ((\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT2  $ (\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT2  $ (!\EX_ALU|Mult0|auto_generated|op_2~3 )))) # (GND)
// \EX_ALU|Mult0|auto_generated|op_2~5  = CARRY((\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT2  & ((\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT2 ) # (!\EX_ALU|Mult0|auto_generated|op_2~3 ))) # (!\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT2  & 
// (\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT2  & !\EX_ALU|Mult0|auto_generated|op_2~3 )))

	.dataa(\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT2 ),
	.datab(\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EX_ALU|Mult0|auto_generated|op_2~3 ),
	.combout(\EX_ALU|Mult0|auto_generated|op_2~4_combout ),
	.cout(\EX_ALU|Mult0|auto_generated|op_2~5 ));
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|op_2~4 .lut_mask = 16'h698E;
defparam \EX_ALU|Mult0|auto_generated|op_2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N10
cycloneive_lcell_comb \EX_ALU|Mult0|auto_generated|op_2~6 (
// Equation(s):
// \EX_ALU|Mult0|auto_generated|op_2~6_combout  = (\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT3  & ((\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT3  & (\EX_ALU|Mult0|auto_generated|op_2~5  & VCC)) # (!\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT3  & 
// (!\EX_ALU|Mult0|auto_generated|op_2~5 )))) # (!\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT3  & ((\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT3  & (!\EX_ALU|Mult0|auto_generated|op_2~5 )) # (!\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT3  & 
// ((\EX_ALU|Mult0|auto_generated|op_2~5 ) # (GND)))))
// \EX_ALU|Mult0|auto_generated|op_2~7  = CARRY((\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT3  & (!\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT3  & !\EX_ALU|Mult0|auto_generated|op_2~5 )) # (!\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT3  & 
// ((!\EX_ALU|Mult0|auto_generated|op_2~5 ) # (!\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT3 ))))

	.dataa(\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT3 ),
	.datab(\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EX_ALU|Mult0|auto_generated|op_2~5 ),
	.combout(\EX_ALU|Mult0|auto_generated|op_2~6_combout ),
	.cout(\EX_ALU|Mult0|auto_generated|op_2~7 ));
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|op_2~6 .lut_mask = 16'h9617;
defparam \EX_ALU|Mult0|auto_generated|op_2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N12
cycloneive_lcell_comb \EX_ALU|Mult0|auto_generated|op_2~8 (
// Equation(s):
// \EX_ALU|Mult0|auto_generated|op_2~8_combout  = ((\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT4  $ (\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT4  $ (!\EX_ALU|Mult0|auto_generated|op_2~7 )))) # (GND)
// \EX_ALU|Mult0|auto_generated|op_2~9  = CARRY((\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT4  & ((\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT4 ) # (!\EX_ALU|Mult0|auto_generated|op_2~7 ))) # (!\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT4  & 
// (\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT4  & !\EX_ALU|Mult0|auto_generated|op_2~7 )))

	.dataa(\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT4 ),
	.datab(\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT4 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EX_ALU|Mult0|auto_generated|op_2~7 ),
	.combout(\EX_ALU|Mult0|auto_generated|op_2~8_combout ),
	.cout(\EX_ALU|Mult0|auto_generated|op_2~9 ));
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|op_2~8 .lut_mask = 16'h698E;
defparam \EX_ALU|Mult0|auto_generated|op_2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N14
cycloneive_lcell_comb \EX_ALU|Mult0|auto_generated|op_2~10 (
// Equation(s):
// \EX_ALU|Mult0|auto_generated|op_2~10_combout  = (\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT5  & ((\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT5  & (\EX_ALU|Mult0|auto_generated|op_2~9  & VCC)) # (!\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT5  & 
// (!\EX_ALU|Mult0|auto_generated|op_2~9 )))) # (!\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT5  & ((\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT5  & (!\EX_ALU|Mult0|auto_generated|op_2~9 )) # (!\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT5  & 
// ((\EX_ALU|Mult0|auto_generated|op_2~9 ) # (GND)))))
// \EX_ALU|Mult0|auto_generated|op_2~11  = CARRY((\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT5  & (!\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT5  & !\EX_ALU|Mult0|auto_generated|op_2~9 )) # (!\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT5  & 
// ((!\EX_ALU|Mult0|auto_generated|op_2~9 ) # (!\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT5 ))))

	.dataa(\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT5 ),
	.datab(\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EX_ALU|Mult0|auto_generated|op_2~9 ),
	.combout(\EX_ALU|Mult0|auto_generated|op_2~10_combout ),
	.cout(\EX_ALU|Mult0|auto_generated|op_2~11 ));
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|op_2~10 .lut_mask = 16'h9617;
defparam \EX_ALU|Mult0|auto_generated|op_2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N2
cycloneive_lcell_comb \EX_ALU|Add0~76 (
// Equation(s):
// \EX_ALU|Add0~76_combout  = (\EX_ALU|Add0~75_combout  & ((\Data_forwarding_mux_A|Mux7~1_combout  & (\EX_ALU|Add0~74  & VCC)) # (!\Data_forwarding_mux_A|Mux7~1_combout  & (!\EX_ALU|Add0~74 )))) # (!\EX_ALU|Add0~75_combout  & 
// ((\Data_forwarding_mux_A|Mux7~1_combout  & (!\EX_ALU|Add0~74 )) # (!\Data_forwarding_mux_A|Mux7~1_combout  & ((\EX_ALU|Add0~74 ) # (GND)))))
// \EX_ALU|Add0~77  = CARRY((\EX_ALU|Add0~75_combout  & (!\Data_forwarding_mux_A|Mux7~1_combout  & !\EX_ALU|Add0~74 )) # (!\EX_ALU|Add0~75_combout  & ((!\EX_ALU|Add0~74 ) # (!\Data_forwarding_mux_A|Mux7~1_combout ))))

	.dataa(\EX_ALU|Add0~75_combout ),
	.datab(\Data_forwarding_mux_A|Mux7~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EX_ALU|Add0~74 ),
	.combout(\EX_ALU|Add0~76_combout ),
	.cout(\EX_ALU|Add0~77 ));
// synopsys translate_off
defparam \EX_ALU|Add0~76 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N16
cycloneive_lcell_comb \EX_ALU|Mult0|auto_generated|op_2~12 (
// Equation(s):
// \EX_ALU|Mult0|auto_generated|op_2~12_combout  = ((\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT6  $ (\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT6  $ (!\EX_ALU|Mult0|auto_generated|op_2~11 )))) # (GND)
// \EX_ALU|Mult0|auto_generated|op_2~13  = CARRY((\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT6  & ((\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT6 ) # (!\EX_ALU|Mult0|auto_generated|op_2~11 ))) # (!\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT6  & 
// (\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT6  & !\EX_ALU|Mult0|auto_generated|op_2~11 )))

	.dataa(\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT6 ),
	.datab(\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EX_ALU|Mult0|auto_generated|op_2~11 ),
	.combout(\EX_ALU|Mult0|auto_generated|op_2~12_combout ),
	.cout(\EX_ALU|Mult0|auto_generated|op_2~13 ));
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|op_2~12 .lut_mask = 16'h698E;
defparam \EX_ALU|Mult0|auto_generated|op_2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N4
cycloneive_lcell_comb \EX_ALU|Add0~79 (
// Equation(s):
// \EX_ALU|Add0~79_combout  = ((\Data_forwarding_mux_A|Mux6~1_combout  $ (\EX_ALU|Add0~78_combout  $ (!\EX_ALU|Add0~77 )))) # (GND)
// \EX_ALU|Add0~80  = CARRY((\Data_forwarding_mux_A|Mux6~1_combout  & ((\EX_ALU|Add0~78_combout ) # (!\EX_ALU|Add0~77 ))) # (!\Data_forwarding_mux_A|Mux6~1_combout  & (\EX_ALU|Add0~78_combout  & !\EX_ALU|Add0~77 )))

	.dataa(\Data_forwarding_mux_A|Mux6~1_combout ),
	.datab(\EX_ALU|Add0~78_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EX_ALU|Add0~77 ),
	.combout(\EX_ALU|Add0~79_combout ),
	.cout(\EX_ALU|Add0~80 ));
// synopsys translate_off
defparam \EX_ALU|Add0~79 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N26
cycloneive_lcell_comb \EX_ALU|Mult0|auto_generated|op_2~22 (
// Equation(s):
// \EX_ALU|Mult0|auto_generated|op_2~22_combout  = (\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT11  & ((\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT11  & (\EX_ALU|Mult0|auto_generated|op_2~21  & VCC)) # (!\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT11  & 
// (!\EX_ALU|Mult0|auto_generated|op_2~21 )))) # (!\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT11  & ((\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT11  & (!\EX_ALU|Mult0|auto_generated|op_2~21 )) # (!\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT11  & 
// ((\EX_ALU|Mult0|auto_generated|op_2~21 ) # (GND)))))
// \EX_ALU|Mult0|auto_generated|op_2~23  = CARRY((\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT11  & (!\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT11  & !\EX_ALU|Mult0|auto_generated|op_2~21 )) # (!\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT11  & 
// ((!\EX_ALU|Mult0|auto_generated|op_2~21 ) # (!\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT11 ))))

	.dataa(\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT11 ),
	.datab(\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT11 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EX_ALU|Mult0|auto_generated|op_2~21 ),
	.combout(\EX_ALU|Mult0|auto_generated|op_2~22_combout ),
	.cout(\EX_ALU|Mult0|auto_generated|op_2~23 ));
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|op_2~22 .lut_mask = 16'h9617;
defparam \EX_ALU|Mult0|auto_generated|op_2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X78_Y37_N0
cycloneive_ram_block \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\EX_MEM_Pipeline_Stage|MemWrite_MEM~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[17]~17_combout ,\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[16]~16_combout ,\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[15]~15_combout ,
\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[14]~14_combout ,\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[13]~13_combout ,\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[12]~12_combout ,
\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[11]~11_combout ,\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[10]~10_combout ,\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[9]~9_combout ,
\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[8]~8_combout ,\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[7]~7_combout ,\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[6]~6_combout ,\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[5]~5_combout ,
\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[4]~4_combout ,\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[3]~3_combout ,\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[2]~2_combout ,\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[1]~1_combout ,
\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[0]~0_combout }),
	.portaaddr({\EX_MEM_Pipeline_Stage|ALU_Result_MEM [8],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [7],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [6],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [5],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [4],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [3],
\EX_MEM_Pipeline_Stage|ALU_Result_MEM [2],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [1],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr({\EX_ALU|Mux23~1_combout ,\EX_ALU|Mux24~1_combout ,\EX_ALU|Mux25~1_combout ,\EX_ALU|Mux26~1_combout ,\EX_ALU|Mux27~1_combout ,\EX_ALU|Mux28~3_combout ,\EX_ALU|Mux29~1_combout ,\EX_ALU|Mux30~1_combout ,\EX_ALU|Mux31~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Mips.ram0_MEM_Data_Memory_3250c012.hdl.mif";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_pgh1:auto_generated|ALTSYNCRAM";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 9;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 511;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 512;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 9;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 511;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 512;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .mem_init4 = 1024'hFFA3000C800357FFADFFED4006700687FF5E00637FE7FFFEEFFE800062FFE82FF94400CDFFDCFFE9CFF983FE6800513FEAEFFC700023004A801B1001F8006000577FF590073FFF10FFDAC0007002CC01C2FF84BFF0B00600005F00128009A005C0001CFFB24016CFFACC002EFFB3C0061FFC67FF3CFFAF3FE65FFA43FFB1006F;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .mem_init3 = 2048'hC0028FFD68004AFF904016BFFB040087FFC880020001780104FFA300111FFADC00220043400ECFFF9FFFF1FFF8401C5FFB2FFEF9002400094FF8CFFE31006B3FEF00005C01370009C0084001AFFFE1FFFF00191000540153003CFFF54FFBD401C9FFC840161007B40009000200007000180005000100003000080001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000001C6FFC9BFF0E00397FF0DFFA2801220032C000AFF8D3FFAC0049BFF54003CBFFF3FFA8FFFA5FFA8BFE19FF84FFF920014BFE42FFFE000C9FFF6C004EFFD840018FFFD7FF9C000C000F1FF9BBFFB9005C4007D00363FF38005380080FFB84019300707FFD20055C015200167FE57FF9C8010100723FEA8FF8F0015FFFB9001DAFFF7BFF2DFFC700046001D7FEBDFFEF401A1FFF9401ADFFDF7FEBEFFE73FEE200663FF12FFE0BFE60002E7FFD6FFA1800A20064FFE530019400C6FF8E7FEBA0073FFEDC004ABFF82003ABFEDFFFDA000B60078FFFD4FFF6C0107FF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'hD47FF410038400EE00017FEC000640006E0051FFF8DFFEA0019900287FEF40014801680054801B8000F401270000FFF78FFDAC00A9002FBFFE4FFE3C00E8002A4016700247FEA9FFA10001E000D000970004C00890040000CD002600087FFDB00059FFBE3FFD0001DBFED6FF9840106FFF3BFF29FFF8401CC0071FFEA70054FFE53000DC0095FFA7801D1007200008006D8009BFFDC3FEB8FFE5BFF25FFF5BFEC0FF85BFF41001D800E7FFC07FEBD003BC00BCFFAABFF49FF84BFFB7FFEE7FF2800277FF13FFBC3FEC4FFA6400EBFF8E800B0FF9E7FE8DFF9B800C10040C01100033FFF7EFFECC00E5FF9400010FFF1BFE1C001FBFF2CFFAF3FE3CFFB1BFEB00;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h05E800B8004C7FFF3000BC0009000200007000180005000100003000080001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y39_N0
cycloneive_ram_block \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\EX_MEM_Pipeline_Stage|MemWrite_MEM~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[31]~31_combout ,\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[30]~30_combout ,\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[29]~29_combout ,
\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[28]~28_combout ,\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[27]~27_combout ,\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[26]~26_combout ,
\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[25]~25_combout ,\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[24]~24_combout ,\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[23]~23_combout ,
\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[22]~22_combout ,\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[21]~21_combout ,\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[20]~20_combout ,
\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[19]~19_combout ,\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[18]~18_combout }),
	.portaaddr({\EX_MEM_Pipeline_Stage|ALU_Result_MEM [8],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [7],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [6],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [5],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [4],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [3],
\EX_MEM_Pipeline_Stage|ALU_Result_MEM [2],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [1],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr({\EX_ALU|Mux23~1_combout ,\EX_ALU|Mux24~1_combout ,\EX_ALU|Mux25~1_combout ,\EX_ALU|Mux26~1_combout ,\EX_ALU|Mux27~1_combout ,\EX_ALU|Mux28~3_combout ,\EX_ALU|Mux29~1_combout ,\EX_ALU|Mux30~1_combout ,\EX_ALU|Mux31~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .init_file = "db/Mips.ram0_MEM_Data_Memory_3250c012.hdl.mif";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_pgh1:auto_generated|ALTSYNCRAM";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 9;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 18;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 511;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 512;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock0";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 9;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 18;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 511;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 512;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 32;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock0";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .mem_init4 = 1024'h0FFFC0000000003FFF0FFFC0000000003FFF000003FFF0FFFC3FFF000003FFF0FFFC00000FFFC3FFF0FFFC3FFF000003FFF0FFFC0000000000000000000000000003FFF000003FFF0FFFC00000000000000FFFC3FFF0000000000000000000000000000FFFC00000FFFC00000FFFC00000FFFC3FFF0FFFC3FFF0FFFC3FFF0000;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .mem_init3 = 2048'h000000FFFC00000FFFC00000FFFC00000FFFC00000000000000FFFC00000FFFC00000000000000FFFC3FFF0FFFC00000FFFC3FFF0000000000FFFC3FFF000003FFF000000000000000000000003FFF0FFFC0000000000000000003FFF0FFFC00000FFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000FFFC3FFF000003FFF0FFFC00000000000000FFFC3FFF000003FFF000003FFF0FFFC3FFF0FFFC3FFF0FFFC3FFF000003FFF0FFFC00000FFFC00000FFFC00000FFFC3FFF0000000000FFFC3FFF000000000000003FFF0000000000FFFC0000000003FFF000000000000003FFF0FFFC0000000003FFF0FFFC00000FFFC00000FFFC3FFF0FFFC0000000003FFF0FFFC00000FFFC00000FFFC3FFF0FFFC3FFF000003FFF0FFFC3FFF000003FFF0FFFC0000000003FFF0000000000FFFC3FFF000003FFF000003FFF000003FFF0FFFC0000000003FFF0FFFC00000F;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .mem_init1 = 2048'hFFC3FFF000000000000003FFF000000000000003FFF0FFFC0000000003FFF000000000000000000000000000000003FFF0FFFC0000000003FFF0FFFC0000000000000000003FFF0FFFC00000000000000000000000000000000000000000FFFC00000FFFC3FFF000003FFF0FFFC00000FFFC3FFF0FFFC0000000003FFF000003FFF0000000000FFFC00000000000000000000000FFFC3FFF0FFFC3FFF0FFFC3FFF0FFFC3FFF0000000000FFFC3FFF0000000000FFFC3FFF0FFFC3FFF0FFFC3FFF000003FFF0FFFC3FFF0FFFC00000FFFC00000FFFC3FFF0FFFC0000000000000000003FFF0FFFC00000FFFC00000FFFC3FFF000003FFF0FFFC3FFF0FFFC3FFF0;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .mem_init0 = 2048'h00000000000003FFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: FF_X65_Y39_N31
dffeas \ID_Registers|register_rtl_0_bypass[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|register_rtl_0_bypass[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y39_N5
dffeas \ID_Registers|register_rtl_0_bypass[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y39_N31
dffeas \ID_Registers|register_rtl_0_bypass[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|register_rtl_0_bypass[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y39_N23
dffeas \ID_Registers|register_rtl_0_bypass[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MEM_WB_Pipeline_Stage|Write_Register_WB [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y39_N1
dffeas \ID_Registers|register_rtl_0_bypass[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\IF_Flush_mux|Instruction_IF[25]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N22
cycloneive_lcell_comb \ID_Registers|register~2 (
// Equation(s):
// \ID_Registers|register~2_combout  = \ID_Registers|register_rtl_0_bypass [9] $ (\ID_Registers|register_rtl_0_bypass [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ID_Registers|register_rtl_0_bypass [9]),
	.datad(\ID_Registers|register_rtl_0_bypass [10]),
	.cin(gnd),
	.combout(\ID_Registers|register~2_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|register~2 .lut_mask = 16'h0FF0;
defparam \ID_Registers|register~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y40_N25
dffeas \MEM_WB_Pipeline_Stage|Instruction_WB[17] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_MEM_Pipeline_Stage|Instruction_MEM [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB_Pipeline_Stage|Instruction_WB [17]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Instruction_WB[17] .is_wysiwyg = "true";
defparam \MEM_WB_Pipeline_Stage|Instruction_WB[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y40_N23
dffeas \MEM_WB_Pipeline_Stage|Instruction_WB[16] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_MEM_Pipeline_Stage|Instruction_MEM [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB_Pipeline_Stage|Instruction_WB [16]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Instruction_WB[16] .is_wysiwyg = "true";
defparam \MEM_WB_Pipeline_Stage|Instruction_WB[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N26
cycloneive_lcell_comb \Data_Forwarding_unit|Equal16~0 (
// Equation(s):
// \Data_Forwarding_unit|Equal16~0_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [17] & (\MEM_WB_Pipeline_Stage|Instruction_WB [17] & (\MEM_WB_Pipeline_Stage|Instruction_WB [16] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [16])))) # 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & (!\MEM_WB_Pipeline_Stage|Instruction_WB [17] & (\MEM_WB_Pipeline_Stage|Instruction_WB [16] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [16]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [17]),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [16]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.cin(gnd),
	.combout(\Data_Forwarding_unit|Equal16~0_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Forwarding_unit|Equal16~0 .lut_mask = 16'h9009;
defparam \Data_Forwarding_unit|Equal16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N24
cycloneive_lcell_comb \Data_Forwarding_unit|Forward_Reg_Delay[1]~1 (
// Equation(s):
// \Data_Forwarding_unit|Forward_Reg_Delay[1]~1_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [22] & ((\MEM_WB_Pipeline_Stage|Instruction_WB [16] $ (\IF_ID_Pipeline_Stage|Instruction_ID [21])) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [17]))) # 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [22] & ((\MEM_WB_Pipeline_Stage|Instruction_WB [17]) # (\MEM_WB_Pipeline_Stage|Instruction_WB [16] $ (\IF_ID_Pipeline_Stage|Instruction_ID [21]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [16]),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [17]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.cin(gnd),
	.combout(\Data_Forwarding_unit|Forward_Reg_Delay[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Forwarding_unit|Forward_Reg_Delay[1]~1 .lut_mask = 16'h7BDE;
defparam \Data_Forwarding_unit|Forward_Reg_Delay[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N10
cycloneive_lcell_comb \Data_Forwarding_unit|Equal19~0 (
// Equation(s):
// \Data_Forwarding_unit|Equal19~0_combout  = \MEM_WB_Pipeline_Stage|Instruction_WB [15] $ (\IF_ID_Pipeline_Stage|Instruction_ID [25])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [15]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.cin(gnd),
	.combout(\Data_Forwarding_unit|Equal19~0_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Forwarding_unit|Equal19~0 .lut_mask = 16'h0FF0;
defparam \Data_Forwarding_unit|Equal19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N8
cycloneive_lcell_comb \Forward_C_mux|Forward_C_out[0]~0 (
// Equation(s):
// \Forward_C_mux|Forward_C_out[0]~0_combout  = (\Data_Forwarding_unit|Forward_C~4_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [0])) # (!\Data_Forwarding_unit|Forward_C~4_combout  & ((\ID_Registers|Read_Data_1_ID[0]~1_combout )))

	.dataa(gnd),
	.datab(\Data_Forwarding_unit|Forward_C~4_combout ),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [0]),
	.datad(\ID_Registers|Read_Data_1_ID[0]~1_combout ),
	.cin(gnd),
	.combout(\Forward_C_mux|Forward_C_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Forward_C_mux|Forward_C_out[0]~0 .lut_mask = 16'hF3C0;
defparam \Forward_C_mux|Forward_C_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N12
cycloneive_lcell_comb \Forward_C_mux|Forward_C_out[1]~1 (
// Equation(s):
// \Forward_C_mux|Forward_C_out[1]~1_combout  = (\Data_Forwarding_unit|Forward_C~4_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [1])) # (!\Data_Forwarding_unit|Forward_C~4_combout  & ((\ID_Registers|Read_Data_1_ID[1]~3_combout )))

	.dataa(gnd),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [1]),
	.datac(\ID_Registers|Read_Data_1_ID[1]~3_combout ),
	.datad(\Data_Forwarding_unit|Forward_C~4_combout ),
	.cin(gnd),
	.combout(\Forward_C_mux|Forward_C_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Forward_C_mux|Forward_C_out[1]~1 .lut_mask = 16'hCCF0;
defparam \Forward_C_mux|Forward_C_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N31
dffeas \ID_Registers|register_rtl_1_bypass[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\IF_Flush_mux|Instruction_IF[16]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_1_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[2] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_1_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y38_N7
dffeas \ID_Registers|register_rtl_1_bypass[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\IF_Flush_mux|Instruction_IF[18]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_1_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[6] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_1_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y38_N3
dffeas \ID_Registers|register_rtl_1_bypass[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MEM_WB_Pipeline_Stage|Write_Register_WB [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_1_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[9] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_1_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y38_N21
dffeas \ID_Registers|register_rtl_1_bypass[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\IF_Flush_mux|Instruction_IF[20]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_1_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[10] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_1_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N2
cycloneive_lcell_comb \ID_Registers|register~6 (
// Equation(s):
// \ID_Registers|register~6_combout  = \ID_Registers|register_rtl_1_bypass [9] $ (\ID_Registers|register_rtl_1_bypass [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ID_Registers|register_rtl_1_bypass [9]),
	.datad(\ID_Registers|register_rtl_1_bypass [10]),
	.cin(gnd),
	.combout(\ID_Registers|register~6_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|register~6 .lut_mask = 16'h0FF0;
defparam \ID_Registers|register~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N26
cycloneive_lcell_comb \Data_Forwarding_unit|Forward_D~0 (
// Equation(s):
// \Data_Forwarding_unit|Forward_D~0_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [16] & (\EX_MEM_Pipeline_Stage|Instruction_MEM [11] & (\IF_ID_Pipeline_Stage|Instruction_ID [17] $ (!\EX_MEM_Pipeline_Stage|Instruction_MEM [12])))) # 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & (!\EX_MEM_Pipeline_Stage|Instruction_MEM [11] & (\IF_ID_Pipeline_Stage|Instruction_ID [17] $ (!\EX_MEM_Pipeline_Stage|Instruction_MEM [12]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datac(\EX_MEM_Pipeline_Stage|Instruction_MEM [11]),
	.datad(\EX_MEM_Pipeline_Stage|Instruction_MEM [12]),
	.cin(gnd),
	.combout(\Data_Forwarding_unit|Forward_D~0_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Forwarding_unit|Forward_D~0 .lut_mask = 16'h8421;
defparam \Data_Forwarding_unit|Forward_D~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N10
cycloneive_lcell_comb \Forward_D_mux|Forward_D_out[1]~0 (
// Equation(s):
// \Forward_D_mux|Forward_D_out[1]~0_combout  = (\Data_Forwarding_unit|Forward_D~3_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [1])) # (!\Data_Forwarding_unit|Forward_D~3_combout  & ((\ID_Registers|Read_Data_2_ID[1]~1_combout )))

	.dataa(gnd),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [1]),
	.datac(\Data_Forwarding_unit|Forward_D~3_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[1]~1_combout ),
	.cin(gnd),
	.combout(\Forward_D_mux|Forward_D_out[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Forward_D_mux|Forward_D_out[1]~0 .lut_mask = 16'hCFC0;
defparam \Forward_D_mux|Forward_D_out[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y39_N27
dffeas \ID_Registers|register_rtl_1_bypass[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|register_rtl_1_bypass[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_1_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[12] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_1_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N22
cycloneive_lcell_comb \Forward_D_mux|Forward_D_out[0]~1 (
// Equation(s):
// \Forward_D_mux|Forward_D_out[0]~1_combout  = (\Data_Forwarding_unit|Forward_D~3_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [0])) # (!\Data_Forwarding_unit|Forward_D~3_combout  & ((\ID_Registers|Read_Data_2_ID[0]~3_combout )))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [0]),
	.datab(\Data_Forwarding_unit|Forward_D~3_combout ),
	.datac(\ID_Registers|Read_Data_2_ID[0]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Forward_D_mux|Forward_D_out[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Forward_D_mux|Forward_D_out[0]~1 .lut_mask = 16'hB8B8;
defparam \Forward_D_mux|Forward_D_out[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N24
cycloneive_lcell_comb \ID_Comparator|Equal0~0 (
// Equation(s):
// \ID_Comparator|Equal0~0_combout  = (\Forward_D_mux|Forward_D_out[1]~0_combout  & (\Forward_C_mux|Forward_C_out[1]~1_combout  & (\Forward_C_mux|Forward_C_out[0]~0_combout  $ (!\Forward_D_mux|Forward_D_out[0]~1_combout )))) # 
// (!\Forward_D_mux|Forward_D_out[1]~0_combout  & (!\Forward_C_mux|Forward_C_out[1]~1_combout  & (\Forward_C_mux|Forward_C_out[0]~0_combout  $ (!\Forward_D_mux|Forward_D_out[0]~1_combout ))))

	.dataa(\Forward_D_mux|Forward_D_out[1]~0_combout ),
	.datab(\Forward_C_mux|Forward_C_out[0]~0_combout ),
	.datac(\Forward_D_mux|Forward_D_out[0]~1_combout ),
	.datad(\Forward_C_mux|Forward_C_out[1]~1_combout ),
	.cin(gnd),
	.combout(\ID_Comparator|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Comparator|Equal0~0 .lut_mask = 16'h8241;
defparam \ID_Comparator|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N0
cycloneive_lcell_comb \Forward_C_mux|Forward_C_out[2]~2 (
// Equation(s):
// \Forward_C_mux|Forward_C_out[2]~2_combout  = (\Data_Forwarding_unit|Forward_C~4_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [2]))) # (!\Data_Forwarding_unit|Forward_C~4_combout  & (\ID_Registers|Read_Data_1_ID[2]~5_combout ))

	.dataa(\ID_Registers|Read_Data_1_ID[2]~5_combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [2]),
	.datac(gnd),
	.datad(\Data_Forwarding_unit|Forward_C~4_combout ),
	.cin(gnd),
	.combout(\Forward_C_mux|Forward_C_out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Forward_C_mux|Forward_C_out[2]~2 .lut_mask = 16'hCCAA;
defparam \Forward_C_mux|Forward_C_out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y37_N23
dffeas \ID_Registers|register_rtl_0_bypass[18] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|register_rtl_0_bypass[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y40_N27
dffeas \ID_Registers|register_rtl_1_bypass[22] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|register_rtl_1_bypass[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_1_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[22] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_1_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N10
cycloneive_lcell_comb \Forward_D_mux|Forward_D_out[4]~5 (
// Equation(s):
// \Forward_D_mux|Forward_D_out[4]~5_combout  = (\Data_Forwarding_unit|Forward_D~3_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [4]))) # (!\Data_Forwarding_unit|Forward_D~3_combout  & (\ID_Registers|Read_Data_2_ID[4]~11_combout ))

	.dataa(\Data_Forwarding_unit|Forward_D~3_combout ),
	.datab(\ID_Registers|Read_Data_2_ID[4]~11_combout ),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Forward_D_mux|Forward_D_out[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Forward_D_mux|Forward_D_out[4]~5 .lut_mask = 16'hE4E4;
defparam \Forward_D_mux|Forward_D_out[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N23
dffeas \ID_Registers|register_rtl_1_bypass[25] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_1_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[25] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_1_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y37_N21
dffeas \ID_Registers|register_rtl_1_bypass[26] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|register_rtl_1_bypass[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_1_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[26] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_1_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N22
cycloneive_lcell_comb \ID_Registers|Read_Data_2_ID[7]~12 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[7]~12_combout  = (\ID_Registers|register~7_combout  & (((\ID_Registers|register_rtl_1_bypass [25])))) # (!\ID_Registers|register~7_combout  & ((\ID_Registers|register_rtl_1_bypass [26] & 
// ((\ID_Registers|register_rtl_1|auto_generated|ram_block1a7 ))) # (!\ID_Registers|register_rtl_1_bypass [26] & (\ID_Registers|register_rtl_1_bypass [25]))))

	.dataa(\ID_Registers|register~7_combout ),
	.datab(\ID_Registers|register_rtl_1_bypass [26]),
	.datac(\ID_Registers|register_rtl_1_bypass [25]),
	.datad(\ID_Registers|register_rtl_1|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[7]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[7]~12 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_2_ID[7]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N31
dffeas \ID_Registers|register_rtl_1_bypass[23] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_1_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[23] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_1_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y37_N1
dffeas \ID_Registers|register_rtl_1_bypass[24] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|register_rtl_1_bypass[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_1_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[24] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_1_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N30
cycloneive_lcell_comb \ID_Registers|Read_Data_2_ID[6]~14 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[6]~14_combout  = (\ID_Registers|register~7_combout  & (((\ID_Registers|register_rtl_1_bypass [23])))) # (!\ID_Registers|register~7_combout  & ((\ID_Registers|register_rtl_1_bypass [24] & 
// ((\ID_Registers|register_rtl_1|auto_generated|ram_block1a6 ))) # (!\ID_Registers|register_rtl_1_bypass [24] & (\ID_Registers|register_rtl_1_bypass [23]))))

	.dataa(\ID_Registers|register~7_combout ),
	.datab(\ID_Registers|register_rtl_1_bypass [24]),
	.datac(\ID_Registers|register_rtl_1_bypass [23]),
	.datad(\ID_Registers|register_rtl_1|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[6]~14 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_2_ID[6]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N10
cycloneive_lcell_comb \ID_Registers|Read_Data_2_ID[6]~15 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[6]~15_combout  = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & (((\ID_Registers|Read_Data_2_ID[6]~14_combout )))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & 
// ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout )) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & ((\ID_Registers|Read_Data_2_ID[6]~14_combout )))))

	.dataa(\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout ),
	.datac(\ID_Registers|Read_Data_2_ID[6]~14_combout ),
	.datad(\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[6]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[6]~15 .lut_mask = 16'hE4F0;
defparam \ID_Registers|Read_Data_2_ID[6]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N12
cycloneive_lcell_comb \Forward_D_mux|Forward_D_out[6]~7 (
// Equation(s):
// \Forward_D_mux|Forward_D_out[6]~7_combout  = (\Data_Forwarding_unit|Forward_D~3_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [6])) # (!\Data_Forwarding_unit|Forward_D~3_combout  & ((\ID_Registers|Read_Data_2_ID[6]~15_combout )))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [6]),
	.datab(\Data_Forwarding_unit|Forward_D~3_combout ),
	.datac(gnd),
	.datad(\ID_Registers|Read_Data_2_ID[6]~15_combout ),
	.cin(gnd),
	.combout(\Forward_D_mux|Forward_D_out[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Forward_D_mux|Forward_D_out[6]~7 .lut_mask = 16'hBB88;
defparam \Forward_D_mux|Forward_D_out[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y41_N27
dffeas \ID_Registers|register_rtl_0_bypass[28] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|register_rtl_0_bypass[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_0_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N8
cycloneive_lcell_comb \Forward_C_mux|Forward_C_out[8]~8 (
// Equation(s):
// \Forward_C_mux|Forward_C_out[8]~8_combout  = (\Data_Forwarding_unit|Forward_C~4_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [8])) # (!\Data_Forwarding_unit|Forward_C~4_combout  & ((\ID_Registers|Read_Data_1_ID[8]~17_combout )))

	.dataa(gnd),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [8]),
	.datac(\Data_Forwarding_unit|Forward_C~4_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[8]~17_combout ),
	.cin(gnd),
	.combout(\Forward_C_mux|Forward_C_out[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Forward_C_mux|Forward_C_out[8]~8 .lut_mask = 16'hCFC0;
defparam \Forward_C_mux|Forward_C_out[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y37_N11
dffeas \ID_Registers|register_rtl_0_bypass[30] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|register_rtl_0_bypass[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_0_bypass [30]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N6
cycloneive_lcell_comb \Forward_C_mux|Forward_C_out[9]~9 (
// Equation(s):
// \Forward_C_mux|Forward_C_out[9]~9_combout  = (\Data_Forwarding_unit|Forward_C~4_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [9])) # (!\Data_Forwarding_unit|Forward_C~4_combout  & ((\ID_Registers|Read_Data_1_ID[9]~19_combout )))

	.dataa(gnd),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [9]),
	.datac(\Data_Forwarding_unit|Forward_C~4_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[9]~19_combout ),
	.cin(gnd),
	.combout(\Forward_C_mux|Forward_C_out[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Forward_C_mux|Forward_C_out[9]~9 .lut_mask = 16'hCFC0;
defparam \Forward_C_mux|Forward_C_out[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N12
cycloneive_lcell_comb \Forward_D_mux|Forward_D_out[9]~8 (
// Equation(s):
// \Forward_D_mux|Forward_D_out[9]~8_combout  = (\Data_Forwarding_unit|Forward_D~3_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [9])) # (!\Data_Forwarding_unit|Forward_D~3_combout  & ((\ID_Registers|Read_Data_2_ID[9]~17_combout )))

	.dataa(gnd),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [9]),
	.datac(\ID_Registers|Read_Data_2_ID[9]~17_combout ),
	.datad(\Data_Forwarding_unit|Forward_D~3_combout ),
	.cin(gnd),
	.combout(\Forward_D_mux|Forward_D_out[9]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Forward_D_mux|Forward_D_out[9]~8 .lut_mask = 16'hCCF0;
defparam \Forward_D_mux|Forward_D_out[9]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y41_N31
dffeas \ID_Registers|register_rtl_1_bypass[27] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_1_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[27] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_1_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y41_N5
dffeas \ID_Registers|register_rtl_1_bypass[28] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|register_rtl_1_bypass[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_1_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[28] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_1_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N30
cycloneive_lcell_comb \ID_Registers|Read_Data_2_ID[8]~18 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[8]~18_combout  = (\ID_Registers|register_rtl_1_bypass [28] & ((\ID_Registers|register~7_combout  & ((\ID_Registers|register_rtl_1_bypass [27]))) # (!\ID_Registers|register~7_combout  & 
// (\ID_Registers|register_rtl_1|auto_generated|ram_block1a8 )))) # (!\ID_Registers|register_rtl_1_bypass [28] & (((\ID_Registers|register_rtl_1_bypass [27]))))

	.dataa(\ID_Registers|register_rtl_1|auto_generated|ram_block1a8 ),
	.datab(\ID_Registers|register_rtl_1_bypass [28]),
	.datac(\ID_Registers|register_rtl_1_bypass [27]),
	.datad(\ID_Registers|register~7_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[8]~18_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[8]~18 .lut_mask = 16'hF0B8;
defparam \ID_Registers|Read_Data_2_ID[8]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N18
cycloneive_lcell_comb \ID_Registers|Read_Data_2_ID[8]~19 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[8]~19_combout  = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & (((\ID_Registers|Read_Data_2_ID[8]~18_combout )))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & 
// ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout ))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & (\ID_Registers|Read_Data_2_ID[8]~18_combout ))))

	.dataa(\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout ),
	.datab(\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout ),
	.datac(\ID_Registers|Read_Data_2_ID[8]~18_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[8]~19_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[8]~19 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_2_ID[8]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N26
cycloneive_lcell_comb \Forward_D_mux|Forward_D_out[8]~9 (
// Equation(s):
// \Forward_D_mux|Forward_D_out[8]~9_combout  = (\Data_Forwarding_unit|Forward_D~3_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [8])) # (!\Data_Forwarding_unit|Forward_D~3_combout  & ((\ID_Registers|Read_Data_2_ID[8]~19_combout )))

	.dataa(gnd),
	.datab(\Data_Forwarding_unit|Forward_D~3_combout ),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [8]),
	.datad(\ID_Registers|Read_Data_2_ID[8]~19_combout ),
	.cin(gnd),
	.combout(\Forward_D_mux|Forward_D_out[8]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Forward_D_mux|Forward_D_out[8]~9 .lut_mask = 16'hF3C0;
defparam \Forward_D_mux|Forward_D_out[8]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N16
cycloneive_lcell_comb \ID_Comparator|Equal0~5 (
// Equation(s):
// \ID_Comparator|Equal0~5_combout  = (\Forward_C_mux|Forward_C_out[9]~9_combout  & (\Forward_D_mux|Forward_D_out[9]~8_combout  & (\Forward_C_mux|Forward_C_out[8]~8_combout  $ (!\Forward_D_mux|Forward_D_out[8]~9_combout )))) # 
// (!\Forward_C_mux|Forward_C_out[9]~9_combout  & (!\Forward_D_mux|Forward_D_out[9]~8_combout  & (\Forward_C_mux|Forward_C_out[8]~8_combout  $ (!\Forward_D_mux|Forward_D_out[8]~9_combout ))))

	.dataa(\Forward_C_mux|Forward_C_out[9]~9_combout ),
	.datab(\Forward_C_mux|Forward_C_out[8]~8_combout ),
	.datac(\Forward_D_mux|Forward_D_out[8]~9_combout ),
	.datad(\Forward_D_mux|Forward_D_out[9]~8_combout ),
	.cin(gnd),
	.combout(\ID_Comparator|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Comparator|Equal0~5 .lut_mask = 16'h8241;
defparam \ID_Comparator|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N8
cycloneive_lcell_comb \Forward_C_mux|Forward_C_out[10]~10 (
// Equation(s):
// \Forward_C_mux|Forward_C_out[10]~10_combout  = (\Data_Forwarding_unit|Forward_C~4_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [10])) # (!\Data_Forwarding_unit|Forward_C~4_combout  & ((\ID_Registers|Read_Data_1_ID[10]~21_combout )))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [10]),
	.datab(\Data_Forwarding_unit|Forward_C~4_combout ),
	.datac(gnd),
	.datad(\ID_Registers|Read_Data_1_ID[10]~21_combout ),
	.cin(gnd),
	.combout(\Forward_C_mux|Forward_C_out[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Forward_C_mux|Forward_C_out[10]~10 .lut_mask = 16'hBB88;
defparam \Forward_C_mux|Forward_C_out[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y41_N23
dffeas \ID_Registers|register_rtl_0_bypass[34] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|register_rtl_0_bypass[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_0_bypass [34]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[34] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_0_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N22
cycloneive_lcell_comb \Forward_C_mux|Forward_C_out[11]~11 (
// Equation(s):
// \Forward_C_mux|Forward_C_out[11]~11_combout  = (\Data_Forwarding_unit|Forward_C~4_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [11]))) # (!\Data_Forwarding_unit|Forward_C~4_combout  & (\ID_Registers|Read_Data_1_ID[11]~23_combout ))

	.dataa(\ID_Registers|Read_Data_1_ID[11]~23_combout ),
	.datab(\Data_Forwarding_unit|Forward_C~4_combout ),
	.datac(gnd),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [11]),
	.cin(gnd),
	.combout(\Forward_C_mux|Forward_C_out[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Forward_C_mux|Forward_C_out[11]~11 .lut_mask = 16'hEE22;
defparam \Forward_C_mux|Forward_C_out[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y41_N1
dffeas \ID_Registers|register_rtl_1_bypass[34] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|register_rtl_1_bypass[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_1_bypass [34]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[34] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_1_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N16
cycloneive_lcell_comb \Forward_D_mux|Forward_D_out[11]~10 (
// Equation(s):
// \Forward_D_mux|Forward_D_out[11]~10_combout  = (\Data_Forwarding_unit|Forward_D~3_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [11])) # (!\Data_Forwarding_unit|Forward_D~3_combout  & ((\ID_Registers|Read_Data_2_ID[11]~21_combout )))

	.dataa(gnd),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [11]),
	.datac(\Data_Forwarding_unit|Forward_D~3_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[11]~21_combout ),
	.cin(gnd),
	.combout(\Forward_D_mux|Forward_D_out[11]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Forward_D_mux|Forward_D_out[11]~10 .lut_mask = 16'hCFC0;
defparam \Forward_D_mux|Forward_D_out[11]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y37_N13
dffeas \ID_Registers|register_rtl_1_bypass[31] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_1_bypass [31]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[31] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_1_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y37_N25
dffeas \ID_Registers|register_rtl_1_bypass[32] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|register_rtl_1_bypass[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_1_bypass [32]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[32] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_1_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N12
cycloneive_lcell_comb \ID_Registers|Read_Data_2_ID[10]~22 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[10]~22_combout  = (\ID_Registers|register~7_combout  & (((\ID_Registers|register_rtl_1_bypass [31])))) # (!\ID_Registers|register~7_combout  & ((\ID_Registers|register_rtl_1_bypass [32] & 
// (\ID_Registers|register_rtl_1|auto_generated|ram_block1a10 )) # (!\ID_Registers|register_rtl_1_bypass [32] & ((\ID_Registers|register_rtl_1_bypass [31])))))

	.dataa(\ID_Registers|register~7_combout ),
	.datab(\ID_Registers|register_rtl_1|auto_generated|ram_block1a10 ),
	.datac(\ID_Registers|register_rtl_1_bypass [31]),
	.datad(\ID_Registers|register_rtl_1_bypass [32]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[10]~22_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[10]~22 .lut_mask = 16'hE4F0;
defparam \ID_Registers|Read_Data_2_ID[10]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N30
cycloneive_lcell_comb \ID_Registers|Read_Data_2_ID[10]~23 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[10]~23_combout  = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & (\ID_Registers|Read_Data_2_ID[10]~22_combout )) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & 
// ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout ))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & (\ID_Registers|Read_Data_2_ID[10]~22_combout ))))

	.dataa(\ID_Registers|Read_Data_2_ID[10]~22_combout ),
	.datab(\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout ),
	.datad(\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[10]~23_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[10]~23 .lut_mask = 16'hB8AA;
defparam \ID_Registers|Read_Data_2_ID[10]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N10
cycloneive_lcell_comb \Forward_D_mux|Forward_D_out[10]~11 (
// Equation(s):
// \Forward_D_mux|Forward_D_out[10]~11_combout  = (\Data_Forwarding_unit|Forward_D~3_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [10])) # (!\Data_Forwarding_unit|Forward_D~3_combout  & ((\ID_Registers|Read_Data_2_ID[10]~23_combout )))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [10]),
	.datab(gnd),
	.datac(\Data_Forwarding_unit|Forward_D~3_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[10]~23_combout ),
	.cin(gnd),
	.combout(\Forward_D_mux|Forward_D_out[10]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Forward_D_mux|Forward_D_out[10]~11 .lut_mask = 16'hAFA0;
defparam \Forward_D_mux|Forward_D_out[10]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N12
cycloneive_lcell_comb \ID_Comparator|Equal0~6 (
// Equation(s):
// \ID_Comparator|Equal0~6_combout  = (\Forward_D_mux|Forward_D_out[10]~11_combout  & (\Forward_C_mux|Forward_C_out[10]~10_combout  & (\Forward_C_mux|Forward_C_out[11]~11_combout  $ (!\Forward_D_mux|Forward_D_out[11]~10_combout )))) # 
// (!\Forward_D_mux|Forward_D_out[10]~11_combout  & (!\Forward_C_mux|Forward_C_out[10]~10_combout  & (\Forward_C_mux|Forward_C_out[11]~11_combout  $ (!\Forward_D_mux|Forward_D_out[11]~10_combout ))))

	.dataa(\Forward_D_mux|Forward_D_out[10]~11_combout ),
	.datab(\Forward_C_mux|Forward_C_out[10]~10_combout ),
	.datac(\Forward_C_mux|Forward_C_out[11]~11_combout ),
	.datad(\Forward_D_mux|Forward_D_out[11]~10_combout ),
	.cin(gnd),
	.combout(\ID_Comparator|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Comparator|Equal0~6 .lut_mask = 16'h9009;
defparam \ID_Comparator|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N7
dffeas \ID_Registers|register_rtl_0_bypass[36] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|register_rtl_0_bypass[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_0_bypass [36]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[36] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_0_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N10
cycloneive_lcell_comb \Forward_C_mux|Forward_C_out[12]~12 (
// Equation(s):
// \Forward_C_mux|Forward_C_out[12]~12_combout  = (\Data_Forwarding_unit|Forward_C~4_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [12])) # (!\Data_Forwarding_unit|Forward_C~4_combout  & ((\ID_Registers|Read_Data_1_ID[12]~25_combout )))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [12]),
	.datab(\ID_Registers|Read_Data_1_ID[12]~25_combout ),
	.datac(gnd),
	.datad(\Data_Forwarding_unit|Forward_C~4_combout ),
	.cin(gnd),
	.combout(\Forward_C_mux|Forward_C_out[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Forward_C_mux|Forward_C_out[12]~12 .lut_mask = 16'hAACC;
defparam \Forward_C_mux|Forward_C_out[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y39_N23
dffeas \ID_Registers|register_rtl_0_bypass[38] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|register_rtl_0_bypass[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_0_bypass [38]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[38] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_0_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N0
cycloneive_lcell_comb \Forward_C_mux|Forward_C_out[13]~13 (
// Equation(s):
// \Forward_C_mux|Forward_C_out[13]~13_combout  = (\Data_Forwarding_unit|Forward_C~4_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [13])) # (!\Data_Forwarding_unit|Forward_C~4_combout  & ((\ID_Registers|Read_Data_1_ID[13]~27_combout )))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [13]),
	.datab(\ID_Registers|Read_Data_1_ID[13]~27_combout ),
	.datac(\Data_Forwarding_unit|Forward_C~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Forward_C_mux|Forward_C_out[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \Forward_C_mux|Forward_C_out[13]~13 .lut_mask = 16'hACAC;
defparam \Forward_C_mux|Forward_C_out[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y37_N7
dffeas \ID_Registers|register_rtl_1_bypass[37] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_1_bypass [37]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[37] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_1_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y37_N21
dffeas \ID_Registers|register_rtl_1_bypass[38] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|register_rtl_1_bypass[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_1_bypass [38]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[38] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_1_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N6
cycloneive_lcell_comb \ID_Registers|Read_Data_2_ID[13]~24 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[13]~24_combout  = (\ID_Registers|register~7_combout  & (((\ID_Registers|register_rtl_1_bypass [37])))) # (!\ID_Registers|register~7_combout  & ((\ID_Registers|register_rtl_1_bypass [38] & 
// ((\ID_Registers|register_rtl_1|auto_generated|ram_block1a13 ))) # (!\ID_Registers|register_rtl_1_bypass [38] & (\ID_Registers|register_rtl_1_bypass [37]))))

	.dataa(\ID_Registers|register~7_combout ),
	.datab(\ID_Registers|register_rtl_1_bypass [38]),
	.datac(\ID_Registers|register_rtl_1_bypass [37]),
	.datad(\ID_Registers|register_rtl_1|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[13]~24_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[13]~24 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_2_ID[13]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N18
cycloneive_lcell_comb \ID_Registers|Read_Data_2_ID[13]~25 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[13]~25_combout  = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & (((\ID_Registers|Read_Data_2_ID[13]~24_combout )))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & 
// ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout )) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & ((\ID_Registers|Read_Data_2_ID[13]~24_combout )))))

	.dataa(\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout ),
	.datab(\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[13]~24_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[13]~25_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[13]~25 .lut_mask = 16'hFB40;
defparam \ID_Registers|Read_Data_2_ID[13]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N22
cycloneive_lcell_comb \Forward_D_mux|Forward_D_out[13]~12 (
// Equation(s):
// \Forward_D_mux|Forward_D_out[13]~12_combout  = (\Data_Forwarding_unit|Forward_D~3_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [13])) # (!\Data_Forwarding_unit|Forward_D~3_combout  & ((\ID_Registers|Read_Data_2_ID[13]~25_combout )))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [13]),
	.datab(\Data_Forwarding_unit|Forward_D~3_combout ),
	.datac(gnd),
	.datad(\ID_Registers|Read_Data_2_ID[13]~25_combout ),
	.cin(gnd),
	.combout(\Forward_D_mux|Forward_D_out[13]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Forward_D_mux|Forward_D_out[13]~12 .lut_mask = 16'hBB88;
defparam \Forward_D_mux|Forward_D_out[13]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N23
dffeas \ID_Registers|register_rtl_1_bypass[36] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|register_rtl_1_bypass[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_1_bypass [36]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[36] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_1_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N24
cycloneive_lcell_comb \Forward_D_mux|Forward_D_out[12]~13 (
// Equation(s):
// \Forward_D_mux|Forward_D_out[12]~13_combout  = (\Data_Forwarding_unit|Forward_D~3_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [12])) # (!\Data_Forwarding_unit|Forward_D~3_combout  & ((\ID_Registers|Read_Data_2_ID[12]~27_combout )))

	.dataa(\Data_Forwarding_unit|Forward_D~3_combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [12]),
	.datac(gnd),
	.datad(\ID_Registers|Read_Data_2_ID[12]~27_combout ),
	.cin(gnd),
	.combout(\Forward_D_mux|Forward_D_out[12]~13_combout ),
	.cout());
// synopsys translate_off
defparam \Forward_D_mux|Forward_D_out[12]~13 .lut_mask = 16'hDD88;
defparam \Forward_D_mux|Forward_D_out[12]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N0
cycloneive_lcell_comb \ID_Comparator|Equal0~7 (
// Equation(s):
// \ID_Comparator|Equal0~7_combout  = (\Forward_C_mux|Forward_C_out[12]~12_combout  & (\Forward_D_mux|Forward_D_out[12]~13_combout  & (\Forward_D_mux|Forward_D_out[13]~12_combout  $ (!\Forward_C_mux|Forward_C_out[13]~13_combout )))) # 
// (!\Forward_C_mux|Forward_C_out[12]~12_combout  & (!\Forward_D_mux|Forward_D_out[12]~13_combout  & (\Forward_D_mux|Forward_D_out[13]~12_combout  $ (!\Forward_C_mux|Forward_C_out[13]~13_combout ))))

	.dataa(\Forward_C_mux|Forward_C_out[12]~12_combout ),
	.datab(\Forward_D_mux|Forward_D_out[12]~13_combout ),
	.datac(\Forward_D_mux|Forward_D_out[13]~12_combout ),
	.datad(\Forward_C_mux|Forward_C_out[13]~13_combout ),
	.cin(gnd),
	.combout(\ID_Comparator|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Comparator|Equal0~7 .lut_mask = 16'h9009;
defparam \ID_Comparator|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N18
cycloneive_lcell_comb \Forward_C_mux|Forward_C_out[14]~14 (
// Equation(s):
// \Forward_C_mux|Forward_C_out[14]~14_combout  = (\Data_Forwarding_unit|Forward_C~4_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [14])) # (!\Data_Forwarding_unit|Forward_C~4_combout  & ((\ID_Registers|Read_Data_1_ID[14]~29_combout )))

	.dataa(gnd),
	.datab(\Data_Forwarding_unit|Forward_C~4_combout ),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [14]),
	.datad(\ID_Registers|Read_Data_1_ID[14]~29_combout ),
	.cin(gnd),
	.combout(\Forward_C_mux|Forward_C_out[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Forward_C_mux|Forward_C_out[14]~14 .lut_mask = 16'hF3C0;
defparam \Forward_C_mux|Forward_C_out[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N20
cycloneive_lcell_comb \Forward_C_mux|Forward_C_out[15]~15 (
// Equation(s):
// \Forward_C_mux|Forward_C_out[15]~15_combout  = (\Data_Forwarding_unit|Forward_C~4_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [15])) # (!\Data_Forwarding_unit|Forward_C~4_combout  & ((\ID_Registers|Read_Data_1_ID[15]~31_combout )))

	.dataa(gnd),
	.datab(\Data_Forwarding_unit|Forward_C~4_combout ),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [15]),
	.datad(\ID_Registers|Read_Data_1_ID[15]~31_combout ),
	.cin(gnd),
	.combout(\Forward_C_mux|Forward_C_out[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \Forward_C_mux|Forward_C_out[15]~15 .lut_mask = 16'hF3C0;
defparam \Forward_C_mux|Forward_C_out[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N30
cycloneive_lcell_comb \Forward_D_mux|Forward_D_out[15]~14 (
// Equation(s):
// \Forward_D_mux|Forward_D_out[15]~14_combout  = (\Data_Forwarding_unit|Forward_D~3_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [15])) # (!\Data_Forwarding_unit|Forward_D~3_combout  & ((\ID_Registers|Read_Data_2_ID[15]~29_combout )))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [15]),
	.datab(gnd),
	.datac(\Data_Forwarding_unit|Forward_D~3_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[15]~29_combout ),
	.cin(gnd),
	.combout(\Forward_D_mux|Forward_D_out[15]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Forward_D_mux|Forward_D_out[15]~14 .lut_mask = 16'hAFA0;
defparam \Forward_D_mux|Forward_D_out[15]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y39_N29
dffeas \ID_Registers|register_rtl_1_bypass[39] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|register_rtl_1_bypass[39]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_1_bypass [39]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[39] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_1_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N20
cycloneive_lcell_comb \Forward_D_mux|Forward_D_out[14]~15 (
// Equation(s):
// \Forward_D_mux|Forward_D_out[14]~15_combout  = (\Data_Forwarding_unit|Forward_D~3_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [14])) # (!\Data_Forwarding_unit|Forward_D~3_combout  & ((\ID_Registers|Read_Data_2_ID[14]~31_combout )))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [14]),
	.datab(\Data_Forwarding_unit|Forward_D~3_combout ),
	.datac(gnd),
	.datad(\ID_Registers|Read_Data_2_ID[14]~31_combout ),
	.cin(gnd),
	.combout(\Forward_D_mux|Forward_D_out[14]~15_combout ),
	.cout());
// synopsys translate_off
defparam \Forward_D_mux|Forward_D_out[14]~15 .lut_mask = 16'hBB88;
defparam \Forward_D_mux|Forward_D_out[14]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N0
cycloneive_lcell_comb \ID_Comparator|Equal0~8 (
// Equation(s):
// \ID_Comparator|Equal0~8_combout  = (\Forward_D_mux|Forward_D_out[14]~15_combout  & (\Forward_C_mux|Forward_C_out[14]~14_combout  & (\Forward_C_mux|Forward_C_out[15]~15_combout  $ (!\Forward_D_mux|Forward_D_out[15]~14_combout )))) # 
// (!\Forward_D_mux|Forward_D_out[14]~15_combout  & (!\Forward_C_mux|Forward_C_out[14]~14_combout  & (\Forward_C_mux|Forward_C_out[15]~15_combout  $ (!\Forward_D_mux|Forward_D_out[15]~14_combout ))))

	.dataa(\Forward_D_mux|Forward_D_out[14]~15_combout ),
	.datab(\Forward_C_mux|Forward_C_out[15]~15_combout ),
	.datac(\Forward_D_mux|Forward_D_out[15]~14_combout ),
	.datad(\Forward_C_mux|Forward_C_out[14]~14_combout ),
	.cin(gnd),
	.combout(\ID_Comparator|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Comparator|Equal0~8 .lut_mask = 16'h8241;
defparam \ID_Comparator|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N26
cycloneive_lcell_comb \ID_Comparator|Equal0~9 (
// Equation(s):
// \ID_Comparator|Equal0~9_combout  = (\ID_Comparator|Equal0~6_combout  & (\ID_Comparator|Equal0~7_combout  & (\ID_Comparator|Equal0~5_combout  & \ID_Comparator|Equal0~8_combout )))

	.dataa(\ID_Comparator|Equal0~6_combout ),
	.datab(\ID_Comparator|Equal0~7_combout ),
	.datac(\ID_Comparator|Equal0~5_combout ),
	.datad(\ID_Comparator|Equal0~8_combout ),
	.cin(gnd),
	.combout(\ID_Comparator|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Comparator|Equal0~9 .lut_mask = 16'h8000;
defparam \ID_Comparator|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y38_N9
dffeas \ID_Registers|register_rtl_0_bypass[44] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|register_rtl_0_bypass[44]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_0_bypass [44]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[44] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_0_bypass[44] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y38_N11
dffeas \ID_Registers|register_rtl_0_bypass[46] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|register_rtl_0_bypass[46]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_0_bypass [46]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[46] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_0_bypass[46] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N26
cycloneive_lcell_comb \Forward_C_mux|Forward_C_out[17]~17 (
// Equation(s):
// \Forward_C_mux|Forward_C_out[17]~17_combout  = (\Data_Forwarding_unit|Forward_C~4_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [17])) # (!\Data_Forwarding_unit|Forward_C~4_combout  & ((\ID_Registers|Read_Data_1_ID[17]~35_combout )))

	.dataa(gnd),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [17]),
	.datac(\Data_Forwarding_unit|Forward_C~4_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[17]~35_combout ),
	.cin(gnd),
	.combout(\Forward_C_mux|Forward_C_out[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \Forward_C_mux|Forward_C_out[17]~17 .lut_mask = 16'hCFC0;
defparam \Forward_C_mux|Forward_C_out[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y38_N17
dffeas \ID_Registers|register_rtl_1_bypass[46] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|register_rtl_1_bypass[46]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_1_bypass [46]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[46] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_1_bypass[46] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y38_N15
dffeas \ID_Registers|register_rtl_1_bypass[44] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|register_rtl_1_bypass[44]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_1_bypass [44]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[44] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_1_bypass[44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N2
cycloneive_lcell_comb \Forward_C_mux|Forward_C_out[18]~18 (
// Equation(s):
// \Forward_C_mux|Forward_C_out[18]~18_combout  = (\Data_Forwarding_unit|Forward_C~4_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [18])) # (!\Data_Forwarding_unit|Forward_C~4_combout  & ((\ID_Registers|Read_Data_1_ID[18]~37_combout )))

	.dataa(\Data_Forwarding_unit|Forward_C~4_combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [18]),
	.datac(gnd),
	.datad(\ID_Registers|Read_Data_1_ID[18]~37_combout ),
	.cin(gnd),
	.combout(\Forward_C_mux|Forward_C_out[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \Forward_C_mux|Forward_C_out[18]~18 .lut_mask = 16'hDD88;
defparam \Forward_C_mux|Forward_C_out[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N10
cycloneive_lcell_comb \Forward_C_mux|Forward_C_out[19]~19 (
// Equation(s):
// \Forward_C_mux|Forward_C_out[19]~19_combout  = (\Data_Forwarding_unit|Forward_C~4_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [19]))) # (!\Data_Forwarding_unit|Forward_C~4_combout  & (\ID_Registers|Read_Data_1_ID[19]~39_combout ))

	.dataa(\Data_Forwarding_unit|Forward_C~4_combout ),
	.datab(\ID_Registers|Read_Data_1_ID[19]~39_combout ),
	.datac(gnd),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [19]),
	.cin(gnd),
	.combout(\Forward_C_mux|Forward_C_out[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \Forward_C_mux|Forward_C_out[19]~19 .lut_mask = 16'hEE44;
defparam \Forward_C_mux|Forward_C_out[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y36_N17
dffeas \ID_Registers|register_rtl_1_bypass[49] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_1_bypass [49]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[49] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_1_bypass[49] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y36_N25
dffeas \ID_Registers|register_rtl_1_bypass[50] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|register_rtl_1_bypass[50]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_1_bypass [50]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[50] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_1_bypass[50] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N16
cycloneive_lcell_comb \ID_Registers|Read_Data_2_ID[19]~36 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[19]~36_combout  = (\ID_Registers|register~7_combout  & (((\ID_Registers|register_rtl_1_bypass [49])))) # (!\ID_Registers|register~7_combout  & ((\ID_Registers|register_rtl_1_bypass [50] & 
// ((\ID_Registers|register_rtl_1|auto_generated|ram_block1a19 ))) # (!\ID_Registers|register_rtl_1_bypass [50] & (\ID_Registers|register_rtl_1_bypass [49]))))

	.dataa(\ID_Registers|register~7_combout ),
	.datab(\ID_Registers|register_rtl_1_bypass [50]),
	.datac(\ID_Registers|register_rtl_1_bypass [49]),
	.datad(\ID_Registers|register_rtl_1|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[19]~36_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[19]~36 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_2_ID[19]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N10
cycloneive_lcell_comb \ID_Registers|Read_Data_2_ID[19]~37 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[19]~37_combout  = (\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & ((\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & ((\ID_Registers|Read_Data_2_ID[19]~36_combout ))) # 
// (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout )))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & (((\ID_Registers|Read_Data_2_ID[19]~36_combout ))))

	.dataa(\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout ),
	.datab(\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[19]~36_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[19]~37_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[19]~37 .lut_mask = 16'hFD20;
defparam \ID_Registers|Read_Data_2_ID[19]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N0
cycloneive_lcell_comb \Forward_D_mux|Forward_D_out[19]~18 (
// Equation(s):
// \Forward_D_mux|Forward_D_out[19]~18_combout  = (\Data_Forwarding_unit|Forward_D~3_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [19])) # (!\Data_Forwarding_unit|Forward_D~3_combout  & ((\ID_Registers|Read_Data_2_ID[19]~37_combout )))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [19]),
	.datab(\Data_Forwarding_unit|Forward_D~3_combout ),
	.datac(gnd),
	.datad(\ID_Registers|Read_Data_2_ID[19]~37_combout ),
	.cin(gnd),
	.combout(\Forward_D_mux|Forward_D_out[19]~18_combout ),
	.cout());
// synopsys translate_off
defparam \Forward_D_mux|Forward_D_out[19]~18 .lut_mask = 16'hBB88;
defparam \Forward_D_mux|Forward_D_out[19]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N22
cycloneive_lcell_comb \Forward_D_mux|Forward_D_out[18]~19 (
// Equation(s):
// \Forward_D_mux|Forward_D_out[18]~19_combout  = (\Data_Forwarding_unit|Forward_D~3_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [18])) # (!\Data_Forwarding_unit|Forward_D~3_combout  & ((\ID_Registers|Read_Data_2_ID[18]~39_combout )))

	.dataa(gnd),
	.datab(\Data_Forwarding_unit|Forward_D~3_combout ),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [18]),
	.datad(\ID_Registers|Read_Data_2_ID[18]~39_combout ),
	.cin(gnd),
	.combout(\Forward_D_mux|Forward_D_out[18]~19_combout ),
	.cout());
// synopsys translate_off
defparam \Forward_D_mux|Forward_D_out[18]~19 .lut_mask = 16'hF3C0;
defparam \Forward_D_mux|Forward_D_out[18]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N16
cycloneive_lcell_comb \ID_Comparator|Equal0~11 (
// Equation(s):
// \ID_Comparator|Equal0~11_combout  = (\Forward_C_mux|Forward_C_out[18]~18_combout  & (\Forward_D_mux|Forward_D_out[18]~19_combout  & (\Forward_C_mux|Forward_C_out[19]~19_combout  $ (!\Forward_D_mux|Forward_D_out[19]~18_combout )))) # 
// (!\Forward_C_mux|Forward_C_out[18]~18_combout  & (!\Forward_D_mux|Forward_D_out[18]~19_combout  & (\Forward_C_mux|Forward_C_out[19]~19_combout  $ (!\Forward_D_mux|Forward_D_out[19]~18_combout ))))

	.dataa(\Forward_C_mux|Forward_C_out[18]~18_combout ),
	.datab(\Forward_C_mux|Forward_C_out[19]~19_combout ),
	.datac(\Forward_D_mux|Forward_D_out[18]~19_combout ),
	.datad(\Forward_D_mux|Forward_D_out[19]~18_combout ),
	.cin(gnd),
	.combout(\ID_Comparator|Equal0~11_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Comparator|Equal0~11 .lut_mask = 16'h8421;
defparam \ID_Comparator|Equal0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N22
cycloneive_lcell_comb \Forward_C_mux|Forward_C_out[20]~20 (
// Equation(s):
// \Forward_C_mux|Forward_C_out[20]~20_combout  = (\Data_Forwarding_unit|Forward_C~4_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [20])) # (!\Data_Forwarding_unit|Forward_C~4_combout  & ((\ID_Registers|Read_Data_1_ID[20]~41_combout )))

	.dataa(gnd),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [20]),
	.datac(\Data_Forwarding_unit|Forward_C~4_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[20]~41_combout ),
	.cin(gnd),
	.combout(\Forward_C_mux|Forward_C_out[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \Forward_C_mux|Forward_C_out[20]~20 .lut_mask = 16'hCFC0;
defparam \Forward_C_mux|Forward_C_out[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y40_N10
cycloneive_lcell_comb \Forward_C_mux|Forward_C_out[23]~23 (
// Equation(s):
// \Forward_C_mux|Forward_C_out[23]~23_combout  = (\Data_Forwarding_unit|Forward_C~4_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [23])) # (!\Data_Forwarding_unit|Forward_C~4_combout  & ((\ID_Registers|Read_Data_1_ID[23]~47_combout )))

	.dataa(gnd),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [23]),
	.datac(\Data_Forwarding_unit|Forward_C~4_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[23]~47_combout ),
	.cin(gnd),
	.combout(\Forward_C_mux|Forward_C_out[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \Forward_C_mux|Forward_C_out[23]~23 .lut_mask = 16'hCFC0;
defparam \Forward_C_mux|Forward_C_out[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y41_N13
dffeas \ID_Registers|register_rtl_0_bypass[60] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|register_rtl_0_bypass[60]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_0_bypass [60]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[60] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_0_bypass[60] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y42_N11
dffeas \ID_Registers|register_rtl_1_bypass[61] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_1_bypass [61]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[61] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_1_bypass[61] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y42_N1
dffeas \ID_Registers|register_rtl_1_bypass[62] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|register_rtl_1_bypass[62]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_1_bypass [62]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[62] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_1_bypass[62] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N10
cycloneive_lcell_comb \ID_Registers|Read_Data_2_ID[25]~48 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[25]~48_combout  = (\ID_Registers|register~7_combout  & (((\ID_Registers|register_rtl_1_bypass [61])))) # (!\ID_Registers|register~7_combout  & ((\ID_Registers|register_rtl_1_bypass [62] & 
// ((\ID_Registers|register_rtl_1|auto_generated|ram_block1a25 ))) # (!\ID_Registers|register_rtl_1_bypass [62] & (\ID_Registers|register_rtl_1_bypass [61]))))

	.dataa(\ID_Registers|register~7_combout ),
	.datab(\ID_Registers|register_rtl_1_bypass [62]),
	.datac(\ID_Registers|register_rtl_1_bypass [61]),
	.datad(\ID_Registers|register_rtl_1|auto_generated|ram_block1a25 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[25]~48_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[25]~48 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_2_ID[25]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N22
cycloneive_lcell_comb \ID_Registers|Read_Data_2_ID[25]~49 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[25]~49_combout  = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & (((\ID_Registers|Read_Data_2_ID[25]~48_combout )))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & 
// ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout )) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & ((\ID_Registers|Read_Data_2_ID[25]~48_combout )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout ),
	.datab(\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout ),
	.datac(\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[25]~48_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[25]~49_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[25]~49 .lut_mask = 16'hEF20;
defparam \ID_Registers|Read_Data_2_ID[25]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N22
cycloneive_lcell_comb \Forward_D_mux|Forward_D_out[25]~24 (
// Equation(s):
// \Forward_D_mux|Forward_D_out[25]~24_combout  = (\Data_Forwarding_unit|Forward_D~3_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [25])) # (!\Data_Forwarding_unit|Forward_D~3_combout  & ((\ID_Registers|Read_Data_2_ID[25]~49_combout )))

	.dataa(gnd),
	.datab(\Data_Forwarding_unit|Forward_D~3_combout ),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [25]),
	.datad(\ID_Registers|Read_Data_2_ID[25]~49_combout ),
	.cin(gnd),
	.combout(\Forward_D_mux|Forward_D_out[25]~24_combout ),
	.cout());
// synopsys translate_off
defparam \Forward_D_mux|Forward_D_out[25]~24 .lut_mask = 16'hF3C0;
defparam \Forward_D_mux|Forward_D_out[25]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y37_N23
dffeas \ID_Registers|register_rtl_0_bypass[66] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|register_rtl_0_bypass[66]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_0_bypass [66]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[66] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_0_bypass[66] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y40_N6
cycloneive_lcell_comb \Forward_D_mux|Forward_D_out[27]~26 (
// Equation(s):
// \Forward_D_mux|Forward_D_out[27]~26_combout  = (\Data_Forwarding_unit|Forward_D~3_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [27])) # (!\Data_Forwarding_unit|Forward_D~3_combout  & ((\ID_Registers|Read_Data_2_ID[27]~53_combout )))

	.dataa(gnd),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [27]),
	.datac(\Data_Forwarding_unit|Forward_D~3_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[27]~53_combout ),
	.cin(gnd),
	.combout(\Forward_D_mux|Forward_D_out[27]~26_combout ),
	.cout());
// synopsys translate_off
defparam \Forward_D_mux|Forward_D_out[27]~26 .lut_mask = 16'hCFC0;
defparam \Forward_D_mux|Forward_D_out[27]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N17
dffeas \ID_Registers|register_rtl_1_bypass[63] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_1_bypass [63]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[63] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_1_bypass[63] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y38_N27
dffeas \ID_Registers|register_rtl_1_bypass[64] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|register_rtl_1_bypass[64]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_1_bypass [64]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[64] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_1_bypass[64] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N16
cycloneive_lcell_comb \ID_Registers|Read_Data_2_ID[26]~54 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[26]~54_combout  = (\ID_Registers|register_rtl_1_bypass [64] & ((\ID_Registers|register~7_combout  & (\ID_Registers|register_rtl_1_bypass [63])) # (!\ID_Registers|register~7_combout  & 
// ((\ID_Registers|register_rtl_1|auto_generated|ram_block1a26 ))))) # (!\ID_Registers|register_rtl_1_bypass [64] & (((\ID_Registers|register_rtl_1_bypass [63]))))

	.dataa(\ID_Registers|register_rtl_1_bypass [64]),
	.datab(\ID_Registers|register~7_combout ),
	.datac(\ID_Registers|register_rtl_1_bypass [63]),
	.datad(\ID_Registers|register_rtl_1|auto_generated|ram_block1a26 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[26]~54_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[26]~54 .lut_mask = 16'hF2D0;
defparam \ID_Registers|Read_Data_2_ID[26]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N11
dffeas \ID_Registers|register_rtl_0_bypass[68] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|register_rtl_0_bypass[68]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_0_bypass [68]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[68] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_0_bypass[68] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N24
cycloneive_lcell_comb \Forward_C_mux|Forward_C_out[28]~28 (
// Equation(s):
// \Forward_C_mux|Forward_C_out[28]~28_combout  = (\Data_Forwarding_unit|Forward_C~4_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [28]))) # (!\Data_Forwarding_unit|Forward_C~4_combout  & (\ID_Registers|Read_Data_1_ID[28]~57_combout ))

	.dataa(gnd),
	.datab(\ID_Registers|Read_Data_1_ID[28]~57_combout ),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [28]),
	.datad(\Data_Forwarding_unit|Forward_C~4_combout ),
	.cin(gnd),
	.combout(\Forward_C_mux|Forward_C_out[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \Forward_C_mux|Forward_C_out[28]~28 .lut_mask = 16'hF0CC;
defparam \Forward_C_mux|Forward_C_out[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N14
cycloneive_lcell_comb \Forward_C_mux|Forward_C_out[29]~29 (
// Equation(s):
// \Forward_C_mux|Forward_C_out[29]~29_combout  = (\Data_Forwarding_unit|Forward_C~4_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [29])) # (!\Data_Forwarding_unit|Forward_C~4_combout  & ((\ID_Registers|Read_Data_1_ID[29]~59_combout )))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [29]),
	.datab(gnd),
	.datac(\ID_Registers|Read_Data_1_ID[29]~59_combout ),
	.datad(\Data_Forwarding_unit|Forward_C~4_combout ),
	.cin(gnd),
	.combout(\Forward_C_mux|Forward_C_out[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \Forward_C_mux|Forward_C_out[29]~29 .lut_mask = 16'hAAF0;
defparam \Forward_C_mux|Forward_C_out[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y39_N1
dffeas \ID_Registers|register_rtl_1_bypass[69] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_1_bypass [69]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[69] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_1_bypass[69] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y39_N15
dffeas \ID_Registers|register_rtl_1_bypass[70] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|register_rtl_1_bypass[70]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_1_bypass [70]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[70] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_1_bypass[70] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N0
cycloneive_lcell_comb \ID_Registers|Read_Data_2_ID[29]~56 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[29]~56_combout  = (\ID_Registers|register~7_combout  & (((\ID_Registers|register_rtl_1_bypass [69])))) # (!\ID_Registers|register~7_combout  & ((\ID_Registers|register_rtl_1_bypass [70] & 
// ((\ID_Registers|register_rtl_1|auto_generated|ram_block1a29 ))) # (!\ID_Registers|register_rtl_1_bypass [70] & (\ID_Registers|register_rtl_1_bypass [69]))))

	.dataa(\ID_Registers|register~7_combout ),
	.datab(\ID_Registers|register_rtl_1_bypass [70]),
	.datac(\ID_Registers|register_rtl_1_bypass [69]),
	.datad(\ID_Registers|register_rtl_1|auto_generated|ram_block1a29 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[29]~56_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[29]~56 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_2_ID[29]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N12
cycloneive_lcell_comb \ID_Registers|Read_Data_2_ID[29]~57 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[29]~57_combout  = (\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & ((\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & ((\ID_Registers|Read_Data_2_ID[29]~56_combout ))) # 
// (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout )))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & (((\ID_Registers|Read_Data_2_ID[29]~56_combout ))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout ),
	.datab(\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout ),
	.datac(\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[29]~56_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[29]~57_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[29]~57 .lut_mask = 16'hFB08;
defparam \ID_Registers|Read_Data_2_ID[29]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N28
cycloneive_lcell_comb \Forward_D_mux|Forward_D_out[29]~28 (
// Equation(s):
// \Forward_D_mux|Forward_D_out[29]~28_combout  = (\Data_Forwarding_unit|Forward_D~3_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [29])) # (!\Data_Forwarding_unit|Forward_D~3_combout  & ((\ID_Registers|Read_Data_2_ID[29]~57_combout )))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [29]),
	.datab(gnd),
	.datac(\Data_Forwarding_unit|Forward_D~3_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[29]~57_combout ),
	.cin(gnd),
	.combout(\Forward_D_mux|Forward_D_out[29]~28_combout ),
	.cout());
// synopsys translate_off
defparam \Forward_D_mux|Forward_D_out[29]~28 .lut_mask = 16'hAFA0;
defparam \Forward_D_mux|Forward_D_out[29]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y38_N17
dffeas \ID_Registers|register_rtl_1_bypass[67] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_1_bypass [67]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[67] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_1_bypass[67] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y38_N13
dffeas \ID_Registers|register_rtl_1_bypass[68] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|register_rtl_1_bypass[68]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_1_bypass [68]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[68] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_1_bypass[68] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N16
cycloneive_lcell_comb \ID_Registers|Read_Data_2_ID[28]~58 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[28]~58_combout  = (\ID_Registers|register~7_combout  & (((\ID_Registers|register_rtl_1_bypass [67])))) # (!\ID_Registers|register~7_combout  & ((\ID_Registers|register_rtl_1_bypass [68] & 
// (\ID_Registers|register_rtl_1|auto_generated|ram_block1a28 )) # (!\ID_Registers|register_rtl_1_bypass [68] & ((\ID_Registers|register_rtl_1_bypass [67])))))

	.dataa(\ID_Registers|register~7_combout ),
	.datab(\ID_Registers|register_rtl_1|auto_generated|ram_block1a28 ),
	.datac(\ID_Registers|register_rtl_1_bypass [67]),
	.datad(\ID_Registers|register_rtl_1_bypass [68]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[28]~58_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[28]~58 .lut_mask = 16'hE4F0;
defparam \ID_Registers|Read_Data_2_ID[28]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N20
cycloneive_lcell_comb \ID_Registers|Read_Data_2_ID[28]~59 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[28]~59_combout  = (\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & ((\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & ((\ID_Registers|Read_Data_2_ID[28]~58_combout ))) # 
// (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout )))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & (((\ID_Registers|Read_Data_2_ID[28]~58_combout ))))

	.dataa(\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout ),
	.datab(\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[28]~58_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[28]~59_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[28]~59 .lut_mask = 16'hFD20;
defparam \ID_Registers|Read_Data_2_ID[28]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N10
cycloneive_lcell_comb \Forward_D_mux|Forward_D_out[28]~29 (
// Equation(s):
// \Forward_D_mux|Forward_D_out[28]~29_combout  = (\Data_Forwarding_unit|Forward_D~3_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [28])) # (!\Data_Forwarding_unit|Forward_D~3_combout  & ((\ID_Registers|Read_Data_2_ID[28]~59_combout )))

	.dataa(\Data_Forwarding_unit|Forward_D~3_combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [28]),
	.datac(gnd),
	.datad(\ID_Registers|Read_Data_2_ID[28]~59_combout ),
	.cin(gnd),
	.combout(\Forward_D_mux|Forward_D_out[28]~29_combout ),
	.cout());
// synopsys translate_off
defparam \Forward_D_mux|Forward_D_out[28]~29 .lut_mask = 16'hDD88;
defparam \Forward_D_mux|Forward_D_out[28]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N6
cycloneive_lcell_comb \ID_Comparator|Equal0~17 (
// Equation(s):
// \ID_Comparator|Equal0~17_combout  = (\Forward_D_mux|Forward_D_out[28]~29_combout  & (\Forward_C_mux|Forward_C_out[28]~28_combout  & (\Forward_C_mux|Forward_C_out[29]~29_combout  $ (!\Forward_D_mux|Forward_D_out[29]~28_combout )))) # 
// (!\Forward_D_mux|Forward_D_out[28]~29_combout  & (!\Forward_C_mux|Forward_C_out[28]~28_combout  & (\Forward_C_mux|Forward_C_out[29]~29_combout  $ (!\Forward_D_mux|Forward_D_out[29]~28_combout ))))

	.dataa(\Forward_D_mux|Forward_D_out[28]~29_combout ),
	.datab(\Forward_C_mux|Forward_C_out[28]~28_combout ),
	.datac(\Forward_C_mux|Forward_C_out[29]~29_combout ),
	.datad(\Forward_D_mux|Forward_D_out[29]~28_combout ),
	.cin(gnd),
	.combout(\ID_Comparator|Equal0~17_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Comparator|Equal0~17 .lut_mask = 16'h9009;
defparam \ID_Comparator|Equal0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y42_N11
dffeas \ID_Registers|register_rtl_0_bypass[74] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|register_rtl_0_bypass[74]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_0_bypass [74]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[74] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_0_bypass[74] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y42_N17
dffeas \ID_Registers|register_rtl_1_bypass[73] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_1_bypass [73]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[73] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_1_bypass[73] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y42_N29
dffeas \ID_Registers|register_rtl_1_bypass[74] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|register_rtl_1_bypass[74]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_1_bypass [74]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[74] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_1_bypass[74] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y42_N16
cycloneive_lcell_comb \ID_Registers|Read_Data_2_ID[31]~60 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[31]~60_combout  = (\ID_Registers|register_rtl_1_bypass [74] & ((\ID_Registers|register~7_combout  & (\ID_Registers|register_rtl_1_bypass [73])) # (!\ID_Registers|register~7_combout  & 
// ((\ID_Registers|register_rtl_1|auto_generated|ram_block1a31 ))))) # (!\ID_Registers|register_rtl_1_bypass [74] & (((\ID_Registers|register_rtl_1_bypass [73]))))

	.dataa(\ID_Registers|register_rtl_1_bypass [74]),
	.datab(\ID_Registers|register~7_combout ),
	.datac(\ID_Registers|register_rtl_1_bypass [73]),
	.datad(\ID_Registers|register_rtl_1|auto_generated|ram_block1a31 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[31]~60_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[31]~60 .lut_mask = 16'hF2D0;
defparam \ID_Registers|Read_Data_2_ID[31]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y42_N26
cycloneive_lcell_comb \ID_Registers|Read_Data_2_ID[31]~61 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[31]~61_combout  = (\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & ((\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & ((\ID_Registers|Read_Data_2_ID[31]~60_combout ))) # 
// (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout )))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & (((\ID_Registers|Read_Data_2_ID[31]~60_combout ))))

	.dataa(\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout ),
	.datac(\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[31]~60_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[31]~61_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[31]~61 .lut_mask = 16'hFD08;
defparam \ID_Registers|Read_Data_2_ID[31]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N26
cycloneive_lcell_comb \Forward_D_mux|Forward_D_out[31]~30 (
// Equation(s):
// \Forward_D_mux|Forward_D_out[31]~30_combout  = (\Data_Forwarding_unit|Forward_D~3_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [31])) # (!\Data_Forwarding_unit|Forward_D~3_combout  & ((\ID_Registers|Read_Data_2_ID[31]~61_combout )))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [31]),
	.datab(gnd),
	.datac(\Data_Forwarding_unit|Forward_D~3_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[31]~61_combout ),
	.cin(gnd),
	.combout(\Forward_D_mux|Forward_D_out[31]~30_combout ),
	.cout());
// synopsys translate_off
defparam \Forward_D_mux|Forward_D_out[31]~30 .lut_mask = 16'hAFA0;
defparam \Forward_D_mux|Forward_D_out[31]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N22
cycloneive_lcell_comb \IF_Flush_mux|Instruction_IF[0]~2 (
// Equation(s):
// \IF_Flush_mux|Instruction_IF[0]~2_combout  = (\IF_PC_Reg|PC_IF [6]) # ((\IF_PC_Reg|PC_IF [2] & ((\IF_PC_Reg|PC_IF [7]))) # (!\IF_PC_Reg|PC_IF [2] & (\IF_PC_Reg|PC_IF [3])))

	.dataa(\IF_PC_Reg|PC_IF [2]),
	.datab(\IF_PC_Reg|PC_IF [3]),
	.datac(\IF_PC_Reg|PC_IF [6]),
	.datad(\IF_PC_Reg|PC_IF [7]),
	.cin(gnd),
	.combout(\IF_Flush_mux|Instruction_IF[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Flush_mux|Instruction_IF[0]~2 .lut_mask = 16'hFEF4;
defparam \IF_Flush_mux|Instruction_IF[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N12
cycloneive_lcell_comb \IF_Instruction_Memory|memory~0 (
// Equation(s):
// \IF_Instruction_Memory|memory~0_combout  = (\IF_PC_Reg|PC_IF [5] & \IF_PC_Reg|PC_IF [2])

	.dataa(\IF_PC_Reg|PC_IF [5]),
	.datab(gnd),
	.datac(\IF_PC_Reg|PC_IF [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|memory~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|memory~0 .lut_mask = 16'hA0A0;
defparam \IF_Instruction_Memory|memory~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N8
cycloneive_lcell_comb \IF_Instruction_Memory|memory~3 (
// Equation(s):
// \IF_Instruction_Memory|memory~3_combout  = (\IF_PC_Reg|PC_IF [3] & ((\IF_PC_Reg|PC_IF [2] & (\IF_PC_Reg|PC_IF [0] & \IF_PC_Reg|PC_IF [5])) # (!\IF_PC_Reg|PC_IF [2] & (!\IF_PC_Reg|PC_IF [0] & !\IF_PC_Reg|PC_IF [5]))))

	.dataa(\IF_PC_Reg|PC_IF [2]),
	.datab(\IF_PC_Reg|PC_IF [0]),
	.datac(\IF_PC_Reg|PC_IF [5]),
	.datad(\IF_PC_Reg|PC_IF [3]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|memory~3_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|memory~3 .lut_mask = 16'h8100;
defparam \IF_Instruction_Memory|memory~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N24
cycloneive_lcell_comb \IF_Instruction_Memory|memory~8 (
// Equation(s):
// \IF_Instruction_Memory|memory~8_combout  = (!\IF_PC_Reg|PC_IF [0] & !\IF_PC_Reg|PC_IF [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\IF_PC_Reg|PC_IF [0]),
	.datad(\IF_PC_Reg|PC_IF [6]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|memory~8_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|memory~8 .lut_mask = 16'h000F;
defparam \IF_Instruction_Memory|memory~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N30
cycloneive_lcell_comb \IF_Instruction_Memory|memory~9 (
// Equation(s):
// \IF_Instruction_Memory|memory~9_combout  = (!\IF_PC_Reg|PC_IF [4] & ((\IF_PC_Reg|PC_IF [3] & (!\IF_PC_Reg|PC_IF [2] & !\IF_PC_Reg|PC_IF [7])) # (!\IF_PC_Reg|PC_IF [3] & (\IF_PC_Reg|PC_IF [2] & \IF_PC_Reg|PC_IF [7]))))

	.dataa(\IF_PC_Reg|PC_IF [3]),
	.datab(\IF_PC_Reg|PC_IF [2]),
	.datac(\IF_PC_Reg|PC_IF [7]),
	.datad(\IF_PC_Reg|PC_IF [4]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|memory~9_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|memory~9 .lut_mask = 16'h0042;
defparam \IF_Instruction_Memory|memory~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N16
cycloneive_lcell_comb \IF_Instruction_Memory|memory~10 (
// Equation(s):
// \IF_Instruction_Memory|memory~10_combout  = (\IF_PC_Reg|PC_IF [7] & (\IF_PC_Reg|PC_IF [0] & (\IF_PC_Reg|PC_IF [6] & \IF_PC_Reg|PC_IF [2])))

	.dataa(\IF_PC_Reg|PC_IF [7]),
	.datab(\IF_PC_Reg|PC_IF [0]),
	.datac(\IF_PC_Reg|PC_IF [6]),
	.datad(\IF_PC_Reg|PC_IF [2]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|memory~10_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|memory~10 .lut_mask = 16'h8000;
defparam \IF_Instruction_Memory|memory~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N26
cycloneive_lcell_comb \IF_Instruction_Memory|memory~11 (
// Equation(s):
// \IF_Instruction_Memory|memory~11_combout  = (\IF_Instruction_Memory|memory~9_combout  & ((\IF_Instruction_Memory|memory~8_combout ) # ((\IF_Instruction_Memory|memory~10_combout  & \IF_Instruction_Memory|memory~4_combout )))) # 
// (!\IF_Instruction_Memory|memory~9_combout  & (\IF_Instruction_Memory|memory~10_combout  & (\IF_Instruction_Memory|memory~4_combout )))

	.dataa(\IF_Instruction_Memory|memory~9_combout ),
	.datab(\IF_Instruction_Memory|memory~10_combout ),
	.datac(\IF_Instruction_Memory|memory~4_combout ),
	.datad(\IF_Instruction_Memory|memory~8_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|memory~11_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|memory~11 .lut_mask = 16'hEAC0;
defparam \IF_Instruction_Memory|memory~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N20
cycloneive_lcell_comb \IF_Flush_mux|Instruction_IF[29]~22 (
// Equation(s):
// \IF_Flush_mux|Instruction_IF[29]~22_combout  = (!\IF_PC_Reg|PC_IF [4] & (!\IF_PC_Reg|PC_IF [2] & !\IF_PC_Reg|PC_IF [3]))

	.dataa(\IF_PC_Reg|PC_IF [4]),
	.datab(gnd),
	.datac(\IF_PC_Reg|PC_IF [2]),
	.datad(\IF_PC_Reg|PC_IF [3]),
	.cin(gnd),
	.combout(\IF_Flush_mux|Instruction_IF[29]~22_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Flush_mux|Instruction_IF[29]~22 .lut_mask = 16'h0005;
defparam \IF_Flush_mux|Instruction_IF[29]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N14
cycloneive_lcell_comb \IF_Instruction_Memory|memory~24 (
// Equation(s):
// \IF_Instruction_Memory|memory~24_combout  = (\IF_PC_Reg|PC_IF [7] & (!\IF_PC_Reg|PC_IF [4] & (\IF_PC_Reg|PC_IF [3] $ (\IF_PC_Reg|PC_IF [2]))))

	.dataa(\IF_PC_Reg|PC_IF [7]),
	.datab(\IF_PC_Reg|PC_IF [4]),
	.datac(\IF_PC_Reg|PC_IF [3]),
	.datad(\IF_PC_Reg|PC_IF [2]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|memory~24_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|memory~24 .lut_mask = 16'h0220;
defparam \IF_Instruction_Memory|memory~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N0
cycloneive_lcell_comb \IF_Instruction_Memory|memory~31 (
// Equation(s):
// \IF_Instruction_Memory|memory~31_combout  = \IF_PC_Reg|PC_IF [7] $ (((\IF_PC_Reg|PC_IF [3] & ((\IF_PC_Reg|PC_IF [2]) # (!\IF_PC_Reg|PC_IF [4]))) # (!\IF_PC_Reg|PC_IF [3] & (\IF_PC_Reg|PC_IF [4] $ (\IF_PC_Reg|PC_IF [2])))))

	.dataa(\IF_PC_Reg|PC_IF [3]),
	.datab(\IF_PC_Reg|PC_IF [7]),
	.datac(\IF_PC_Reg|PC_IF [4]),
	.datad(\IF_PC_Reg|PC_IF [2]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|memory~31_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|memory~31 .lut_mask = 16'h6396;
defparam \IF_Instruction_Memory|memory~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N10
cycloneive_lcell_comb \IF_Flush_mux|Instruction_IF[20]~31 (
// Equation(s):
// \IF_Flush_mux|Instruction_IF[20]~31_combout  = (!\IF_PC_Reg|PC_IF [4] & (\IF_PC_Reg|PC_IF [7] & (!\IF_PC_Reg|PC_IF [2] & \IF_PC_Reg|PC_IF [6])))

	.dataa(\IF_PC_Reg|PC_IF [4]),
	.datab(\IF_PC_Reg|PC_IF [7]),
	.datac(\IF_PC_Reg|PC_IF [2]),
	.datad(\IF_PC_Reg|PC_IF [6]),
	.cin(gnd),
	.combout(\IF_Flush_mux|Instruction_IF[20]~31_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Flush_mux|Instruction_IF[20]~31 .lut_mask = 16'h0400;
defparam \IF_Flush_mux|Instruction_IF[20]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N6
cycloneive_lcell_comb \IF_Flush_mux|Instruction_IF[22]~34 (
// Equation(s):
// \IF_Flush_mux|Instruction_IF[22]~34_combout  = (\IF_PC_Reg|PC_IF [6]) # ((\IF_PC_Reg|PC_IF [2] & (\IF_PC_Reg|PC_IF [4] & !\IF_PC_Reg|PC_IF [7])) # (!\IF_PC_Reg|PC_IF [2] & ((\IF_PC_Reg|PC_IF [7]))))

	.dataa(\IF_PC_Reg|PC_IF [2]),
	.datab(\IF_PC_Reg|PC_IF [4]),
	.datac(\IF_PC_Reg|PC_IF [6]),
	.datad(\IF_PC_Reg|PC_IF [7]),
	.cin(gnd),
	.combout(\IF_Flush_mux|Instruction_IF[22]~34_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Flush_mux|Instruction_IF[22]~34 .lut_mask = 16'hF5F8;
defparam \IF_Flush_mux|Instruction_IF[22]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N16
cycloneive_lcell_comb \IF_Flush_mux|Instruction_IF[22]~35 (
// Equation(s):
// \IF_Flush_mux|Instruction_IF[22]~35_combout  = (\IF_PC_Reg|PC_IF [4]) # ((\IF_PC_Reg|PC_IF [2] & ((!\IF_PC_Reg|PC_IF [7]) # (!\IF_PC_Reg|PC_IF [6]))) # (!\IF_PC_Reg|PC_IF [2] & (\IF_PC_Reg|PC_IF [6])))

	.dataa(\IF_PC_Reg|PC_IF [2]),
	.datab(\IF_PC_Reg|PC_IF [4]),
	.datac(\IF_PC_Reg|PC_IF [6]),
	.datad(\IF_PC_Reg|PC_IF [7]),
	.cin(gnd),
	.combout(\IF_Flush_mux|Instruction_IF[22]~35_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Flush_mux|Instruction_IF[22]~35 .lut_mask = 16'hDEFE;
defparam \IF_Flush_mux|Instruction_IF[22]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N2
cycloneive_lcell_comb \IF_Flush_mux|Instruction_IF[22]~36 (
// Equation(s):
// \IF_Flush_mux|Instruction_IF[22]~36_combout  = (\IF_PC_Reg|PC_IF [3] & (!\IF_Flush_mux|Instruction_IF[22]~34_combout  & ((!\IF_PC_Reg|PC_IF [5])))) # (!\IF_PC_Reg|PC_IF [3] & (!\IF_Flush_mux|Instruction_IF[22]~35_combout  & 
// (\IF_Flush_mux|Instruction_IF[22]~34_combout  $ (\IF_PC_Reg|PC_IF [5]))))

	.dataa(\IF_Flush_mux|Instruction_IF[22]~34_combout ),
	.datab(\IF_Flush_mux|Instruction_IF[22]~35_combout ),
	.datac(\IF_PC_Reg|PC_IF [5]),
	.datad(\IF_PC_Reg|PC_IF [3]),
	.cin(gnd),
	.combout(\IF_Flush_mux|Instruction_IF[22]~36_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Flush_mux|Instruction_IF[22]~36 .lut_mask = 16'h0512;
defparam \IF_Flush_mux|Instruction_IF[22]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N30
cycloneive_lcell_comb \IF_Instruction_Memory|memory~33 (
// Equation(s):
// \IF_Instruction_Memory|memory~33_combout  = (\IF_PC_Reg|PC_IF [2] & ((\IF_PC_Reg|PC_IF [7] & ((\IF_PC_Reg|PC_IF [3]))) # (!\IF_PC_Reg|PC_IF [7] & (!\IF_PC_Reg|PC_IF [4] & !\IF_PC_Reg|PC_IF [3])))) # (!\IF_PC_Reg|PC_IF [2] & (\IF_PC_Reg|PC_IF [4] $ 
// (((\IF_PC_Reg|PC_IF [7]) # (\IF_PC_Reg|PC_IF [3])))))

	.dataa(\IF_PC_Reg|PC_IF [7]),
	.datab(\IF_PC_Reg|PC_IF [4]),
	.datac(\IF_PC_Reg|PC_IF [3]),
	.datad(\IF_PC_Reg|PC_IF [2]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|memory~33_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|memory~33 .lut_mask = 16'hA136;
defparam \IF_Instruction_Memory|memory~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N8
cycloneive_lcell_comb \IF_Flush_mux|Instruction_IF[23]~38 (
// Equation(s):
// \IF_Flush_mux|Instruction_IF[23]~38_combout  = (\IF_PC_Reg|PC_IF [5] & (((!\IF_PC_Reg|PC_IF [7] & \IF_Flush_mux|Instruction_IF[29]~22_combout )))) # (!\IF_PC_Reg|PC_IF [5] & (\IF_Instruction_Memory|memory~33_combout ))

	.dataa(\IF_Instruction_Memory|memory~33_combout ),
	.datab(\IF_PC_Reg|PC_IF [5]),
	.datac(\IF_PC_Reg|PC_IF [7]),
	.datad(\IF_Flush_mux|Instruction_IF[29]~22_combout ),
	.cin(gnd),
	.combout(\IF_Flush_mux|Instruction_IF[23]~38_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Flush_mux|Instruction_IF[23]~38 .lut_mask = 16'h2E22;
defparam \IF_Flush_mux|Instruction_IF[23]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N22
cycloneive_lcell_comb \IF_Instruction_Memory|memory~34 (
// Equation(s):
// \IF_Instruction_Memory|memory~34_combout  = (\IF_PC_Reg|PC_IF [2] & (\IF_PC_Reg|PC_IF [3] & (\IF_PC_Reg|PC_IF [4] $ (!\IF_PC_Reg|PC_IF [7])))) # (!\IF_PC_Reg|PC_IF [2] & (\IF_PC_Reg|PC_IF [4] & (!\IF_PC_Reg|PC_IF [7] & !\IF_PC_Reg|PC_IF [3])))

	.dataa(\IF_PC_Reg|PC_IF [4]),
	.datab(\IF_PC_Reg|PC_IF [7]),
	.datac(\IF_PC_Reg|PC_IF [2]),
	.datad(\IF_PC_Reg|PC_IF [3]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|memory~34_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|memory~34 .lut_mask = 16'h9002;
defparam \IF_Instruction_Memory|memory~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N6
cycloneive_lcell_comb \IF_Flush_mux|Instruction_IF[24]~40 (
// Equation(s):
// \IF_Flush_mux|Instruction_IF[24]~40_combout  = (\IF_PC_Reg|PC_IF [5] & (((!\IF_PC_Reg|PC_IF [7] & \IF_Flush_mux|Instruction_IF[29]~22_combout )))) # (!\IF_PC_Reg|PC_IF [5] & (\IF_Instruction_Memory|memory~34_combout ))

	.dataa(\IF_PC_Reg|PC_IF [5]),
	.datab(\IF_Instruction_Memory|memory~34_combout ),
	.datac(\IF_PC_Reg|PC_IF [7]),
	.datad(\IF_Flush_mux|Instruction_IF[29]~22_combout ),
	.cin(gnd),
	.combout(\IF_Flush_mux|Instruction_IF[24]~40_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Flush_mux|Instruction_IF[24]~40 .lut_mask = 16'h4E44;
defparam \IF_Flush_mux|Instruction_IF[24]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N28
cycloneive_lcell_comb \IF_Instruction_Memory|memory~37 (
// Equation(s):
// \IF_Instruction_Memory|memory~37_combout  = (!\IF_PC_Reg|PC_IF [5] & (\IF_PC_Reg|PC_IF [7] & (\IF_PC_Reg|PC_IF [2] $ (\IF_PC_Reg|PC_IF [3]))))

	.dataa(\IF_PC_Reg|PC_IF [2]),
	.datab(\IF_PC_Reg|PC_IF [3]),
	.datac(\IF_PC_Reg|PC_IF [5]),
	.datad(\IF_PC_Reg|PC_IF [7]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|memory~37_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|memory~37 .lut_mask = 16'h0600;
defparam \IF_Instruction_Memory|memory~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N10
cycloneive_lcell_comb \IF_Instruction_Memory|memory~38 (
// Equation(s):
// \IF_Instruction_Memory|memory~38_combout  = (\IF_PC_Reg|PC_IF [2] & (!\IF_PC_Reg|PC_IF [3] & ((\IF_PC_Reg|PC_IF [5]) # (!\IF_PC_Reg|PC_IF [7])))) # (!\IF_PC_Reg|PC_IF [2] & (\IF_PC_Reg|PC_IF [3] $ (((\IF_PC_Reg|PC_IF [7])))))

	.dataa(\IF_PC_Reg|PC_IF [2]),
	.datab(\IF_PC_Reg|PC_IF [3]),
	.datac(\IF_PC_Reg|PC_IF [5]),
	.datad(\IF_PC_Reg|PC_IF [7]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|memory~38_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|memory~38 .lut_mask = 16'h3166;
defparam \IF_Instruction_Memory|memory~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N12
cycloneive_lcell_comb \IF_Flush_mux|Instruction_IF[27]~45 (
// Equation(s):
// \IF_Flush_mux|Instruction_IF[27]~45_combout  = (\IF_PC_Reg|PC_IF [4] & (((\IF_Instruction_Memory|memory~37_combout  & \IF_PC_Reg|PC_IF [6])))) # (!\IF_PC_Reg|PC_IF [4] & (\IF_Instruction_Memory|memory~38_combout  & ((!\IF_PC_Reg|PC_IF [6]))))

	.dataa(\IF_Instruction_Memory|memory~38_combout ),
	.datab(\IF_Instruction_Memory|memory~37_combout ),
	.datac(\IF_PC_Reg|PC_IF [4]),
	.datad(\IF_PC_Reg|PC_IF [6]),
	.cin(gnd),
	.combout(\IF_Flush_mux|Instruction_IF[27]~45_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Flush_mux|Instruction_IF[27]~45 .lut_mask = 16'hC00A;
defparam \IF_Flush_mux|Instruction_IF[27]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N12
cycloneive_lcell_comb \IF_Instruction_Memory|memory~39 (
// Equation(s):
// \IF_Instruction_Memory|memory~39_combout  = (\IF_PC_Reg|PC_IF [5] & (\IF_Flush_mux|Instruction_IF[29]~22_combout  & (!\IF_PC_Reg|PC_IF [7] & \IF_Instruction_Memory|memory~8_combout )))

	.dataa(\IF_PC_Reg|PC_IF [5]),
	.datab(\IF_Flush_mux|Instruction_IF[29]~22_combout ),
	.datac(\IF_PC_Reg|PC_IF [7]),
	.datad(\IF_Instruction_Memory|memory~8_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|memory~39_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|memory~39 .lut_mask = 16'h0800;
defparam \IF_Instruction_Memory|memory~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y37_N15
dffeas \IF_ID_Pipeline_Stage|PC_Plus_4_ID[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\IF_ID_Pipeline_Stage|PC_Plus_4_ID[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [0]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[0] .is_wysiwyg = "true";
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y40_N29
dffeas \IF_ID_Pipeline_Stage|PC_Plus_4_ID[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\IF_ID_Pipeline_Stage|PC_Plus_4_ID[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [2]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[2] .is_wysiwyg = "true";
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y40_N1
dffeas \IF_ID_Pipeline_Stage|PC_Plus_4_ID[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\IF_ID_Pipeline_Stage|PC_Plus_4_ID[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [3]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[3] .is_wysiwyg = "true";
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y40_N11
dffeas \IF_ID_Pipeline_Stage|PC_Plus_4_ID[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IF_PC_Add|PC_Plus_4_IF[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [4]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[4] .is_wysiwyg = "true";
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y40_N9
dffeas \IF_ID_Pipeline_Stage|PC_Plus_4_ID[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\IF_PC_Add|PC_Plus_4_IF[5]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [5]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[5] .is_wysiwyg = "true";
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y40_N13
dffeas \IF_ID_Pipeline_Stage|PC_Plus_4_ID[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IF_PC_Add|PC_Plus_4_IF[6]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [6]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[6] .is_wysiwyg = "true";
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y40_N15
dffeas \IF_ID_Pipeline_Stage|PC_Plus_4_ID[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\IF_PC_Add|PC_Plus_4_IF[8]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [8]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[8] .is_wysiwyg = "true";
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y40_N17
dffeas \IF_ID_Pipeline_Stage|PC_Plus_4_ID[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\IF_PC_Add|PC_Plus_4_IF[9]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [9]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[9] .is_wysiwyg = "true";
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y40_N15
dffeas \IF_PC_Reg|PC_IF[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_PC_Add|Add0~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_PC_Reg|PC_IF [11]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_PC_Reg|PC_IF[11] .is_wysiwyg = "true";
defparam \IF_PC_Reg|PC_IF[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y38_N13
dffeas \IF_PC_Reg|PC_IF[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_PC_Add|Add0~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_PC_Reg|PC_IF [13]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_PC_Reg|PC_IF[13] .is_wysiwyg = "true";
defparam \IF_PC_Reg|PC_IF[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y40_N27
dffeas \IF_ID_Pipeline_Stage|PC_Plus_4_ID[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\IF_PC_Add|PC_Plus_4_IF[14]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [14]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[14] .is_wysiwyg = "true";
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y38_N25
dffeas \IF_PC_Reg|PC_IF[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_PC_Add|Add0~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_PC_Reg|PC_IF [14]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_PC_Reg|PC_IF[14] .is_wysiwyg = "true";
defparam \IF_PC_Reg|PC_IF[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y38_N17
dffeas \IF_PC_Reg|PC_IF[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_PC_Add|Add0~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_PC_Reg|PC_IF [15]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_PC_Reg|PC_IF[15] .is_wysiwyg = "true";
defparam \IF_PC_Reg|PC_IF[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y39_N5
dffeas \IF_PC_Reg|PC_IF[16] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_PC_Add|Add0~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_PC_Reg|PC_IF [16]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_PC_Reg|PC_IF[16] .is_wysiwyg = "true";
defparam \IF_PC_Reg|PC_IF[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y39_N31
dffeas \IF_PC_Reg|PC_IF[17] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_PC_Add|Add0~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_PC_Reg|PC_IF [17]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_PC_Reg|PC_IF[17] .is_wysiwyg = "true";
defparam \IF_PC_Reg|PC_IF[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y39_N9
dffeas \IF_PC_Reg|PC_IF[19] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_PC_Add|Add0~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_PC_Reg|PC_IF [19]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_PC_Reg|PC_IF[19] .is_wysiwyg = "true";
defparam \IF_PC_Reg|PC_IF[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y38_N27
dffeas \IF_PC_Reg|PC_IF[20] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_PC_Add|Add0~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_PC_Reg|PC_IF [20]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_PC_Reg|PC_IF[20] .is_wysiwyg = "true";
defparam \IF_PC_Reg|PC_IF[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y39_N9
dffeas \IF_ID_Pipeline_Stage|PC_Plus_4_ID[21] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\IF_PC_Add|PC_Plus_4_IF[21]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [21]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[21] .is_wysiwyg = "true";
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y39_N11
dffeas \IF_ID_Pipeline_Stage|PC_Plus_4_ID[22] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\IF_PC_Add|PC_Plus_4_IF[22]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [22]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[22] .is_wysiwyg = "true";
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y39_N17
dffeas \IF_PC_Reg|PC_IF[22] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_PC_Add|Add0~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_PC_Reg|PC_IF [22]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_PC_Reg|PC_IF[22] .is_wysiwyg = "true";
defparam \IF_PC_Reg|PC_IF[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y39_N13
dffeas \IF_ID_Pipeline_Stage|PC_Plus_4_ID[23] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\IF_PC_Add|PC_Plus_4_IF[23]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [23]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[23] .is_wysiwyg = "true";
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y39_N15
dffeas \IF_ID_Pipeline_Stage|PC_Plus_4_ID[24] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\IF_PC_Add|PC_Plus_4_IF[24]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [24]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[24] .is_wysiwyg = "true";
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y39_N17
dffeas \IF_ID_Pipeline_Stage|PC_Plus_4_ID[25] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\IF_PC_Add|PC_Plus_4_IF[25]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [25]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[25] .is_wysiwyg = "true";
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y39_N13
dffeas \IF_PC_Reg|PC_IF[25] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_PC_Add|Add0~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_PC_Reg|PC_IF [25]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_PC_Reg|PC_IF[25] .is_wysiwyg = "true";
defparam \IF_PC_Reg|PC_IF[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y39_N1
dffeas \IF_PC_Reg|PC_IF[27] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_PC_Add|Add0~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_PC_Reg|PC_IF [27]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_PC_Reg|PC_IF[27] .is_wysiwyg = "true";
defparam \IF_PC_Reg|PC_IF[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N12
cycloneive_lcell_comb \Data_Forwarding_unit|ID_Control_Noop~0 (
// Equation(s):
// \Data_Forwarding_unit|ID_Control_Noop~0_combout  = (\ID_EX_Pipeline_Stage|RegWrite_EX~q  & \ID_Control|Equal0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ID_EX_Pipeline_Stage|RegWrite_EX~q ),
	.datad(\ID_Control|Equal0~0_combout ),
	.cin(gnd),
	.combout(\Data_Forwarding_unit|ID_Control_Noop~0_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Forwarding_unit|ID_Control_Noop~0 .lut_mask = 16'hF000;
defparam \Data_Forwarding_unit|ID_Control_Noop~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N6
cycloneive_lcell_comb \Data_Forwarding_unit|ID_Control_Noop~1 (
// Equation(s):
// \Data_Forwarding_unit|ID_Control_Noop~1_combout  = (\ID_EX_Pipeline_Stage|Instruction_EX [12] & (\IF_ID_Pipeline_Stage|Instruction_ID [22] & (\IF_ID_Pipeline_Stage|Instruction_ID [21] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [11])))) # 
// (!\ID_EX_Pipeline_Stage|Instruction_EX [12] & (!\IF_ID_Pipeline_Stage|Instruction_ID [22] & (\IF_ID_Pipeline_Stage|Instruction_ID [21] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [11]))))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [12]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datad(\ID_EX_Pipeline_Stage|Instruction_EX [11]),
	.cin(gnd),
	.combout(\Data_Forwarding_unit|ID_Control_Noop~1_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Forwarding_unit|ID_Control_Noop~1 .lut_mask = 16'h9009;
defparam \Data_Forwarding_unit|ID_Control_Noop~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N22
cycloneive_lcell_comb \Data_Forwarding_unit|Forward_B[0]~0 (
// Equation(s):
// \Data_Forwarding_unit|Forward_B[0]~0_combout  = (\ID_EX_Pipeline_Stage|Instruction_EX [16] & (\MEM_WB_Pipeline_Stage|Instruction_WB [16] & (\ID_EX_Pipeline_Stage|Instruction_EX [17] $ (!\MEM_WB_Pipeline_Stage|Instruction_WB [17])))) # 
// (!\ID_EX_Pipeline_Stage|Instruction_EX [16] & (!\MEM_WB_Pipeline_Stage|Instruction_WB [16] & (\ID_EX_Pipeline_Stage|Instruction_EX [17] $ (!\MEM_WB_Pipeline_Stage|Instruction_WB [17]))))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [16]),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [17]),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [16]),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [17]),
	.cin(gnd),
	.combout(\Data_Forwarding_unit|Forward_B[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Forwarding_unit|Forward_B[0]~0 .lut_mask = 16'h8421;
defparam \Data_Forwarding_unit|Forward_B[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N28
cycloneive_lcell_comb \Data_Forwarding_unit|Forward_B[0]~1 (
// Equation(s):
// \Data_Forwarding_unit|Forward_B[0]~1_combout  = (\ID_EX_Pipeline_Stage|Instruction_EX [19] & (\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (\ID_EX_Pipeline_Stage|Instruction_EX [18] $ (!\MEM_WB_Pipeline_Stage|Instruction_WB [18])))) # 
// (!\ID_EX_Pipeline_Stage|Instruction_EX [19] & (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (\ID_EX_Pipeline_Stage|Instruction_EX [18] $ (!\MEM_WB_Pipeline_Stage|Instruction_WB [18]))))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [19]),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [18]),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.cin(gnd),
	.combout(\Data_Forwarding_unit|Forward_B[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Forwarding_unit|Forward_B[0]~1 .lut_mask = 16'h8241;
defparam \Data_Forwarding_unit|Forward_B[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N10
cycloneive_lcell_comb \Data_Forwarding_unit|Equal10~0 (
// Equation(s):
// \Data_Forwarding_unit|Equal10~0_combout  = \MEM_WB_Pipeline_Stage|Instruction_WB [20] $ (\ID_EX_Pipeline_Stage|Instruction_EX [20])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [20]),
	.datad(\ID_EX_Pipeline_Stage|Instruction_EX [20]),
	.cin(gnd),
	.combout(\Data_Forwarding_unit|Equal10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Forwarding_unit|Equal10~0 .lut_mask = 16'h0FF0;
defparam \Data_Forwarding_unit|Equal10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N6
cycloneive_lcell_comb \Data_Forwarding_unit|Forward_B[0]~2 (
// Equation(s):
// \Data_Forwarding_unit|Forward_B[0]~2_combout  = (\Data_Forwarding_unit|Forward_B[0]~0_combout  & (\Data_Forwarding_unit|Forward_B[0]~1_combout  & (\MEM_WB_Pipeline_Stage|MemtoReg_WB~q  & !\Data_Forwarding_unit|Equal10~0_combout )))

	.dataa(\Data_Forwarding_unit|Forward_B[0]~0_combout ),
	.datab(\Data_Forwarding_unit|Forward_B[0]~1_combout ),
	.datac(\MEM_WB_Pipeline_Stage|MemtoReg_WB~q ),
	.datad(\Data_Forwarding_unit|Equal10~0_combout ),
	.cin(gnd),
	.combout(\Data_Forwarding_unit|Forward_B[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Forwarding_unit|Forward_B[0]~2 .lut_mask = 16'h0080;
defparam \Data_Forwarding_unit|Forward_B[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N18
cycloneive_lcell_comb \Data_Forwarding_unit|always0~7 (
// Equation(s):
// \Data_Forwarding_unit|always0~7_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [12]) # ((\MEM_WB_Pipeline_Stage|Instruction_WB [14]) # ((\MEM_WB_Pipeline_Stage|Instruction_WB [13]) # (\MEM_WB_Pipeline_Stage|Instruction_WB [11])))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [12]),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [14]),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [13]),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [11]),
	.cin(gnd),
	.combout(\Data_Forwarding_unit|always0~7_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Forwarding_unit|always0~7 .lut_mask = 16'hFFFE;
defparam \Data_Forwarding_unit|always0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y40_N25
dffeas \ID_EX_Pipeline_Stage|Read_Data_2_EX[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|Read_Data_2_ID[5]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Read_Data_2_EX [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[5] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y37_N11
dffeas \ID_EX_Pipeline_Stage|Read_Data_2_EX[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|Read_Data_2_ID[6]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Read_Data_2_EX [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[6] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y37_N19
dffeas \ID_EX_Pipeline_Stage|Read_Data_2_EX[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|Read_Data_2_ID[7]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Read_Data_2_EX [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[7] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N26
cycloneive_lcell_comb \Data_forwarding_mux_B|Mux24~0 (
// Equation(s):
// \Data_forwarding_mux_B|Mux24~0_combout  = (\Data_Forwarding_unit|Equal8~2_combout  & ((\Data_Forwarding_unit|Forward_C~0_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [7]))) # (!\Data_Forwarding_unit|Forward_C~0_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_2_EX [7])))) # (!\Data_Forwarding_unit|Equal8~2_combout  & (\ID_EX_Pipeline_Stage|Read_Data_2_EX [7]))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_2_EX [7]),
	.datab(\Data_Forwarding_unit|Equal8~2_combout ),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [7]),
	.datad(\Data_Forwarding_unit|Forward_C~0_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_B|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_B|Mux24~0 .lut_mask = 16'hE2AA;
defparam \Data_forwarding_mux_B|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y38_N7
dffeas \ID_EX_Pipeline_Stage|Read_Data_2_EX[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ID_Registers|Read_Data_2_ID[8]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Read_Data_2_EX [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[8] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N6
cycloneive_lcell_comb \Data_forwarding_mux_B|Mux23~0 (
// Equation(s):
// \Data_forwarding_mux_B|Mux23~0_combout  = (\Data_Forwarding_unit|Equal8~2_combout  & ((\Data_Forwarding_unit|Forward_C~0_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [8])) # (!\Data_Forwarding_unit|Forward_C~0_combout  & 
// ((\ID_EX_Pipeline_Stage|Read_Data_2_EX [8]))))) # (!\Data_Forwarding_unit|Equal8~2_combout  & (((\ID_EX_Pipeline_Stage|Read_Data_2_EX [8]))))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [8]),
	.datab(\Data_Forwarding_unit|Equal8~2_combout ),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_2_EX [8]),
	.datad(\Data_Forwarding_unit|Forward_C~0_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_B|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_B|Mux23~0 .lut_mask = 16'hB8F0;
defparam \Data_forwarding_mux_B|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y38_N25
dffeas \ID_EX_Pipeline_Stage|Read_Data_2_EX[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ID_Registers|Read_Data_2_ID[10]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Read_Data_2_EX [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[10] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N22
cycloneive_lcell_comb \Data_forwarding_mux_B|Mux21~0 (
// Equation(s):
// \Data_forwarding_mux_B|Mux21~0_combout  = (\Data_Forwarding_unit|Forward_C~0_combout  & ((\Data_Forwarding_unit|Equal8~2_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [10]))) # (!\Data_Forwarding_unit|Equal8~2_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_2_EX [10])))) # (!\Data_Forwarding_unit|Forward_C~0_combout  & (\ID_EX_Pipeline_Stage|Read_Data_2_EX [10]))

	.dataa(\Data_Forwarding_unit|Forward_C~0_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_2_EX [10]),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [10]),
	.datad(\Data_Forwarding_unit|Equal8~2_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_B|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_B|Mux21~0 .lut_mask = 16'hE4CC;
defparam \Data_forwarding_mux_B|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y37_N19
dffeas \ID_EX_Pipeline_Stage|Read_Data_2_EX[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|Read_Data_2_ID[13]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Read_Data_2_EX [13]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[13] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y38_N21
dffeas \ID_EX_Pipeline_Stage|Read_Data_2_EX[17] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ID_Registers|Read_Data_2_ID[17]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Read_Data_2_EX [17]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[17] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N22
cycloneive_lcell_comb \Data_forwarding_mux_B|Mux14~0 (
// Equation(s):
// \Data_forwarding_mux_B|Mux14~0_combout  = (\Data_Forwarding_unit|Forward_C~0_combout  & ((\Data_Forwarding_unit|Equal8~2_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [17])) # (!\Data_Forwarding_unit|Equal8~2_combout  & 
// ((\ID_EX_Pipeline_Stage|Read_Data_2_EX [17]))))) # (!\Data_Forwarding_unit|Forward_C~0_combout  & (((\ID_EX_Pipeline_Stage|Read_Data_2_EX [17]))))

	.dataa(\Data_Forwarding_unit|Forward_C~0_combout ),
	.datab(\Data_Forwarding_unit|Equal8~2_combout ),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [17]),
	.datad(\ID_EX_Pipeline_Stage|Read_Data_2_EX [17]),
	.cin(gnd),
	.combout(\Data_forwarding_mux_B|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_B|Mux14~0 .lut_mask = 16'hF780;
defparam \Data_forwarding_mux_B|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y36_N11
dffeas \ID_EX_Pipeline_Stage|Read_Data_2_EX[19] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|Read_Data_2_ID[19]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Read_Data_2_EX [19]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[19] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N26
cycloneive_lcell_comb \Data_forwarding_mux_B|Mux12~0 (
// Equation(s):
// \Data_forwarding_mux_B|Mux12~0_combout  = (\Data_Forwarding_unit|Forward_C~0_combout  & ((\Data_Forwarding_unit|Equal8~2_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [19]))) # (!\Data_Forwarding_unit|Equal8~2_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_2_EX [19])))) # (!\Data_Forwarding_unit|Forward_C~0_combout  & (\ID_EX_Pipeline_Stage|Read_Data_2_EX [19]))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_2_EX [19]),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [19]),
	.datac(\Data_Forwarding_unit|Forward_C~0_combout ),
	.datad(\Data_Forwarding_unit|Equal8~2_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_B|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_B|Mux12~0 .lut_mask = 16'hCAAA;
defparam \Data_forwarding_mux_B|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y36_N11
dffeas \ID_EX_Pipeline_Stage|Read_Data_2_EX[21] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|Read_Data_2_ID[21]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Read_Data_2_EX [21]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[21] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y40_N21
dffeas \ID_EX_Pipeline_Stage|Read_Data_2_EX[22] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|Read_Data_2_ID[22]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Read_Data_2_EX [22]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[22] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y41_N27
dffeas \ID_EX_Pipeline_Stage|Read_Data_2_EX[24] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|Read_Data_2_ID[24]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Read_Data_2_EX [24]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[24] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y42_N23
dffeas \ID_EX_Pipeline_Stage|Read_Data_2_EX[25] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|Read_Data_2_ID[25]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Read_Data_2_EX [25]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[25] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y38_N21
dffeas \ID_EX_Pipeline_Stage|Read_Data_2_EX[28] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|Read_Data_2_ID[28]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Read_Data_2_EX [28]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[28] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N22
cycloneive_lcell_comb \Data_forwarding_mux_B|Mux3~0 (
// Equation(s):
// \Data_forwarding_mux_B|Mux3~0_combout  = (\Data_Forwarding_unit|Forward_C~0_combout  & ((\Data_Forwarding_unit|Equal8~2_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [28]))) # (!\Data_Forwarding_unit|Equal8~2_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_2_EX [28])))) # (!\Data_Forwarding_unit|Forward_C~0_combout  & (\ID_EX_Pipeline_Stage|Read_Data_2_EX [28]))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_2_EX [28]),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [28]),
	.datac(\Data_Forwarding_unit|Forward_C~0_combout ),
	.datad(\Data_Forwarding_unit|Equal8~2_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_B|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_B|Mux3~0 .lut_mask = 16'hCAAA;
defparam \Data_forwarding_mux_B|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y39_N13
dffeas \ID_EX_Pipeline_Stage|Read_Data_2_EX[29] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|Read_Data_2_ID[29]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Read_Data_2_EX [29]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[29] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y39_N13
dffeas \ID_EX_Pipeline_Stage|Read_Data_2_EX[30] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ID_Registers|Read_Data_2_ID[30]~63_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Read_Data_2_EX [30]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[30] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N12
cycloneive_lcell_comb \Data_forwarding_mux_B|Mux1~0 (
// Equation(s):
// \Data_forwarding_mux_B|Mux1~0_combout  = (\Data_Forwarding_unit|Equal8~2_combout  & ((\Data_Forwarding_unit|Forward_C~0_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [30])) # (!\Data_Forwarding_unit|Forward_C~0_combout  & 
// ((\ID_EX_Pipeline_Stage|Read_Data_2_EX [30]))))) # (!\Data_Forwarding_unit|Equal8~2_combout  & (((\ID_EX_Pipeline_Stage|Read_Data_2_EX [30]))))

	.dataa(\Data_Forwarding_unit|Equal8~2_combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [30]),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_2_EX [30]),
	.datad(\Data_Forwarding_unit|Forward_C~0_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_B|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_B|Mux1~0 .lut_mask = 16'hD8F0;
defparam \Data_forwarding_mux_B|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y42_N27
dffeas \ID_EX_Pipeline_Stage|Read_Data_2_EX[31] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|Read_Data_2_ID[31]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Read_Data_2_EX [31]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[31] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N8
cycloneive_lcell_comb \EX_ALU_Control|ALU_Control_EX[3]~5 (
// Equation(s):
// \EX_ALU_Control|ALU_Control_EX[3]~5_combout  = (!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [1] & !\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [3])

	.dataa(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [3]),
	.cin(gnd),
	.combout(\EX_ALU_Control|ALU_Control_EX[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Control|ALU_Control_EX[3]~5 .lut_mask = 16'h0055;
defparam \EX_ALU_Control|ALU_Control_EX[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N0
cycloneive_lcell_comb \Data_Forwarding_unit|Forward_A[0]~0 (
// Equation(s):
// \Data_Forwarding_unit|Forward_A[0]~0_combout  = (\ID_EX_Pipeline_Stage|Instruction_EX [21] & (\MEM_WB_Pipeline_Stage|Instruction_WB [16] & (\MEM_WB_Pipeline_Stage|Instruction_WB [17] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [22])))) # 
// (!\ID_EX_Pipeline_Stage|Instruction_EX [21] & (!\MEM_WB_Pipeline_Stage|Instruction_WB [16] & (\MEM_WB_Pipeline_Stage|Instruction_WB [17] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [22]))))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [21]),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [17]),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [22]),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [16]),
	.cin(gnd),
	.combout(\Data_Forwarding_unit|Forward_A[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Forwarding_unit|Forward_A[0]~0 .lut_mask = 16'h8241;
defparam \Data_Forwarding_unit|Forward_A[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N6
cycloneive_lcell_comb \Data_Forwarding_unit|Forward_A[0]~3 (
// Equation(s):
// \Data_Forwarding_unit|Forward_A[0]~3_combout  = (\ID_EX_Pipeline_Stage|Instruction_EX [21] & (\MEM_WB_Pipeline_Stage|Instruction_WB [11] & (\ID_EX_Pipeline_Stage|Instruction_EX [22] $ (!\MEM_WB_Pipeline_Stage|Instruction_WB [12])))) # 
// (!\ID_EX_Pipeline_Stage|Instruction_EX [21] & (!\MEM_WB_Pipeline_Stage|Instruction_WB [11] & (\ID_EX_Pipeline_Stage|Instruction_EX [22] $ (!\MEM_WB_Pipeline_Stage|Instruction_WB [12]))))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [21]),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [22]),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [12]),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [11]),
	.cin(gnd),
	.combout(\Data_Forwarding_unit|Forward_A[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Forwarding_unit|Forward_A[0]~3 .lut_mask = 16'h8241;
defparam \Data_Forwarding_unit|Forward_A[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N22
cycloneive_lcell_comb \Data_Forwarding_unit|Forward_A[0]~4 (
// Equation(s):
// \Data_Forwarding_unit|Forward_A[0]~4_combout  = (\Data_Forwarding_unit|Forward_A[0]~3_combout  & (\MEM_WB_Pipeline_Stage|RegWrite_WB~q  & ((\MEM_WB_Pipeline_Stage|Instruction_WB [15]) # (\Data_Forwarding_unit|always0~7_combout ))))

	.dataa(\Data_Forwarding_unit|Forward_A[0]~3_combout ),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [15]),
	.datac(\MEM_WB_Pipeline_Stage|RegWrite_WB~q ),
	.datad(\Data_Forwarding_unit|always0~7_combout ),
	.cin(gnd),
	.combout(\Data_Forwarding_unit|Forward_A[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Forwarding_unit|Forward_A[0]~4 .lut_mask = 16'hA080;
defparam \Data_Forwarding_unit|Forward_A[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N14
cycloneive_lcell_comb \EX_ALU|Add0~1 (
// Equation(s):
// \EX_ALU|Add0~1_combout  = \EX_ALU_Control|ALU_Control_EX[2]~4_combout  $ (((\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & (\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [0])) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & ((\Data_forwarding_mux_B|Mux31~2_combout 
// )))))

	.dataa(\EX_ALU_Control|ALU_Control_EX[2]~4_combout ),
	.datab(\ID_EX_Pipeline_Stage|ALUSrc_EX~q ),
	.datac(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [0]),
	.datad(\Data_forwarding_mux_B|Mux31~2_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~1 .lut_mask = 16'h596A;
defparam \EX_ALU|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N20
cycloneive_lcell_comb \EX_ALU_Control|ALU_Control_EX[2]~7 (
// Equation(s):
// \EX_ALU_Control|ALU_Control_EX[2]~7_combout  = (\ID_EX_Pipeline_Stage|ALUOp_EX [1] & (\EX_ALU_Control|ALU_Control_EX[0]~0_combout  & \EX_ALU_Control|WideOr0~0_combout ))

	.dataa(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.datab(gnd),
	.datac(\EX_ALU_Control|ALU_Control_EX[0]~0_combout ),
	.datad(\EX_ALU_Control|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Control|ALU_Control_EX[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Control|ALU_Control_EX[2]~7 .lut_mask = 16'hA000;
defparam \EX_ALU_Control|ALU_Control_EX[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y42_N31
dffeas \ID_EX_Pipeline_Stage|Read_Data_1_EX[31] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|Read_Data_1_ID[31]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Read_Data_1_EX [31]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Read_Data_1_EX[31] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Read_Data_1_EX[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y39_N7
dffeas \ID_EX_Pipeline_Stage|Read_Data_1_EX[30] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|Read_Data_1_ID[30]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Read_Data_1_EX [30]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Read_Data_1_EX[30] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Read_Data_1_EX[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y39_N27
dffeas \ID_EX_Pipeline_Stage|Read_Data_1_EX[29] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|Read_Data_1_ID[29]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Read_Data_1_EX [29]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Read_Data_1_EX[29] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Read_Data_1_EX[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y38_N13
dffeas \ID_EX_Pipeline_Stage|Read_Data_1_EX[28] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|Read_Data_1_ID[28]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Read_Data_1_EX [28]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Read_Data_1_EX[28] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Read_Data_1_EX[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y40_N19
dffeas \ID_EX_Pipeline_Stage|Read_Data_1_EX[26] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|Read_Data_1_ID[26]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Read_Data_1_EX [26]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Read_Data_1_EX[26] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Read_Data_1_EX[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y42_N13
dffeas \ID_EX_Pipeline_Stage|Read_Data_1_EX[25] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|Read_Data_1_ID[25]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Read_Data_1_EX [25]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Read_Data_1_EX[25] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Read_Data_1_EX[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y41_N11
dffeas \ID_EX_Pipeline_Stage|Read_Data_1_EX[24] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|Read_Data_1_ID[24]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Read_Data_1_EX [24]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Read_Data_1_EX[24] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Read_Data_1_EX[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y40_N17
dffeas \ID_EX_Pipeline_Stage|Read_Data_1_EX[22] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|Read_Data_1_ID[22]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Read_Data_1_EX [22]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Read_Data_1_EX[22] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Read_Data_1_EX[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y36_N21
dffeas \ID_EX_Pipeline_Stage|Read_Data_1_EX[20] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|Read_Data_1_ID[20]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Read_Data_1_EX [20]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Read_Data_1_EX[20] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Read_Data_1_EX[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y36_N7
dffeas \ID_EX_Pipeline_Stage|Read_Data_1_EX[19] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|Read_Data_1_ID[19]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Read_Data_1_EX [19]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Read_Data_1_EX[19] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Read_Data_1_EX[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y38_N25
dffeas \ID_EX_Pipeline_Stage|Read_Data_1_EX[16] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ID_Registers|Read_Data_1_ID[16]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Read_Data_1_EX [16]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Read_Data_1_EX[16] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Read_Data_1_EX[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y37_N11
dffeas \ID_EX_Pipeline_Stage|Read_Data_1_EX[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|Read_Data_1_ID[13]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Read_Data_1_EX [13]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Read_Data_1_EX[13] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Read_Data_1_EX[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y38_N25
dffeas \ID_EX_Pipeline_Stage|Read_Data_1_EX[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ID_Registers|Read_Data_1_ID[12]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Read_Data_1_EX [12]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Read_Data_1_EX[12] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Read_Data_1_EX[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y40_N13
dffeas \ID_EX_Pipeline_Stage|Read_Data_1_EX[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|Read_Data_1_ID[5]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Read_Data_1_EX [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Read_Data_1_EX[5] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Read_Data_1_EX[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y40_N6
cycloneive_lcell_comb \Data_forwarding_mux_A|Mux26~0 (
// Equation(s):
// \Data_forwarding_mux_A|Mux26~0_combout  = (\Data_Forwarding_unit|Forward_C~0_combout  & ((\Data_Forwarding_unit|Equal4~2_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [5])) # (!\Data_Forwarding_unit|Equal4~2_combout  & 
// ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [5]))))) # (!\Data_Forwarding_unit|Forward_C~0_combout  & (((\ID_EX_Pipeline_Stage|Read_Data_1_EX [5]))))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [5]),
	.datab(\Data_Forwarding_unit|Forward_C~0_combout ),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_1_EX [5]),
	.datad(\Data_Forwarding_unit|Equal4~2_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_A|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_A|Mux26~0 .lut_mask = 16'hB8F0;
defparam \Data_forwarding_mux_A|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y37_N13
dffeas \ID_EX_Pipeline_Stage|Read_Data_1_EX[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ID_Registers|Read_Data_1_ID[3]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Read_Data_1_EX [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Read_Data_1_EX[3] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Read_Data_1_EX[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N12
cycloneive_lcell_comb \Data_forwarding_mux_A|Mux28~0 (
// Equation(s):
// \Data_forwarding_mux_A|Mux28~0_combout  = (\Data_Forwarding_unit|Forward_C~0_combout  & ((\Data_Forwarding_unit|Equal4~2_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [3])) # (!\Data_Forwarding_unit|Equal4~2_combout  & 
// ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [3]))))) # (!\Data_Forwarding_unit|Forward_C~0_combout  & (((\ID_EX_Pipeline_Stage|Read_Data_1_EX [3]))))

	.dataa(\Data_Forwarding_unit|Forward_C~0_combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [3]),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_1_EX [3]),
	.datad(\Data_Forwarding_unit|Equal4~2_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_A|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_A|Mux28~0 .lut_mask = 16'hD8F0;
defparam \Data_forwarding_mux_A|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N20
cycloneive_lcell_comb \EX_ALU|Mux31~1 (
// Equation(s):
// \EX_ALU|Mux31~1_combout  = (\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & (\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [0])) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & ((\Data_forwarding_mux_B|Mux31~2_combout )))

	.dataa(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [0]),
	.datab(\ID_EX_Pipeline_Stage|ALUSrc_EX~q ),
	.datac(gnd),
	.datad(\Data_forwarding_mux_B|Mux31~2_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux31~1 .lut_mask = 16'hBB88;
defparam \EX_ALU|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N24
cycloneive_lcell_comb \EX_ALU|Mux31~2 (
// Equation(s):
// \EX_ALU|Mux31~2_combout  = (\EX_ALU|Mux31~1_combout  & ((\EX_ALU_Control|ALU_Control_EX[0]~1_combout ) # ((!\EX_ALU_Control|ALU_Control_EX[1]~3_combout  & \Data_forwarding_mux_A|Mux31~2_combout )))) # (!\EX_ALU|Mux31~1_combout  & 
// (\EX_ALU_Control|ALU_Control_EX[0]~1_combout  & ((\EX_ALU_Control|ALU_Control_EX[1]~3_combout ) # (\Data_forwarding_mux_A|Mux31~2_combout ))))

	.dataa(\EX_ALU|Mux31~1_combout ),
	.datab(\EX_ALU_Control|ALU_Control_EX[1]~3_combout ),
	.datac(\Data_forwarding_mux_A|Mux31~2_combout ),
	.datad(\EX_ALU_Control|ALU_Control_EX[0]~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux31~2 .lut_mask = 16'hFE20;
defparam \EX_ALU|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N14
cycloneive_lcell_comb \EX_ALU|Add0~6 (
// Equation(s):
// \EX_ALU|Add0~6_combout  = \EX_ALU_Control|ALU_Control_EX[2]~4_combout  $ (((\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & ((\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [1]))) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & (\Data_forwarding_mux_B|Mux30~1_combout 
// ))))

	.dataa(\Data_forwarding_mux_B|Mux30~1_combout ),
	.datab(\EX_ALU_Control|ALU_Control_EX[2]~4_combout ),
	.datac(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [1]),
	.datad(\ID_EX_Pipeline_Stage|ALUSrc_EX~q ),
	.cin(gnd),
	.combout(\EX_ALU|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~6 .lut_mask = 16'h3C66;
defparam \EX_ALU|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N6
cycloneive_lcell_comb \EX_ALU|Mux30~0 (
// Equation(s):
// \EX_ALU|Mux30~0_combout  = (\EX_ALU|Mux28~0_combout  & ((\EX_ALU|Mux28~1_combout  & ((\EX_ALU|Mult0|auto_generated|w513w [1]))) # (!\EX_ALU|Mux28~1_combout  & (\EX_ALU|Add0~7_combout )))) # (!\EX_ALU|Mux28~0_combout  & (((\EX_ALU|Mux28~1_combout ))))

	.dataa(\EX_ALU|Mux28~0_combout ),
	.datab(\EX_ALU|Add0~7_combout ),
	.datac(\EX_ALU|Mux28~1_combout ),
	.datad(\EX_ALU|Mult0|auto_generated|w513w [1]),
	.cin(gnd),
	.combout(\EX_ALU|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux30~0 .lut_mask = 16'hF858;
defparam \EX_ALU|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N18
cycloneive_lcell_comb \EX_ALU|Add0~15 (
// Equation(s):
// \EX_ALU|Add0~15_combout  = \EX_ALU_Control|ALU_Control_EX[2]~4_combout  $ (((\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & ((\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [4]))) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & (\Data_forwarding_mux_B|Mux27~1_combout 
// ))))

	.dataa(\Data_forwarding_mux_B|Mux27~1_combout ),
	.datab(\ID_EX_Pipeline_Stage|ALUSrc_EX~q ),
	.datac(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [4]),
	.datad(\EX_ALU_Control|ALU_Control_EX[2]~4_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Add0~15_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~15 .lut_mask = 16'h1DE2;
defparam \EX_ALU|Add0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N28
cycloneive_lcell_comb \EX_ALU|Add0~21 (
// Equation(s):
// \EX_ALU|Add0~21_combout  = \EX_ALU_Control|ALU_Control_EX[2]~4_combout  $ (((\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & (\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [3])) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & ((\Data_forwarding_mux_B|Mux25~1_combout 
// )))))

	.dataa(\EX_ALU_Control|ALU_Control_EX[2]~4_combout ),
	.datab(\ID_EX_Pipeline_Stage|ALUSrc_EX~q ),
	.datac(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [3]),
	.datad(\Data_forwarding_mux_B|Mux25~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Add0~21_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~21 .lut_mask = 16'h596A;
defparam \EX_ALU|Add0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N22
cycloneive_lcell_comb \EX_ALU|Add0~24 (
// Equation(s):
// \EX_ALU|Add0~24_combout  = \EX_ALU_Control|ALU_Control_EX[2]~4_combout  $ (((\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & (\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [3])) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & ((\Data_forwarding_mux_B|Mux24~1_combout 
// )))))

	.dataa(\EX_ALU_Control|ALU_Control_EX[2]~4_combout ),
	.datab(\ID_EX_Pipeline_Stage|ALUSrc_EX~q ),
	.datac(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [3]),
	.datad(\Data_forwarding_mux_B|Mux24~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Add0~24_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~24 .lut_mask = 16'h596A;
defparam \EX_ALU|Add0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N0
cycloneive_lcell_comb \EX_ALU|Add0~27 (
// Equation(s):
// \EX_ALU|Add0~27_combout  = \EX_ALU_Control|ALU_Control_EX[2]~4_combout  $ (((\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & (\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [8])) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & ((\Data_forwarding_mux_B|Mux23~1_combout 
// )))))

	.dataa(\ID_EX_Pipeline_Stage|ALUSrc_EX~q ),
	.datab(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [8]),
	.datac(\EX_ALU_Control|ALU_Control_EX[2]~4_combout ),
	.datad(\Data_forwarding_mux_B|Mux23~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Add0~27_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~27 .lut_mask = 16'h2D78;
defparam \EX_ALU|Add0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N20
cycloneive_lcell_comb \EX_ALU|Add0~30 (
// Equation(s):
// \EX_ALU|Add0~30_combout  = \EX_ALU_Control|ALU_Control_EX[2]~4_combout  $ (((\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & ((\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [8]))) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & (\Data_forwarding_mux_B|Mux22~1_combout 
// ))))

	.dataa(\ID_EX_Pipeline_Stage|ALUSrc_EX~q ),
	.datab(\Data_forwarding_mux_B|Mux22~1_combout ),
	.datac(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [8]),
	.datad(\EX_ALU_Control|ALU_Control_EX[2]~4_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~30 .lut_mask = 16'h1BE4;
defparam \EX_ALU|Add0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N20
cycloneive_lcell_comb \EX_ALU|Add0~39 (
// Equation(s):
// \EX_ALU|Add0~39_combout  = \EX_ALU_Control|ALU_Control_EX[2]~4_combout  $ (((\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & (\ID_EX_Pipeline_Stage|Instruction_EX [12])) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & ((\Data_forwarding_mux_B|Mux19~1_combout )))))

	.dataa(\EX_ALU_Control|ALU_Control_EX[2]~4_combout ),
	.datab(\ID_EX_Pipeline_Stage|ALUSrc_EX~q ),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [12]),
	.datad(\Data_forwarding_mux_B|Mux19~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Add0~39_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~39 .lut_mask = 16'h596A;
defparam \EX_ALU|Add0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N16
cycloneive_lcell_comb \EX_ALU|Add0~42 (
// Equation(s):
// \EX_ALU|Add0~42_combout  = \EX_ALU_Control|ALU_Control_EX[2]~4_combout  $ (((\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & (\ID_EX_Pipeline_Stage|Instruction_EX [13])) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & ((\Data_forwarding_mux_B|Mux18~1_combout )))))

	.dataa(\ID_EX_Pipeline_Stage|ALUSrc_EX~q ),
	.datab(\EX_ALU_Control|ALU_Control_EX[2]~4_combout ),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [13]),
	.datad(\Data_forwarding_mux_B|Mux18~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Add0~42_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~42 .lut_mask = 16'h396C;
defparam \EX_ALU|Add0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N26
cycloneive_lcell_comb \EX_ALU|Add0~45 (
// Equation(s):
// \EX_ALU|Add0~45_combout  = \EX_ALU_Control|ALU_Control_EX[2]~4_combout  $ (((\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & ((\ID_EX_Pipeline_Stage|Instruction_EX [14]))) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & (\Data_forwarding_mux_B|Mux17~1_combout ))))

	.dataa(\EX_ALU_Control|ALU_Control_EX[2]~4_combout ),
	.datab(\Data_forwarding_mux_B|Mux17~1_combout ),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [14]),
	.datad(\ID_EX_Pipeline_Stage|ALUSrc_EX~q ),
	.cin(gnd),
	.combout(\EX_ALU|Add0~45_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~45 .lut_mask = 16'h5A66;
defparam \EX_ALU|Add0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N10
cycloneive_lcell_comb \EX_ALU|Add0~66 (
// Equation(s):
// \EX_ALU|Add0~66_combout  = \EX_ALU_Control|ALU_Control_EX[2]~4_combout  $ (((\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & ((\ID_EX_Pipeline_Stage|Instruction_EX [15]))) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & (\Data_forwarding_mux_B|Mux10~1_combout ))))

	.dataa(\ID_EX_Pipeline_Stage|ALUSrc_EX~q ),
	.datab(\EX_ALU_Control|ALU_Control_EX[2]~4_combout ),
	.datac(\Data_forwarding_mux_B|Mux10~1_combout ),
	.datad(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.cin(gnd),
	.combout(\EX_ALU|Add0~66_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~66 .lut_mask = 16'h369C;
defparam \EX_ALU|Add0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y40_N12
cycloneive_lcell_comb \EX_ALU|Add0~69 (
// Equation(s):
// \EX_ALU|Add0~69_combout  = \EX_ALU_Control|ALU_Control_EX[2]~4_combout  $ (((\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & (\ID_EX_Pipeline_Stage|Instruction_EX [15])) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & ((\Data_forwarding_mux_B|Mux9~1_combout )))))

	.dataa(\EX_ALU_Control|ALU_Control_EX[2]~4_combout ),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.datac(\ID_EX_Pipeline_Stage|ALUSrc_EX~q ),
	.datad(\Data_forwarding_mux_B|Mux9~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Add0~69_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~69 .lut_mask = 16'h656A;
defparam \EX_ALU|Add0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N0
cycloneive_lcell_comb \EX_ALU|Add0~75 (
// Equation(s):
// \EX_ALU|Add0~75_combout  = \EX_ALU_Control|ALU_Control_EX[2]~4_combout  $ (((\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & (\ID_EX_Pipeline_Stage|Instruction_EX [15])) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & ((\Data_forwarding_mux_B|Mux7~1_combout )))))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.datab(\ID_EX_Pipeline_Stage|ALUSrc_EX~q ),
	.datac(\EX_ALU_Control|ALU_Control_EX[2]~4_combout ),
	.datad(\Data_forwarding_mux_B|Mux7~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Add0~75_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~75 .lut_mask = 16'h4B78;
defparam \EX_ALU|Add0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N26
cycloneive_lcell_comb \EX_ALU|Add0~81 (
// Equation(s):
// \EX_ALU|Add0~81_combout  = \EX_ALU_Control|ALU_Control_EX[2]~4_combout  $ (((\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & (\ID_EX_Pipeline_Stage|Instruction_EX [15])) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & ((\Data_forwarding_mux_B|Mux5~1_combout )))))

	.dataa(\EX_ALU_Control|ALU_Control_EX[2]~4_combout ),
	.datab(\ID_EX_Pipeline_Stage|ALUSrc_EX~q ),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.datad(\Data_forwarding_mux_B|Mux5~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Add0~81_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~81 .lut_mask = 16'h596A;
defparam \EX_ALU|Add0~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N26
cycloneive_lcell_comb \EX_ALU|Add0~84 (
// Equation(s):
// \EX_ALU|Add0~84_combout  = \EX_ALU_Control|ALU_Control_EX[2]~4_combout  $ (((\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & (\ID_EX_Pipeline_Stage|Instruction_EX [15])) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & ((\Data_forwarding_mux_B|Mux4~1_combout )))))

	.dataa(\EX_ALU_Control|ALU_Control_EX[2]~4_combout ),
	.datab(\ID_EX_Pipeline_Stage|ALUSrc_EX~q ),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.datad(\Data_forwarding_mux_B|Mux4~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Add0~84_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~84 .lut_mask = 16'h596A;
defparam \EX_ALU|Add0~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N6
cycloneive_lcell_comb \EX_ALU|Add0~87 (
// Equation(s):
// \EX_ALU|Add0~87_combout  = \EX_ALU_Control|ALU_Control_EX[2]~4_combout  $ (((\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & (\ID_EX_Pipeline_Stage|Instruction_EX [15])) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & ((\Data_forwarding_mux_B|Mux3~1_combout )))))

	.dataa(\ID_EX_Pipeline_Stage|ALUSrc_EX~q ),
	.datab(\EX_ALU_Control|ALU_Control_EX[2]~4_combout ),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.datad(\Data_forwarding_mux_B|Mux3~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Add0~87_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~87 .lut_mask = 16'h396C;
defparam \EX_ALU|Add0~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N20
cycloneive_lcell_comb \EX_ALU|Add0~93 (
// Equation(s):
// \EX_ALU|Add0~93_combout  = \EX_ALU_Control|ALU_Control_EX[2]~4_combout  $ (((\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & (\ID_EX_Pipeline_Stage|Instruction_EX [15])) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & ((\Data_forwarding_mux_B|Mux1~1_combout )))))

	.dataa(\EX_ALU_Control|ALU_Control_EX[2]~4_combout ),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.datac(\ID_EX_Pipeline_Stage|ALUSrc_EX~q ),
	.datad(\Data_forwarding_mux_B|Mux1~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Add0~93_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~93 .lut_mask = 16'h656A;
defparam \EX_ALU|Add0~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N20
cycloneive_lcell_comb \EX_ALU|Equal0~0 (
// Equation(s):
// \EX_ALU|Equal0~0_combout  = (!\EX_ALU|Mux28~3_combout  & (!\EX_ALU|Mux25~1_combout  & (!\EX_ALU|Mux26~1_combout  & !\EX_ALU|Mux24~1_combout )))

	.dataa(\EX_ALU|Mux28~3_combout ),
	.datab(\EX_ALU|Mux25~1_combout ),
	.datac(\EX_ALU|Mux26~1_combout ),
	.datad(\EX_ALU|Mux24~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Equal0~0 .lut_mask = 16'h0001;
defparam \EX_ALU|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y40_N29
dffeas \EX_MEM_Pipeline_Stage|Instruction_MEM[17] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ID_EX_Pipeline_Stage|Instruction_EX [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM_Pipeline_Stage|Instruction_MEM [17]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Instruction_MEM[17] .is_wysiwyg = "true";
defparam \EX_MEM_Pipeline_Stage|Instruction_MEM[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y40_N11
dffeas \EX_MEM_Pipeline_Stage|Instruction_MEM[16] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\EX_MEM_Pipeline_Stage|Instruction_MEM[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM_Pipeline_Stage|Instruction_MEM [16]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Instruction_MEM[16] .is_wysiwyg = "true";
defparam \EX_MEM_Pipeline_Stage|Instruction_MEM[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N12
cycloneive_lcell_comb \Data_Forwarding_unit|Forward_MEM~0 (
// Equation(s):
// \Data_Forwarding_unit|Forward_MEM~0_combout  = (\EX_MEM_Pipeline_Stage|Instruction_MEM [16] & (\MEM_WB_Pipeline_Stage|Instruction_WB [16] & (\EX_MEM_Pipeline_Stage|Instruction_MEM [17] $ (!\MEM_WB_Pipeline_Stage|Instruction_WB [17])))) # 
// (!\EX_MEM_Pipeline_Stage|Instruction_MEM [16] & (!\MEM_WB_Pipeline_Stage|Instruction_WB [16] & (\EX_MEM_Pipeline_Stage|Instruction_MEM [17] $ (!\MEM_WB_Pipeline_Stage|Instruction_WB [17]))))

	.dataa(\EX_MEM_Pipeline_Stage|Instruction_MEM [16]),
	.datab(\EX_MEM_Pipeline_Stage|Instruction_MEM [17]),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [16]),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [17]),
	.cin(gnd),
	.combout(\Data_Forwarding_unit|Forward_MEM~0_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Forwarding_unit|Forward_MEM~0 .lut_mask = 16'h8421;
defparam \Data_Forwarding_unit|Forward_MEM~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N24
cycloneive_lcell_comb \ID_Registers|always2~0 (
// Equation(s):
// \ID_Registers|always2~0_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [3]) # ((\MEM_WB_Pipeline_Stage|Write_Register_WB [1]) # ((\MEM_WB_Pipeline_Stage|Write_Register_WB [2]) # (\MEM_WB_Pipeline_Stage|Write_Register_WB [0])))

	.dataa(\MEM_WB_Pipeline_Stage|Write_Register_WB [3]),
	.datab(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datac(\MEM_WB_Pipeline_Stage|Write_Register_WB [2]),
	.datad(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.cin(gnd),
	.combout(\ID_Registers|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|always2~0 .lut_mask = 16'hFFFE;
defparam \ID_Registers|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y39_N5
dffeas \MEM_Data_Memory|Data_Memory_rtl_0_bypass[20] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y34_N29
dffeas \MEM_Data_Memory|Data_Memory_rtl_0_bypass[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\EX_ALU|Mux31~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y37_N31
dffeas \MEM_Data_Memory|Data_Memory_rtl_0_bypass[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y37_N29
dffeas \MEM_Data_Memory|Data_Memory_rtl_0_bypass[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y37_N7
dffeas \MEM_Data_Memory|Data_Memory_rtl_0_bypass[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_ALU|Mux28~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y37_N23
dffeas \MEM_Data_Memory|Data_Memory_rtl_0_bypass[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\EX_ALU|Mux29~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N30
cycloneive_lcell_comb \MEM_Data_Memory|Data_Memory~2 (
// Equation(s):
// \MEM_Data_Memory|Data_Memory~2_combout  = (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [6] & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [5] & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [8] $ (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [7])))) # 
// (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [6] & (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [5] & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [8] $ (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [7]))))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [6]),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [8]),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [5]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [7]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory~2_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory~2 .lut_mask = 16'h8421;
defparam \MEM_Data_Memory|Data_Memory~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y40_N7
dffeas \MEM_Data_Memory|Data_Memory_rtl_0_bypass[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_ALU|Mux27~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y37_N27
dffeas \MEM_Data_Memory|Data_Memory_rtl_0_bypass[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\EX_ALU|Mux25~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N30
cycloneive_lcell_comb \MEM_Data_Memory|Read_Data_MEM~0 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~0_combout  = (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [20] & (((\MEM_Data_Memory|Data_Memory~0_combout ) # (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0])) # (!\MEM_Data_Memory|Data_Memory~5_combout )))

	.dataa(\MEM_Data_Memory|Data_Memory~5_combout ),
	.datab(\MEM_Data_Memory|Data_Memory~0_combout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [20]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~0 .lut_mask = 16'hDF00;
defparam \MEM_Data_Memory|Read_Data_MEM~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N2
cycloneive_lcell_comb \MEM_Data_Memory|always0~0 (
// Equation(s):
// \MEM_Data_Memory|always0~0_combout  = (!\EX_MEM_Pipeline_Stage|ALU_Result_MEM [0] & (!\EX_MEM_Pipeline_Stage|ALU_Result_MEM [1] & (!\EX_MEM_Pipeline_Stage|ALU_Result_MEM [2] & !\EX_MEM_Pipeline_Stage|ALU_Result_MEM [3])))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [0]),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [1]),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [2]),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [3]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|always0~0 .lut_mask = 16'h0001;
defparam \MEM_Data_Memory|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N20
cycloneive_lcell_comb \MEM_Data_Memory|always0~3 (
// Equation(s):
// \MEM_Data_Memory|always0~3_combout  = (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [12]) # ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [11]) # ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [10]) # (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [9])))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [12]),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [11]),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [10]),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [9]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|always0~3 .lut_mask = 16'hFFFE;
defparam \MEM_Data_Memory|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N6
cycloneive_lcell_comb \MEM_Data_Memory|always0~7 (
// Equation(s):
// \MEM_Data_Memory|always0~7_combout  = (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [22]) # ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [21]) # ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [23]) # (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [24])))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [22]),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [21]),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [23]),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [24]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|always0~7_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|always0~7 .lut_mask = 16'hFFFE;
defparam \MEM_Data_Memory|always0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y39_N23
dffeas \MEM_Data_Memory|Data_Memory_rtl_0_bypass[23] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y39_N17
dffeas \MEM_Data_Memory|Data_Memory_rtl_0_bypass[24] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N14
cycloneive_lcell_comb \MEM_Data_Memory|Read_Data_MEM~4 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~4_combout  = (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [24] & (((\MEM_Data_Memory|Data_Memory~0_combout ) # (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0])) # (!\MEM_Data_Memory|Data_Memory~5_combout )))

	.dataa(\MEM_Data_Memory|Data_Memory~5_combout ),
	.datab(\MEM_Data_Memory|Data_Memory~0_combout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [24]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~4_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~4 .lut_mask = 16'hDF00;
defparam \MEM_Data_Memory|Read_Data_MEM~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N22
cycloneive_lcell_comb \MEM_Data_Memory|Read_Data_MEM~5 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~5_combout  = (!\MEM_Data_Memory|always0~10_combout  & ((\MEM_Data_Memory|Read_Data_MEM~4_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a2 ))) # (!\MEM_Data_Memory|Read_Data_MEM~4_combout  & 
// (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [23]))))

	.dataa(\MEM_Data_Memory|always0~10_combout ),
	.datab(\MEM_Data_Memory|Read_Data_MEM~4_combout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [23]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~5_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~5 .lut_mask = 16'h5410;
defparam \MEM_Data_Memory|Read_Data_MEM~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y37_N7
dffeas \MEM_Data_Memory|Data_Memory_rtl_0_bypass[25] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y37_N13
dffeas \MEM_Data_Memory|Data_Memory_rtl_0_bypass[26] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N10
cycloneive_lcell_comb \MEM_Data_Memory|Read_Data_MEM~6 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~6_combout  = (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [26] & (((\MEM_Data_Memory|Data_Memory~0_combout ) # (!\MEM_Data_Memory|Data_Memory~5_combout )) # (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0])))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0]),
	.datab(\MEM_Data_Memory|Data_Memory~0_combout ),
	.datac(\MEM_Data_Memory|Data_Memory~5_combout ),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [26]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~6_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~6 .lut_mask = 16'hDF00;
defparam \MEM_Data_Memory|Read_Data_MEM~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N6
cycloneive_lcell_comb \MEM_Data_Memory|Read_Data_MEM~7 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~7_combout  = (!\MEM_Data_Memory|always0~10_combout  & ((\MEM_Data_Memory|Read_Data_MEM~6_combout  & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a3 )) # (!\MEM_Data_Memory|Read_Data_MEM~6_combout  & 
// ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [25])))))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a3 ),
	.datab(\MEM_Data_Memory|Read_Data_MEM~6_combout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [25]),
	.datad(\MEM_Data_Memory|always0~10_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~7_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~7 .lut_mask = 16'h00B8;
defparam \MEM_Data_Memory|Read_Data_MEM~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y40_N31
dffeas \MEM_Data_Memory|Data_Memory_rtl_0_bypass[27] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y40_N29
dffeas \MEM_Data_Memory|Data_Memory_rtl_0_bypass[28] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N10
cycloneive_lcell_comb \MEM_Data_Memory|Read_Data_MEM~8 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~8_combout  = (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [28] & ((\MEM_Data_Memory|Data_Memory~0_combout ) # ((!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0]) # (!\MEM_Data_Memory|Data_Memory~5_combout ))))

	.dataa(\MEM_Data_Memory|Data_Memory~0_combout ),
	.datab(\MEM_Data_Memory|Data_Memory~5_combout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [28]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~8_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~8 .lut_mask = 16'hBF00;
defparam \MEM_Data_Memory|Read_Data_MEM~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N30
cycloneive_lcell_comb \MEM_Data_Memory|Read_Data_MEM~9 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~9_combout  = (!\MEM_Data_Memory|always0~10_combout  & ((\MEM_Data_Memory|Read_Data_MEM~8_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a4 ))) # (!\MEM_Data_Memory|Read_Data_MEM~8_combout  & 
// (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [27]))))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~8_combout ),
	.datab(\MEM_Data_Memory|always0~10_combout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [27]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~9_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~9 .lut_mask = 16'h3210;
defparam \MEM_Data_Memory|Read_Data_MEM~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y40_N7
dffeas \MEM_Data_Memory|Data_Memory_rtl_0_bypass[30] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [30]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N12
cycloneive_lcell_comb \MEM_Data_Memory|Read_Data_MEM~10 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~10_combout  = (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [30] & ((\MEM_Data_Memory|Data_Memory~0_combout ) # ((!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0]) # (!\MEM_Data_Memory|Data_Memory~5_combout ))))

	.dataa(\MEM_Data_Memory|Data_Memory~0_combout ),
	.datab(\MEM_Data_Memory|Data_Memory~5_combout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [30]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~10_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~10 .lut_mask = 16'hBF00;
defparam \MEM_Data_Memory|Read_Data_MEM~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y37_N13
dffeas \MEM_Data_Memory|Data_Memory_rtl_0_bypass[31] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [31]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y37_N9
dffeas \MEM_Data_Memory|Data_Memory_rtl_0_bypass[32] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [32]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N22
cycloneive_lcell_comb \MEM_Data_Memory|Read_Data_MEM~12 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~12_combout  = (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [32] & (((\MEM_Data_Memory|Data_Memory~0_combout ) # (!\MEM_Data_Memory|Data_Memory~5_combout )) # (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0])))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0]),
	.datab(\MEM_Data_Memory|Data_Memory~5_combout ),
	.datac(\MEM_Data_Memory|Data_Memory~0_combout ),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [32]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~12_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~12 .lut_mask = 16'hF700;
defparam \MEM_Data_Memory|Read_Data_MEM~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N12
cycloneive_lcell_comb \MEM_Data_Memory|Read_Data_MEM~13 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~13_combout  = (!\MEM_Data_Memory|always0~10_combout  & ((\MEM_Data_Memory|Read_Data_MEM~12_combout  & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a6 )) # (!\MEM_Data_Memory|Read_Data_MEM~12_combout  & 
// ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [31])))))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a6 ),
	.datab(\MEM_Data_Memory|Read_Data_MEM~12_combout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [31]),
	.datad(\MEM_Data_Memory|always0~10_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~13_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~13 .lut_mask = 16'h00B8;
defparam \MEM_Data_Memory|Read_Data_MEM~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y38_N17
dffeas \MEM_Data_Memory|Data_Memory_rtl_0_bypass[34] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [34]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[34] .is_wysiwyg = "true";
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N22
cycloneive_lcell_comb \MEM_Data_Memory|Read_Data_MEM~14 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~14_combout  = (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [34] & (((\MEM_Data_Memory|Data_Memory~0_combout ) # (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0])) # (!\MEM_Data_Memory|Data_Memory~5_combout )))

	.dataa(\MEM_Data_Memory|Data_Memory~5_combout ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [34]),
	.datac(\MEM_Data_Memory|Data_Memory~0_combout ),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~14_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~14 .lut_mask = 16'hC4CC;
defparam \MEM_Data_Memory|Read_Data_MEM~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y41_N13
dffeas \MEM_Data_Memory|Data_Memory_rtl_0_bypass[42] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[42]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [42]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[42] .is_wysiwyg = "true";
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N26
cycloneive_lcell_comb \MEM_Data_Memory|Read_Data_MEM~22 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~22_combout  = (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [42] & (((\MEM_Data_Memory|Data_Memory~0_combout ) # (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0])) # (!\MEM_Data_Memory|Data_Memory~5_combout )))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [42]),
	.datab(\MEM_Data_Memory|Data_Memory~5_combout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0]),
	.datad(\MEM_Data_Memory|Data_Memory~0_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~22_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~22 .lut_mask = 16'hAA2A;
defparam \MEM_Data_Memory|Read_Data_MEM~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y41_N17
dffeas \MEM_Data_Memory|Data_Memory_rtl_0_bypass[44] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[44]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [44]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[44] .is_wysiwyg = "true";
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N18
cycloneive_lcell_comb \MEM_Data_Memory|Read_Data_MEM~24 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~24_combout  = (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [44] & (((\MEM_Data_Memory|Data_Memory~0_combout ) # (!\MEM_Data_Memory|Data_Memory~5_combout )) # (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0])))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0]),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [44]),
	.datac(\MEM_Data_Memory|Data_Memory~5_combout ),
	.datad(\MEM_Data_Memory|Data_Memory~0_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~24_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~24 .lut_mask = 16'hCC4C;
defparam \MEM_Data_Memory|Read_Data_MEM~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y41_N11
dffeas \MEM_Data_Memory|Data_Memory_rtl_0_bypass[48] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[48]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [48]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[48] .is_wysiwyg = "true";
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[48] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y37_N1
dffeas \MEM_Data_Memory|Data_Memory_rtl_0_bypass[50] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[50]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [50]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[50] .is_wysiwyg = "true";
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[50] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N6
cycloneive_lcell_comb \MEM_Data_Memory|Read_Data_MEM~30 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~30_combout  = (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [50] & (((\MEM_Data_Memory|Data_Memory~0_combout ) # (!\MEM_Data_Memory|Data_Memory~5_combout )) # (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0])))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0]),
	.datab(\MEM_Data_Memory|Data_Memory~0_combout ),
	.datac(\MEM_Data_Memory|Data_Memory~5_combout ),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [50]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~30_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~30 .lut_mask = 16'hDF00;
defparam \MEM_Data_Memory|Read_Data_MEM~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y37_N21
dffeas \MEM_Data_Memory|Data_Memory_rtl_0_bypass[52] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[52]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [52]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[52] .is_wysiwyg = "true";
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[52] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N26
cycloneive_lcell_comb \MEM_Data_Memory|Read_Data_MEM~32 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~32_combout  = (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [52] & (((\MEM_Data_Memory|Data_Memory~0_combout ) # (!\MEM_Data_Memory|Data_Memory~5_combout )) # (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0])))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0]),
	.datab(\MEM_Data_Memory|Data_Memory~5_combout ),
	.datac(\MEM_Data_Memory|Data_Memory~0_combout ),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [52]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~32_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~32 .lut_mask = 16'hF700;
defparam \MEM_Data_Memory|Read_Data_MEM~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y41_N29
dffeas \MEM_Data_Memory|Data_Memory_rtl_0_bypass[54] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[54]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [54]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[54] .is_wysiwyg = "true";
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[54] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y41_N30
cycloneive_lcell_comb \MEM_Data_Memory|Read_Data_MEM~34 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~34_combout  = (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [54] & ((\MEM_Data_Memory|Data_Memory~0_combout ) # ((!\MEM_Data_Memory|Data_Memory~5_combout ) # (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0]))))

	.dataa(\MEM_Data_Memory|Data_Memory~0_combout ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0]),
	.datac(\MEM_Data_Memory|Data_Memory~5_combout ),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [54]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~34_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~34 .lut_mask = 16'hBF00;
defparam \MEM_Data_Memory|Read_Data_MEM~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y36_N27
dffeas \MEM_Data_Memory|Data_Memory_rtl_0_bypass[55] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[18]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [55]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[55] .is_wysiwyg = "true";
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[55] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y36_N29
dffeas \MEM_Data_Memory|Data_Memory_rtl_0_bypass[56] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[56]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [56]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[56] .is_wysiwyg = "true";
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[56] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N6
cycloneive_lcell_comb \MEM_Data_Memory|Read_Data_MEM~36 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~36_combout  = (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [56] & ((\MEM_Data_Memory|Data_Memory~0_combout ) # ((!\MEM_Data_Memory|Data_Memory~5_combout ) # (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0]))))

	.dataa(\MEM_Data_Memory|Data_Memory~0_combout ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0]),
	.datac(\MEM_Data_Memory|Data_Memory~5_combout ),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [56]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~36_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~36 .lut_mask = 16'hBF00;
defparam \MEM_Data_Memory|Read_Data_MEM~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N26
cycloneive_lcell_comb \MEM_Data_Memory|Read_Data_MEM~37 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~37_combout  = (!\MEM_Data_Memory|always0~10_combout  & ((\MEM_Data_Memory|Read_Data_MEM~36_combout  & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18~portbdataout )) # 
// (!\MEM_Data_Memory|Read_Data_MEM~36_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [55])))))

	.dataa(\MEM_Data_Memory|always0~10_combout ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18~portbdataout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [55]),
	.datad(\MEM_Data_Memory|Read_Data_MEM~36_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~37_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~37 .lut_mask = 16'h4450;
defparam \MEM_Data_Memory|Read_Data_MEM~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y36_N31
dffeas \MEM_Data_Memory|Data_Memory_rtl_0_bypass[59] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[20]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [59]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[59] .is_wysiwyg = "true";
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[59] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y36_N21
dffeas \MEM_Data_Memory|Data_Memory_rtl_0_bypass[60] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[60]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [60]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[60] .is_wysiwyg = "true";
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[60] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N14
cycloneive_lcell_comb \MEM_Data_Memory|Read_Data_MEM~40 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~40_combout  = (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [60] & ((\MEM_Data_Memory|Data_Memory~0_combout ) # ((!\MEM_Data_Memory|Data_Memory~5_combout ) # (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0]))))

	.dataa(\MEM_Data_Memory|Data_Memory~0_combout ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0]),
	.datac(\MEM_Data_Memory|Data_Memory~5_combout ),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [60]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~40_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~40 .lut_mask = 16'hBF00;
defparam \MEM_Data_Memory|Read_Data_MEM~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N30
cycloneive_lcell_comb \MEM_Data_Memory|Read_Data_MEM~41 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~41_combout  = (!\MEM_Data_Memory|always0~10_combout  & ((\MEM_Data_Memory|Read_Data_MEM~40_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a20 ))) # (!\MEM_Data_Memory|Read_Data_MEM~40_combout  & 
// (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [59]))))

	.dataa(\MEM_Data_Memory|always0~10_combout ),
	.datab(\MEM_Data_Memory|Read_Data_MEM~40_combout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [59]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a20 ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~41_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~41 .lut_mask = 16'h5410;
defparam \MEM_Data_Memory|Read_Data_MEM~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y36_N27
dffeas \MEM_Data_Memory|Data_Memory_rtl_0_bypass[61] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[21]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [61]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[61] .is_wysiwyg = "true";
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[61] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y36_N13
dffeas \MEM_Data_Memory|Data_Memory_rtl_0_bypass[62] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[62]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [62]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[62] .is_wysiwyg = "true";
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[62] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N18
cycloneive_lcell_comb \MEM_Data_Memory|Read_Data_MEM~42 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~42_combout  = (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [62] & ((\MEM_Data_Memory|Data_Memory~0_combout ) # ((!\MEM_Data_Memory|Data_Memory~5_combout ) # (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0]))))

	.dataa(\MEM_Data_Memory|Data_Memory~0_combout ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0]),
	.datac(\MEM_Data_Memory|Data_Memory~5_combout ),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [62]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~42_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~42 .lut_mask = 16'hBF00;
defparam \MEM_Data_Memory|Read_Data_MEM~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N16
cycloneive_lcell_comb \MEM_Data_Memory|Read_Data_MEM~43 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~43_combout  = (!\MEM_Data_Memory|always0~10_combout  & ((\MEM_Data_Memory|Read_Data_MEM~42_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a21 ))) # (!\MEM_Data_Memory|Read_Data_MEM~42_combout  & 
// (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [61]))))

	.dataa(\MEM_Data_Memory|always0~10_combout ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [61]),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a21 ),
	.datad(\MEM_Data_Memory|Read_Data_MEM~42_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~43_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~43 .lut_mask = 16'h5044;
defparam \MEM_Data_Memory|Read_Data_MEM~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y40_N27
dffeas \MEM_Data_Memory|Data_Memory_rtl_0_bypass[63] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[22]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [63]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[63] .is_wysiwyg = "true";
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[63] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y40_N17
dffeas \MEM_Data_Memory|Data_Memory_rtl_0_bypass[64] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[64]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [64]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[64] .is_wysiwyg = "true";
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[64] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N18
cycloneive_lcell_comb \MEM_Data_Memory|Read_Data_MEM~44 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~44_combout  = (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [64] & ((\MEM_Data_Memory|Data_Memory~0_combout ) # ((!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0]) # (!\MEM_Data_Memory|Data_Memory~5_combout ))))

	.dataa(\MEM_Data_Memory|Data_Memory~0_combout ),
	.datab(\MEM_Data_Memory|Data_Memory~5_combout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [64]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~44_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~44 .lut_mask = 16'hBF00;
defparam \MEM_Data_Memory|Read_Data_MEM~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N26
cycloneive_lcell_comb \MEM_Data_Memory|Read_Data_MEM~45 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~45_combout  = (!\MEM_Data_Memory|always0~10_combout  & ((\MEM_Data_Memory|Read_Data_MEM~44_combout  & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a22 )) # (!\MEM_Data_Memory|Read_Data_MEM~44_combout  & 
// ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [63])))))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\MEM_Data_Memory|always0~10_combout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [63]),
	.datad(\MEM_Data_Memory|Read_Data_MEM~44_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~45_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~45 .lut_mask = 16'h2230;
defparam \MEM_Data_Memory|Read_Data_MEM~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y41_N27
dffeas \MEM_Data_Memory|Data_Memory_rtl_0_bypass[67] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[24]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [67]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[67] .is_wysiwyg = "true";
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[67] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y41_N25
dffeas \MEM_Data_Memory|Data_Memory_rtl_0_bypass[68] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[68]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [68]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[68] .is_wysiwyg = "true";
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[68] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y41_N18
cycloneive_lcell_comb \MEM_Data_Memory|Read_Data_MEM~48 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~48_combout  = (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [68] & (((\MEM_Data_Memory|Data_Memory~0_combout ) # (!\MEM_Data_Memory|Data_Memory~5_combout )) # (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0])))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0]),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [68]),
	.datac(\MEM_Data_Memory|Data_Memory~5_combout ),
	.datad(\MEM_Data_Memory|Data_Memory~0_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~48_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~48 .lut_mask = 16'hCC4C;
defparam \MEM_Data_Memory|Read_Data_MEM~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y41_N26
cycloneive_lcell_comb \MEM_Data_Memory|Read_Data_MEM~49 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~49_combout  = (!\MEM_Data_Memory|always0~10_combout  & ((\MEM_Data_Memory|Read_Data_MEM~48_combout  & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a24 )) # (!\MEM_Data_Memory|Read_Data_MEM~48_combout  & 
// ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [67])))))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\MEM_Data_Memory|always0~10_combout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [67]),
	.datad(\MEM_Data_Memory|Read_Data_MEM~48_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~49_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~49 .lut_mask = 16'h2230;
defparam \MEM_Data_Memory|Read_Data_MEM~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y37_N17
dffeas \MEM_Data_Memory|Data_Memory_rtl_0_bypass[70] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[70]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [70]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[70] .is_wysiwyg = "true";
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[70] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N18
cycloneive_lcell_comb \MEM_Data_Memory|Read_Data_MEM~50 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~50_combout  = (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [70] & (((\MEM_Data_Memory|Data_Memory~0_combout ) # (!\MEM_Data_Memory|Data_Memory~5_combout )) # (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0])))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0]),
	.datab(\MEM_Data_Memory|Data_Memory~5_combout ),
	.datac(\MEM_Data_Memory|Data_Memory~0_combout ),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [70]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~50_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~50 .lut_mask = 16'hF700;
defparam \MEM_Data_Memory|Read_Data_MEM~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y37_N17
dffeas \MEM_Data_Memory|Data_Memory_rtl_0_bypass[73] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[27]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [73]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[73] .is_wysiwyg = "true";
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[73] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y39_N27
dffeas \MEM_Data_Memory|Data_Memory_rtl_0_bypass[77] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[29]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [77]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[77] .is_wysiwyg = "true";
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[77] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y39_N25
dffeas \MEM_Data_Memory|Data_Memory_rtl_0_bypass[78] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[78]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [78]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[78] .is_wysiwyg = "true";
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[78] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y39_N10
cycloneive_lcell_comb \MEM_Data_Memory|Read_Data_MEM~58 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~58_combout  = (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [78] & (((\MEM_Data_Memory|Data_Memory~0_combout ) # (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0])) # (!\MEM_Data_Memory|Data_Memory~5_combout )))

	.dataa(\MEM_Data_Memory|Data_Memory~5_combout ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0]),
	.datac(\MEM_Data_Memory|Data_Memory~0_combout ),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [78]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~58_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~58 .lut_mask = 16'hF700;
defparam \MEM_Data_Memory|Read_Data_MEM~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y39_N26
cycloneive_lcell_comb \MEM_Data_Memory|Read_Data_MEM~59 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~59_combout  = (!\MEM_Data_Memory|always0~10_combout  & ((\MEM_Data_Memory|Read_Data_MEM~58_combout  & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a29 )) # (!\MEM_Data_Memory|Read_Data_MEM~58_combout  & 
// ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [77])))))

	.dataa(\MEM_Data_Memory|always0~10_combout ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a29 ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [77]),
	.datad(\MEM_Data_Memory|Read_Data_MEM~58_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~59_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~59 .lut_mask = 16'h4450;
defparam \MEM_Data_Memory|Read_Data_MEM~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y39_N13
dffeas \MEM_Data_Memory|Data_Memory_rtl_0_bypass[79] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[30]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [79]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[79] .is_wysiwyg = "true";
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[79] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y39_N7
dffeas \MEM_Data_Memory|Data_Memory_rtl_0_bypass[80] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[80]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [80]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[80] .is_wysiwyg = "true";
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[80] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y39_N20
cycloneive_lcell_comb \MEM_Data_Memory|Read_Data_MEM~60 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~60_combout  = (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [80] & (((\MEM_Data_Memory|Data_Memory~0_combout ) # (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0])) # (!\MEM_Data_Memory|Data_Memory~5_combout )))

	.dataa(\MEM_Data_Memory|Data_Memory~5_combout ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0]),
	.datac(\MEM_Data_Memory|Data_Memory~0_combout ),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [80]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~60_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~60 .lut_mask = 16'hF700;
defparam \MEM_Data_Memory|Read_Data_MEM~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y39_N12
cycloneive_lcell_comb \MEM_Data_Memory|Read_Data_MEM~61 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~61_combout  = (!\MEM_Data_Memory|always0~10_combout  & ((\MEM_Data_Memory|Read_Data_MEM~60_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a30 ))) # (!\MEM_Data_Memory|Read_Data_MEM~60_combout  & 
// (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [79]))))

	.dataa(\MEM_Data_Memory|always0~10_combout ),
	.datab(\MEM_Data_Memory|Read_Data_MEM~60_combout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [79]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a30 ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~61_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~61 .lut_mask = 16'h5410;
defparam \MEM_Data_Memory|Read_Data_MEM~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y42_N13
dffeas \MEM_Data_Memory|Data_Memory_rtl_0_bypass[81] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[31]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [81]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[81] .is_wysiwyg = "true";
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[81] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y37_N5
dffeas \MEM_Data_Memory|Data_Memory_rtl_0_bypass[82] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[82]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [82]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[82] .is_wysiwyg = "true";
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[82] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N30
cycloneive_lcell_comb \MEM_Data_Memory|Read_Data_MEM~62 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~62_combout  = (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [82] & (((\MEM_Data_Memory|Data_Memory~0_combout ) # (!\MEM_Data_Memory|Data_Memory~5_combout )) # (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0])))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0]),
	.datab(\MEM_Data_Memory|Data_Memory~5_combout ),
	.datac(\MEM_Data_Memory|Data_Memory~0_combout ),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [82]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~62_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~62 .lut_mask = 16'hF700;
defparam \MEM_Data_Memory|Read_Data_MEM~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y42_N12
cycloneive_lcell_comb \MEM_Data_Memory|Read_Data_MEM~63 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~63_combout  = (!\MEM_Data_Memory|always0~10_combout  & ((\MEM_Data_Memory|Read_Data_MEM~62_combout  & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a31 )) # (!\MEM_Data_Memory|Read_Data_MEM~62_combout  & 
// ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [81])))))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a31 ),
	.datab(\MEM_Data_Memory|Read_Data_MEM~62_combout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [81]),
	.datad(\MEM_Data_Memory|always0~10_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~63_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~63 .lut_mask = 16'h00B8;
defparam \MEM_Data_Memory|Read_Data_MEM~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N0
cycloneive_lcell_comb \IF_Instruction_Memory|memory~45 (
// Equation(s):
// \IF_Instruction_Memory|memory~45_combout  = (!\IF_PC_Reg|PC_IF [6] & ((\IF_PC_Reg|PC_IF [3] & ((\IF_PC_Reg|PC_IF [7]))) # (!\IF_PC_Reg|PC_IF [3] & (\IF_PC_Reg|PC_IF [4]))))

	.dataa(\IF_PC_Reg|PC_IF [4]),
	.datab(\IF_PC_Reg|PC_IF [6]),
	.datac(\IF_PC_Reg|PC_IF [7]),
	.datad(\IF_PC_Reg|PC_IF [3]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|memory~45_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|memory~45 .lut_mask = 16'h3022;
defparam \IF_Instruction_Memory|memory~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N6
cycloneive_lcell_comb \IF_Instruction_Memory|memory~46 (
// Equation(s):
// \IF_Instruction_Memory|memory~46_combout  = (\IF_PC_Reg|PC_IF [7] & ((\IF_PC_Reg|PC_IF [2] & (!\IF_Instruction_Memory|memory~45_combout  & !\IF_PC_Reg|PC_IF [4])) # (!\IF_PC_Reg|PC_IF [2] & (\IF_Instruction_Memory|memory~45_combout )))) # 
// (!\IF_PC_Reg|PC_IF [7] & (((\IF_Instruction_Memory|memory~45_combout  & \IF_PC_Reg|PC_IF [4]))))

	.dataa(\IF_PC_Reg|PC_IF [7]),
	.datab(\IF_PC_Reg|PC_IF [2]),
	.datac(\IF_Instruction_Memory|memory~45_combout ),
	.datad(\IF_PC_Reg|PC_IF [4]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|memory~46_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|memory~46 .lut_mask = 16'h7028;
defparam \IF_Instruction_Memory|memory~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N28
cycloneive_lcell_comb \IF_ID_Pipeline_Stage|PC_Plus_4_ID[2]~feeder (
// Equation(s):
// \IF_ID_Pipeline_Stage|PC_Plus_4_ID[2]~feeder_combout  = \IF_PC_Add|PC_Plus_4_IF[2]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\IF_PC_Add|PC_Plus_4_IF[2]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[2]~feeder .lut_mask = 16'hF0F0;
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N0
cycloneive_lcell_comb \IF_ID_Pipeline_Stage|PC_Plus_4_ID[3]~feeder (
// Equation(s):
// \IF_ID_Pipeline_Stage|PC_Plus_4_ID[3]~feeder_combout  = \IF_PC_Add|PC_Plus_4_IF[3]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\IF_PC_Add|PC_Plus_4_IF[3]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[3]~feeder .lut_mask = 16'hF0F0;
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N10
cycloneive_lcell_comb \EX_MEM_Pipeline_Stage|Instruction_MEM[16]~feeder (
// Equation(s):
// \EX_MEM_Pipeline_Stage|Instruction_MEM[16]~feeder_combout  = \ID_EX_Pipeline_Stage|Instruction_EX [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ID_EX_Pipeline_Stage|Instruction_EX [16]),
	.cin(gnd),
	.combout(\EX_MEM_Pipeline_Stage|Instruction_MEM[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Instruction_MEM[16]~feeder .lut_mask = 16'hFF00;
defparam \EX_MEM_Pipeline_Stage|Instruction_MEM[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N28
cycloneive_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[7]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[7]~feeder_combout  = \EX_MEM_Pipeline_Stage|ALU_Result_MEM [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [3]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[7]~feeder .lut_mask = 16'hFF00;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N28
cycloneive_lcell_comb \ID_Registers|register_rtl_1_bypass[39]~feeder (
// Equation(s):
// \ID_Registers|register_rtl_1_bypass[39]~feeder_combout  = \WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID_Registers|register_rtl_1_bypass[39]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[39]~feeder .lut_mask = 16'hF0F0;
defparam \ID_Registers|register_rtl_1_bypass[39]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N14
cycloneive_lcell_comb \IF_ID_Pipeline_Stage|PC_Plus_4_ID[0]~feeder (
// Equation(s):
// \IF_ID_Pipeline_Stage|PC_Plus_4_ID[0]~feeder_combout  = \IF_PC_Reg|PC_IF [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IF_PC_Reg|PC_IF [0]),
	.cin(gnd),
	.combout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[0]~feeder .lut_mask = 16'hFF00;
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N30
cycloneive_lcell_comb \ID_Registers|register_rtl_0_bypass[7]~feeder (
// Equation(s):
// \ID_Registers|register_rtl_0_bypass[7]~feeder_combout  = \MEM_WB_Pipeline_Stage|Write_Register_WB [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MEM_WB_Pipeline_Stage|Write_Register_WB [3]),
	.cin(gnd),
	.combout(\ID_Registers|register_rtl_0_bypass[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[7]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|register_rtl_0_bypass[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N30
cycloneive_lcell_comb \ID_Registers|register_rtl_0_bypass[12]~feeder (
// Equation(s):
// \ID_Registers|register_rtl_0_bypass[12]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID_Registers|register_rtl_0_bypass[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[12]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|register_rtl_0_bypass[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N26
cycloneive_lcell_comb \ID_Registers|register_rtl_1_bypass[12]~feeder (
// Equation(s):
// \ID_Registers|register_rtl_1_bypass[12]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID_Registers|register_rtl_1_bypass[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[12]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|register_rtl_1_bypass[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N22
cycloneive_lcell_comb \ID_Registers|register_rtl_0_bypass[18]~feeder (
// Equation(s):
// \ID_Registers|register_rtl_0_bypass[18]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID_Registers|register_rtl_0_bypass[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[18]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|register_rtl_0_bypass[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y40_N26
cycloneive_lcell_comb \ID_Registers|register_rtl_1_bypass[22]~feeder (
// Equation(s):
// \ID_Registers|register_rtl_1_bypass[22]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID_Registers|register_rtl_1_bypass[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[22]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|register_rtl_1_bypass[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N20
cycloneive_lcell_comb \ID_Registers|register_rtl_1_bypass[26]~feeder (
// Equation(s):
// \ID_Registers|register_rtl_1_bypass[26]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID_Registers|register_rtl_1_bypass[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[26]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|register_rtl_1_bypass[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N0
cycloneive_lcell_comb \ID_Registers|register_rtl_1_bypass[24]~feeder (
// Equation(s):
// \ID_Registers|register_rtl_1_bypass[24]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID_Registers|register_rtl_1_bypass[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[24]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|register_rtl_1_bypass[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N26
cycloneive_lcell_comb \ID_Registers|register_rtl_0_bypass[28]~feeder (
// Equation(s):
// \ID_Registers|register_rtl_0_bypass[28]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID_Registers|register_rtl_0_bypass[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[28]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|register_rtl_0_bypass[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N10
cycloneive_lcell_comb \ID_Registers|register_rtl_0_bypass[30]~feeder (
// Equation(s):
// \ID_Registers|register_rtl_0_bypass[30]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID_Registers|register_rtl_0_bypass[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[30]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|register_rtl_0_bypass[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N4
cycloneive_lcell_comb \ID_Registers|register_rtl_1_bypass[28]~feeder (
// Equation(s):
// \ID_Registers|register_rtl_1_bypass[28]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID_Registers|register_rtl_1_bypass[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[28]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|register_rtl_1_bypass[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N22
cycloneive_lcell_comb \ID_Registers|register_rtl_0_bypass[34]~feeder (
// Equation(s):
// \ID_Registers|register_rtl_0_bypass[34]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID_Registers|register_rtl_0_bypass[34]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[34]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|register_rtl_0_bypass[34]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N0
cycloneive_lcell_comb \ID_Registers|register_rtl_1_bypass[34]~feeder (
// Equation(s):
// \ID_Registers|register_rtl_1_bypass[34]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID_Registers|register_rtl_1_bypass[34]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[34]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|register_rtl_1_bypass[34]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N24
cycloneive_lcell_comb \ID_Registers|register_rtl_1_bypass[32]~feeder (
// Equation(s):
// \ID_Registers|register_rtl_1_bypass[32]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID_Registers|register_rtl_1_bypass[32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[32]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|register_rtl_1_bypass[32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N6
cycloneive_lcell_comb \ID_Registers|register_rtl_0_bypass[36]~feeder (
// Equation(s):
// \ID_Registers|register_rtl_0_bypass[36]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID_Registers|register_rtl_0_bypass[36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[36]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|register_rtl_0_bypass[36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N22
cycloneive_lcell_comb \ID_Registers|register_rtl_0_bypass[38]~feeder (
// Equation(s):
// \ID_Registers|register_rtl_0_bypass[38]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID_Registers|register_rtl_0_bypass[38]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[38]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|register_rtl_0_bypass[38]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N20
cycloneive_lcell_comb \ID_Registers|register_rtl_1_bypass[38]~feeder (
// Equation(s):
// \ID_Registers|register_rtl_1_bypass[38]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID_Registers|register_rtl_1_bypass[38]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[38]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|register_rtl_1_bypass[38]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N22
cycloneive_lcell_comb \ID_Registers|register_rtl_1_bypass[36]~feeder (
// Equation(s):
// \ID_Registers|register_rtl_1_bypass[36]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID_Registers|register_rtl_1_bypass[36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[36]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|register_rtl_1_bypass[36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N8
cycloneive_lcell_comb \ID_Registers|register_rtl_0_bypass[44]~feeder (
// Equation(s):
// \ID_Registers|register_rtl_0_bypass[44]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID_Registers|register_rtl_0_bypass[44]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[44]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|register_rtl_0_bypass[44]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N10
cycloneive_lcell_comb \ID_Registers|register_rtl_0_bypass[46]~feeder (
// Equation(s):
// \ID_Registers|register_rtl_0_bypass[46]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID_Registers|register_rtl_0_bypass[46]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[46]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|register_rtl_0_bypass[46]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N16
cycloneive_lcell_comb \ID_Registers|register_rtl_1_bypass[46]~feeder (
// Equation(s):
// \ID_Registers|register_rtl_1_bypass[46]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID_Registers|register_rtl_1_bypass[46]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[46]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|register_rtl_1_bypass[46]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N14
cycloneive_lcell_comb \ID_Registers|register_rtl_1_bypass[44]~feeder (
// Equation(s):
// \ID_Registers|register_rtl_1_bypass[44]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID_Registers|register_rtl_1_bypass[44]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[44]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|register_rtl_1_bypass[44]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N24
cycloneive_lcell_comb \ID_Registers|register_rtl_1_bypass[50]~feeder (
// Equation(s):
// \ID_Registers|register_rtl_1_bypass[50]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID_Registers|register_rtl_1_bypass[50]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[50]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|register_rtl_1_bypass[50]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N12
cycloneive_lcell_comb \ID_Registers|register_rtl_0_bypass[60]~feeder (
// Equation(s):
// \ID_Registers|register_rtl_0_bypass[60]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID_Registers|register_rtl_0_bypass[60]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[60]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|register_rtl_0_bypass[60]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N0
cycloneive_lcell_comb \ID_Registers|register_rtl_1_bypass[62]~feeder (
// Equation(s):
// \ID_Registers|register_rtl_1_bypass[62]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID_Registers|register_rtl_1_bypass[62]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[62]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|register_rtl_1_bypass[62]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N22
cycloneive_lcell_comb \ID_Registers|register_rtl_0_bypass[66]~feeder (
// Equation(s):
// \ID_Registers|register_rtl_0_bypass[66]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID_Registers|register_rtl_0_bypass[66]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[66]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|register_rtl_0_bypass[66]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N26
cycloneive_lcell_comb \ID_Registers|register_rtl_1_bypass[64]~feeder (
// Equation(s):
// \ID_Registers|register_rtl_1_bypass[64]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID_Registers|register_rtl_1_bypass[64]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[64]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|register_rtl_1_bypass[64]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N10
cycloneive_lcell_comb \ID_Registers|register_rtl_0_bypass[68]~feeder (
// Equation(s):
// \ID_Registers|register_rtl_0_bypass[68]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID_Registers|register_rtl_0_bypass[68]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[68]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|register_rtl_0_bypass[68]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N14
cycloneive_lcell_comb \ID_Registers|register_rtl_1_bypass[70]~feeder (
// Equation(s):
// \ID_Registers|register_rtl_1_bypass[70]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID_Registers|register_rtl_1_bypass[70]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[70]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|register_rtl_1_bypass[70]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N12
cycloneive_lcell_comb \ID_Registers|register_rtl_1_bypass[68]~feeder (
// Equation(s):
// \ID_Registers|register_rtl_1_bypass[68]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID_Registers|register_rtl_1_bypass[68]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[68]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|register_rtl_1_bypass[68]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y42_N10
cycloneive_lcell_comb \ID_Registers|register_rtl_0_bypass[74]~feeder (
// Equation(s):
// \ID_Registers|register_rtl_0_bypass[74]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID_Registers|register_rtl_0_bypass[74]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[74]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|register_rtl_0_bypass[74]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N28
cycloneive_lcell_comb \ID_Registers|register_rtl_1_bypass[74]~feeder (
// Equation(s):
// \ID_Registers|register_rtl_1_bypass[74]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID_Registers|register_rtl_1_bypass[74]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[74]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|register_rtl_1_bypass[74]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N4
cycloneive_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[20]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[20]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[20]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N16
cycloneive_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[24]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[24]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[24]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N12
cycloneive_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[26]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[26]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[26]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N28
cycloneive_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[28]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[28]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[28]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N6
cycloneive_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[30]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[30]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[30]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N8
cycloneive_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[32]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[32]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[32]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N16
cycloneive_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[34]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[34]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[34]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[34]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[34]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N12
cycloneive_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[42]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[42]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[42]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[42]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[42]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N16
cycloneive_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[44]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[44]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[44]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[44]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[44]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N10
cycloneive_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[48]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[48]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[48]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[48]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[48]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N0
cycloneive_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[50]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[50]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[50]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[50]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[50]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N20
cycloneive_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[52]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[52]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[52]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[52]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[52]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y41_N28
cycloneive_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[54]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[54]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[54]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[54]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[54]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N28
cycloneive_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[56]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[56]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[56]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[56]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[56]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N20
cycloneive_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[60]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[60]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[60]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[60]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[60]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N12
cycloneive_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[62]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[62]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[62]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[62]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[62]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N16
cycloneive_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[64]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[64]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[64]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[64]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[64]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y41_N24
cycloneive_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[68]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[68]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[68]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[68]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[68]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N16
cycloneive_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[70]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[70]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[70]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[70]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[70]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y39_N24
cycloneive_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[78]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[78]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[78]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[78]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[78]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y39_N6
cycloneive_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[80]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[80]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[80]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[80]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[80]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N4
cycloneive_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[82]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[82]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[82]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[82]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[82]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N2
cycloneive_io_obuf \clkout[0]~output (
	.i(\clkout[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\clkout[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \clkout[0]~output .bus_hold = "false";
defparam \clkout[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N16
cycloneive_io_obuf \clkout[1]~output (
	.i(\clkout[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\clkout[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \clkout[1]~output .bus_hold = "false";
defparam \clkout[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N23
cycloneive_io_obuf \clkout[2]~output (
	.i(\clkout[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\clkout[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \clkout[2]~output .bus_hold = "false";
defparam \clkout[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \clkout[3]~output (
	.i(\clkout[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\clkout[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \clkout[3]~output .bus_hold = "false";
defparam \clkout[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N9
cycloneive_io_obuf \clkout[4]~output (
	.i(\clkout[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\clkout[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \clkout[4]~output .bus_hold = "false";
defparam \clkout[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \clkout[5]~output (
	.i(\clkout[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\clkout[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \clkout[5]~output .bus_hold = "false";
defparam \clkout[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \Instruction_IF[0]~output (
	.i(\IF_Flush_mux|Instruction_IF[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_IF[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_IF[0]~output .bus_hold = "false";
defparam \Instruction_IF[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N23
cycloneive_io_obuf \Instruction_IF[1]~output (
	.i(\IF_Flush_mux|Instruction_IF[1]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_IF[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_IF[1]~output .bus_hold = "false";
defparam \Instruction_IF[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \Instruction_IF[2]~output (
	.i(\IF_Flush_mux|Instruction_IF[2]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_IF[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_IF[2]~output .bus_hold = "false";
defparam \Instruction_IF[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y67_N16
cycloneive_io_obuf \Instruction_IF[3]~output (
	.i(\IF_Flush_mux|Instruction_IF[3]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_IF[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_IF[3]~output .bus_hold = "false";
defparam \Instruction_IF[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N16
cycloneive_io_obuf \Instruction_IF[4]~output (
	.i(\IF_Flush_mux|Instruction_IF[4]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_IF[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_IF[4]~output .bus_hold = "false";
defparam \Instruction_IF[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N16
cycloneive_io_obuf \Instruction_IF[5]~output (
	.i(\IF_Flush_mux|Instruction_IF[5]~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_IF[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_IF[5]~output .bus_hold = "false";
defparam \Instruction_IF[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y67_N23
cycloneive_io_obuf \Instruction_IF[6]~output (
	.i(\IF_Flush_mux|Instruction_IF[3]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_IF[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_IF[6]~output .bus_hold = "false";
defparam \Instruction_IF[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y66_N23
cycloneive_io_obuf \Instruction_IF[7]~output (
	.i(\IF_Flush_mux|Instruction_IF[3]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_IF[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_IF[7]~output .bus_hold = "false";
defparam \Instruction_IF[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y73_N23
cycloneive_io_obuf \Instruction_IF[8]~output (
	.i(\IF_Flush_mux|Instruction_IF[8]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_IF[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_IF[8]~output .bus_hold = "false";
defparam \Instruction_IF[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y73_N16
cycloneive_io_obuf \Instruction_IF[9]~output (
	.i(\IF_Flush_mux|Instruction_IF[8]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_IF[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_IF[9]~output .bus_hold = "false";
defparam \Instruction_IF[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y73_N2
cycloneive_io_obuf \Instruction_IF[10]~output (
	.i(\IF_Flush_mux|Instruction_IF[8]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_IF[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_IF[10]~output .bus_hold = "false";
defparam \Instruction_IF[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N2
cycloneive_io_obuf \Instruction_IF[11]~output (
	.i(\IF_Flush_mux|Instruction_IF[11]~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_IF[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_IF[11]~output .bus_hold = "false";
defparam \Instruction_IF[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N9
cycloneive_io_obuf \Instruction_IF[12]~output (
	.i(\IF_Flush_mux|Instruction_IF[12]~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_IF[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_IF[12]~output .bus_hold = "false";
defparam \Instruction_IF[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N23
cycloneive_io_obuf \Instruction_IF[13]~output (
	.i(\IF_Flush_mux|Instruction_IF[13]~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_IF[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_IF[13]~output .bus_hold = "false";
defparam \Instruction_IF[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N16
cycloneive_io_obuf \Instruction_IF[14]~output (
	.i(\IF_Flush_mux|Instruction_IF[14]~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_IF[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_IF[14]~output .bus_hold = "false";
defparam \Instruction_IF[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \Instruction_IF[15]~output (
	.i(\IF_Flush_mux|Instruction_IF[15]~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_IF[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_IF[15]~output .bus_hold = "false";
defparam \Instruction_IF[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N23
cycloneive_io_obuf \Instruction_IF[16]~output (
	.i(\IF_Flush_mux|Instruction_IF[16]~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_IF[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_IF[16]~output .bus_hold = "false";
defparam \Instruction_IF[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N16
cycloneive_io_obuf \Instruction_IF[17]~output (
	.i(\IF_Flush_mux|Instruction_IF[17]~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_IF[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_IF[17]~output .bus_hold = "false";
defparam \Instruction_IF[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N16
cycloneive_io_obuf \Instruction_IF[18]~output (
	.i(\IF_Flush_mux|Instruction_IF[18]~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_IF[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_IF[18]~output .bus_hold = "false";
defparam \Instruction_IF[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N16
cycloneive_io_obuf \Instruction_IF[19]~output (
	.i(\IF_Flush_mux|Instruction_IF[19]~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_IF[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_IF[19]~output .bus_hold = "false";
defparam \Instruction_IF[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N16
cycloneive_io_obuf \Instruction_IF[20]~output (
	.i(\IF_Flush_mux|Instruction_IF[20]~32_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_IF[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_IF[20]~output .bus_hold = "false";
defparam \Instruction_IF[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N9
cycloneive_io_obuf \Instruction_IF[21]~output (
	.i(\IF_Flush_mux|Instruction_IF[21]~33_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_IF[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_IF[21]~output .bus_hold = "false";
defparam \Instruction_IF[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N16
cycloneive_io_obuf \Instruction_IF[22]~output (
	.i(\IF_Flush_mux|Instruction_IF[22]~37_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_IF[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_IF[22]~output .bus_hold = "false";
defparam \Instruction_IF[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N23
cycloneive_io_obuf \Instruction_IF[23]~output (
	.i(\IF_Flush_mux|Instruction_IF[23]~39_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_IF[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_IF[23]~output .bus_hold = "false";
defparam \Instruction_IF[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N23
cycloneive_io_obuf \Instruction_IF[24]~output (
	.i(\IF_Flush_mux|Instruction_IF[24]~41_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_IF[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_IF[24]~output .bus_hold = "false";
defparam \Instruction_IF[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \Instruction_IF[25]~output (
	.i(\IF_Flush_mux|Instruction_IF[25]~42_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_IF[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_IF[25]~output .bus_hold = "false";
defparam \Instruction_IF[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y73_N9
cycloneive_io_obuf \Instruction_IF[26]~output (
	.i(\IF_Flush_mux|Instruction_IF[26]~44_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_IF[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_IF[26]~output .bus_hold = "false";
defparam \Instruction_IF[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
cycloneive_io_obuf \Instruction_IF[27]~output (
	.i(\IF_Flush_mux|Instruction_IF[27]~46_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_IF[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_IF[27]~output .bus_hold = "false";
defparam \Instruction_IF[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N16
cycloneive_io_obuf \Instruction_IF[28]~output (
	.i(\IF_Flush_mux|Instruction_IF[28]~47_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_IF[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_IF[28]~output .bus_hold = "false";
defparam \Instruction_IF[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N9
cycloneive_io_obuf \Instruction_IF[29]~output (
	.i(\IF_Flush_mux|Instruction_IF[29]~48_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_IF[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_IF[29]~output .bus_hold = "false";
defparam \Instruction_IF[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y73_N2
cycloneive_io_obuf \Instruction_IF[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_IF[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_IF[30]~output .bus_hold = "false";
defparam \Instruction_IF[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N23
cycloneive_io_obuf \Instruction_IF[31]~output (
	.i(\IF_Flush_mux|Instruction_IF[26]~44_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_IF[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_IF[31]~output .bus_hold = "false";
defparam \Instruction_IF[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y62_N16
cycloneive_io_obuf \Next_PC_IF[0]~output (
	.i(\IF_PC_Mux|Next_PC_IF[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Next_PC_IF[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Next_PC_IF[0]~output .bus_hold = "false";
defparam \Next_PC_IF[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y62_N23
cycloneive_io_obuf \Next_PC_IF[1]~output (
	.i(\IF_PC_Mux|Next_PC_IF[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Next_PC_IF[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Next_PC_IF[1]~output .bus_hold = "false";
defparam \Next_PC_IF[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y58_N16
cycloneive_io_obuf \Next_PC_IF[2]~output (
	.i(\ID_PC_Add|Add0~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Next_PC_IF[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Next_PC_IF[2]~output .bus_hold = "false";
defparam \Next_PC_IF[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \Next_PC_IF[3]~output (
	.i(\ID_PC_Add|Add0~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Next_PC_IF[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Next_PC_IF[3]~output .bus_hold = "false";
defparam \Next_PC_IF[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N23
cycloneive_io_obuf \Next_PC_IF[4]~output (
	.i(\ID_PC_Add|Add0~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Next_PC_IF[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Next_PC_IF[4]~output .bus_hold = "false";
defparam \Next_PC_IF[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y51_N16
cycloneive_io_obuf \Next_PC_IF[5]~output (
	.i(\ID_PC_Add|Add0~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Next_PC_IF[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Next_PC_IF[5]~output .bus_hold = "false";
defparam \Next_PC_IF[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \Next_PC_IF[6]~output (
	.i(\ID_PC_Add|Add0~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Next_PC_IF[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Next_PC_IF[6]~output .bus_hold = "false";
defparam \Next_PC_IF[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y73_N16
cycloneive_io_obuf \Next_PC_IF[7]~output (
	.i(\ID_PC_Add|Add0~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Next_PC_IF[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Next_PC_IF[7]~output .bus_hold = "false";
defparam \Next_PC_IF[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cycloneive_io_obuf \Next_PC_IF[8]~output (
	.i(\ID_PC_Add|Add0~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Next_PC_IF[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Next_PC_IF[8]~output .bus_hold = "false";
defparam \Next_PC_IF[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y48_N9
cycloneive_io_obuf \Next_PC_IF[9]~output (
	.i(\ID_PC_Add|Add0~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Next_PC_IF[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Next_PC_IF[9]~output .bus_hold = "false";
defparam \Next_PC_IF[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \Next_PC_IF[10]~output (
	.i(\ID_PC_Add|Add0~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Next_PC_IF[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Next_PC_IF[10]~output .bus_hold = "false";
defparam \Next_PC_IF[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N23
cycloneive_io_obuf \Next_PC_IF[11]~output (
	.i(\ID_PC_Add|Add0~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Next_PC_IF[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Next_PC_IF[11]~output .bus_hold = "false";
defparam \Next_PC_IF[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N23
cycloneive_io_obuf \Next_PC_IF[12]~output (
	.i(\ID_PC_Add|Add0~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Next_PC_IF[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Next_PC_IF[12]~output .bus_hold = "false";
defparam \Next_PC_IF[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N2
cycloneive_io_obuf \Next_PC_IF[13]~output (
	.i(\ID_PC_Add|Add0~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Next_PC_IF[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Next_PC_IF[13]~output .bus_hold = "false";
defparam \Next_PC_IF[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y54_N9
cycloneive_io_obuf \Next_PC_IF[14]~output (
	.i(\ID_PC_Add|Add0~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Next_PC_IF[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Next_PC_IF[14]~output .bus_hold = "false";
defparam \Next_PC_IF[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N16
cycloneive_io_obuf \Next_PC_IF[15]~output (
	.i(\ID_PC_Add|Add0~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Next_PC_IF[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Next_PC_IF[15]~output .bus_hold = "false";
defparam \Next_PC_IF[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N9
cycloneive_io_obuf \Next_PC_IF[16]~output (
	.i(\ID_PC_Add|Add0~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Next_PC_IF[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \Next_PC_IF[16]~output .bus_hold = "false";
defparam \Next_PC_IF[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \Next_PC_IF[17]~output (
	.i(\ID_PC_Add|Add0~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Next_PC_IF[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \Next_PC_IF[17]~output .bus_hold = "false";
defparam \Next_PC_IF[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \Next_PC_IF[18]~output (
	.i(\ID_PC_Add|Add0~33_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Next_PC_IF[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \Next_PC_IF[18]~output .bus_hold = "false";
defparam \Next_PC_IF[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N23
cycloneive_io_obuf \Next_PC_IF[19]~output (
	.i(\ID_PC_Add|Add0~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Next_PC_IF[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \Next_PC_IF[19]~output .bus_hold = "false";
defparam \Next_PC_IF[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N16
cycloneive_io_obuf \Next_PC_IF[20]~output (
	.i(\ID_PC_Add|Add0~37_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Next_PC_IF[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \Next_PC_IF[20]~output .bus_hold = "false";
defparam \Next_PC_IF[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N23
cycloneive_io_obuf \Next_PC_IF[21]~output (
	.i(\ID_PC_Add|Add0~39_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Next_PC_IF[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \Next_PC_IF[21]~output .bus_hold = "false";
defparam \Next_PC_IF[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y59_N16
cycloneive_io_obuf \Next_PC_IF[22]~output (
	.i(\ID_PC_Add|Add0~41_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Next_PC_IF[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \Next_PC_IF[22]~output .bus_hold = "false";
defparam \Next_PC_IF[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N9
cycloneive_io_obuf \Next_PC_IF[23]~output (
	.i(\ID_PC_Add|Add0~43_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Next_PC_IF[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \Next_PC_IF[23]~output .bus_hold = "false";
defparam \Next_PC_IF[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \Next_PC_IF[24]~output (
	.i(\ID_PC_Add|Add0~45_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Next_PC_IF[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \Next_PC_IF[24]~output .bus_hold = "false";
defparam \Next_PC_IF[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N9
cycloneive_io_obuf \Next_PC_IF[25]~output (
	.i(\ID_PC_Add|Add0~47_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Next_PC_IF[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \Next_PC_IF[25]~output .bus_hold = "false";
defparam \Next_PC_IF[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y57_N16
cycloneive_io_obuf \Next_PC_IF[26]~output (
	.i(\ID_PC_Add|Add0~49_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Next_PC_IF[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \Next_PC_IF[26]~output .bus_hold = "false";
defparam \Next_PC_IF[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N16
cycloneive_io_obuf \Next_PC_IF[27]~output (
	.i(\ID_PC_Add|Add0~51_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Next_PC_IF[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \Next_PC_IF[27]~output .bus_hold = "false";
defparam \Next_PC_IF[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cycloneive_io_obuf \Next_PC_IF[28]~output (
	.i(\ID_PC_Add|Add0~53_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Next_PC_IF[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \Next_PC_IF[28]~output .bus_hold = "false";
defparam \Next_PC_IF[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N2
cycloneive_io_obuf \Next_PC_IF[29]~output (
	.i(\ID_PC_Add|Add0~55_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Next_PC_IF[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \Next_PC_IF[29]~output .bus_hold = "false";
defparam \Next_PC_IF[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N9
cycloneive_io_obuf \Next_PC_IF[30]~output (
	.i(\ID_PC_Add|Add0~57_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Next_PC_IF[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \Next_PC_IF[30]~output .bus_hold = "false";
defparam \Next_PC_IF[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N16
cycloneive_io_obuf \Next_PC_IF[31]~output (
	.i(\ID_PC_Add|Add0~59_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Next_PC_IF[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \Next_PC_IF[31]~output .bus_hold = "false";
defparam \Next_PC_IF[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y73_N2
cycloneive_io_obuf \Instruction_ID[0]~output (
	.i(\IF_ID_Pipeline_Stage|Instruction_ID [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_ID[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_ID[0]~output .bus_hold = "false";
defparam \Instruction_ID[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N16
cycloneive_io_obuf \Instruction_ID[1]~output (
	.i(\IF_ID_Pipeline_Stage|Instruction_ID [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_ID[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_ID[1]~output .bus_hold = "false";
defparam \Instruction_ID[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \Instruction_ID[2]~output (
	.i(\IF_ID_Pipeline_Stage|Instruction_ID [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_ID[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_ID[2]~output .bus_hold = "false";
defparam \Instruction_ID[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \Instruction_ID[3]~output (
	.i(\IF_ID_Pipeline_Stage|Instruction_ID [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_ID[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_ID[3]~output .bus_hold = "false";
defparam \Instruction_ID[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N23
cycloneive_io_obuf \Instruction_ID[4]~output (
	.i(\IF_ID_Pipeline_Stage|Instruction_ID [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_ID[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_ID[4]~output .bus_hold = "false";
defparam \Instruction_ID[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N9
cycloneive_io_obuf \Instruction_ID[5]~output (
	.i(\IF_ID_Pipeline_Stage|Instruction_ID [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_ID[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_ID[5]~output .bus_hold = "false";
defparam \Instruction_ID[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y0_N9
cycloneive_io_obuf \Instruction_ID[6]~output (
	.i(\IF_ID_Pipeline_Stage|Instruction_ID [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_ID[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_ID[6]~output .bus_hold = "false";
defparam \Instruction_ID[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N9
cycloneive_io_obuf \Instruction_ID[7]~output (
	.i(\IF_ID_Pipeline_Stage|Instruction_ID [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_ID[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_ID[7]~output .bus_hold = "false";
defparam \Instruction_ID[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y68_N9
cycloneive_io_obuf \Instruction_ID[8]~output (
	.i(\IF_ID_Pipeline_Stage|Instruction_ID [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_ID[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_ID[8]~output .bus_hold = "false";
defparam \Instruction_ID[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y68_N16
cycloneive_io_obuf \Instruction_ID[9]~output (
	.i(\IF_ID_Pipeline_Stage|Instruction_ID [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_ID[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_ID[9]~output .bus_hold = "false";
defparam \Instruction_ID[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y68_N2
cycloneive_io_obuf \Instruction_ID[10]~output (
	.i(\IF_ID_Pipeline_Stage|Instruction_ID [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_ID[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_ID[10]~output .bus_hold = "false";
defparam \Instruction_ID[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y50_N23
cycloneive_io_obuf \Instruction_ID[11]~output (
	.i(\IF_ID_Pipeline_Stage|Instruction_ID [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_ID[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_ID[11]~output .bus_hold = "false";
defparam \Instruction_ID[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y46_N16
cycloneive_io_obuf \Instruction_ID[12]~output (
	.i(\IF_ID_Pipeline_Stage|Instruction_ID [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_ID[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_ID[12]~output .bus_hold = "false";
defparam \Instruction_ID[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N23
cycloneive_io_obuf \Instruction_ID[13]~output (
	.i(\IF_ID_Pipeline_Stage|Instruction_ID [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_ID[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_ID[13]~output .bus_hold = "false";
defparam \Instruction_ID[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N2
cycloneive_io_obuf \Instruction_ID[14]~output (
	.i(\IF_ID_Pipeline_Stage|Instruction_ID [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_ID[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_ID[14]~output .bus_hold = "false";
defparam \Instruction_ID[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \Instruction_ID[15]~output (
	.i(\IF_ID_Pipeline_Stage|Instruction_ID [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_ID[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_ID[15]~output .bus_hold = "false";
defparam \Instruction_ID[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N16
cycloneive_io_obuf \Instruction_ID[16]~output (
	.i(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_ID[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_ID[16]~output .bus_hold = "false";
defparam \Instruction_ID[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N23
cycloneive_io_obuf \Instruction_ID[17]~output (
	.i(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_ID[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_ID[17]~output .bus_hold = "false";
defparam \Instruction_ID[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y43_N16
cycloneive_io_obuf \Instruction_ID[18]~output (
	.i(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_ID[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_ID[18]~output .bus_hold = "false";
defparam \Instruction_ID[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \Instruction_ID[19]~output (
	.i(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_ID[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_ID[19]~output .bus_hold = "false";
defparam \Instruction_ID[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cycloneive_io_obuf \Instruction_ID[20]~output (
	.i(\IF_ID_Pipeline_Stage|Instruction_ID [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_ID[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_ID[20]~output .bus_hold = "false";
defparam \Instruction_ID[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \Instruction_ID[21]~output (
	.i(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_ID[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_ID[21]~output .bus_hold = "false";
defparam \Instruction_ID[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N2
cycloneive_io_obuf \Instruction_ID[22]~output (
	.i(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_ID[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_ID[22]~output .bus_hold = "false";
defparam \Instruction_ID[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneive_io_obuf \Instruction_ID[23]~output (
	.i(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_ID[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_ID[23]~output .bus_hold = "false";
defparam \Instruction_ID[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \Instruction_ID[24]~output (
	.i(\IF_ID_Pipeline_Stage|Instruction_ID [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_ID[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_ID[24]~output .bus_hold = "false";
defparam \Instruction_ID[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N2
cycloneive_io_obuf \Instruction_ID[25]~output (
	.i(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_ID[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_ID[25]~output .bus_hold = "false";
defparam \Instruction_ID[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y66_N16
cycloneive_io_obuf \Instruction_ID[26]~output (
	.i(\IF_ID_Pipeline_Stage|Instruction_ID [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_ID[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_ID[26]~output .bus_hold = "false";
defparam \Instruction_ID[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N16
cycloneive_io_obuf \Instruction_ID[27]~output (
	.i(\IF_ID_Pipeline_Stage|Instruction_ID [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_ID[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_ID[27]~output .bus_hold = "false";
defparam \Instruction_ID[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y65_N16
cycloneive_io_obuf \Instruction_ID[28]~output (
	.i(\IF_ID_Pipeline_Stage|Instruction_ID [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_ID[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_ID[28]~output .bus_hold = "false";
defparam \Instruction_ID[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N23
cycloneive_io_obuf \Instruction_ID[29]~output (
	.i(\IF_ID_Pipeline_Stage|Instruction_ID [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_ID[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_ID[29]~output .bus_hold = "false";
defparam \Instruction_ID[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \Instruction_ID[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_ID[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_ID[30]~output .bus_hold = "false";
defparam \Instruction_ID[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y64_N2
cycloneive_io_obuf \Instruction_ID[31]~output (
	.i(\IF_ID_Pipeline_Stage|Instruction_ID [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_ID[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_ID[31]~output .bus_hold = "false";
defparam \Instruction_ID[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \Read_Address_1_ID[0]~output (
	.i(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Address_1_ID[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Address_1_ID[0]~output .bus_hold = "false";
defparam \Read_Address_1_ID[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \Read_Address_1_ID[1]~output (
	.i(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Address_1_ID[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Address_1_ID[1]~output .bus_hold = "false";
defparam \Read_Address_1_ID[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N9
cycloneive_io_obuf \Read_Address_1_ID[2]~output (
	.i(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Address_1_ID[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Address_1_ID[2]~output .bus_hold = "false";
defparam \Read_Address_1_ID[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \Read_Address_1_ID[3]~output (
	.i(\IF_ID_Pipeline_Stage|Instruction_ID [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Address_1_ID[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Address_1_ID[3]~output .bus_hold = "false";
defparam \Read_Address_1_ID[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N9
cycloneive_io_obuf \Read_Address_1_ID[4]~output (
	.i(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Address_1_ID[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Address_1_ID[4]~output .bus_hold = "false";
defparam \Read_Address_1_ID[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y59_N23
cycloneive_io_obuf \Read_Data_1_ID[0]~output (
	.i(\ID_Registers|Read_Data_1_ID[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_1_ID[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_1_ID[0]~output .bus_hold = "false";
defparam \Read_Data_1_ID[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \Read_Data_1_ID[1]~output (
	.i(\ID_Registers|Read_Data_1_ID[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_1_ID[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_1_ID[1]~output .bus_hold = "false";
defparam \Read_Data_1_ID[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N23
cycloneive_io_obuf \Read_Data_1_ID[2]~output (
	.i(\ID_Registers|Read_Data_1_ID[2]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_1_ID[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_1_ID[2]~output .bus_hold = "false";
defparam \Read_Data_1_ID[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N2
cycloneive_io_obuf \Read_Data_1_ID[3]~output (
	.i(\ID_Registers|Read_Data_1_ID[3]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_1_ID[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_1_ID[3]~output .bus_hold = "false";
defparam \Read_Data_1_ID[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N9
cycloneive_io_obuf \Read_Data_1_ID[4]~output (
	.i(\ID_Registers|Read_Data_1_ID[4]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_1_ID[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_1_ID[4]~output .bus_hold = "false";
defparam \Read_Data_1_ID[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N2
cycloneive_io_obuf \Read_Data_1_ID[5]~output (
	.i(\ID_Registers|Read_Data_1_ID[5]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_1_ID[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_1_ID[5]~output .bus_hold = "false";
defparam \Read_Data_1_ID[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y57_N23
cycloneive_io_obuf \Read_Data_1_ID[6]~output (
	.i(\ID_Registers|Read_Data_1_ID[6]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_1_ID[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_1_ID[6]~output .bus_hold = "false";
defparam \Read_Data_1_ID[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N23
cycloneive_io_obuf \Read_Data_1_ID[7]~output (
	.i(\ID_Registers|Read_Data_1_ID[7]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_1_ID[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_1_ID[7]~output .bus_hold = "false";
defparam \Read_Data_1_ID[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \Read_Data_1_ID[8]~output (
	.i(\ID_Registers|Read_Data_1_ID[8]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_1_ID[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_1_ID[8]~output .bus_hold = "false";
defparam \Read_Data_1_ID[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N16
cycloneive_io_obuf \Read_Data_1_ID[9]~output (
	.i(\ID_Registers|Read_Data_1_ID[9]~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_1_ID[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_1_ID[9]~output .bus_hold = "false";
defparam \Read_Data_1_ID[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N16
cycloneive_io_obuf \Read_Data_1_ID[10]~output (
	.i(\ID_Registers|Read_Data_1_ID[10]~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_1_ID[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_1_ID[10]~output .bus_hold = "false";
defparam \Read_Data_1_ID[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N16
cycloneive_io_obuf \Read_Data_1_ID[11]~output (
	.i(\ID_Registers|Read_Data_1_ID[11]~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_1_ID[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_1_ID[11]~output .bus_hold = "false";
defparam \Read_Data_1_ID[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N23
cycloneive_io_obuf \Read_Data_1_ID[12]~output (
	.i(\ID_Registers|Read_Data_1_ID[12]~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_1_ID[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_1_ID[12]~output .bus_hold = "false";
defparam \Read_Data_1_ID[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N9
cycloneive_io_obuf \Read_Data_1_ID[13]~output (
	.i(\ID_Registers|Read_Data_1_ID[13]~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_1_ID[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_1_ID[13]~output .bus_hold = "false";
defparam \Read_Data_1_ID[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y53_N9
cycloneive_io_obuf \Read_Data_1_ID[14]~output (
	.i(\ID_Registers|Read_Data_1_ID[14]~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_1_ID[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_1_ID[14]~output .bus_hold = "false";
defparam \Read_Data_1_ID[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N16
cycloneive_io_obuf \Read_Data_1_ID[15]~output (
	.i(\ID_Registers|Read_Data_1_ID[15]~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_1_ID[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_1_ID[15]~output .bus_hold = "false";
defparam \Read_Data_1_ID[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \Read_Data_1_ID[16]~output (
	.i(\ID_Registers|Read_Data_1_ID[16]~33_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_1_ID[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_1_ID[16]~output .bus_hold = "false";
defparam \Read_Data_1_ID[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \Read_Data_1_ID[17]~output (
	.i(\ID_Registers|Read_Data_1_ID[17]~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_1_ID[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_1_ID[17]~output .bus_hold = "false";
defparam \Read_Data_1_ID[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y73_N23
cycloneive_io_obuf \Read_Data_1_ID[18]~output (
	.i(\ID_Registers|Read_Data_1_ID[18]~37_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_1_ID[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_1_ID[18]~output .bus_hold = "false";
defparam \Read_Data_1_ID[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N9
cycloneive_io_obuf \Read_Data_1_ID[19]~output (
	.i(\ID_Registers|Read_Data_1_ID[19]~39_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_1_ID[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_1_ID[19]~output .bus_hold = "false";
defparam \Read_Data_1_ID[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N23
cycloneive_io_obuf \Read_Data_1_ID[20]~output (
	.i(\ID_Registers|Read_Data_1_ID[20]~41_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_1_ID[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_1_ID[20]~output .bus_hold = "false";
defparam \Read_Data_1_ID[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
cycloneive_io_obuf \Read_Data_1_ID[21]~output (
	.i(\ID_Registers|Read_Data_1_ID[21]~43_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_1_ID[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_1_ID[21]~output .bus_hold = "false";
defparam \Read_Data_1_ID[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N9
cycloneive_io_obuf \Read_Data_1_ID[22]~output (
	.i(\ID_Registers|Read_Data_1_ID[22]~45_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_1_ID[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_1_ID[22]~output .bus_hold = "false";
defparam \Read_Data_1_ID[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y52_N9
cycloneive_io_obuf \Read_Data_1_ID[23]~output (
	.i(\ID_Registers|Read_Data_1_ID[23]~47_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_1_ID[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_1_ID[23]~output .bus_hold = "false";
defparam \Read_Data_1_ID[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N9
cycloneive_io_obuf \Read_Data_1_ID[24]~output (
	.i(\ID_Registers|Read_Data_1_ID[24]~49_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_1_ID[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_1_ID[24]~output .bus_hold = "false";
defparam \Read_Data_1_ID[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y48_N2
cycloneive_io_obuf \Read_Data_1_ID[25]~output (
	.i(\ID_Registers|Read_Data_1_ID[25]~51_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_1_ID[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_1_ID[25]~output .bus_hold = "false";
defparam \Read_Data_1_ID[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N16
cycloneive_io_obuf \Read_Data_1_ID[26]~output (
	.i(\ID_Registers|Read_Data_1_ID[26]~53_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_1_ID[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_1_ID[26]~output .bus_hold = "false";
defparam \Read_Data_1_ID[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N16
cycloneive_io_obuf \Read_Data_1_ID[27]~output (
	.i(\ID_Registers|Read_Data_1_ID[27]~55_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_1_ID[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_1_ID[27]~output .bus_hold = "false";
defparam \Read_Data_1_ID[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N9
cycloneive_io_obuf \Read_Data_1_ID[28]~output (
	.i(\ID_Registers|Read_Data_1_ID[28]~57_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_1_ID[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_1_ID[28]~output .bus_hold = "false";
defparam \Read_Data_1_ID[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y62_N23
cycloneive_io_obuf \Read_Data_1_ID[29]~output (
	.i(\ID_Registers|Read_Data_1_ID[29]~59_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_1_ID[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_1_ID[29]~output .bus_hold = "false";
defparam \Read_Data_1_ID[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N23
cycloneive_io_obuf \Read_Data_1_ID[30]~output (
	.i(\ID_Registers|Read_Data_1_ID[30]~61_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_1_ID[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_1_ID[30]~output .bus_hold = "false";
defparam \Read_Data_1_ID[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \Read_Data_1_ID[31]~output (
	.i(\ID_Registers|Read_Data_1_ID[31]~63_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_1_ID[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_1_ID[31]~output .bus_hold = "false";
defparam \Read_Data_1_ID[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N16
cycloneive_io_obuf \ALUOp_ID[0]~output (
	.i(\ID_Control|Equal0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUOp_ID[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUOp_ID[0]~output .bus_hold = "false";
defparam \ALUOp_ID[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N16
cycloneive_io_obuf \ALUOp_ID[1]~output (
	.i(\ID_Control|Decoder0~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUOp_ID[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUOp_ID[1]~output .bus_hold = "false";
defparam \ALUOp_ID[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \ALUSrc_ID~output (
	.i(\ID_Control|ALUSrc_ID~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUSrc_ID~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUSrc_ID~output .bus_hold = "false";
defparam \ALUSrc_ID~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N23
cycloneive_io_obuf \Branch_ID~output (
	.i(\ID_Control|Equal0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Branch_ID~output_o ),
	.obar());
// synopsys translate_off
defparam \Branch_ID~output .bus_hold = "false";
defparam \Branch_ID~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y63_N23
cycloneive_io_obuf \MemRead_ID~output (
	.i(\ID_Control|Decoder0~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MemRead_ID~output_o ),
	.obar());
// synopsys translate_off
defparam \MemRead_ID~output .bus_hold = "false";
defparam \MemRead_ID~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N9
cycloneive_io_obuf \MemWrite_ID~output (
	.i(\ID_Control|Decoder0~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MemWrite_ID~output_o ),
	.obar());
// synopsys translate_off
defparam \MemWrite_ID~output .bus_hold = "false";
defparam \MemWrite_ID~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y63_N16
cycloneive_io_obuf \MemtoReg_ID~output (
	.i(\ID_Control|Decoder0~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MemtoReg_ID~output_o ),
	.obar());
// synopsys translate_off
defparam \MemtoReg_ID~output .bus_hold = "false";
defparam \MemtoReg_ID~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N16
cycloneive_io_obuf \PCSrc_ID~output (
	.i(\ID_Branch_AND|PCSrc_ID~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCSrc_ID~output_o ),
	.obar());
// synopsys translate_off
defparam \PCSrc_ID~output .bus_hold = "false";
defparam \PCSrc_ID~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N2
cycloneive_io_obuf \Instruction_EX[0]~output (
	.i(\ID_EX_Pipeline_Stage|Instruction_EX [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_EX[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_EX[0]~output .bus_hold = "false";
defparam \Instruction_EX[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N23
cycloneive_io_obuf \Instruction_EX[1]~output (
	.i(\ID_EX_Pipeline_Stage|Instruction_EX [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_EX[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_EX[1]~output .bus_hold = "false";
defparam \Instruction_EX[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N23
cycloneive_io_obuf \Instruction_EX[2]~output (
	.i(\ID_EX_Pipeline_Stage|Instruction_EX [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_EX[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_EX[2]~output .bus_hold = "false";
defparam \Instruction_EX[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y4_N16
cycloneive_io_obuf \Instruction_EX[3]~output (
	.i(\ID_EX_Pipeline_Stage|Instruction_EX [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_EX[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_EX[3]~output .bus_hold = "false";
defparam \Instruction_EX[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N16
cycloneive_io_obuf \Instruction_EX[4]~output (
	.i(\ID_EX_Pipeline_Stage|Instruction_EX [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_EX[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_EX[4]~output .bus_hold = "false";
defparam \Instruction_EX[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y46_N23
cycloneive_io_obuf \Instruction_EX[5]~output (
	.i(\ID_EX_Pipeline_Stage|Instruction_EX [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_EX[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_EX[5]~output .bus_hold = "false";
defparam \Instruction_EX[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y0_N9
cycloneive_io_obuf \Instruction_EX[6]~output (
	.i(\ID_EX_Pipeline_Stage|Instruction_EX [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_EX[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_EX[6]~output .bus_hold = "false";
defparam \Instruction_EX[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y0_N2
cycloneive_io_obuf \Instruction_EX[7]~output (
	.i(\ID_EX_Pipeline_Stage|Instruction_EX [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_EX[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_EX[7]~output .bus_hold = "false";
defparam \Instruction_EX[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N16
cycloneive_io_obuf \Instruction_EX[8]~output (
	.i(\ID_EX_Pipeline_Stage|Instruction_EX [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_EX[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_EX[8]~output .bus_hold = "false";
defparam \Instruction_EX[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y69_N9
cycloneive_io_obuf \Instruction_EX[9]~output (
	.i(\ID_EX_Pipeline_Stage|Instruction_EX [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_EX[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_EX[9]~output .bus_hold = "false";
defparam \Instruction_EX[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N23
cycloneive_io_obuf \Instruction_EX[10]~output (
	.i(\ID_EX_Pipeline_Stage|Instruction_EX [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_EX[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_EX[10]~output .bus_hold = "false";
defparam \Instruction_EX[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N9
cycloneive_io_obuf \Instruction_EX[11]~output (
	.i(\ID_EX_Pipeline_Stage|Instruction_EX [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_EX[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_EX[11]~output .bus_hold = "false";
defparam \Instruction_EX[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N9
cycloneive_io_obuf \Instruction_EX[12]~output (
	.i(\ID_EX_Pipeline_Stage|Instruction_EX [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_EX[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_EX[12]~output .bus_hold = "false";
defparam \Instruction_EX[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \Instruction_EX[13]~output (
	.i(\ID_EX_Pipeline_Stage|Instruction_EX [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_EX[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_EX[13]~output .bus_hold = "false";
defparam \Instruction_EX[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N9
cycloneive_io_obuf \Instruction_EX[14]~output (
	.i(\ID_EX_Pipeline_Stage|Instruction_EX [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_EX[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_EX[14]~output .bus_hold = "false";
defparam \Instruction_EX[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \Instruction_EX[15]~output (
	.i(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_EX[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_EX[15]~output .bus_hold = "false";
defparam \Instruction_EX[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N2
cycloneive_io_obuf \Instruction_EX[16]~output (
	.i(\ID_EX_Pipeline_Stage|Instruction_EX [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_EX[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_EX[16]~output .bus_hold = "false";
defparam \Instruction_EX[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N9
cycloneive_io_obuf \Instruction_EX[17]~output (
	.i(\ID_EX_Pipeline_Stage|Instruction_EX [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_EX[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_EX[17]~output .bus_hold = "false";
defparam \Instruction_EX[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N23
cycloneive_io_obuf \Instruction_EX[18]~output (
	.i(\ID_EX_Pipeline_Stage|Instruction_EX [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_EX[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_EX[18]~output .bus_hold = "false";
defparam \Instruction_EX[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N16
cycloneive_io_obuf \Instruction_EX[19]~output (
	.i(\ID_EX_Pipeline_Stage|Instruction_EX [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_EX[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_EX[19]~output .bus_hold = "false";
defparam \Instruction_EX[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \Instruction_EX[20]~output (
	.i(\ID_EX_Pipeline_Stage|Instruction_EX [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_EX[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_EX[20]~output .bus_hold = "false";
defparam \Instruction_EX[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N23
cycloneive_io_obuf \Instruction_EX[21]~output (
	.i(\ID_EX_Pipeline_Stage|Instruction_EX [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_EX[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_EX[21]~output .bus_hold = "false";
defparam \Instruction_EX[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N23
cycloneive_io_obuf \Instruction_EX[22]~output (
	.i(\ID_EX_Pipeline_Stage|Instruction_EX [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_EX[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_EX[22]~output .bus_hold = "false";
defparam \Instruction_EX[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \Instruction_EX[23]~output (
	.i(\ID_EX_Pipeline_Stage|Instruction_EX [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_EX[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_EX[23]~output .bus_hold = "false";
defparam \Instruction_EX[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \Instruction_EX[24]~output (
	.i(\ID_EX_Pipeline_Stage|Instruction_EX [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_EX[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_EX[24]~output .bus_hold = "false";
defparam \Instruction_EX[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \Instruction_EX[25]~output (
	.i(\ID_EX_Pipeline_Stage|Instruction_EX [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_EX[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_EX[25]~output .bus_hold = "false";
defparam \Instruction_EX[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y60_N16
cycloneive_io_obuf \Instruction_EX[26]~output (
	.i(\ID_EX_Pipeline_Stage|Instruction_EX [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_EX[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_EX[26]~output .bus_hold = "false";
defparam \Instruction_EX[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N9
cycloneive_io_obuf \Instruction_EX[27]~output (
	.i(\ID_EX_Pipeline_Stage|Instruction_EX [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_EX[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_EX[27]~output .bus_hold = "false";
defparam \Instruction_EX[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y73_N9
cycloneive_io_obuf \Instruction_EX[28]~output (
	.i(\ID_EX_Pipeline_Stage|Instruction_EX [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_EX[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_EX[28]~output .bus_hold = "false";
defparam \Instruction_EX[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N2
cycloneive_io_obuf \Instruction_EX[29]~output (
	.i(\ID_EX_Pipeline_Stage|Instruction_EX [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_EX[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_EX[29]~output .bus_hold = "false";
defparam \Instruction_EX[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y73_N2
cycloneive_io_obuf \Instruction_EX[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_EX[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_EX[30]~output .bus_hold = "false";
defparam \Instruction_EX[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N9
cycloneive_io_obuf \Instruction_EX[31]~output (
	.i(\ID_EX_Pipeline_Stage|Instruction_EX [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_EX[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_EX[31]~output .bus_hold = "false";
defparam \Instruction_EX[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \ALU_Data_2_EX[0]~output (
	.i(\EX_ALU_Mux|ALU_Data_2_EX[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Data_2_EX[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Data_2_EX[0]~output .bus_hold = "false";
defparam \ALU_Data_2_EX[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \ALU_Data_2_EX[1]~output (
	.i(\EX_ALU_Mux|ALU_Data_2_EX[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Data_2_EX[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Data_2_EX[1]~output .bus_hold = "false";
defparam \ALU_Data_2_EX[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \ALU_Data_2_EX[2]~output (
	.i(\EX_ALU_Mux|ALU_Data_2_EX[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Data_2_EX[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Data_2_EX[2]~output .bus_hold = "false";
defparam \ALU_Data_2_EX[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \ALU_Data_2_EX[3]~output (
	.i(\EX_ALU_Mux|ALU_Data_2_EX[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Data_2_EX[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Data_2_EX[3]~output .bus_hold = "false";
defparam \ALU_Data_2_EX[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y31_N2
cycloneive_io_obuf \ALU_Data_2_EX[4]~output (
	.i(\EX_ALU_Mux|ALU_Data_2_EX[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Data_2_EX[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Data_2_EX[4]~output .bus_hold = "false";
defparam \ALU_Data_2_EX[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N2
cycloneive_io_obuf \ALU_Data_2_EX[5]~output (
	.i(\EX_ALU_Mux|ALU_Data_2_EX[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Data_2_EX[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Data_2_EX[5]~output .bus_hold = "false";
defparam \ALU_Data_2_EX[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \ALU_Data_2_EX[6]~output (
	.i(\EX_ALU_Mux|ALU_Data_2_EX[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Data_2_EX[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Data_2_EX[6]~output .bus_hold = "false";
defparam \ALU_Data_2_EX[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \ALU_Data_2_EX[7]~output (
	.i(\EX_ALU_Mux|ALU_Data_2_EX[7]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Data_2_EX[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Data_2_EX[7]~output .bus_hold = "false";
defparam \ALU_Data_2_EX[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N9
cycloneive_io_obuf \ALU_Data_2_EX[8]~output (
	.i(\EX_ALU_Mux|ALU_Data_2_EX[8]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Data_2_EX[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Data_2_EX[8]~output .bus_hold = "false";
defparam \ALU_Data_2_EX[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \ALU_Data_2_EX[9]~output (
	.i(\EX_ALU_Mux|ALU_Data_2_EX[9]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Data_2_EX[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Data_2_EX[9]~output .bus_hold = "false";
defparam \ALU_Data_2_EX[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \ALU_Data_2_EX[10]~output (
	.i(\EX_ALU_Mux|ALU_Data_2_EX[10]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Data_2_EX[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Data_2_EX[10]~output .bus_hold = "false";
defparam \ALU_Data_2_EX[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \ALU_Data_2_EX[11]~output (
	.i(\EX_ALU_Mux|ALU_Data_2_EX[11]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Data_2_EX[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Data_2_EX[11]~output .bus_hold = "false";
defparam \ALU_Data_2_EX[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \ALU_Data_2_EX[12]~output (
	.i(\EX_ALU_Mux|ALU_Data_2_EX[12]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Data_2_EX[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Data_2_EX[12]~output .bus_hold = "false";
defparam \ALU_Data_2_EX[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N23
cycloneive_io_obuf \ALU_Data_2_EX[13]~output (
	.i(\EX_ALU_Mux|ALU_Data_2_EX[13]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Data_2_EX[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Data_2_EX[13]~output .bus_hold = "false";
defparam \ALU_Data_2_EX[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \ALU_Data_2_EX[14]~output (
	.i(\EX_ALU_Mux|ALU_Data_2_EX[14]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Data_2_EX[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Data_2_EX[14]~output .bus_hold = "false";
defparam \ALU_Data_2_EX[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \ALU_Data_2_EX[15]~output (
	.i(\EX_ALU_Mux|ALU_Data_2_EX[15]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Data_2_EX[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Data_2_EX[15]~output .bus_hold = "false";
defparam \ALU_Data_2_EX[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \ALU_Data_2_EX[16]~output (
	.i(\EX_ALU_Mux|ALU_Data_2_EX[16]~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Data_2_EX[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Data_2_EX[16]~output .bus_hold = "false";
defparam \ALU_Data_2_EX[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \ALU_Data_2_EX[17]~output (
	.i(\EX_ALU_Mux|ALU_Data_2_EX[17]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Data_2_EX[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Data_2_EX[17]~output .bus_hold = "false";
defparam \ALU_Data_2_EX[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y27_N2
cycloneive_io_obuf \ALU_Data_2_EX[18]~output (
	.i(\EX_ALU_Mux|ALU_Data_2_EX[18]~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Data_2_EX[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Data_2_EX[18]~output .bus_hold = "false";
defparam \ALU_Data_2_EX[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \ALU_Data_2_EX[19]~output (
	.i(\EX_ALU_Mux|ALU_Data_2_EX[19]~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Data_2_EX[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Data_2_EX[19]~output .bus_hold = "false";
defparam \ALU_Data_2_EX[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N23
cycloneive_io_obuf \ALU_Data_2_EX[20]~output (
	.i(\EX_ALU_Mux|ALU_Data_2_EX[20]~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Data_2_EX[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Data_2_EX[20]~output .bus_hold = "false";
defparam \ALU_Data_2_EX[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \ALU_Data_2_EX[21]~output (
	.i(\EX_ALU_Mux|ALU_Data_2_EX[21]~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Data_2_EX[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Data_2_EX[21]~output .bus_hold = "false";
defparam \ALU_Data_2_EX[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y26_N16
cycloneive_io_obuf \ALU_Data_2_EX[22]~output (
	.i(\EX_ALU_Mux|ALU_Data_2_EX[22]~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Data_2_EX[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Data_2_EX[22]~output .bus_hold = "false";
defparam \ALU_Data_2_EX[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N16
cycloneive_io_obuf \ALU_Data_2_EX[23]~output (
	.i(\EX_ALU_Mux|ALU_Data_2_EX[23]~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Data_2_EX[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Data_2_EX[23]~output .bus_hold = "false";
defparam \ALU_Data_2_EX[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \ALU_Data_2_EX[24]~output (
	.i(\EX_ALU_Mux|ALU_Data_2_EX[24]~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Data_2_EX[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Data_2_EX[24]~output .bus_hold = "false";
defparam \ALU_Data_2_EX[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y26_N23
cycloneive_io_obuf \ALU_Data_2_EX[25]~output (
	.i(\EX_ALU_Mux|ALU_Data_2_EX[25]~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Data_2_EX[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Data_2_EX[25]~output .bus_hold = "false";
defparam \ALU_Data_2_EX[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \ALU_Data_2_EX[26]~output (
	.i(\EX_ALU_Mux|ALU_Data_2_EX[26]~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Data_2_EX[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Data_2_EX[26]~output .bus_hold = "false";
defparam \ALU_Data_2_EX[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \ALU_Data_2_EX[27]~output (
	.i(\EX_ALU_Mux|ALU_Data_2_EX[27]~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Data_2_EX[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Data_2_EX[27]~output .bus_hold = "false";
defparam \ALU_Data_2_EX[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N2
cycloneive_io_obuf \ALU_Data_2_EX[28]~output (
	.i(\EX_ALU_Mux|ALU_Data_2_EX[28]~28_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Data_2_EX[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Data_2_EX[28]~output .bus_hold = "false";
defparam \ALU_Data_2_EX[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y27_N9
cycloneive_io_obuf \ALU_Data_2_EX[29]~output (
	.i(\EX_ALU_Mux|ALU_Data_2_EX[29]~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Data_2_EX[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Data_2_EX[29]~output .bus_hold = "false";
defparam \ALU_Data_2_EX[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N2
cycloneive_io_obuf \ALU_Data_2_EX[30]~output (
	.i(\EX_ALU_Mux|ALU_Data_2_EX[30]~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Data_2_EX[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Data_2_EX[30]~output .bus_hold = "false";
defparam \ALU_Data_2_EX[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y44_N2
cycloneive_io_obuf \ALU_Data_2_EX[31]~output (
	.i(\EX_ALU_Mux|ALU_Data_2_EX[31]~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Data_2_EX[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Data_2_EX[31]~output .bus_hold = "false";
defparam \ALU_Data_2_EX[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N9
cycloneive_io_obuf \ALU_Control_EX[0]~output (
	.i(\EX_ALU_Control|ALU_Control_EX[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Control_EX[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Control_EX[0]~output .bus_hold = "false";
defparam \ALU_Control_EX[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \ALU_Control_EX[1]~output (
	.i(\EX_ALU_Control|ALU_Control_EX[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Control_EX[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Control_EX[1]~output .bus_hold = "false";
defparam \ALU_Control_EX[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y42_N16
cycloneive_io_obuf \ALU_Control_EX[2]~output (
	.i(\EX_ALU_Control|ALU_Control_EX[2]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Control_EX[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Control_EX[2]~output .bus_hold = "false";
defparam \ALU_Control_EX[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N23
cycloneive_io_obuf \ALU_Control_EX[3]~output (
	.i(\EX_ALU_Control|ALU_Control_EX[3]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Control_EX[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Control_EX[3]~output .bus_hold = "false";
defparam \ALU_Control_EX[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N16
cycloneive_io_obuf \ALU_Result_EX[0]~output (
	.i(\EX_ALU|Mux31~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Result_EX[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Result_EX[0]~output .bus_hold = "false";
defparam \ALU_Result_EX[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N2
cycloneive_io_obuf \ALU_Result_EX[1]~output (
	.i(\EX_ALU|Mux30~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Result_EX[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Result_EX[1]~output .bus_hold = "false";
defparam \ALU_Result_EX[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N2
cycloneive_io_obuf \ALU_Result_EX[2]~output (
	.i(\EX_ALU|Mux29~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Result_EX[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Result_EX[2]~output .bus_hold = "false";
defparam \ALU_Result_EX[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y47_N16
cycloneive_io_obuf \ALU_Result_EX[3]~output (
	.i(\EX_ALU|Mux28~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Result_EX[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Result_EX[3]~output .bus_hold = "false";
defparam \ALU_Result_EX[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N9
cycloneive_io_obuf \ALU_Result_EX[4]~output (
	.i(\EX_ALU|Mux27~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Result_EX[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Result_EX[4]~output .bus_hold = "false";
defparam \ALU_Result_EX[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y48_N9
cycloneive_io_obuf \ALU_Result_EX[5]~output (
	.i(\EX_ALU|Mux26~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Result_EX[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Result_EX[5]~output .bus_hold = "false";
defparam \ALU_Result_EX[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y47_N23
cycloneive_io_obuf \ALU_Result_EX[6]~output (
	.i(\EX_ALU|Mux25~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Result_EX[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Result_EX[6]~output .bus_hold = "false";
defparam \ALU_Result_EX[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N9
cycloneive_io_obuf \ALU_Result_EX[7]~output (
	.i(\EX_ALU|Mux24~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Result_EX[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Result_EX[7]~output .bus_hold = "false";
defparam \ALU_Result_EX[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y24_N2
cycloneive_io_obuf \ALU_Result_EX[8]~output (
	.i(\EX_ALU|Mux23~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Result_EX[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Result_EX[8]~output .bus_hold = "false";
defparam \ALU_Result_EX[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N23
cycloneive_io_obuf \ALU_Result_EX[9]~output (
	.i(\EX_ALU|Mux22~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Result_EX[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Result_EX[9]~output .bus_hold = "false";
defparam \ALU_Result_EX[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N9
cycloneive_io_obuf \ALU_Result_EX[10]~output (
	.i(\EX_ALU|Mux21~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Result_EX[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Result_EX[10]~output .bus_hold = "false";
defparam \ALU_Result_EX[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cycloneive_io_obuf \ALU_Result_EX[11]~output (
	.i(\EX_ALU|Mux20~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Result_EX[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Result_EX[11]~output .bus_hold = "false";
defparam \ALU_Result_EX[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \ALU_Result_EX[12]~output (
	.i(\EX_ALU|Mux19~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Result_EX[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Result_EX[12]~output .bus_hold = "false";
defparam \ALU_Result_EX[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N2
cycloneive_io_obuf \ALU_Result_EX[13]~output (
	.i(\EX_ALU|Mux18~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Result_EX[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Result_EX[13]~output .bus_hold = "false";
defparam \ALU_Result_EX[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N23
cycloneive_io_obuf \ALU_Result_EX[14]~output (
	.i(\EX_ALU|Mux17~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Result_EX[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Result_EX[14]~output .bus_hold = "false";
defparam \ALU_Result_EX[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N16
cycloneive_io_obuf \ALU_Result_EX[15]~output (
	.i(\EX_ALU|Mux16~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Result_EX[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Result_EX[15]~output .bus_hold = "false";
defparam \ALU_Result_EX[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N9
cycloneive_io_obuf \ALU_Result_EX[16]~output (
	.i(\EX_ALU|Mux15~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Result_EX[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Result_EX[16]~output .bus_hold = "false";
defparam \ALU_Result_EX[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N16
cycloneive_io_obuf \ALU_Result_EX[17]~output (
	.i(\EX_ALU|Mux14~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Result_EX[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Result_EX[17]~output .bus_hold = "false";
defparam \ALU_Result_EX[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N23
cycloneive_io_obuf \ALU_Result_EX[18]~output (
	.i(\EX_ALU|Mux13~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Result_EX[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Result_EX[18]~output .bus_hold = "false";
defparam \ALU_Result_EX[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N16
cycloneive_io_obuf \ALU_Result_EX[19]~output (
	.i(\EX_ALU|Mux12~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Result_EX[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Result_EX[19]~output .bus_hold = "false";
defparam \ALU_Result_EX[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y12_N2
cycloneive_io_obuf \ALU_Result_EX[20]~output (
	.i(\EX_ALU|Mux11~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Result_EX[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Result_EX[20]~output .bus_hold = "false";
defparam \ALU_Result_EX[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N16
cycloneive_io_obuf \ALU_Result_EX[21]~output (
	.i(\EX_ALU|Mux10~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Result_EX[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Result_EX[21]~output .bus_hold = "false";
defparam \ALU_Result_EX[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y66_N16
cycloneive_io_obuf \ALU_Result_EX[22]~output (
	.i(\EX_ALU|Mux9~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Result_EX[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Result_EX[22]~output .bus_hold = "false";
defparam \ALU_Result_EX[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y13_N9
cycloneive_io_obuf \ALU_Result_EX[23]~output (
	.i(\EX_ALU|Mux8~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Result_EX[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Result_EX[23]~output .bus_hold = "false";
defparam \ALU_Result_EX[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N16
cycloneive_io_obuf \ALU_Result_EX[24]~output (
	.i(\EX_ALU|Mux7~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Result_EX[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Result_EX[24]~output .bus_hold = "false";
defparam \ALU_Result_EX[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \ALU_Result_EX[25]~output (
	.i(\EX_ALU|Mux6~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Result_EX[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Result_EX[25]~output .bus_hold = "false";
defparam \ALU_Result_EX[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \ALU_Result_EX[26]~output (
	.i(\EX_ALU|Mux5~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Result_EX[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Result_EX[26]~output .bus_hold = "false";
defparam \ALU_Result_EX[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y10_N2
cycloneive_io_obuf \ALU_Result_EX[27]~output (
	.i(\EX_ALU|Mux4~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Result_EX[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Result_EX[27]~output .bus_hold = "false";
defparam \ALU_Result_EX[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \ALU_Result_EX[28]~output (
	.i(\EX_ALU|Mux3~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Result_EX[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Result_EX[28]~output .bus_hold = "false";
defparam \ALU_Result_EX[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N9
cycloneive_io_obuf \ALU_Result_EX[29]~output (
	.i(\EX_ALU|Mux2~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Result_EX[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Result_EX[29]~output .bus_hold = "false";
defparam \ALU_Result_EX[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \ALU_Result_EX[30]~output (
	.i(\EX_ALU|Mux1~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Result_EX[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Result_EX[30]~output .bus_hold = "false";
defparam \ALU_Result_EX[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N9
cycloneive_io_obuf \ALU_Result_EX[31]~output (
	.i(\EX_ALU|Mux0~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Result_EX[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Result_EX[31]~output .bus_hold = "false";
defparam \ALU_Result_EX[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N23
cycloneive_io_obuf \Write_Register_EX[0]~output (
	.i(\EX_Dest_Mux|Write_Register_EX[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Write_Register_EX[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Write_Register_EX[0]~output .bus_hold = "false";
defparam \Write_Register_EX[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N2
cycloneive_io_obuf \Write_Register_EX[1]~output (
	.i(\EX_Dest_Mux|Write_Register_EX[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Write_Register_EX[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Write_Register_EX[1]~output .bus_hold = "false";
defparam \Write_Register_EX[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
cycloneive_io_obuf \Write_Register_EX[2]~output (
	.i(\EX_Dest_Mux|Write_Register_EX[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Write_Register_EX[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Write_Register_EX[2]~output .bus_hold = "false";
defparam \Write_Register_EX[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N2
cycloneive_io_obuf \Write_Register_EX[3]~output (
	.i(\EX_Dest_Mux|Write_Register_EX[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Write_Register_EX[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Write_Register_EX[3]~output .bus_hold = "false";
defparam \Write_Register_EX[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N9
cycloneive_io_obuf \Write_Register_EX[4]~output (
	.i(\EX_Dest_Mux|Write_Register_EX[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Write_Register_EX[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Write_Register_EX[4]~output .bus_hold = "false";
defparam \Write_Register_EX[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N23
cycloneive_io_obuf \Zero_EX~output (
	.i(\EX_ALU|Equal0~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Zero_EX~output_o ),
	.obar());
// synopsys translate_off
defparam \Zero_EX~output .bus_hold = "false";
defparam \Zero_EX~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \ALU_Result_MEM[0]~output (
	.i(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Result_MEM[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Result_MEM[0]~output .bus_hold = "false";
defparam \ALU_Result_MEM[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N16
cycloneive_io_obuf \ALU_Result_MEM[1]~output (
	.i(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Result_MEM[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Result_MEM[1]~output .bus_hold = "false";
defparam \ALU_Result_MEM[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N9
cycloneive_io_obuf \ALU_Result_MEM[2]~output (
	.i(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Result_MEM[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Result_MEM[2]~output .bus_hold = "false";
defparam \ALU_Result_MEM[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y40_N2
cycloneive_io_obuf \ALU_Result_MEM[3]~output (
	.i(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Result_MEM[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Result_MEM[3]~output .bus_hold = "false";
defparam \ALU_Result_MEM[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \ALU_Result_MEM[4]~output (
	.i(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Result_MEM[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Result_MEM[4]~output .bus_hold = "false";
defparam \ALU_Result_MEM[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y46_N2
cycloneive_io_obuf \ALU_Result_MEM[5]~output (
	.i(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Result_MEM[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Result_MEM[5]~output .bus_hold = "false";
defparam \ALU_Result_MEM[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N2
cycloneive_io_obuf \ALU_Result_MEM[6]~output (
	.i(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Result_MEM[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Result_MEM[6]~output .bus_hold = "false";
defparam \ALU_Result_MEM[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N9
cycloneive_io_obuf \ALU_Result_MEM[7]~output (
	.i(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Result_MEM[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Result_MEM[7]~output .bus_hold = "false";
defparam \ALU_Result_MEM[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y35_N23
cycloneive_io_obuf \ALU_Result_MEM[8]~output (
	.i(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Result_MEM[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Result_MEM[8]~output .bus_hold = "false";
defparam \ALU_Result_MEM[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \ALU_Result_MEM[9]~output (
	.i(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Result_MEM[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Result_MEM[9]~output .bus_hold = "false";
defparam \ALU_Result_MEM[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N16
cycloneive_io_obuf \ALU_Result_MEM[10]~output (
	.i(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Result_MEM[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Result_MEM[10]~output .bus_hold = "false";
defparam \ALU_Result_MEM[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \ALU_Result_MEM[11]~output (
	.i(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Result_MEM[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Result_MEM[11]~output .bus_hold = "false";
defparam \ALU_Result_MEM[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N16
cycloneive_io_obuf \ALU_Result_MEM[12]~output (
	.i(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Result_MEM[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Result_MEM[12]~output .bus_hold = "false";
defparam \ALU_Result_MEM[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N2
cycloneive_io_obuf \ALU_Result_MEM[13]~output (
	.i(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Result_MEM[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Result_MEM[13]~output .bus_hold = "false";
defparam \ALU_Result_MEM[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y73_N16
cycloneive_io_obuf \ALU_Result_MEM[14]~output (
	.i(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Result_MEM[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Result_MEM[14]~output .bus_hold = "false";
defparam \ALU_Result_MEM[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \ALU_Result_MEM[15]~output (
	.i(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Result_MEM[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Result_MEM[15]~output .bus_hold = "false";
defparam \ALU_Result_MEM[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y31_N9
cycloneive_io_obuf \ALU_Result_MEM[16]~output (
	.i(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Result_MEM[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Result_MEM[16]~output .bus_hold = "false";
defparam \ALU_Result_MEM[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \ALU_Result_MEM[17]~output (
	.i(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Result_MEM[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Result_MEM[17]~output .bus_hold = "false";
defparam \ALU_Result_MEM[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N2
cycloneive_io_obuf \ALU_Result_MEM[18]~output (
	.i(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Result_MEM[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Result_MEM[18]~output .bus_hold = "false";
defparam \ALU_Result_MEM[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \ALU_Result_MEM[19]~output (
	.i(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Result_MEM[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Result_MEM[19]~output .bus_hold = "false";
defparam \ALU_Result_MEM[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N23
cycloneive_io_obuf \ALU_Result_MEM[20]~output (
	.i(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Result_MEM[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Result_MEM[20]~output .bus_hold = "false";
defparam \ALU_Result_MEM[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N23
cycloneive_io_obuf \ALU_Result_MEM[21]~output (
	.i(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Result_MEM[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Result_MEM[21]~output .bus_hold = "false";
defparam \ALU_Result_MEM[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y50_N16
cycloneive_io_obuf \ALU_Result_MEM[22]~output (
	.i(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Result_MEM[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Result_MEM[22]~output .bus_hold = "false";
defparam \ALU_Result_MEM[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y24_N9
cycloneive_io_obuf \ALU_Result_MEM[23]~output (
	.i(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Result_MEM[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Result_MEM[23]~output .bus_hold = "false";
defparam \ALU_Result_MEM[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N23
cycloneive_io_obuf \ALU_Result_MEM[24]~output (
	.i(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Result_MEM[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Result_MEM[24]~output .bus_hold = "false";
defparam \ALU_Result_MEM[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N23
cycloneive_io_obuf \ALU_Result_MEM[25]~output (
	.i(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Result_MEM[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Result_MEM[25]~output .bus_hold = "false";
defparam \ALU_Result_MEM[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y63_N9
cycloneive_io_obuf \ALU_Result_MEM[26]~output (
	.i(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Result_MEM[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Result_MEM[26]~output .bus_hold = "false";
defparam \ALU_Result_MEM[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \ALU_Result_MEM[27]~output (
	.i(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Result_MEM[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Result_MEM[27]~output .bus_hold = "false";
defparam \ALU_Result_MEM[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y73_N23
cycloneive_io_obuf \ALU_Result_MEM[28]~output (
	.i(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Result_MEM[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Result_MEM[28]~output .bus_hold = "false";
defparam \ALU_Result_MEM[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \ALU_Result_MEM[29]~output (
	.i(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Result_MEM[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Result_MEM[29]~output .bus_hold = "false";
defparam \ALU_Result_MEM[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N16
cycloneive_io_obuf \ALU_Result_MEM[30]~output (
	.i(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Result_MEM[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Result_MEM[30]~output .bus_hold = "false";
defparam \ALU_Result_MEM[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \ALU_Result_MEM[31]~output (
	.i(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Result_MEM[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Result_MEM[31]~output .bus_hold = "false";
defparam \ALU_Result_MEM[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N9
cycloneive_io_obuf \Write_Data_MEM[0]~output (
	.i(\EX_MEM_Pipeline_Stage|Write_Data_MEM [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Write_Data_MEM[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Write_Data_MEM[0]~output .bus_hold = "false";
defparam \Write_Data_MEM[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \Write_Data_MEM[1]~output (
	.i(\EX_MEM_Pipeline_Stage|Write_Data_MEM [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Write_Data_MEM[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Write_Data_MEM[1]~output .bus_hold = "false";
defparam \Write_Data_MEM[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N16
cycloneive_io_obuf \Write_Data_MEM[2]~output (
	.i(\EX_MEM_Pipeline_Stage|Write_Data_MEM [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Write_Data_MEM[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Write_Data_MEM[2]~output .bus_hold = "false";
defparam \Write_Data_MEM[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N9
cycloneive_io_obuf \Write_Data_MEM[3]~output (
	.i(\EX_MEM_Pipeline_Stage|Write_Data_MEM [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Write_Data_MEM[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Write_Data_MEM[3]~output .bus_hold = "false";
defparam \Write_Data_MEM[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y52_N2
cycloneive_io_obuf \Write_Data_MEM[4]~output (
	.i(\EX_MEM_Pipeline_Stage|Write_Data_MEM [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Write_Data_MEM[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Write_Data_MEM[4]~output .bus_hold = "false";
defparam \Write_Data_MEM[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y56_N23
cycloneive_io_obuf \Write_Data_MEM[5]~output (
	.i(\EX_MEM_Pipeline_Stage|Write_Data_MEM [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Write_Data_MEM[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Write_Data_MEM[5]~output .bus_hold = "false";
defparam \Write_Data_MEM[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y14_N2
cycloneive_io_obuf \Write_Data_MEM[6]~output (
	.i(\EX_MEM_Pipeline_Stage|Write_Data_MEM [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Write_Data_MEM[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Write_Data_MEM[6]~output .bus_hold = "false";
defparam \Write_Data_MEM[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N16
cycloneive_io_obuf \Write_Data_MEM[7]~output (
	.i(\EX_MEM_Pipeline_Stage|Write_Data_MEM [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Write_Data_MEM[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Write_Data_MEM[7]~output .bus_hold = "false";
defparam \Write_Data_MEM[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N2
cycloneive_io_obuf \Write_Data_MEM[8]~output (
	.i(\EX_MEM_Pipeline_Stage|Write_Data_MEM [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Write_Data_MEM[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Write_Data_MEM[8]~output .bus_hold = "false";
defparam \Write_Data_MEM[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y10_N9
cycloneive_io_obuf \Write_Data_MEM[9]~output (
	.i(\EX_MEM_Pipeline_Stage|Write_Data_MEM [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Write_Data_MEM[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Write_Data_MEM[9]~output .bus_hold = "false";
defparam \Write_Data_MEM[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \Write_Data_MEM[10]~output (
	.i(\EX_MEM_Pipeline_Stage|Write_Data_MEM [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Write_Data_MEM[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Write_Data_MEM[10]~output .bus_hold = "false";
defparam \Write_Data_MEM[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y61_N23
cycloneive_io_obuf \Write_Data_MEM[11]~output (
	.i(\EX_MEM_Pipeline_Stage|Write_Data_MEM [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Write_Data_MEM[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Write_Data_MEM[11]~output .bus_hold = "false";
defparam \Write_Data_MEM[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N23
cycloneive_io_obuf \Write_Data_MEM[12]~output (
	.i(\EX_MEM_Pipeline_Stage|Write_Data_MEM [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Write_Data_MEM[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Write_Data_MEM[12]~output .bus_hold = "false";
defparam \Write_Data_MEM[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N2
cycloneive_io_obuf \Write_Data_MEM[13]~output (
	.i(\EX_MEM_Pipeline_Stage|Write_Data_MEM [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Write_Data_MEM[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Write_Data_MEM[13]~output .bus_hold = "false";
defparam \Write_Data_MEM[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y73_N9
cycloneive_io_obuf \Write_Data_MEM[14]~output (
	.i(\EX_MEM_Pipeline_Stage|Write_Data_MEM [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Write_Data_MEM[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Write_Data_MEM[14]~output .bus_hold = "false";
defparam \Write_Data_MEM[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y51_N9
cycloneive_io_obuf \Write_Data_MEM[15]~output (
	.i(\EX_MEM_Pipeline_Stage|Write_Data_MEM [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Write_Data_MEM[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Write_Data_MEM[15]~output .bus_hold = "false";
defparam \Write_Data_MEM[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y15_N2
cycloneive_io_obuf \Write_Data_MEM[16]~output (
	.i(\EX_MEM_Pipeline_Stage|Write_Data_MEM [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Write_Data_MEM[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \Write_Data_MEM[16]~output .bus_hold = "false";
defparam \Write_Data_MEM[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y61_N16
cycloneive_io_obuf \Write_Data_MEM[17]~output (
	.i(\EX_MEM_Pipeline_Stage|Write_Data_MEM [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Write_Data_MEM[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \Write_Data_MEM[17]~output .bus_hold = "false";
defparam \Write_Data_MEM[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y4_N23
cycloneive_io_obuf \Write_Data_MEM[18]~output (
	.i(\EX_MEM_Pipeline_Stage|Write_Data_MEM [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Write_Data_MEM[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \Write_Data_MEM[18]~output .bus_hold = "false";
defparam \Write_Data_MEM[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \Write_Data_MEM[19]~output (
	.i(\EX_MEM_Pipeline_Stage|Write_Data_MEM [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Write_Data_MEM[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \Write_Data_MEM[19]~output .bus_hold = "false";
defparam \Write_Data_MEM[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N2
cycloneive_io_obuf \Write_Data_MEM[20]~output (
	.i(\EX_MEM_Pipeline_Stage|Write_Data_MEM [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Write_Data_MEM[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \Write_Data_MEM[20]~output .bus_hold = "false";
defparam \Write_Data_MEM[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N16
cycloneive_io_obuf \Write_Data_MEM[21]~output (
	.i(\EX_MEM_Pipeline_Stage|Write_Data_MEM [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Write_Data_MEM[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \Write_Data_MEM[21]~output .bus_hold = "false";
defparam \Write_Data_MEM[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y8_N16
cycloneive_io_obuf \Write_Data_MEM[22]~output (
	.i(\EX_MEM_Pipeline_Stage|Write_Data_MEM [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Write_Data_MEM[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \Write_Data_MEM[22]~output .bus_hold = "false";
defparam \Write_Data_MEM[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N23
cycloneive_io_obuf \Write_Data_MEM[23]~output (
	.i(\EX_MEM_Pipeline_Stage|Write_Data_MEM [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Write_Data_MEM[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \Write_Data_MEM[23]~output .bus_hold = "false";
defparam \Write_Data_MEM[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \Write_Data_MEM[24]~output (
	.i(\EX_MEM_Pipeline_Stage|Write_Data_MEM [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Write_Data_MEM[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \Write_Data_MEM[24]~output .bus_hold = "false";
defparam \Write_Data_MEM[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N9
cycloneive_io_obuf \Write_Data_MEM[25]~output (
	.i(\EX_MEM_Pipeline_Stage|Write_Data_MEM [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Write_Data_MEM[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \Write_Data_MEM[25]~output .bus_hold = "false";
defparam \Write_Data_MEM[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y51_N2
cycloneive_io_obuf \Write_Data_MEM[26]~output (
	.i(\EX_MEM_Pipeline_Stage|Write_Data_MEM [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Write_Data_MEM[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \Write_Data_MEM[26]~output .bus_hold = "false";
defparam \Write_Data_MEM[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \Write_Data_MEM[27]~output (
	.i(\EX_MEM_Pipeline_Stage|Write_Data_MEM [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Write_Data_MEM[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \Write_Data_MEM[27]~output .bus_hold = "false";
defparam \Write_Data_MEM[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \Write_Data_MEM[28]~output (
	.i(\EX_MEM_Pipeline_Stage|Write_Data_MEM [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Write_Data_MEM[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \Write_Data_MEM[28]~output .bus_hold = "false";
defparam \Write_Data_MEM[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \Write_Data_MEM[29]~output (
	.i(\EX_MEM_Pipeline_Stage|Write_Data_MEM [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Write_Data_MEM[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \Write_Data_MEM[29]~output .bus_hold = "false";
defparam \Write_Data_MEM[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \Write_Data_MEM[30]~output (
	.i(\EX_MEM_Pipeline_Stage|Write_Data_MEM [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Write_Data_MEM[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \Write_Data_MEM[30]~output .bus_hold = "false";
defparam \Write_Data_MEM[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N9
cycloneive_io_obuf \Write_Data_MEM[31]~output (
	.i(\EX_MEM_Pipeline_Stage|Write_Data_MEM [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Write_Data_MEM[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \Write_Data_MEM[31]~output .bus_hold = "false";
defparam \Write_Data_MEM[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y7_N16
cycloneive_io_obuf \Read_Data_MEM[0]~output (
	.i(\MEM_Data_Memory|Read_Data_MEM [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_MEM[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_MEM[0]~output .bus_hold = "false";
defparam \Read_Data_MEM[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \Read_Data_MEM[1]~output (
	.i(\MEM_Data_Memory|Read_Data_MEM [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_MEM[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_MEM[1]~output .bus_hold = "false";
defparam \Read_Data_MEM[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \Read_Data_MEM[2]~output (
	.i(\MEM_Data_Memory|Read_Data_MEM [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_MEM[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_MEM[2]~output .bus_hold = "false";
defparam \Read_Data_MEM[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N2
cycloneive_io_obuf \Read_Data_MEM[3]~output (
	.i(\MEM_Data_Memory|Read_Data_MEM [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_MEM[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_MEM[3]~output .bus_hold = "false";
defparam \Read_Data_MEM[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y73_N23
cycloneive_io_obuf \Read_Data_MEM[4]~output (
	.i(\MEM_Data_Memory|Read_Data_MEM [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_MEM[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_MEM[4]~output .bus_hold = "false";
defparam \Read_Data_MEM[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y48_N2
cycloneive_io_obuf \Read_Data_MEM[5]~output (
	.i(\MEM_Data_Memory|Read_Data_MEM [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_MEM[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_MEM[5]~output .bus_hold = "false";
defparam \Read_Data_MEM[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N23
cycloneive_io_obuf \Read_Data_MEM[6]~output (
	.i(\MEM_Data_Memory|Read_Data_MEM [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_MEM[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_MEM[6]~output .bus_hold = "false";
defparam \Read_Data_MEM[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \Read_Data_MEM[7]~output (
	.i(\MEM_Data_Memory|Read_Data_MEM [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_MEM[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_MEM[7]~output .bus_hold = "false";
defparam \Read_Data_MEM[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y0_N23
cycloneive_io_obuf \Read_Data_MEM[8]~output (
	.i(\MEM_Data_Memory|Read_Data_MEM [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_MEM[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_MEM[8]~output .bus_hold = "false";
defparam \Read_Data_MEM[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \Read_Data_MEM[9]~output (
	.i(\MEM_Data_Memory|Read_Data_MEM [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_MEM[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_MEM[9]~output .bus_hold = "false";
defparam \Read_Data_MEM[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N9
cycloneive_io_obuf \Read_Data_MEM[10]~output (
	.i(\MEM_Data_Memory|Read_Data_MEM [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_MEM[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_MEM[10]~output .bus_hold = "false";
defparam \Read_Data_MEM[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N2
cycloneive_io_obuf \Read_Data_MEM[11]~output (
	.i(\MEM_Data_Memory|Read_Data_MEM [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_MEM[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_MEM[11]~output .bus_hold = "false";
defparam \Read_Data_MEM[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N9
cycloneive_io_obuf \Read_Data_MEM[12]~output (
	.i(\MEM_Data_Memory|Read_Data_MEM [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_MEM[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_MEM[12]~output .bus_hold = "false";
defparam \Read_Data_MEM[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \Read_Data_MEM[13]~output (
	.i(\MEM_Data_Memory|Read_Data_MEM [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_MEM[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_MEM[13]~output .bus_hold = "false";
defparam \Read_Data_MEM[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y61_N23
cycloneive_io_obuf \Read_Data_MEM[14]~output (
	.i(\MEM_Data_Memory|Read_Data_MEM [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_MEM[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_MEM[14]~output .bus_hold = "false";
defparam \Read_Data_MEM[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \Read_Data_MEM[15]~output (
	.i(\MEM_Data_Memory|Read_Data_MEM [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_MEM[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_MEM[15]~output .bus_hold = "false";
defparam \Read_Data_MEM[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \Read_Data_MEM[16]~output (
	.i(\MEM_Data_Memory|Read_Data_MEM [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_MEM[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_MEM[16]~output .bus_hold = "false";
defparam \Read_Data_MEM[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \Read_Data_MEM[17]~output (
	.i(\MEM_Data_Memory|Read_Data_MEM [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_MEM[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_MEM[17]~output .bus_hold = "false";
defparam \Read_Data_MEM[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N2
cycloneive_io_obuf \Read_Data_MEM[18]~output (
	.i(\MEM_Data_Memory|Read_Data_MEM [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_MEM[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_MEM[18]~output .bus_hold = "false";
defparam \Read_Data_MEM[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N23
cycloneive_io_obuf \Read_Data_MEM[19]~output (
	.i(\MEM_Data_Memory|Read_Data_MEM [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_MEM[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_MEM[19]~output .bus_hold = "false";
defparam \Read_Data_MEM[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \Read_Data_MEM[20]~output (
	.i(\MEM_Data_Memory|Read_Data_MEM [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_MEM[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_MEM[20]~output .bus_hold = "false";
defparam \Read_Data_MEM[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N16
cycloneive_io_obuf \Read_Data_MEM[21]~output (
	.i(\MEM_Data_Memory|Read_Data_MEM [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_MEM[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_MEM[21]~output .bus_hold = "false";
defparam \Read_Data_MEM[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y73_N2
cycloneive_io_obuf \Read_Data_MEM[22]~output (
	.i(\MEM_Data_Memory|Read_Data_MEM [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_MEM[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_MEM[22]~output .bus_hold = "false";
defparam \Read_Data_MEM[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N9
cycloneive_io_obuf \Read_Data_MEM[23]~output (
	.i(\MEM_Data_Memory|Read_Data_MEM [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_MEM[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_MEM[23]~output .bus_hold = "false";
defparam \Read_Data_MEM[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \Read_Data_MEM[24]~output (
	.i(\MEM_Data_Memory|Read_Data_MEM [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_MEM[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_MEM[24]~output .bus_hold = "false";
defparam \Read_Data_MEM[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N16
cycloneive_io_obuf \Read_Data_MEM[25]~output (
	.i(\MEM_Data_Memory|Read_Data_MEM [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_MEM[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_MEM[25]~output .bus_hold = "false";
defparam \Read_Data_MEM[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N16
cycloneive_io_obuf \Read_Data_MEM[26]~output (
	.i(\MEM_Data_Memory|Read_Data_MEM [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_MEM[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_MEM[26]~output .bus_hold = "false";
defparam \Read_Data_MEM[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y57_N23
cycloneive_io_obuf \Read_Data_MEM[27]~output (
	.i(\MEM_Data_Memory|Read_Data_MEM [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_MEM[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_MEM[27]~output .bus_hold = "false";
defparam \Read_Data_MEM[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y68_N23
cycloneive_io_obuf \Read_Data_MEM[28]~output (
	.i(\MEM_Data_Memory|Read_Data_MEM [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_MEM[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_MEM[28]~output .bus_hold = "false";
defparam \Read_Data_MEM[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \Read_Data_MEM[29]~output (
	.i(\MEM_Data_Memory|Read_Data_MEM [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_MEM[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_MEM[29]~output .bus_hold = "false";
defparam \Read_Data_MEM[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y64_N2
cycloneive_io_obuf \Read_Data_MEM[30]~output (
	.i(\MEM_Data_Memory|Read_Data_MEM [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_MEM[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_MEM[30]~output .bus_hold = "false";
defparam \Read_Data_MEM[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N2
cycloneive_io_obuf \Read_Data_MEM[31]~output (
	.i(\MEM_Data_Memory|Read_Data_MEM [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_MEM[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_MEM[31]~output .bus_hold = "false";
defparam \Read_Data_MEM[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N9
cycloneive_io_obuf \Read_Data_WB[0]~output (
	.i(\MEM_WB_Pipeline_Stage|Read_Data_WB [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_WB[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_WB[0]~output .bus_hold = "false";
defparam \Read_Data_WB[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \Read_Data_WB[1]~output (
	.i(\MEM_WB_Pipeline_Stage|Read_Data_WB [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_WB[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_WB[1]~output .bus_hold = "false";
defparam \Read_Data_WB[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y62_N9
cycloneive_io_obuf \Read_Data_WB[2]~output (
	.i(\MEM_WB_Pipeline_Stage|Read_Data_WB [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_WB[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_WB[2]~output .bus_hold = "false";
defparam \Read_Data_WB[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y5_N16
cycloneive_io_obuf \Read_Data_WB[3]~output (
	.i(\MEM_WB_Pipeline_Stage|Read_Data_WB [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_WB[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_WB[3]~output .bus_hold = "false";
defparam \Read_Data_WB[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \Read_Data_WB[4]~output (
	.i(\MEM_WB_Pipeline_Stage|Read_Data_WB [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_WB[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_WB[4]~output .bus_hold = "false";
defparam \Read_Data_WB[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y63_N2
cycloneive_io_obuf \Read_Data_WB[5]~output (
	.i(\MEM_WB_Pipeline_Stage|Read_Data_WB [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_WB[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_WB[5]~output .bus_hold = "false";
defparam \Read_Data_WB[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N2
cycloneive_io_obuf \Read_Data_WB[6]~output (
	.i(\MEM_WB_Pipeline_Stage|Read_Data_WB [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_WB[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_WB[6]~output .bus_hold = "false";
defparam \Read_Data_WB[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \Read_Data_WB[7]~output (
	.i(\MEM_WB_Pipeline_Stage|Read_Data_WB [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_WB[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_WB[7]~output .bus_hold = "false";
defparam \Read_Data_WB[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \Read_Data_WB[8]~output (
	.i(\MEM_WB_Pipeline_Stage|Read_Data_WB [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_WB[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_WB[8]~output .bus_hold = "false";
defparam \Read_Data_WB[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N2
cycloneive_io_obuf \Read_Data_WB[9]~output (
	.i(\MEM_WB_Pipeline_Stage|Read_Data_WB [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_WB[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_WB[9]~output .bus_hold = "false";
defparam \Read_Data_WB[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y11_N9
cycloneive_io_obuf \Read_Data_WB[10]~output (
	.i(\MEM_WB_Pipeline_Stage|Read_Data_WB [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_WB[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_WB[10]~output .bus_hold = "false";
defparam \Read_Data_WB[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \Read_Data_WB[11]~output (
	.i(\MEM_WB_Pipeline_Stage|Read_Data_WB [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_WB[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_WB[11]~output .bus_hold = "false";
defparam \Read_Data_WB[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \Read_Data_WB[12]~output (
	.i(\MEM_WB_Pipeline_Stage|Read_Data_WB [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_WB[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_WB[12]~output .bus_hold = "false";
defparam \Read_Data_WB[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
cycloneive_io_obuf \Read_Data_WB[13]~output (
	.i(\MEM_WB_Pipeline_Stage|Read_Data_WB [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_WB[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_WB[13]~output .bus_hold = "false";
defparam \Read_Data_WB[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y73_N2
cycloneive_io_obuf \Read_Data_WB[14]~output (
	.i(\MEM_WB_Pipeline_Stage|Read_Data_WB [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_WB[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_WB[14]~output .bus_hold = "false";
defparam \Read_Data_WB[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N2
cycloneive_io_obuf \Read_Data_WB[15]~output (
	.i(\MEM_WB_Pipeline_Stage|Read_Data_WB [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_WB[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_WB[15]~output .bus_hold = "false";
defparam \Read_Data_WB[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N9
cycloneive_io_obuf \Read_Data_WB[16]~output (
	.i(\MEM_WB_Pipeline_Stage|Read_Data_WB [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_WB[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_WB[16]~output .bus_hold = "false";
defparam \Read_Data_WB[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y66_N23
cycloneive_io_obuf \Read_Data_WB[17]~output (
	.i(\MEM_WB_Pipeline_Stage|Read_Data_WB [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_WB[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_WB[17]~output .bus_hold = "false";
defparam \Read_Data_WB[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y23_N9
cycloneive_io_obuf \Read_Data_WB[18]~output (
	.i(\MEM_WB_Pipeline_Stage|Read_Data_WB [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_WB[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_WB[18]~output .bus_hold = "false";
defparam \Read_Data_WB[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \Read_Data_WB[19]~output (
	.i(\MEM_WB_Pipeline_Stage|Read_Data_WB [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_WB[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_WB[19]~output .bus_hold = "false";
defparam \Read_Data_WB[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y13_N2
cycloneive_io_obuf \Read_Data_WB[20]~output (
	.i(\MEM_WB_Pipeline_Stage|Read_Data_WB [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_WB[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_WB[20]~output .bus_hold = "false";
defparam \Read_Data_WB[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N16
cycloneive_io_obuf \Read_Data_WB[21]~output (
	.i(\MEM_WB_Pipeline_Stage|Read_Data_WB [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_WB[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_WB[21]~output .bus_hold = "false";
defparam \Read_Data_WB[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y64_N9
cycloneive_io_obuf \Read_Data_WB[22]~output (
	.i(\MEM_WB_Pipeline_Stage|Read_Data_WB [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_WB[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_WB[22]~output .bus_hold = "false";
defparam \Read_Data_WB[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y59_N23
cycloneive_io_obuf \Read_Data_WB[23]~output (
	.i(\MEM_WB_Pipeline_Stage|Read_Data_WB [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_WB[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_WB[23]~output .bus_hold = "false";
defparam \Read_Data_WB[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y49_N9
cycloneive_io_obuf \Read_Data_WB[24]~output (
	.i(\MEM_WB_Pipeline_Stage|Read_Data_WB [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_WB[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_WB[24]~output .bus_hold = "false";
defparam \Read_Data_WB[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y62_N16
cycloneive_io_obuf \Read_Data_WB[25]~output (
	.i(\MEM_WB_Pipeline_Stage|Read_Data_WB [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_WB[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_WB[25]~output .bus_hold = "false";
defparam \Read_Data_WB[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N23
cycloneive_io_obuf \Read_Data_WB[26]~output (
	.i(\MEM_WB_Pipeline_Stage|Read_Data_WB [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_WB[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_WB[26]~output .bus_hold = "false";
defparam \Read_Data_WB[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y73_N2
cycloneive_io_obuf \Read_Data_WB[27]~output (
	.i(\MEM_WB_Pipeline_Stage|Read_Data_WB [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_WB[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_WB[27]~output .bus_hold = "false";
defparam \Read_Data_WB[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y17_N16
cycloneive_io_obuf \Read_Data_WB[28]~output (
	.i(\MEM_WB_Pipeline_Stage|Read_Data_WB [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_WB[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_WB[28]~output .bus_hold = "false";
defparam \Read_Data_WB[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y65_N23
cycloneive_io_obuf \Read_Data_WB[29]~output (
	.i(\MEM_WB_Pipeline_Stage|Read_Data_WB [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_WB[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_WB[29]~output .bus_hold = "false";
defparam \Read_Data_WB[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y65_N16
cycloneive_io_obuf \Read_Data_WB[30]~output (
	.i(\MEM_WB_Pipeline_Stage|Read_Data_WB [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_WB[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_WB[30]~output .bus_hold = "false";
defparam \Read_Data_WB[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N2
cycloneive_io_obuf \Read_Data_WB[31]~output (
	.i(\MEM_WB_Pipeline_Stage|Read_Data_WB [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_WB[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_WB[31]~output .bus_hold = "false";
defparam \Read_Data_WB[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y73_N9
cycloneive_io_obuf \ALU_Result_WB[0]~output (
	.i(\MEM_WB_Pipeline_Stage|ALU_Result_WB [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Result_WB[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Result_WB[0]~output .bus_hold = "false";
defparam \ALU_Result_WB[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N16
cycloneive_io_obuf \ALU_Result_WB[1]~output (
	.i(\MEM_WB_Pipeline_Stage|ALU_Result_WB [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Result_WB[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Result_WB[1]~output .bus_hold = "false";
defparam \ALU_Result_WB[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y73_N16
cycloneive_io_obuf \ALU_Result_WB[2]~output (
	.i(\MEM_WB_Pipeline_Stage|ALU_Result_WB [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Result_WB[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Result_WB[2]~output .bus_hold = "false";
defparam \ALU_Result_WB[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N23
cycloneive_io_obuf \ALU_Result_WB[3]~output (
	.i(\MEM_WB_Pipeline_Stage|ALU_Result_WB [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Result_WB[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Result_WB[3]~output .bus_hold = "false";
defparam \ALU_Result_WB[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N16
cycloneive_io_obuf \ALU_Result_WB[4]~output (
	.i(\MEM_WB_Pipeline_Stage|ALU_Result_WB [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Result_WB[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Result_WB[4]~output .bus_hold = "false";
defparam \ALU_Result_WB[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y73_N23
cycloneive_io_obuf \ALU_Result_WB[5]~output (
	.i(\MEM_WB_Pipeline_Stage|ALU_Result_WB [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Result_WB[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Result_WB[5]~output .bus_hold = "false";
defparam \ALU_Result_WB[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N23
cycloneive_io_obuf \ALU_Result_WB[6]~output (
	.i(\MEM_WB_Pipeline_Stage|ALU_Result_WB [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Result_WB[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Result_WB[6]~output .bus_hold = "false";
defparam \ALU_Result_WB[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N23
cycloneive_io_obuf \ALU_Result_WB[7]~output (
	.i(\MEM_WB_Pipeline_Stage|ALU_Result_WB [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Result_WB[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Result_WB[7]~output .bus_hold = "false";
defparam \ALU_Result_WB[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y0_N16
cycloneive_io_obuf \ALU_Result_WB[8]~output (
	.i(\MEM_WB_Pipeline_Stage|ALU_Result_WB [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Result_WB[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Result_WB[8]~output .bus_hold = "false";
defparam \ALU_Result_WB[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N16
cycloneive_io_obuf \ALU_Result_WB[9]~output (
	.i(\MEM_WB_Pipeline_Stage|ALU_Result_WB [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Result_WB[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Result_WB[9]~output .bus_hold = "false";
defparam \ALU_Result_WB[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y53_N2
cycloneive_io_obuf \ALU_Result_WB[10]~output (
	.i(\MEM_WB_Pipeline_Stage|ALU_Result_WB [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Result_WB[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Result_WB[10]~output .bus_hold = "false";
defparam \ALU_Result_WB[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \ALU_Result_WB[11]~output (
	.i(\MEM_WB_Pipeline_Stage|ALU_Result_WB [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Result_WB[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Result_WB[11]~output .bus_hold = "false";
defparam \ALU_Result_WB[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N9
cycloneive_io_obuf \ALU_Result_WB[12]~output (
	.i(\MEM_WB_Pipeline_Stage|ALU_Result_WB [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Result_WB[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Result_WB[12]~output .bus_hold = "false";
defparam \ALU_Result_WB[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cycloneive_io_obuf \ALU_Result_WB[13]~output (
	.i(\MEM_WB_Pipeline_Stage|ALU_Result_WB [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Result_WB[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Result_WB[13]~output .bus_hold = "false";
defparam \ALU_Result_WB[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y68_N16
cycloneive_io_obuf \ALU_Result_WB[14]~output (
	.i(\MEM_WB_Pipeline_Stage|ALU_Result_WB [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Result_WB[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Result_WB[14]~output .bus_hold = "false";
defparam \ALU_Result_WB[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y0_N2
cycloneive_io_obuf \ALU_Result_WB[15]~output (
	.i(\MEM_WB_Pipeline_Stage|ALU_Result_WB [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Result_WB[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Result_WB[15]~output .bus_hold = "false";
defparam \ALU_Result_WB[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y6_N16
cycloneive_io_obuf \ALU_Result_WB[16]~output (
	.i(\MEM_WB_Pipeline_Stage|ALU_Result_WB [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Result_WB[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Result_WB[16]~output .bus_hold = "false";
defparam \ALU_Result_WB[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N23
cycloneive_io_obuf \ALU_Result_WB[17]~output (
	.i(\MEM_WB_Pipeline_Stage|ALU_Result_WB [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Result_WB[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Result_WB[17]~output .bus_hold = "false";
defparam \ALU_Result_WB[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \ALU_Result_WB[18]~output (
	.i(\MEM_WB_Pipeline_Stage|ALU_Result_WB [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Result_WB[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Result_WB[18]~output .bus_hold = "false";
defparam \ALU_Result_WB[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \ALU_Result_WB[19]~output (
	.i(\MEM_WB_Pipeline_Stage|ALU_Result_WB [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Result_WB[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Result_WB[19]~output .bus_hold = "false";
defparam \ALU_Result_WB[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N16
cycloneive_io_obuf \ALU_Result_WB[20]~output (
	.i(\MEM_WB_Pipeline_Stage|ALU_Result_WB [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Result_WB[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Result_WB[20]~output .bus_hold = "false";
defparam \ALU_Result_WB[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N23
cycloneive_io_obuf \ALU_Result_WB[21]~output (
	.i(\MEM_WB_Pipeline_Stage|ALU_Result_WB [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Result_WB[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Result_WB[21]~output .bus_hold = "false";
defparam \ALU_Result_WB[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y73_N9
cycloneive_io_obuf \ALU_Result_WB[22]~output (
	.i(\MEM_WB_Pipeline_Stage|ALU_Result_WB [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Result_WB[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Result_WB[22]~output .bus_hold = "false";
defparam \ALU_Result_WB[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N16
cycloneive_io_obuf \ALU_Result_WB[23]~output (
	.i(\MEM_WB_Pipeline_Stage|ALU_Result_WB [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Result_WB[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Result_WB[23]~output .bus_hold = "false";
defparam \ALU_Result_WB[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \ALU_Result_WB[24]~output (
	.i(\MEM_WB_Pipeline_Stage|ALU_Result_WB [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Result_WB[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Result_WB[24]~output .bus_hold = "false";
defparam \ALU_Result_WB[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y73_N16
cycloneive_io_obuf \ALU_Result_WB[25]~output (
	.i(\MEM_WB_Pipeline_Stage|ALU_Result_WB [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Result_WB[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Result_WB[25]~output .bus_hold = "false";
defparam \ALU_Result_WB[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \ALU_Result_WB[26]~output (
	.i(\MEM_WB_Pipeline_Stage|ALU_Result_WB [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Result_WB[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Result_WB[26]~output .bus_hold = "false";
defparam \ALU_Result_WB[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y73_N9
cycloneive_io_obuf \ALU_Result_WB[27]~output (
	.i(\MEM_WB_Pipeline_Stage|ALU_Result_WB [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Result_WB[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Result_WB[27]~output .bus_hold = "false";
defparam \ALU_Result_WB[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N2
cycloneive_io_obuf \ALU_Result_WB[28]~output (
	.i(\MEM_WB_Pipeline_Stage|ALU_Result_WB [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Result_WB[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Result_WB[28]~output .bus_hold = "false";
defparam \ALU_Result_WB[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y73_N16
cycloneive_io_obuf \ALU_Result_WB[29]~output (
	.i(\MEM_WB_Pipeline_Stage|ALU_Result_WB [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Result_WB[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Result_WB[29]~output .bus_hold = "false";
defparam \ALU_Result_WB[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \ALU_Result_WB[30]~output (
	.i(\MEM_WB_Pipeline_Stage|ALU_Result_WB [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Result_WB[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Result_WB[30]~output .bus_hold = "false";
defparam \ALU_Result_WB[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \ALU_Result_WB[31]~output (
	.i(\MEM_WB_Pipeline_Stage|ALU_Result_WB [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Result_WB[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Result_WB[31]~output .bus_hold = "false";
defparam \ALU_Result_WB[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \Write_Data_WB[0]~output (
	.i(\WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Write_Data_WB[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Write_Data_WB[0]~output .bus_hold = "false";
defparam \Write_Data_WB[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N16
cycloneive_io_obuf \Write_Data_WB[1]~output (
	.i(\WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Write_Data_WB[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Write_Data_WB[1]~output .bus_hold = "false";
defparam \Write_Data_WB[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N23
cycloneive_io_obuf \Write_Data_WB[2]~output (
	.i(\WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Write_Data_WB[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Write_Data_WB[2]~output .bus_hold = "false";
defparam \Write_Data_WB[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y40_N9
cycloneive_io_obuf \Write_Data_WB[3]~output (
	.i(\WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Write_Data_WB[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Write_Data_WB[3]~output .bus_hold = "false";
defparam \Write_Data_WB[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N9
cycloneive_io_obuf \Write_Data_WB[4]~output (
	.i(\WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Write_Data_WB[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Write_Data_WB[4]~output .bus_hold = "false";
defparam \Write_Data_WB[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N9
cycloneive_io_obuf \Write_Data_WB[5]~output (
	.i(\WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Write_Data_WB[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Write_Data_WB[5]~output .bus_hold = "false";
defparam \Write_Data_WB[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \Write_Data_WB[6]~output (
	.i(\WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Write_Data_WB[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Write_Data_WB[6]~output .bus_hold = "false";
defparam \Write_Data_WB[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y35_N16
cycloneive_io_obuf \Write_Data_WB[7]~output (
	.i(\WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Write_Data_WB[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Write_Data_WB[7]~output .bus_hold = "false";
defparam \Write_Data_WB[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y46_N9
cycloneive_io_obuf \Write_Data_WB[8]~output (
	.i(\WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Write_Data_WB[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Write_Data_WB[8]~output .bus_hold = "false";
defparam \Write_Data_WB[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y44_N9
cycloneive_io_obuf \Write_Data_WB[9]~output (
	.i(\WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Write_Data_WB[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Write_Data_WB[9]~output .bus_hold = "false";
defparam \Write_Data_WB[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N16
cycloneive_io_obuf \Write_Data_WB[10]~output (
	.i(\WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Write_Data_WB[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Write_Data_WB[10]~output .bus_hold = "false";
defparam \Write_Data_WB[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N2
cycloneive_io_obuf \Write_Data_WB[11]~output (
	.i(\WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Write_Data_WB[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Write_Data_WB[11]~output .bus_hold = "false";
defparam \Write_Data_WB[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \Write_Data_WB[12]~output (
	.i(\WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Write_Data_WB[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Write_Data_WB[12]~output .bus_hold = "false";
defparam \Write_Data_WB[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \Write_Data_WB[13]~output (
	.i(\WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Write_Data_WB[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Write_Data_WB[13]~output .bus_hold = "false";
defparam \Write_Data_WB[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \Write_Data_WB[14]~output (
	.i(\WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Write_Data_WB[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Write_Data_WB[14]~output .bus_hold = "false";
defparam \Write_Data_WB[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y45_N23
cycloneive_io_obuf \Write_Data_WB[15]~output (
	.i(\WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Write_Data_WB[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Write_Data_WB[15]~output .bus_hold = "false";
defparam \Write_Data_WB[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N9
cycloneive_io_obuf \Write_Data_WB[16]~output (
	.i(\WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Write_Data_WB[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \Write_Data_WB[16]~output .bus_hold = "false";
defparam \Write_Data_WB[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N16
cycloneive_io_obuf \Write_Data_WB[17]~output (
	.i(\WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Write_Data_WB[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \Write_Data_WB[17]~output .bus_hold = "false";
defparam \Write_Data_WB[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \Write_Data_WB[18]~output (
	.i(\WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Write_Data_WB[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \Write_Data_WB[18]~output .bus_hold = "false";
defparam \Write_Data_WB[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N2
cycloneive_io_obuf \Write_Data_WB[19]~output (
	.i(\WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Write_Data_WB[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \Write_Data_WB[19]~output .bus_hold = "false";
defparam \Write_Data_WB[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N23
cycloneive_io_obuf \Write_Data_WB[20]~output (
	.i(\WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Write_Data_WB[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \Write_Data_WB[20]~output .bus_hold = "false";
defparam \Write_Data_WB[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N23
cycloneive_io_obuf \Write_Data_WB[21]~output (
	.i(\WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Write_Data_WB[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \Write_Data_WB[21]~output .bus_hold = "false";
defparam \Write_Data_WB[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cycloneive_io_obuf \Write_Data_WB[22]~output (
	.i(\WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Write_Data_WB[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \Write_Data_WB[22]~output .bus_hold = "false";
defparam \Write_Data_WB[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \Write_Data_WB[23]~output (
	.i(\WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Write_Data_WB[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \Write_Data_WB[23]~output .bus_hold = "false";
defparam \Write_Data_WB[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N23
cycloneive_io_obuf \Write_Data_WB[24]~output (
	.i(\WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Write_Data_WB[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \Write_Data_WB[24]~output .bus_hold = "false";
defparam \Write_Data_WB[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \Write_Data_WB[25]~output (
	.i(\WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Write_Data_WB[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \Write_Data_WB[25]~output .bus_hold = "false";
defparam \Write_Data_WB[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y45_N16
cycloneive_io_obuf \Write_Data_WB[26]~output (
	.i(\WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Write_Data_WB[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \Write_Data_WB[26]~output .bus_hold = "false";
defparam \Write_Data_WB[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
cycloneive_io_obuf \Write_Data_WB[27]~output (
	.i(\WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Write_Data_WB[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \Write_Data_WB[27]~output .bus_hold = "false";
defparam \Write_Data_WB[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \Write_Data_WB[28]~output (
	.i(\WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Write_Data_WB[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \Write_Data_WB[28]~output .bus_hold = "false";
defparam \Write_Data_WB[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y49_N2
cycloneive_io_obuf \Write_Data_WB[29]~output (
	.i(\WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Write_Data_WB[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \Write_Data_WB[29]~output .bus_hold = "false";
defparam \Write_Data_WB[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N2
cycloneive_io_obuf \Write_Data_WB[30]~output (
	.i(\WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Write_Data_WB[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \Write_Data_WB[30]~output .bus_hold = "false";
defparam \Write_Data_WB[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \Write_Data_WB[31]~output (
	.i(\WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Write_Data_WB[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \Write_Data_WB[31]~output .bus_hold = "false";
defparam \Write_Data_WB[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \Forward_A[0]~output (
	.i(\Data_forwarding_mux_A|Mux31~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Forward_A[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Forward_A[0]~output .bus_hold = "false";
defparam \Forward_A[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N16
cycloneive_io_obuf \Forward_A[1]~output (
	.i(\Data_Forwarding_unit|Forward_A[1]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Forward_A[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Forward_A[1]~output .bus_hold = "false";
defparam \Forward_A[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N2
cycloneive_io_obuf \Forward_B[0]~output (
	.i(\Data_forwarding_mux_B|Mux31~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Forward_B[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Forward_B[0]~output .bus_hold = "false";
defparam \Forward_B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N23
cycloneive_io_obuf \Forward_B[1]~output (
	.i(\Data_Forwarding_unit|Forward_B[1]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Forward_B[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Forward_B[1]~output .bus_hold = "false";
defparam \Forward_B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N23
cycloneive_io_obuf \Forward_MEM~output (
	.i(\Data_Forwarding_unit|Forward_MEM~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Forward_MEM~output_o ),
	.obar());
// synopsys translate_off
defparam \Forward_MEM~output .bus_hold = "false";
defparam \Forward_MEM~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N2
cycloneive_io_obuf \Read_Data_forward_MEM_MEM[0]~output (
	.i(\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_forward_MEM_MEM[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_forward_MEM_MEM[0]~output .bus_hold = "false";
defparam \Read_Data_forward_MEM_MEM[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N9
cycloneive_io_obuf \Read_Data_forward_MEM_MEM[1]~output (
	.i(\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_forward_MEM_MEM[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_forward_MEM_MEM[1]~output .bus_hold = "false";
defparam \Read_Data_forward_MEM_MEM[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y60_N16
cycloneive_io_obuf \Read_Data_forward_MEM_MEM[2]~output (
	.i(\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_forward_MEM_MEM[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_forward_MEM_MEM[2]~output .bus_hold = "false";
defparam \Read_Data_forward_MEM_MEM[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \Read_Data_forward_MEM_MEM[3]~output (
	.i(\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_forward_MEM_MEM[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_forward_MEM_MEM[3]~output .bus_hold = "false";
defparam \Read_Data_forward_MEM_MEM[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y57_N16
cycloneive_io_obuf \Read_Data_forward_MEM_MEM[4]~output (
	.i(\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_forward_MEM_MEM[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_forward_MEM_MEM[4]~output .bus_hold = "false";
defparam \Read_Data_forward_MEM_MEM[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y53_N16
cycloneive_io_obuf \Read_Data_forward_MEM_MEM[5]~output (
	.i(\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_forward_MEM_MEM[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_forward_MEM_MEM[5]~output .bus_hold = "false";
defparam \Read_Data_forward_MEM_MEM[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y14_N9
cycloneive_io_obuf \Read_Data_forward_MEM_MEM[6]~output (
	.i(\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_forward_MEM_MEM[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_forward_MEM_MEM[6]~output .bus_hold = "false";
defparam \Read_Data_forward_MEM_MEM[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N16
cycloneive_io_obuf \Read_Data_forward_MEM_MEM[7]~output (
	.i(\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[7]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_forward_MEM_MEM[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_forward_MEM_MEM[7]~output .bus_hold = "false";
defparam \Read_Data_forward_MEM_MEM[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \Read_Data_forward_MEM_MEM[8]~output (
	.i(\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[8]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_forward_MEM_MEM[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_forward_MEM_MEM[8]~output .bus_hold = "false";
defparam \Read_Data_forward_MEM_MEM[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y15_N9
cycloneive_io_obuf \Read_Data_forward_MEM_MEM[9]~output (
	.i(\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[9]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_forward_MEM_MEM[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_forward_MEM_MEM[9]~output .bus_hold = "false";
defparam \Read_Data_forward_MEM_MEM[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \Read_Data_forward_MEM_MEM[10]~output (
	.i(\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[10]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_forward_MEM_MEM[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_forward_MEM_MEM[10]~output .bus_hold = "false";
defparam \Read_Data_forward_MEM_MEM[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N23
cycloneive_io_obuf \Read_Data_forward_MEM_MEM[11]~output (
	.i(\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[11]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_forward_MEM_MEM[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_forward_MEM_MEM[11]~output .bus_hold = "false";
defparam \Read_Data_forward_MEM_MEM[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \Read_Data_forward_MEM_MEM[12]~output (
	.i(\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[12]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_forward_MEM_MEM[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_forward_MEM_MEM[12]~output .bus_hold = "false";
defparam \Read_Data_forward_MEM_MEM[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \Read_Data_forward_MEM_MEM[13]~output (
	.i(\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[13]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_forward_MEM_MEM[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_forward_MEM_MEM[13]~output .bus_hold = "false";
defparam \Read_Data_forward_MEM_MEM[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N2
cycloneive_io_obuf \Read_Data_forward_MEM_MEM[14]~output (
	.i(\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[14]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_forward_MEM_MEM[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_forward_MEM_MEM[14]~output .bus_hold = "false";
defparam \Read_Data_forward_MEM_MEM[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y8_N23
cycloneive_io_obuf \Read_Data_forward_MEM_MEM[15]~output (
	.i(\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[15]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_forward_MEM_MEM[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_forward_MEM_MEM[15]~output .bus_hold = "false";
defparam \Read_Data_forward_MEM_MEM[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y12_N9
cycloneive_io_obuf \Read_Data_forward_MEM_MEM[16]~output (
	.i(\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[16]~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_forward_MEM_MEM[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_forward_MEM_MEM[16]~output .bus_hold = "false";
defparam \Read_Data_forward_MEM_MEM[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y56_N16
cycloneive_io_obuf \Read_Data_forward_MEM_MEM[17]~output (
	.i(\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[17]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_forward_MEM_MEM[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_forward_MEM_MEM[17]~output .bus_hold = "false";
defparam \Read_Data_forward_MEM_MEM[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y11_N2
cycloneive_io_obuf \Read_Data_forward_MEM_MEM[18]~output (
	.i(\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[18]~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_forward_MEM_MEM[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_forward_MEM_MEM[18]~output .bus_hold = "false";
defparam \Read_Data_forward_MEM_MEM[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N23
cycloneive_io_obuf \Read_Data_forward_MEM_MEM[19]~output (
	.i(\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[19]~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_forward_MEM_MEM[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_forward_MEM_MEM[19]~output .bus_hold = "false";
defparam \Read_Data_forward_MEM_MEM[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \Read_Data_forward_MEM_MEM[20]~output (
	.i(\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[20]~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_forward_MEM_MEM[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_forward_MEM_MEM[20]~output .bus_hold = "false";
defparam \Read_Data_forward_MEM_MEM[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N2
cycloneive_io_obuf \Read_Data_forward_MEM_MEM[21]~output (
	.i(\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[21]~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_forward_MEM_MEM[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_forward_MEM_MEM[21]~output .bus_hold = "false";
defparam \Read_Data_forward_MEM_MEM[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y58_N23
cycloneive_io_obuf \Read_Data_forward_MEM_MEM[22]~output (
	.i(\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[22]~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_forward_MEM_MEM[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_forward_MEM_MEM[22]~output .bus_hold = "false";
defparam \Read_Data_forward_MEM_MEM[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y58_N16
cycloneive_io_obuf \Read_Data_forward_MEM_MEM[23]~output (
	.i(\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[23]~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_forward_MEM_MEM[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_forward_MEM_MEM[23]~output .bus_hold = "false";
defparam \Read_Data_forward_MEM_MEM[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y55_N23
cycloneive_io_obuf \Read_Data_forward_MEM_MEM[24]~output (
	.i(\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[24]~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_forward_MEM_MEM[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_forward_MEM_MEM[24]~output .bus_hold = "false";
defparam \Read_Data_forward_MEM_MEM[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y9_N23
cycloneive_io_obuf \Read_Data_forward_MEM_MEM[25]~output (
	.i(\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[25]~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_forward_MEM_MEM[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_forward_MEM_MEM[25]~output .bus_hold = "false";
defparam \Read_Data_forward_MEM_MEM[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y55_N16
cycloneive_io_obuf \Read_Data_forward_MEM_MEM[26]~output (
	.i(\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[26]~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_forward_MEM_MEM[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_forward_MEM_MEM[26]~output .bus_hold = "false";
defparam \Read_Data_forward_MEM_MEM[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y23_N2
cycloneive_io_obuf \Read_Data_forward_MEM_MEM[27]~output (
	.i(\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[27]~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_forward_MEM_MEM[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_forward_MEM_MEM[27]~output .bus_hold = "false";
defparam \Read_Data_forward_MEM_MEM[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \Read_Data_forward_MEM_MEM[28]~output (
	.i(\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[28]~28_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_forward_MEM_MEM[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_forward_MEM_MEM[28]~output .bus_hold = "false";
defparam \Read_Data_forward_MEM_MEM[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y59_N16
cycloneive_io_obuf \Read_Data_forward_MEM_MEM[29]~output (
	.i(\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[29]~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_forward_MEM_MEM[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_forward_MEM_MEM[29]~output .bus_hold = "false";
defparam \Read_Data_forward_MEM_MEM[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \Read_Data_forward_MEM_MEM[30]~output (
	.i(\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[30]~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_forward_MEM_MEM[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_forward_MEM_MEM[30]~output .bus_hold = "false";
defparam \Read_Data_forward_MEM_MEM[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \Read_Data_forward_MEM_MEM[31]~output (
	.i(\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[31]~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_forward_MEM_MEM[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_forward_MEM_MEM[31]~output .bus_hold = "false";
defparam \Read_Data_forward_MEM_MEM[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \IF_ID_pipeline_stall~output (
	.i(!\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IF_ID_pipeline_stall~output_o ),
	.obar());
// synopsys translate_off
defparam \IF_ID_pipeline_stall~output .bus_hold = "false";
defparam \IF_ID_pipeline_stall~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \pc_stall~output (
	.i(!\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_stall~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_stall~output .bus_hold = "false";
defparam \pc_stall~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \ID_Control_Noop~output (
	.i(!\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ID_Control_Noop~output_o ),
	.obar());
// synopsys translate_off
defparam \ID_Control_Noop~output .bus_hold = "false";
defparam \ID_Control_Noop~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \Forward_Reg_Delay[0]~output (
	.i(\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Forward_Reg_Delay[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Forward_Reg_Delay[0]~output .bus_hold = "false";
defparam \Forward_Reg_Delay[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \Forward_Reg_Delay[1]~output (
	.i(\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Forward_Reg_Delay[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Forward_Reg_Delay[1]~output .bus_hold = "false";
defparam \Forward_Reg_Delay[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \Forward_C~output (
	.i(\Data_Forwarding_unit|Forward_C~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Forward_C~output_o ),
	.obar());
// synopsys translate_off
defparam \Forward_C~output .bus_hold = "false";
defparam \Forward_C~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N9
cycloneive_io_obuf \Forward_D~output (
	.i(\Data_Forwarding_unit|Forward_D~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Forward_D~output_o ),
	.obar());
// synopsys translate_off
defparam \Forward_D~output .bus_hold = "false";
defparam \Forward_D~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N9
cycloneive_io_obuf \Zero_ID~output (
	.i(\ID_Comparator|Equal0~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Zero_ID~output_o ),
	.obar());
// synopsys translate_off
defparam \Zero_ID~output .bus_hold = "false";
defparam \Zero_ID~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \Clk~input (
	.i(Clk),
	.ibar(gnd),
	.o(\Clk~input_o ));
// synopsys translate_off
defparam \Clk~input .bus_hold = "false";
defparam \Clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \Clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \Clk~inputclkctrl .clock_type = "global clock";
defparam \Clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y4_N12
cycloneive_lcell_comb \clkout[0]~15 (
// Equation(s):
// \clkout[0]~15_combout  = !\clkout[0]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\clkout[0]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\clkout[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \clkout[0]~15 .lut_mask = 16'h0F0F;
defparam \clkout[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y4_N13
dffeas \clkout[0]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\clkout[0]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkout[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clkout[0]~reg0 .is_wysiwyg = "true";
defparam \clkout[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y4_N16
cycloneive_lcell_comb \clkout[1]~5 (
// Equation(s):
// \clkout[1]~5_combout  = (\clkout[0]~reg0_q  & (\clkout[1]~reg0_q  $ (VCC))) # (!\clkout[0]~reg0_q  & (\clkout[1]~reg0_q  & VCC))
// \clkout[1]~6  = CARRY((\clkout[0]~reg0_q  & \clkout[1]~reg0_q ))

	.dataa(\clkout[0]~reg0_q ),
	.datab(\clkout[1]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\clkout[1]~5_combout ),
	.cout(\clkout[1]~6 ));
// synopsys translate_off
defparam \clkout[1]~5 .lut_mask = 16'h6688;
defparam \clkout[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y4_N17
dffeas \clkout[1]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\clkout[1]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkout[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clkout[1]~reg0 .is_wysiwyg = "true";
defparam \clkout[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y4_N18
cycloneive_lcell_comb \clkout[2]~7 (
// Equation(s):
// \clkout[2]~7_combout  = (\clkout[2]~reg0_q  & (!\clkout[1]~6 )) # (!\clkout[2]~reg0_q  & ((\clkout[1]~6 ) # (GND)))
// \clkout[2]~8  = CARRY((!\clkout[1]~6 ) # (!\clkout[2]~reg0_q ))

	.dataa(gnd),
	.datab(\clkout[2]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\clkout[1]~6 ),
	.combout(\clkout[2]~7_combout ),
	.cout(\clkout[2]~8 ));
// synopsys translate_off
defparam \clkout[2]~7 .lut_mask = 16'h3C3F;
defparam \clkout[2]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y4_N19
dffeas \clkout[2]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\clkout[2]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkout[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clkout[2]~reg0 .is_wysiwyg = "true";
defparam \clkout[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y4_N20
cycloneive_lcell_comb \clkout[3]~9 (
// Equation(s):
// \clkout[3]~9_combout  = (\clkout[3]~reg0_q  & (\clkout[2]~8  $ (GND))) # (!\clkout[3]~reg0_q  & (!\clkout[2]~8  & VCC))
// \clkout[3]~10  = CARRY((\clkout[3]~reg0_q  & !\clkout[2]~8 ))

	.dataa(gnd),
	.datab(\clkout[3]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\clkout[2]~8 ),
	.combout(\clkout[3]~9_combout ),
	.cout(\clkout[3]~10 ));
// synopsys translate_off
defparam \clkout[3]~9 .lut_mask = 16'hC30C;
defparam \clkout[3]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y4_N21
dffeas \clkout[3]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\clkout[3]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkout[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clkout[3]~reg0 .is_wysiwyg = "true";
defparam \clkout[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y4_N22
cycloneive_lcell_comb \clkout[4]~11 (
// Equation(s):
// \clkout[4]~11_combout  = (\clkout[4]~reg0_q  & (!\clkout[3]~10 )) # (!\clkout[4]~reg0_q  & ((\clkout[3]~10 ) # (GND)))
// \clkout[4]~12  = CARRY((!\clkout[3]~10 ) # (!\clkout[4]~reg0_q ))

	.dataa(\clkout[4]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clkout[3]~10 ),
	.combout(\clkout[4]~11_combout ),
	.cout(\clkout[4]~12 ));
// synopsys translate_off
defparam \clkout[4]~11 .lut_mask = 16'h5A5F;
defparam \clkout[4]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y4_N23
dffeas \clkout[4]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\clkout[4]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkout[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clkout[4]~reg0 .is_wysiwyg = "true";
defparam \clkout[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y4_N24
cycloneive_lcell_comb \clkout[5]~13 (
// Equation(s):
// \clkout[5]~13_combout  = \clkout[4]~12  $ (!\clkout[5]~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\clkout[5]~reg0_q ),
	.cin(\clkout[4]~12 ),
	.combout(\clkout[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \clkout[5]~13 .lut_mask = 16'hF00F;
defparam \clkout[5]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y4_N25
dffeas \clkout[5]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\clkout[5]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkout[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clkout[5]~reg0 .is_wysiwyg = "true";
defparam \clkout[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N0
cycloneive_lcell_comb \IF_Flush_mux|Instruction_IF[29]~9 (
// Equation(s):
// \IF_Flush_mux|Instruction_IF[29]~9_combout  = (!\IF_PC_Reg|PC_IF [5] & !\IF_PC_Reg|PC_IF [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\IF_PC_Reg|PC_IF [5]),
	.datad(\IF_PC_Reg|PC_IF [0]),
	.cin(gnd),
	.combout(\IF_Flush_mux|Instruction_IF[29]~9_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Flush_mux|Instruction_IF[29]~9 .lut_mask = 16'h000F;
defparam \IF_Flush_mux|Instruction_IF[29]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N18
cycloneive_lcell_comb \IF_Instruction_Memory|memory~13 (
// Equation(s):
// \IF_Instruction_Memory|memory~13_combout  = (\IF_PC_Reg|PC_IF [3] & ((\IF_PC_Reg|PC_IF [2] & ((!\IF_PC_Reg|PC_IF [4]) # (!\IF_PC_Reg|PC_IF [7]))) # (!\IF_PC_Reg|PC_IF [2] & ((\IF_PC_Reg|PC_IF [7]) # (\IF_PC_Reg|PC_IF [4]))))) # (!\IF_PC_Reg|PC_IF [3] & 
// ((\IF_PC_Reg|PC_IF [4]) # ((\IF_PC_Reg|PC_IF [2] & \IF_PC_Reg|PC_IF [7]))))

	.dataa(\IF_PC_Reg|PC_IF [3]),
	.datab(\IF_PC_Reg|PC_IF [2]),
	.datac(\IF_PC_Reg|PC_IF [7]),
	.datad(\IF_PC_Reg|PC_IF [4]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|memory~13_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|memory~13 .lut_mask = 16'h7FE8;
defparam \IF_Instruction_Memory|memory~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N20
cycloneive_lcell_comb \IF_Instruction_Memory|memory~5 (
// Equation(s):
// \IF_Instruction_Memory|memory~5_combout  = (\IF_PC_Reg|PC_IF [6] & ((\IF_PC_Reg|PC_IF [5] & (\IF_PC_Reg|PC_IF [2] & \IF_PC_Reg|PC_IF [0])) # (!\IF_PC_Reg|PC_IF [5] & (!\IF_PC_Reg|PC_IF [2] & !\IF_PC_Reg|PC_IF [0]))))

	.dataa(\IF_PC_Reg|PC_IF [5]),
	.datab(\IF_PC_Reg|PC_IF [2]),
	.datac(\IF_PC_Reg|PC_IF [6]),
	.datad(\IF_PC_Reg|PC_IF [0]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|memory~5_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|memory~5 .lut_mask = 16'h8010;
defparam \IF_Instruction_Memory|memory~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N14
cycloneive_lcell_comb \IF_Instruction_Memory|memory~6 (
// Equation(s):
// \IF_Instruction_Memory|memory~6_combout  = (!\IF_PC_Reg|PC_IF [3] & (!\IF_PC_Reg|PC_IF [0] & (!\IF_PC_Reg|PC_IF [6] & !\IF_PC_Reg|PC_IF [4])))

	.dataa(\IF_PC_Reg|PC_IF [3]),
	.datab(\IF_PC_Reg|PC_IF [0]),
	.datac(\IF_PC_Reg|PC_IF [6]),
	.datad(\IF_PC_Reg|PC_IF [4]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|memory~6_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|memory~6 .lut_mask = 16'h0001;
defparam \IF_Instruction_Memory|memory~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N18
cycloneive_lcell_comb \IF_Flush_mux|Instruction_IF[1]~6 (
// Equation(s):
// \IF_Flush_mux|Instruction_IF[1]~6_combout  = (\IF_Instruction_Memory|memory~0_combout  & (\IF_PC_Reg|PC_IF [0] & (\IF_PC_Reg|PC_IF [6] & \IF_PC_Reg|PC_IF [4])))

	.dataa(\IF_Instruction_Memory|memory~0_combout ),
	.datab(\IF_PC_Reg|PC_IF [0]),
	.datac(\IF_PC_Reg|PC_IF [6]),
	.datad(\IF_PC_Reg|PC_IF [4]),
	.cin(gnd),
	.combout(\IF_Flush_mux|Instruction_IF[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Flush_mux|Instruction_IF[1]~6 .lut_mask = 16'h8000;
defparam \IF_Flush_mux|Instruction_IF[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N24
cycloneive_lcell_comb \IF_Instruction_Memory|memory~1 (
// Equation(s):
// \IF_Instruction_Memory|memory~1_combout  = (\IF_PC_Reg|PC_IF [0]) # ((\IF_PC_Reg|PC_IF [4] & ((\IF_PC_Reg|PC_IF [2]) # (!\IF_PC_Reg|PC_IF [6]))) # (!\IF_PC_Reg|PC_IF [4] & ((\IF_PC_Reg|PC_IF [6]))))

	.dataa(\IF_PC_Reg|PC_IF [4]),
	.datab(\IF_PC_Reg|PC_IF [2]),
	.datac(\IF_PC_Reg|PC_IF [6]),
	.datad(\IF_PC_Reg|PC_IF [0]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|memory~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|memory~1 .lut_mask = 16'hFFDA;
defparam \IF_Instruction_Memory|memory~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N26
cycloneive_lcell_comb \IF_Flush_mux|Instruction_IF[1]~7 (
// Equation(s):
// \IF_Flush_mux|Instruction_IF[1]~7_combout  = (\IF_PC_Reg|PC_IF [3] & ((\IF_Flush_mux|Instruction_IF[1]~6_combout ) # ((!\IF_PC_Reg|PC_IF [5] & !\IF_Instruction_Memory|memory~1_combout ))))

	.dataa(\IF_PC_Reg|PC_IF [5]),
	.datab(\IF_Flush_mux|Instruction_IF[1]~6_combout ),
	.datac(\IF_PC_Reg|PC_IF [3]),
	.datad(\IF_Instruction_Memory|memory~1_combout ),
	.cin(gnd),
	.combout(\IF_Flush_mux|Instruction_IF[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Flush_mux|Instruction_IF[1]~7 .lut_mask = 16'hC0D0;
defparam \IF_Flush_mux|Instruction_IF[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N14
cycloneive_lcell_comb \IF_Flush_mux|Instruction_IF[1]~8 (
// Equation(s):
// \IF_Flush_mux|Instruction_IF[1]~8_combout  = (\IF_PC_Reg|PC_IF [7] & (\IF_Flush_mux|Instruction_IF[1]~7_combout  & (!\ID_Branch_AND|PCSrc_ID~combout  & \IF_Flush_mux|Instruction_IF[0]~0_combout )))

	.dataa(\IF_PC_Reg|PC_IF [7]),
	.datab(\IF_Flush_mux|Instruction_IF[1]~7_combout ),
	.datac(\ID_Branch_AND|PCSrc_ID~combout ),
	.datad(\IF_Flush_mux|Instruction_IF[0]~0_combout ),
	.cin(gnd),
	.combout(\IF_Flush_mux|Instruction_IF[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Flush_mux|Instruction_IF[1]~8 .lut_mask = 16'h0800;
defparam \IF_Flush_mux|Instruction_IF[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y40_N15
dffeas \IF_ID_Pipeline_Stage|Instruction_ID[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\IF_Flush_mux|Instruction_IF[1]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_ID_Pipeline_Stage|Instruction_ID [1]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|Instruction_ID[1] .is_wysiwyg = "true";
defparam \IF_ID_Pipeline_Stage|Instruction_ID[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N4
cycloneive_lcell_comb \ID_PC_Add|Branch_Dest_ID[3]~2 (
// Equation(s):
// \ID_PC_Add|Branch_Dest_ID[3]~2_combout  = (\IF_ID_Pipeline_Stage|PC_Plus_4_ID [3] & ((\IF_ID_Pipeline_Stage|Instruction_ID [1] & (\ID_PC_Add|Branch_Dest_ID[2]~1  & VCC)) # (!\IF_ID_Pipeline_Stage|Instruction_ID [1] & (!\ID_PC_Add|Branch_Dest_ID[2]~1 )))) 
// # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [3] & ((\IF_ID_Pipeline_Stage|Instruction_ID [1] & (!\ID_PC_Add|Branch_Dest_ID[2]~1 )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [1] & ((\ID_PC_Add|Branch_Dest_ID[2]~1 ) # (GND)))))
// \ID_PC_Add|Branch_Dest_ID[3]~3  = CARRY((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [3] & (!\IF_ID_Pipeline_Stage|Instruction_ID [1] & !\ID_PC_Add|Branch_Dest_ID[2]~1 )) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [3] & ((!\ID_PC_Add|Branch_Dest_ID[2]~1 ) # 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [1]))))

	.dataa(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [3]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ID_PC_Add|Branch_Dest_ID[2]~1 ),
	.combout(\ID_PC_Add|Branch_Dest_ID[3]~2_combout ),
	.cout(\ID_PC_Add|Branch_Dest_ID[3]~3 ));
// synopsys translate_off
defparam \ID_PC_Add|Branch_Dest_ID[3]~2 .lut_mask = 16'h9617;
defparam \ID_PC_Add|Branch_Dest_ID[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N24
cycloneive_lcell_comb \ID_PC_Add|Add0~2 (
// Equation(s):
// \ID_PC_Add|Add0~2_combout  = (\ID_Control|Equal0~0_combout  & ((\ID_Comparator|Equal0~20_combout  & ((\ID_PC_Add|Branch_Dest_ID[3]~2_combout ))) # (!\ID_Comparator|Equal0~20_combout  & (\IF_PC_Add|PC_Plus_4_IF[3]~2_combout )))) # 
// (!\ID_Control|Equal0~0_combout  & (\IF_PC_Add|PC_Plus_4_IF[3]~2_combout ))

	.dataa(\IF_PC_Add|PC_Plus_4_IF[3]~2_combout ),
	.datab(\ID_PC_Add|Branch_Dest_ID[3]~2_combout ),
	.datac(\ID_Control|Equal0~0_combout ),
	.datad(\ID_Comparator|Equal0~20_combout ),
	.cin(gnd),
	.combout(\ID_PC_Add|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ID_PC_Add|Add0~2 .lut_mask = 16'hCAAA;
defparam \ID_PC_Add|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N16
cycloneive_lcell_comb \ID_PC_Add|Add0~3 (
// Equation(s):
// \ID_PC_Add|Add0~3_combout  = (\ID_Control|Decoder0~1_combout  & (\IF_ID_Pipeline_Stage|Instruction_ID [1])) # (!\ID_Control|Decoder0~1_combout  & ((\ID_PC_Add|Add0~2_combout )))

	.dataa(gnd),
	.datab(\ID_Control|Decoder0~1_combout ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [1]),
	.datad(\ID_PC_Add|Add0~2_combout ),
	.cin(gnd),
	.combout(\ID_PC_Add|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ID_PC_Add|Add0~3 .lut_mask = 16'hF3C0;
defparam \ID_PC_Add|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y40_N17
dffeas \IF_PC_Reg|PC_IF[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_PC_Add|Add0~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_PC_Reg|PC_IF [3]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_PC_Reg|PC_IF[3] .is_wysiwyg = "true";
defparam \IF_PC_Reg|PC_IF[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N10
cycloneive_lcell_comb \IF_Instruction_Memory|memory~4 (
// Equation(s):
// \IF_Instruction_Memory|memory~4_combout  = (\IF_PC_Reg|PC_IF [3] & \IF_PC_Reg|PC_IF [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\IF_PC_Reg|PC_IF [3]),
	.datad(\IF_PC_Reg|PC_IF [4]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|memory~4_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|memory~4 .lut_mask = 16'hF000;
defparam \IF_Instruction_Memory|memory~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N16
cycloneive_lcell_comb \IF_Instruction_Memory|memory~7 (
// Equation(s):
// \IF_Instruction_Memory|memory~7_combout  = (\IF_Instruction_Memory|memory~0_combout  & ((\IF_Instruction_Memory|memory~6_combout ) # ((\IF_Instruction_Memory|memory~5_combout  & \IF_Instruction_Memory|memory~4_combout )))) # 
// (!\IF_Instruction_Memory|memory~0_combout  & (\IF_Instruction_Memory|memory~5_combout  & ((\IF_Instruction_Memory|memory~4_combout ))))

	.dataa(\IF_Instruction_Memory|memory~0_combout ),
	.datab(\IF_Instruction_Memory|memory~5_combout ),
	.datac(\IF_Instruction_Memory|memory~6_combout ),
	.datad(\IF_Instruction_Memory|memory~4_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|memory~7_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|memory~7 .lut_mask = 16'hECA0;
defparam \IF_Instruction_Memory|memory~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N26
cycloneive_lcell_comb \IF_Flush_mux|Instruction_IF[4]~15 (
// Equation(s):
// \IF_Flush_mux|Instruction_IF[4]~15_combout  = (\IF_PC_Reg|PC_IF [7] & (!\ID_Branch_AND|PCSrc_ID~combout  & (\IF_Instruction_Memory|memory~7_combout  & \IF_Flush_mux|Instruction_IF[0]~0_combout )))

	.dataa(\IF_PC_Reg|PC_IF [7]),
	.datab(\ID_Branch_AND|PCSrc_ID~combout ),
	.datac(\IF_Instruction_Memory|memory~7_combout ),
	.datad(\IF_Flush_mux|Instruction_IF[0]~0_combout ),
	.cin(gnd),
	.combout(\IF_Flush_mux|Instruction_IF[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Flush_mux|Instruction_IF[4]~15 .lut_mask = 16'h2000;
defparam \IF_Flush_mux|Instruction_IF[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y40_N27
dffeas \IF_ID_Pipeline_Stage|Instruction_ID[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\IF_Flush_mux|Instruction_IF[4]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_ID_Pipeline_Stage|Instruction_ID [4]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|Instruction_ID[4] .is_wysiwyg = "true";
defparam \IF_ID_Pipeline_Stage|Instruction_ID[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N2
cycloneive_lcell_comb \IF_PC_Add|PC_Plus_4_IF[2]~0 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[2]~0_combout  = \IF_PC_Reg|PC_IF [2] $ (VCC)
// \IF_PC_Add|PC_Plus_4_IF[2]~1  = CARRY(\IF_PC_Reg|PC_IF [2])

	.dataa(gnd),
	.datab(\IF_PC_Reg|PC_IF [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\IF_PC_Add|PC_Plus_4_IF[2]~0_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[2]~1 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[2]~0 .lut_mask = 16'h33CC;
defparam \IF_PC_Add|PC_Plus_4_IF[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N8
cycloneive_lcell_comb \IF_PC_Add|PC_Plus_4_IF[5]~6 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[5]~6_combout  = (\IF_PC_Reg|PC_IF [5] & (!\IF_PC_Add|PC_Plus_4_IF[4]~5 )) # (!\IF_PC_Reg|PC_IF [5] & ((\IF_PC_Add|PC_Plus_4_IF[4]~5 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[5]~7  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[4]~5 ) # (!\IF_PC_Reg|PC_IF [5]))

	.dataa(gnd),
	.datab(\IF_PC_Reg|PC_IF [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[4]~5 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[5]~6_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[5]~7 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[5]~6 .lut_mask = 16'h3C3F;
defparam \IF_PC_Add|PC_Plus_4_IF[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N10
cycloneive_lcell_comb \IF_PC_Add|PC_Plus_4_IF[6]~8 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[6]~8_combout  = (\IF_PC_Reg|PC_IF [6] & (\IF_PC_Add|PC_Plus_4_IF[5]~7  $ (GND))) # (!\IF_PC_Reg|PC_IF [6] & (!\IF_PC_Add|PC_Plus_4_IF[5]~7  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[6]~9  = CARRY((\IF_PC_Reg|PC_IF [6] & !\IF_PC_Add|PC_Plus_4_IF[5]~7 ))

	.dataa(gnd),
	.datab(\IF_PC_Reg|PC_IF [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[5]~7 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[6]~8_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[6]~9 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[6]~8 .lut_mask = 16'hC30C;
defparam \IF_PC_Add|PC_Plus_4_IF[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N20
cycloneive_lcell_comb \ID_PC_Add|Add0~8 (
// Equation(s):
// \ID_PC_Add|Add0~8_combout  = (\ID_Control|Equal0~0_combout  & ((\ID_Comparator|Equal0~20_combout  & (\ID_PC_Add|Branch_Dest_ID[6]~8_combout )) # (!\ID_Comparator|Equal0~20_combout  & ((\IF_PC_Add|PC_Plus_4_IF[6]~8_combout ))))) # 
// (!\ID_Control|Equal0~0_combout  & (((\IF_PC_Add|PC_Plus_4_IF[6]~8_combout ))))

	.dataa(\ID_PC_Add|Branch_Dest_ID[6]~8_combout ),
	.datab(\IF_PC_Add|PC_Plus_4_IF[6]~8_combout ),
	.datac(\ID_Control|Equal0~0_combout ),
	.datad(\ID_Comparator|Equal0~20_combout ),
	.cin(gnd),
	.combout(\ID_PC_Add|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \ID_PC_Add|Add0~8 .lut_mask = 16'hACCC;
defparam \ID_PC_Add|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N18
cycloneive_lcell_comb \ID_PC_Add|Add0~9 (
// Equation(s):
// \ID_PC_Add|Add0~9_combout  = (\ID_Control|Decoder0~1_combout  & (\IF_ID_Pipeline_Stage|Instruction_ID [4])) # (!\ID_Control|Decoder0~1_combout  & ((\ID_PC_Add|Add0~8_combout )))

	.dataa(gnd),
	.datab(\ID_Control|Decoder0~1_combout ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [4]),
	.datad(\ID_PC_Add|Add0~8_combout ),
	.cin(gnd),
	.combout(\ID_PC_Add|Add0~9_combout ),
	.cout());
// synopsys translate_off
defparam \ID_PC_Add|Add0~9 .lut_mask = 16'hF3C0;
defparam \ID_PC_Add|Add0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y40_N19
dffeas \IF_PC_Reg|PC_IF[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_PC_Add|Add0~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_PC_Reg|PC_IF [6]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_PC_Reg|PC_IF[6] .is_wysiwyg = "true";
defparam \IF_PC_Reg|PC_IF[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N10
cycloneive_lcell_comb \IF_Instruction_Memory|memory~20 (
// Equation(s):
// \IF_Instruction_Memory|memory~20_combout  = (\IF_PC_Reg|PC_IF [7] & (!\IF_PC_Reg|PC_IF [4] & ((\IF_PC_Reg|PC_IF [3]) # (\IF_PC_Reg|PC_IF [2]))))

	.dataa(\IF_PC_Reg|PC_IF [3]),
	.datab(\IF_PC_Reg|PC_IF [2]),
	.datac(\IF_PC_Reg|PC_IF [7]),
	.datad(\IF_PC_Reg|PC_IF [4]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|memory~20_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|memory~20 .lut_mask = 16'h00E0;
defparam \IF_Instruction_Memory|memory~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N12
cycloneive_lcell_comb \IF_Instruction_Memory|memory~21 (
// Equation(s):
// \IF_Instruction_Memory|memory~21_combout  = (\IF_PC_Reg|PC_IF [6] & ((\IF_Instruction_Memory|memory~20_combout ))) # (!\IF_PC_Reg|PC_IF [6] & (\IF_Instruction_Memory|memory~13_combout ))

	.dataa(gnd),
	.datab(\IF_Instruction_Memory|memory~13_combout ),
	.datac(\IF_PC_Reg|PC_IF [6]),
	.datad(\IF_Instruction_Memory|memory~20_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|memory~21_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|memory~21 .lut_mask = 16'hFC0C;
defparam \IF_Instruction_Memory|memory~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N8
cycloneive_lcell_comb \IF_Flush_mux|Instruction_IF[25]~13 (
// Equation(s):
// \IF_Flush_mux|Instruction_IF[25]~13_combout  = (\IF_PC_Reg|PC_IF [7] & \IF_PC_Reg|PC_IF [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\IF_PC_Reg|PC_IF [7]),
	.datad(\IF_PC_Reg|PC_IF [6]),
	.cin(gnd),
	.combout(\IF_Flush_mux|Instruction_IF[25]~13_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Flush_mux|Instruction_IF[25]~13 .lut_mask = 16'hF000;
defparam \IF_Flush_mux|Instruction_IF[25]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N20
cycloneive_lcell_comb \IF_Instruction_Memory|memory~22 (
// Equation(s):
// \IF_Instruction_Memory|memory~22_combout  = (\IF_Flush_mux|Instruction_IF[8]~10_combout  & ((\IF_Flush_mux|Instruction_IF[25]~13_combout ) # ((\IF_Flush_mux|Instruction_IF[29]~9_combout  & \IF_Instruction_Memory|memory~21_combout )))) # 
// (!\IF_Flush_mux|Instruction_IF[8]~10_combout  & (\IF_Flush_mux|Instruction_IF[29]~9_combout  & (\IF_Instruction_Memory|memory~21_combout )))

	.dataa(\IF_Flush_mux|Instruction_IF[8]~10_combout ),
	.datab(\IF_Flush_mux|Instruction_IF[29]~9_combout ),
	.datac(\IF_Instruction_Memory|memory~21_combout ),
	.datad(\IF_Flush_mux|Instruction_IF[25]~13_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|memory~22_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|memory~22 .lut_mask = 16'hEAC0;
defparam \IF_Instruction_Memory|memory~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N10
cycloneive_lcell_comb \IF_Flush_mux|Instruction_IF[13]~20 (
// Equation(s):
// \IF_Flush_mux|Instruction_IF[13]~20_combout  = (\IF_Instruction_Memory|memory~22_combout  & (\IF_Flush_mux|Instruction_IF[0]~0_combout  & ((!\ID_Comparator|Equal0~20_combout ) # (!\ID_Control|Equal0~0_combout ))))

	.dataa(\ID_Control|Equal0~0_combout ),
	.datab(\IF_Instruction_Memory|memory~22_combout ),
	.datac(\IF_Flush_mux|Instruction_IF[0]~0_combout ),
	.datad(\ID_Comparator|Equal0~20_combout ),
	.cin(gnd),
	.combout(\IF_Flush_mux|Instruction_IF[13]~20_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Flush_mux|Instruction_IF[13]~20 .lut_mask = 16'h40C0;
defparam \IF_Flush_mux|Instruction_IF[13]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y38_N11
dffeas \IF_ID_Pipeline_Stage|Instruction_ID[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\IF_Flush_mux|Instruction_IF[13]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_ID_Pipeline_Stage|Instruction_ID [13]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|Instruction_ID[13] .is_wysiwyg = "true";
defparam \IF_ID_Pipeline_Stage|Instruction_ID[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y37_N17
dffeas \ID_EX_Pipeline_Stage|Instruction_EX[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IF_ID_Pipeline_Stage|Instruction_ID [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Instruction_EX [13]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Instruction_EX[13] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Instruction_EX[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N12
cycloneive_lcell_comb \IF_Instruction_Memory|memory~30 (
// Equation(s):
// \IF_Instruction_Memory|memory~30_combout  = (\IF_PC_Reg|PC_IF [7] & ((\IF_PC_Reg|PC_IF [4] & (\IF_PC_Reg|PC_IF [3] $ (\IF_PC_Reg|PC_IF [2]))) # (!\IF_PC_Reg|PC_IF [4] & ((\IF_PC_Reg|PC_IF [2]) # (!\IF_PC_Reg|PC_IF [3]))))) # (!\IF_PC_Reg|PC_IF [7] & 
// (\IF_PC_Reg|PC_IF [4]))

	.dataa(\IF_PC_Reg|PC_IF [7]),
	.datab(\IF_PC_Reg|PC_IF [4]),
	.datac(\IF_PC_Reg|PC_IF [3]),
	.datad(\IF_PC_Reg|PC_IF [2]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|memory~30_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|memory~30 .lut_mask = 16'h6EC6;
defparam \IF_Instruction_Memory|memory~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N0
cycloneive_lcell_comb \IF_Flush_mux|Instruction_IF[29]~25 (
// Equation(s):
// \IF_Flush_mux|Instruction_IF[29]~25_combout  = (\IF_Flush_mux|Instruction_IF[0]~0_combout  & (\IF_Flush_mux|Instruction_IF[29]~9_combout  & ((!\ID_Comparator|Equal0~20_combout ) # (!\ID_Control|Equal0~0_combout ))))

	.dataa(\ID_Control|Equal0~0_combout ),
	.datab(\IF_Flush_mux|Instruction_IF[0]~0_combout ),
	.datac(\IF_Flush_mux|Instruction_IF[29]~9_combout ),
	.datad(\ID_Comparator|Equal0~20_combout ),
	.cin(gnd),
	.combout(\IF_Flush_mux|Instruction_IF[29]~25_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Flush_mux|Instruction_IF[29]~25 .lut_mask = 16'h40C0;
defparam \IF_Flush_mux|Instruction_IF[29]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N18
cycloneive_lcell_comb \IF_Flush_mux|Instruction_IF[18]~28 (
// Equation(s):
// \IF_Flush_mux|Instruction_IF[18]~28_combout  = (\IF_Flush_mux|Instruction_IF[25]~13_combout  & (!\IF_PC_Reg|PC_IF [4] & (!\IF_PC_Reg|PC_IF [3] & \IF_PC_Reg|PC_IF [2])))

	.dataa(\IF_Flush_mux|Instruction_IF[25]~13_combout ),
	.datab(\IF_PC_Reg|PC_IF [4]),
	.datac(\IF_PC_Reg|PC_IF [3]),
	.datad(\IF_PC_Reg|PC_IF [2]),
	.cin(gnd),
	.combout(\IF_Flush_mux|Instruction_IF[18]~28_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Flush_mux|Instruction_IF[18]~28 .lut_mask = 16'h0200;
defparam \IF_Flush_mux|Instruction_IF[18]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N6
cycloneive_lcell_comb \IF_Flush_mux|Instruction_IF[18]~29 (
// Equation(s):
// \IF_Flush_mux|Instruction_IF[18]~29_combout  = (\IF_Flush_mux|Instruction_IF[29]~25_combout  & ((\IF_Flush_mux|Instruction_IF[18]~28_combout ) # ((!\IF_PC_Reg|PC_IF [6] & \IF_Instruction_Memory|memory~30_combout ))))

	.dataa(\IF_PC_Reg|PC_IF [6]),
	.datab(\IF_Instruction_Memory|memory~30_combout ),
	.datac(\IF_Flush_mux|Instruction_IF[29]~25_combout ),
	.datad(\IF_Flush_mux|Instruction_IF[18]~28_combout ),
	.cin(gnd),
	.combout(\IF_Flush_mux|Instruction_IF[18]~29_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Flush_mux|Instruction_IF[18]~29 .lut_mask = 16'hF040;
defparam \IF_Flush_mux|Instruction_IF[18]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N10
cycloneive_lcell_comb \IF_ID_Pipeline_Stage|Instruction_ID[18]~feeder (
// Equation(s):
// \IF_ID_Pipeline_Stage|Instruction_ID[18]~feeder_combout  = \IF_Flush_mux|Instruction_IF[18]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\IF_Flush_mux|Instruction_IF[18]~29_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\IF_ID_Pipeline_Stage|Instruction_ID[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|Instruction_ID[18]~feeder .lut_mask = 16'hF0F0;
defparam \IF_ID_Pipeline_Stage|Instruction_ID[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N11
dffeas \IF_ID_Pipeline_Stage|Instruction_ID[18] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\IF_ID_Pipeline_Stage|Instruction_ID[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|Instruction_ID[18] .is_wysiwyg = "true";
defparam \IF_ID_Pipeline_Stage|Instruction_ID[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N6
cycloneive_lcell_comb \IF_Flush_mux|Instruction_IF[0]~1 (
// Equation(s):
// \IF_Flush_mux|Instruction_IF[0]~1_combout  = (\IF_Flush_mux|Instruction_IF[0]~0_combout  & ((!\ID_Control|Equal0~0_combout ) # (!\ID_Comparator|Equal0~20_combout )))

	.dataa(\IF_Flush_mux|Instruction_IF[0]~0_combout ),
	.datab(\ID_Comparator|Equal0~20_combout ),
	.datac(gnd),
	.datad(\ID_Control|Equal0~0_combout ),
	.cin(gnd),
	.combout(\IF_Flush_mux|Instruction_IF[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Flush_mux|Instruction_IF[0]~1 .lut_mask = 16'h22AA;
defparam \IF_Flush_mux|Instruction_IF[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N16
cycloneive_lcell_comb \IF_Flush_mux|Instruction_IF[19]~30 (
// Equation(s):
// \IF_Flush_mux|Instruction_IF[19]~30_combout  = (\IF_Instruction_Memory|memory~31_combout  & (\IF_Flush_mux|Instruction_IF[29]~9_combout  & (!\IF_PC_Reg|PC_IF [6] & \IF_Flush_mux|Instruction_IF[0]~1_combout )))

	.dataa(\IF_Instruction_Memory|memory~31_combout ),
	.datab(\IF_Flush_mux|Instruction_IF[29]~9_combout ),
	.datac(\IF_PC_Reg|PC_IF [6]),
	.datad(\IF_Flush_mux|Instruction_IF[0]~1_combout ),
	.cin(gnd),
	.combout(\IF_Flush_mux|Instruction_IF[19]~30_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Flush_mux|Instruction_IF[19]~30 .lut_mask = 16'h0800;
defparam \IF_Flush_mux|Instruction_IF[19]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N13
dffeas \IF_ID_Pipeline_Stage|Instruction_ID[19] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IF_Flush_mux|Instruction_IF[19]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|Instruction_ID[19] .is_wysiwyg = "true";
defparam \IF_ID_Pipeline_Stage|Instruction_ID[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N24
cycloneive_lcell_comb \Data_Forwarding_unit|ID_Control_Noop~5 (
// Equation(s):
// \Data_Forwarding_unit|ID_Control_Noop~5_combout  = (\ID_EX_Pipeline_Stage|Instruction_EX [14] & (\IF_ID_Pipeline_Stage|Instruction_ID [19] & (\ID_EX_Pipeline_Stage|Instruction_EX [13] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [18])))) # 
// (!\ID_EX_Pipeline_Stage|Instruction_EX [14] & (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & (\ID_EX_Pipeline_Stage|Instruction_EX [13] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [18]))))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [14]),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [13]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.cin(gnd),
	.combout(\Data_Forwarding_unit|ID_Control_Noop~5_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Forwarding_unit|ID_Control_Noop~5 .lut_mask = 16'h8241;
defparam \Data_Forwarding_unit|ID_Control_Noop~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N20
cycloneive_lcell_comb \IF_Flush_mux|Instruction_IF[20]~32 (
// Equation(s):
// \IF_Flush_mux|Instruction_IF[20]~32_combout  = (\IF_Flush_mux|Instruction_IF[20]~31_combout  & (\IF_Flush_mux|Instruction_IF[0]~0_combout  & (\IF_Flush_mux|Instruction_IF[29]~9_combout  & !\ID_Branch_AND|PCSrc_ID~combout )))

	.dataa(\IF_Flush_mux|Instruction_IF[20]~31_combout ),
	.datab(\IF_Flush_mux|Instruction_IF[0]~0_combout ),
	.datac(\IF_Flush_mux|Instruction_IF[29]~9_combout ),
	.datad(\ID_Branch_AND|PCSrc_ID~combout ),
	.cin(gnd),
	.combout(\IF_Flush_mux|Instruction_IF[20]~32_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Flush_mux|Instruction_IF[20]~32 .lut_mask = 16'h0080;
defparam \IF_Flush_mux|Instruction_IF[20]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N24
cycloneive_lcell_comb \IF_ID_Pipeline_Stage|Instruction_ID[20]~feeder (
// Equation(s):
// \IF_ID_Pipeline_Stage|Instruction_ID[20]~feeder_combout  = \IF_Flush_mux|Instruction_IF[20]~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\IF_Flush_mux|Instruction_IF[20]~32_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\IF_ID_Pipeline_Stage|Instruction_ID[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|Instruction_ID[20]~feeder .lut_mask = 16'hF0F0;
defparam \IF_ID_Pipeline_Stage|Instruction_ID[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N25
dffeas \IF_ID_Pipeline_Stage|Instruction_ID[20] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\IF_ID_Pipeline_Stage|Instruction_ID[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_ID_Pipeline_Stage|Instruction_ID [20]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|Instruction_ID[20] .is_wysiwyg = "true";
defparam \IF_ID_Pipeline_Stage|Instruction_ID[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N0
cycloneive_lcell_comb \IF_Flush_mux|Instruction_IF[8]~10 (
// Equation(s):
// \IF_Flush_mux|Instruction_IF[8]~10_combout  = (\IF_Instruction_Memory|memory~0_combout  & (\IF_PC_Reg|PC_IF [0] & (\IF_PC_Reg|PC_IF [3] & \IF_PC_Reg|PC_IF [4])))

	.dataa(\IF_Instruction_Memory|memory~0_combout ),
	.datab(\IF_PC_Reg|PC_IF [0]),
	.datac(\IF_PC_Reg|PC_IF [3]),
	.datad(\IF_PC_Reg|PC_IF [4]),
	.cin(gnd),
	.combout(\IF_Flush_mux|Instruction_IF[8]~10_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Flush_mux|Instruction_IF[8]~10 .lut_mask = 16'h8000;
defparam \IF_Flush_mux|Instruction_IF[8]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N4
cycloneive_lcell_comb \IF_Instruction_Memory|memory~16 (
// Equation(s):
// \IF_Instruction_Memory|memory~16_combout  = (\IF_Instruction_Memory|memory~46_combout  & ((\IF_Flush_mux|Instruction_IF[29]~9_combout ) # ((\IF_Flush_mux|Instruction_IF[8]~10_combout  & \IF_Flush_mux|Instruction_IF[25]~13_combout )))) # 
// (!\IF_Instruction_Memory|memory~46_combout  & (((\IF_Flush_mux|Instruction_IF[8]~10_combout  & \IF_Flush_mux|Instruction_IF[25]~13_combout ))))

	.dataa(\IF_Instruction_Memory|memory~46_combout ),
	.datab(\IF_Flush_mux|Instruction_IF[29]~9_combout ),
	.datac(\IF_Flush_mux|Instruction_IF[8]~10_combout ),
	.datad(\IF_Flush_mux|Instruction_IF[25]~13_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|memory~16_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|memory~16 .lut_mask = 16'hF888;
defparam \IF_Instruction_Memory|memory~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N22
cycloneive_lcell_comb \IF_Flush_mux|Instruction_IF[11]~18 (
// Equation(s):
// \IF_Flush_mux|Instruction_IF[11]~18_combout  = (\IF_Instruction_Memory|memory~16_combout  & (\IF_Flush_mux|Instruction_IF[0]~0_combout  & ((!\ID_Comparator|Equal0~20_combout ) # (!\ID_Control|Equal0~0_combout ))))

	.dataa(\ID_Control|Equal0~0_combout ),
	.datab(\IF_Instruction_Memory|memory~16_combout ),
	.datac(\IF_Flush_mux|Instruction_IF[0]~0_combout ),
	.datad(\ID_Comparator|Equal0~20_combout ),
	.cin(gnd),
	.combout(\IF_Flush_mux|Instruction_IF[11]~18_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Flush_mux|Instruction_IF[11]~18 .lut_mask = 16'h40C0;
defparam \IF_Flush_mux|Instruction_IF[11]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y38_N23
dffeas \IF_ID_Pipeline_Stage|Instruction_ID[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\IF_Flush_mux|Instruction_IF[11]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_ID_Pipeline_Stage|Instruction_ID [11]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|Instruction_ID[11] .is_wysiwyg = "true";
defparam \IF_ID_Pipeline_Stage|Instruction_ID[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y41_N5
dffeas \ID_EX_Pipeline_Stage|Instruction_EX[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IF_ID_Pipeline_Stage|Instruction_ID [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Instruction_EX [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Instruction_EX[11] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Instruction_EX[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N2
cycloneive_lcell_comb \IF_Instruction_Memory|memory~17 (
// Equation(s):
// \IF_Instruction_Memory|memory~17_combout  = (\IF_PC_Reg|PC_IF [6] & (!\IF_PC_Reg|PC_IF [4] & ((\IF_PC_Reg|PC_IF [3])))) # (!\IF_PC_Reg|PC_IF [6] & (\IF_PC_Reg|PC_IF [2] $ (((\IF_PC_Reg|PC_IF [4] & \IF_PC_Reg|PC_IF [3])))))

	.dataa(\IF_PC_Reg|PC_IF [4]),
	.datab(\IF_PC_Reg|PC_IF [6]),
	.datac(\IF_PC_Reg|PC_IF [2]),
	.datad(\IF_PC_Reg|PC_IF [3]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|memory~17_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|memory~17 .lut_mask = 16'h5630;
defparam \IF_Instruction_Memory|memory~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N8
cycloneive_lcell_comb \IF_Instruction_Memory|memory~18 (
// Equation(s):
// \IF_Instruction_Memory|memory~18_combout  = (\IF_PC_Reg|PC_IF [7] & (((\IF_Instruction_Memory|memory~17_combout )))) # (!\IF_PC_Reg|PC_IF [7] & (\IF_Instruction_Memory|memory~4_combout  & (!\IF_PC_Reg|PC_IF [6])))

	.dataa(\IF_PC_Reg|PC_IF [7]),
	.datab(\IF_Instruction_Memory|memory~4_combout ),
	.datac(\IF_PC_Reg|PC_IF [6]),
	.datad(\IF_Instruction_Memory|memory~17_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|memory~18_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|memory~18 .lut_mask = 16'hAE04;
defparam \IF_Instruction_Memory|memory~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N0
cycloneive_lcell_comb \IF_Instruction_Memory|memory~19 (
// Equation(s):
// \IF_Instruction_Memory|memory~19_combout  = (\IF_Flush_mux|Instruction_IF[8]~10_combout  & ((\IF_Flush_mux|Instruction_IF[25]~13_combout ) # ((\IF_Flush_mux|Instruction_IF[29]~9_combout  & \IF_Instruction_Memory|memory~18_combout )))) # 
// (!\IF_Flush_mux|Instruction_IF[8]~10_combout  & (\IF_Flush_mux|Instruction_IF[29]~9_combout  & (\IF_Instruction_Memory|memory~18_combout )))

	.dataa(\IF_Flush_mux|Instruction_IF[8]~10_combout ),
	.datab(\IF_Flush_mux|Instruction_IF[29]~9_combout ),
	.datac(\IF_Instruction_Memory|memory~18_combout ),
	.datad(\IF_Flush_mux|Instruction_IF[25]~13_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|memory~19_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|memory~19 .lut_mask = 16'hEAC0;
defparam \IF_Instruction_Memory|memory~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N26
cycloneive_lcell_comb \IF_Flush_mux|Instruction_IF[12]~19 (
// Equation(s):
// \IF_Flush_mux|Instruction_IF[12]~19_combout  = (\IF_Instruction_Memory|memory~19_combout  & (\IF_Flush_mux|Instruction_IF[0]~0_combout  & ((!\ID_Comparator|Equal0~20_combout ) # (!\ID_Control|Equal0~0_combout ))))

	.dataa(\ID_Control|Equal0~0_combout ),
	.datab(\IF_Instruction_Memory|memory~19_combout ),
	.datac(\IF_Flush_mux|Instruction_IF[0]~0_combout ),
	.datad(\ID_Comparator|Equal0~20_combout ),
	.cin(gnd),
	.combout(\IF_Flush_mux|Instruction_IF[12]~19_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Flush_mux|Instruction_IF[12]~19 .lut_mask = 16'h40C0;
defparam \IF_Flush_mux|Instruction_IF[12]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y38_N27
dffeas \IF_ID_Pipeline_Stage|Instruction_ID[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\IF_Flush_mux|Instruction_IF[12]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_ID_Pipeline_Stage|Instruction_ID [12]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|Instruction_ID[12] .is_wysiwyg = "true";
defparam \IF_ID_Pipeline_Stage|Instruction_ID[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y38_N21
dffeas \ID_EX_Pipeline_Stage|Instruction_EX[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IF_ID_Pipeline_Stage|Instruction_ID [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Instruction_EX [12]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Instruction_EX[12] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Instruction_EX[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N4
cycloneive_lcell_comb \IF_Instruction_Memory|memory~25 (
// Equation(s):
// \IF_Instruction_Memory|memory~25_combout  = (\IF_PC_Reg|PC_IF [7] & ((\IF_PC_Reg|PC_IF [4] & (\IF_PC_Reg|PC_IF [3] & !\IF_PC_Reg|PC_IF [2])) # (!\IF_PC_Reg|PC_IF [4] & (!\IF_PC_Reg|PC_IF [3])))) # (!\IF_PC_Reg|PC_IF [7] & (\IF_PC_Reg|PC_IF [4] $ 
// ((\IF_PC_Reg|PC_IF [3]))))

	.dataa(\IF_PC_Reg|PC_IF [7]),
	.datab(\IF_PC_Reg|PC_IF [4]),
	.datac(\IF_PC_Reg|PC_IF [3]),
	.datad(\IF_PC_Reg|PC_IF [2]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|memory~25_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|memory~25 .lut_mask = 16'h1696;
defparam \IF_Instruction_Memory|memory~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N30
cycloneive_lcell_comb \IF_Flush_mux|Instruction_IF[16]~26 (
// Equation(s):
// \IF_Flush_mux|Instruction_IF[16]~26_combout  = (\IF_Flush_mux|Instruction_IF[29]~25_combout  & ((\IF_PC_Reg|PC_IF [6] & (\IF_Instruction_Memory|memory~24_combout )) # (!\IF_PC_Reg|PC_IF [6] & ((\IF_Instruction_Memory|memory~25_combout )))))

	.dataa(\IF_Instruction_Memory|memory~24_combout ),
	.datab(\IF_Instruction_Memory|memory~25_combout ),
	.datac(\IF_Flush_mux|Instruction_IF[29]~25_combout ),
	.datad(\IF_PC_Reg|PC_IF [6]),
	.cin(gnd),
	.combout(\IF_Flush_mux|Instruction_IF[16]~26_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Flush_mux|Instruction_IF[16]~26 .lut_mask = 16'hA0C0;
defparam \IF_Flush_mux|Instruction_IF[16]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N4
cycloneive_lcell_comb \IF_ID_Pipeline_Stage|Instruction_ID[16]~feeder (
// Equation(s):
// \IF_ID_Pipeline_Stage|Instruction_ID[16]~feeder_combout  = \IF_Flush_mux|Instruction_IF[16]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IF_Flush_mux|Instruction_IF[16]~26_combout ),
	.cin(gnd),
	.combout(\IF_ID_Pipeline_Stage|Instruction_ID[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|Instruction_ID[16]~feeder .lut_mask = 16'hFF00;
defparam \IF_ID_Pipeline_Stage|Instruction_ID[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N5
dffeas \IF_ID_Pipeline_Stage|Instruction_ID[16] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\IF_ID_Pipeline_Stage|Instruction_ID[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|Instruction_ID[16] .is_wysiwyg = "true";
defparam \IF_ID_Pipeline_Stage|Instruction_ID[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N14
cycloneive_lcell_comb \Data_Forwarding_unit|ID_Control_Noop~4 (
// Equation(s):
// \Data_Forwarding_unit|ID_Control_Noop~4_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [17] & (\ID_EX_Pipeline_Stage|Instruction_EX [12] & (\ID_EX_Pipeline_Stage|Instruction_EX [11] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [16])))) # 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & (!\ID_EX_Pipeline_Stage|Instruction_EX [12] & (\ID_EX_Pipeline_Stage|Instruction_EX [11] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [16]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [11]),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [12]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.cin(gnd),
	.combout(\Data_Forwarding_unit|ID_Control_Noop~4_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Forwarding_unit|ID_Control_Noop~4 .lut_mask = 16'h8421;
defparam \Data_Forwarding_unit|ID_Control_Noop~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N14
cycloneive_lcell_comb \Data_Forwarding_unit|ID_Control_Noop~6 (
// Equation(s):
// \Data_Forwarding_unit|ID_Control_Noop~6_combout  = (\Data_Forwarding_unit|ID_Control_Noop~5_combout  & (\Data_Forwarding_unit|ID_Control_Noop~4_combout  & (\ID_EX_Pipeline_Stage|Instruction_EX [15] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [20]))))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.datab(\Data_Forwarding_unit|ID_Control_Noop~5_combout ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [20]),
	.datad(\Data_Forwarding_unit|ID_Control_Noop~4_combout ),
	.cin(gnd),
	.combout(\Data_Forwarding_unit|ID_Control_Noop~6_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Forwarding_unit|ID_Control_Noop~6 .lut_mask = 16'h8400;
defparam \Data_Forwarding_unit|ID_Control_Noop~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N20
cycloneive_lcell_comb \IF_Flush_mux|Instruction_IF[24]~41 (
// Equation(s):
// \IF_Flush_mux|Instruction_IF[24]~41_combout  = (\IF_Flush_mux|Instruction_IF[24]~40_combout  & (!\IF_PC_Reg|PC_IF [0] & (!\IF_PC_Reg|PC_IF [6] & \IF_Flush_mux|Instruction_IF[0]~1_combout )))

	.dataa(\IF_Flush_mux|Instruction_IF[24]~40_combout ),
	.datab(\IF_PC_Reg|PC_IF [0]),
	.datac(\IF_PC_Reg|PC_IF [6]),
	.datad(\IF_Flush_mux|Instruction_IF[0]~1_combout ),
	.cin(gnd),
	.combout(\IF_Flush_mux|Instruction_IF[24]~41_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Flush_mux|Instruction_IF[24]~41 .lut_mask = 16'h0200;
defparam \IF_Flush_mux|Instruction_IF[24]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N18
cycloneive_lcell_comb \IF_ID_Pipeline_Stage|Instruction_ID[24]~feeder (
// Equation(s):
// \IF_ID_Pipeline_Stage|Instruction_ID[24]~feeder_combout  = \IF_Flush_mux|Instruction_IF[24]~41_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\IF_Flush_mux|Instruction_IF[24]~41_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\IF_ID_Pipeline_Stage|Instruction_ID[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|Instruction_ID[24]~feeder .lut_mask = 16'hF0F0;
defparam \IF_ID_Pipeline_Stage|Instruction_ID[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N19
dffeas \IF_ID_Pipeline_Stage|Instruction_ID[24] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\IF_ID_Pipeline_Stage|Instruction_ID[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_ID_Pipeline_Stage|Instruction_ID [24]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|Instruction_ID[24] .is_wysiwyg = "true";
defparam \IF_ID_Pipeline_Stage|Instruction_ID[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N26
cycloneive_lcell_comb \IF_Flush_mux|Instruction_IF[23]~39 (
// Equation(s):
// \IF_Flush_mux|Instruction_IF[23]~39_combout  = (\IF_Flush_mux|Instruction_IF[23]~38_combout  & (!\IF_PC_Reg|PC_IF [0] & (!\IF_PC_Reg|PC_IF [6] & \IF_Flush_mux|Instruction_IF[0]~1_combout )))

	.dataa(\IF_Flush_mux|Instruction_IF[23]~38_combout ),
	.datab(\IF_PC_Reg|PC_IF [0]),
	.datac(\IF_PC_Reg|PC_IF [6]),
	.datad(\IF_Flush_mux|Instruction_IF[0]~1_combout ),
	.cin(gnd),
	.combout(\IF_Flush_mux|Instruction_IF[23]~39_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Flush_mux|Instruction_IF[23]~39 .lut_mask = 16'h0200;
defparam \IF_Flush_mux|Instruction_IF[23]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N28
cycloneive_lcell_comb \IF_ID_Pipeline_Stage|Instruction_ID[23]~feeder (
// Equation(s):
// \IF_ID_Pipeline_Stage|Instruction_ID[23]~feeder_combout  = \IF_Flush_mux|Instruction_IF[23]~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\IF_Flush_mux|Instruction_IF[23]~39_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\IF_ID_Pipeline_Stage|Instruction_ID[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|Instruction_ID[23]~feeder .lut_mask = 16'hF0F0;
defparam \IF_ID_Pipeline_Stage|Instruction_ID[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N29
dffeas \IF_ID_Pipeline_Stage|Instruction_ID[23] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\IF_ID_Pipeline_Stage|Instruction_ID[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|Instruction_ID[23] .is_wysiwyg = "true";
defparam \IF_ID_Pipeline_Stage|Instruction_ID[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N28
cycloneive_lcell_comb \Data_Forwarding_unit|ID_Control_Noop~2 (
// Equation(s):
// \Data_Forwarding_unit|ID_Control_Noop~2_combout  = (\ID_EX_Pipeline_Stage|Instruction_EX [14] & (\IF_ID_Pipeline_Stage|Instruction_ID [24] & (\ID_EX_Pipeline_Stage|Instruction_EX [13] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [23])))) # 
// (!\ID_EX_Pipeline_Stage|Instruction_EX [14] & (!\IF_ID_Pipeline_Stage|Instruction_ID [24] & (\ID_EX_Pipeline_Stage|Instruction_EX [13] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [23]))))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [14]),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [13]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [24]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.cin(gnd),
	.combout(\Data_Forwarding_unit|ID_Control_Noop~2_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Forwarding_unit|ID_Control_Noop~2 .lut_mask = 16'h8421;
defparam \Data_Forwarding_unit|ID_Control_Noop~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N10
cycloneive_lcell_comb \IF_Flush_mux|Instruction_IF[15]~23 (
// Equation(s):
// \IF_Flush_mux|Instruction_IF[15]~23_combout  = (\IF_Flush_mux|Instruction_IF[8]~10_combout ) # ((\IF_Flush_mux|Instruction_IF[29]~22_combout  & (!\IF_PC_Reg|PC_IF [5] & !\IF_PC_Reg|PC_IF [0])))

	.dataa(\IF_Flush_mux|Instruction_IF[29]~22_combout ),
	.datab(\IF_Flush_mux|Instruction_IF[8]~10_combout ),
	.datac(\IF_PC_Reg|PC_IF [5]),
	.datad(\IF_PC_Reg|PC_IF [0]),
	.cin(gnd),
	.combout(\IF_Flush_mux|Instruction_IF[15]~23_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Flush_mux|Instruction_IF[15]~23 .lut_mask = 16'hCCCE;
defparam \IF_Flush_mux|Instruction_IF[15]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N6
cycloneive_lcell_comb \IF_Flush_mux|Instruction_IF[15]~24 (
// Equation(s):
// \IF_Flush_mux|Instruction_IF[15]~24_combout  = (\IF_Flush_mux|Instruction_IF[25]~13_combout  & (\IF_Flush_mux|Instruction_IF[15]~23_combout  & (!\ID_Branch_AND|PCSrc_ID~combout  & \IF_Flush_mux|Instruction_IF[0]~0_combout )))

	.dataa(\IF_Flush_mux|Instruction_IF[25]~13_combout ),
	.datab(\IF_Flush_mux|Instruction_IF[15]~23_combout ),
	.datac(\ID_Branch_AND|PCSrc_ID~combout ),
	.datad(\IF_Flush_mux|Instruction_IF[0]~0_combout ),
	.cin(gnd),
	.combout(\IF_Flush_mux|Instruction_IF[15]~24_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Flush_mux|Instruction_IF[15]~24 .lut_mask = 16'h0800;
defparam \IF_Flush_mux|Instruction_IF[15]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y40_N7
dffeas \IF_ID_Pipeline_Stage|Instruction_ID[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\IF_Flush_mux|Instruction_IF[15]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_ID_Pipeline_Stage|Instruction_ID [15]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|Instruction_ID[15] .is_wysiwyg = "true";
defparam \IF_ID_Pipeline_Stage|Instruction_ID[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y38_N5
dffeas \ID_EX_Pipeline_Stage|Instruction_EX[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IF_ID_Pipeline_Stage|Instruction_ID [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Instruction_EX[15] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Instruction_EX[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N26
cycloneive_lcell_comb \IF_Instruction_Memory|memory~35 (
// Equation(s):
// \IF_Instruction_Memory|memory~35_combout  = (!\IF_PC_Reg|PC_IF [0] & (!\IF_PC_Reg|PC_IF [2] & (\IF_PC_Reg|PC_IF [3] $ (\IF_PC_Reg|PC_IF [4]))))

	.dataa(\IF_PC_Reg|PC_IF [3]),
	.datab(\IF_PC_Reg|PC_IF [4]),
	.datac(\IF_PC_Reg|PC_IF [0]),
	.datad(\IF_PC_Reg|PC_IF [2]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|memory~35_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|memory~35 .lut_mask = 16'h0006;
defparam \IF_Instruction_Memory|memory~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N0
cycloneive_lcell_comb \IF_Flush_mux|Instruction_IF[25]~42 (
// Equation(s):
// \IF_Flush_mux|Instruction_IF[25]~42_combout  = (\IF_Flush_mux|Instruction_IF[25]~13_combout  & (!\IF_PC_Reg|PC_IF [5] & (\IF_Instruction_Memory|memory~35_combout  & \IF_Flush_mux|Instruction_IF[0]~1_combout )))

	.dataa(\IF_Flush_mux|Instruction_IF[25]~13_combout ),
	.datab(\IF_PC_Reg|PC_IF [5]),
	.datac(\IF_Instruction_Memory|memory~35_combout ),
	.datad(\IF_Flush_mux|Instruction_IF[0]~1_combout ),
	.cin(gnd),
	.combout(\IF_Flush_mux|Instruction_IF[25]~42_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Flush_mux|Instruction_IF[25]~42 .lut_mask = 16'h2000;
defparam \IF_Flush_mux|Instruction_IF[25]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y40_N29
dffeas \IF_ID_Pipeline_Stage|Instruction_ID[25] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IF_Flush_mux|Instruction_IF[25]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|Instruction_ID[25] .is_wysiwyg = "true";
defparam \IF_ID_Pipeline_Stage|Instruction_ID[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N26
cycloneive_lcell_comb \Data_Forwarding_unit|ID_Control_Noop~3 (
// Equation(s):
// \Data_Forwarding_unit|ID_Control_Noop~3_combout  = (\Data_Forwarding_unit|ID_Control_Noop~1_combout  & (\Data_Forwarding_unit|ID_Control_Noop~2_combout  & (\ID_EX_Pipeline_Stage|Instruction_EX [15] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [25]))))

	.dataa(\Data_Forwarding_unit|ID_Control_Noop~1_combout ),
	.datab(\Data_Forwarding_unit|ID_Control_Noop~2_combout ),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.cin(gnd),
	.combout(\Data_Forwarding_unit|ID_Control_Noop~3_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Forwarding_unit|ID_Control_Noop~3 .lut_mask = 16'h8008;
defparam \Data_Forwarding_unit|ID_Control_Noop~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y40_N1
dffeas \ID_EX_Pipeline_Stage|Instruction_EX[19] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Instruction_EX [19]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Instruction_EX[19] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Instruction_EX[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y40_N25
dffeas \ID_EX_Pipeline_Stage|Instruction_EX[18] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Instruction_EX [18]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Instruction_EX[18] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Instruction_EX[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N8
cycloneive_lcell_comb \Data_Forwarding_unit|always0~1 (
// Equation(s):
// \Data_Forwarding_unit|always0~1_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [23] & (\ID_EX_Pipeline_Stage|Instruction_EX [18] & (\IF_ID_Pipeline_Stage|Instruction_ID [24] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [19])))) # 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [23] & (!\ID_EX_Pipeline_Stage|Instruction_EX [18] & (\IF_ID_Pipeline_Stage|Instruction_ID [24] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [19]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [24]),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [19]),
	.datad(\ID_EX_Pipeline_Stage|Instruction_EX [18]),
	.cin(gnd),
	.combout(\Data_Forwarding_unit|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Forwarding_unit|always0~1 .lut_mask = 16'h8241;
defparam \Data_Forwarding_unit|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N18
cycloneive_lcell_comb \IF_Instruction_Memory|memory~26 (
// Equation(s):
// \IF_Instruction_Memory|memory~26_combout  = (\IF_PC_Reg|PC_IF [2] & ((\IF_PC_Reg|PC_IF [7] & ((\IF_PC_Reg|PC_IF [4]) # (!\IF_PC_Reg|PC_IF [3]))) # (!\IF_PC_Reg|PC_IF [7] & ((\IF_PC_Reg|PC_IF [3]) # (!\IF_PC_Reg|PC_IF [4]))))) # (!\IF_PC_Reg|PC_IF [2] & 
// (((\IF_PC_Reg|PC_IF [3]))))

	.dataa(\IF_PC_Reg|PC_IF [2]),
	.datab(\IF_PC_Reg|PC_IF [7]),
	.datac(\IF_PC_Reg|PC_IF [4]),
	.datad(\IF_PC_Reg|PC_IF [3]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|memory~26_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|memory~26 .lut_mask = 16'hF78A;
defparam \IF_Instruction_Memory|memory~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N4
cycloneive_lcell_comb \IF_Instruction_Memory|memory~27 (
// Equation(s):
// \IF_Instruction_Memory|memory~27_combout  = (!\IF_PC_Reg|PC_IF [6] & (!\IF_PC_Reg|PC_IF [5] & \IF_Instruction_Memory|memory~26_combout ))

	.dataa(\IF_PC_Reg|PC_IF [6]),
	.datab(gnd),
	.datac(\IF_PC_Reg|PC_IF [5]),
	.datad(\IF_Instruction_Memory|memory~26_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|memory~27_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|memory~27 .lut_mask = 16'h0500;
defparam \IF_Instruction_Memory|memory~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N30
cycloneive_lcell_comb \IF_Instruction_Memory|memory~28 (
// Equation(s):
// \IF_Instruction_Memory|memory~28_combout  = (\IF_PC_Reg|PC_IF [6] & (\IF_PC_Reg|PC_IF [4] & (!\IF_PC_Reg|PC_IF [5] & \IF_PC_Reg|PC_IF [7]))) # (!\IF_PC_Reg|PC_IF [6] & (!\IF_PC_Reg|PC_IF [4] & (\IF_PC_Reg|PC_IF [5] & !\IF_PC_Reg|PC_IF [7])))

	.dataa(\IF_PC_Reg|PC_IF [6]),
	.datab(\IF_PC_Reg|PC_IF [4]),
	.datac(\IF_PC_Reg|PC_IF [5]),
	.datad(\IF_PC_Reg|PC_IF [7]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|memory~28_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|memory~28 .lut_mask = 16'h0810;
defparam \IF_Instruction_Memory|memory~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N24
cycloneive_lcell_comb \IF_Instruction_Memory|memory~29 (
// Equation(s):
// \IF_Instruction_Memory|memory~29_combout  = (\IF_Instruction_Memory|memory~27_combout ) # ((!\IF_PC_Reg|PC_IF [2] & (\IF_Instruction_Memory|memory~28_combout  & !\IF_PC_Reg|PC_IF [3])))

	.dataa(\IF_PC_Reg|PC_IF [2]),
	.datab(\IF_Instruction_Memory|memory~27_combout ),
	.datac(\IF_Instruction_Memory|memory~28_combout ),
	.datad(\IF_PC_Reg|PC_IF [3]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|memory~29_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|memory~29 .lut_mask = 16'hCCDC;
defparam \IF_Instruction_Memory|memory~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N22
cycloneive_lcell_comb \IF_Flush_mux|Instruction_IF[17]~27 (
// Equation(s):
// \IF_Flush_mux|Instruction_IF[17]~27_combout  = (!\IF_PC_Reg|PC_IF [0] & (\IF_Instruction_Memory|memory~29_combout  & (\IF_Flush_mux|Instruction_IF[0]~0_combout  & !\ID_Branch_AND|PCSrc_ID~combout )))

	.dataa(\IF_PC_Reg|PC_IF [0]),
	.datab(\IF_Instruction_Memory|memory~29_combout ),
	.datac(\IF_Flush_mux|Instruction_IF[0]~0_combout ),
	.datad(\ID_Branch_AND|PCSrc_ID~combout ),
	.cin(gnd),
	.combout(\IF_Flush_mux|Instruction_IF[17]~27_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Flush_mux|Instruction_IF[17]~27 .lut_mask = 16'h0040;
defparam \IF_Flush_mux|Instruction_IF[17]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y40_N23
dffeas \IF_ID_Pipeline_Stage|Instruction_ID[17] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IF_Flush_mux|Instruction_IF[17]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|Instruction_ID[17] .is_wysiwyg = "true";
defparam \IF_ID_Pipeline_Stage|Instruction_ID[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y40_N5
dffeas \ID_EX_Pipeline_Stage|Instruction_EX[17] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Instruction_EX [17]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Instruction_EX[17] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Instruction_EX[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N14
cycloneive_lcell_comb \IF_Flush_mux|Instruction_IF[22]~37 (
// Equation(s):
// \IF_Flush_mux|Instruction_IF[22]~37_combout  = (\IF_Flush_mux|Instruction_IF[22]~36_combout  & (!\IF_PC_Reg|PC_IF [0] & \IF_Flush_mux|Instruction_IF[0]~1_combout ))

	.dataa(\IF_Flush_mux|Instruction_IF[22]~36_combout ),
	.datab(\IF_PC_Reg|PC_IF [0]),
	.datac(gnd),
	.datad(\IF_Flush_mux|Instruction_IF[0]~1_combout ),
	.cin(gnd),
	.combout(\IF_Flush_mux|Instruction_IF[22]~37_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Flush_mux|Instruction_IF[22]~37 .lut_mask = 16'h2200;
defparam \IF_Flush_mux|Instruction_IF[22]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y40_N21
dffeas \IF_ID_Pipeline_Stage|Instruction_ID[22] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IF_Flush_mux|Instruction_IF[22]~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|Instruction_ID[22] .is_wysiwyg = "true";
defparam \IF_ID_Pipeline_Stage|Instruction_ID[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y40_N9
dffeas \ID_EX_Pipeline_Stage|Instruction_EX[16] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Instruction_EX [16]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Instruction_EX[16] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Instruction_EX[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N2
cycloneive_lcell_comb \Data_Forwarding_unit|always0~0 (
// Equation(s):
// \Data_Forwarding_unit|always0~0_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [21] & (\ID_EX_Pipeline_Stage|Instruction_EX [16] & (\ID_EX_Pipeline_Stage|Instruction_EX [17] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [22])))) # 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [21] & (!\ID_EX_Pipeline_Stage|Instruction_EX [16] & (\ID_EX_Pipeline_Stage|Instruction_EX [17] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [22]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [17]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.datad(\ID_EX_Pipeline_Stage|Instruction_EX [16]),
	.cin(gnd),
	.combout(\Data_Forwarding_unit|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Forwarding_unit|always0~0 .lut_mask = 16'h8241;
defparam \Data_Forwarding_unit|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N28
cycloneive_lcell_comb \Data_Forwarding_unit|always0~2 (
// Equation(s):
// \Data_Forwarding_unit|always0~2_combout  = (\Data_Forwarding_unit|always0~1_combout  & (\Data_Forwarding_unit|always0~0_combout  & (\ID_EX_Pipeline_Stage|Instruction_EX [20] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [25]))))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [20]),
	.datab(\Data_Forwarding_unit|always0~1_combout ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datad(\Data_Forwarding_unit|always0~0_combout ),
	.cin(gnd),
	.combout(\Data_Forwarding_unit|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Forwarding_unit|always0~2 .lut_mask = 16'h8400;
defparam \Data_Forwarding_unit|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N20
cycloneive_lcell_comb \Data_Forwarding_unit|always0~4 (
// Equation(s):
// \Data_Forwarding_unit|always0~4_combout  = (\ID_EX_Pipeline_Stage|Instruction_EX [19] & (\IF_ID_Pipeline_Stage|Instruction_ID [19] & (\IF_ID_Pipeline_Stage|Instruction_ID [18] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [18])))) # 
// (!\ID_EX_Pipeline_Stage|Instruction_EX [19] & (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & (\IF_ID_Pipeline_Stage|Instruction_ID [18] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [18]))))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [19]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datad(\ID_EX_Pipeline_Stage|Instruction_EX [18]),
	.cin(gnd),
	.combout(\Data_Forwarding_unit|always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Forwarding_unit|always0~4 .lut_mask = 16'h9009;
defparam \Data_Forwarding_unit|always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N22
cycloneive_lcell_comb \Data_Forwarding_unit|always0~5 (
// Equation(s):
// \Data_Forwarding_unit|always0~5_combout  = (\Data_Forwarding_unit|always0~4_combout  & (\ID_EX_Pipeline_Stage|Instruction_EX [20] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [20])))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [20]),
	.datab(\Data_Forwarding_unit|always0~4_combout ),
	.datac(gnd),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [20]),
	.cin(gnd),
	.combout(\Data_Forwarding_unit|always0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Forwarding_unit|always0~5 .lut_mask = 16'h8844;
defparam \Data_Forwarding_unit|always0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N22
cycloneive_lcell_comb \Data_Forwarding_unit|always0~3 (
// Equation(s):
// \Data_Forwarding_unit|always0~3_combout  = (\ID_EX_Pipeline_Stage|Instruction_EX [16] & (\IF_ID_Pipeline_Stage|Instruction_ID [16] & (\ID_EX_Pipeline_Stage|Instruction_EX [17] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [17])))) # 
// (!\ID_EX_Pipeline_Stage|Instruction_EX [16] & (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & (\ID_EX_Pipeline_Stage|Instruction_EX [17] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [17]))))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [16]),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [17]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.cin(gnd),
	.combout(\Data_Forwarding_unit|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Forwarding_unit|always0~3 .lut_mask = 16'h8241;
defparam \Data_Forwarding_unit|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N12
cycloneive_lcell_comb \Data_Forwarding_unit|always0~6 (
// Equation(s):
// \Data_Forwarding_unit|always0~6_combout  = (\ID_EX_Pipeline_Stage|MemRead_EX~q  & ((\Data_Forwarding_unit|always0~2_combout ) # ((\Data_Forwarding_unit|always0~5_combout  & \Data_Forwarding_unit|always0~3_combout ))))

	.dataa(\ID_EX_Pipeline_Stage|MemRead_EX~q ),
	.datab(\Data_Forwarding_unit|always0~2_combout ),
	.datac(\Data_Forwarding_unit|always0~5_combout ),
	.datad(\Data_Forwarding_unit|always0~3_combout ),
	.cin(gnd),
	.combout(\Data_Forwarding_unit|always0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Forwarding_unit|always0~6 .lut_mask = 16'hA888;
defparam \Data_Forwarding_unit|always0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N0
cycloneive_lcell_comb \Data_Forwarding_unit|ID_Control_Noop~7 (
// Equation(s):
// \Data_Forwarding_unit|ID_Control_Noop~7_combout  = (!\Data_Forwarding_unit|always0~6_combout  & (((!\Data_Forwarding_unit|ID_Control_Noop~6_combout  & !\Data_Forwarding_unit|ID_Control_Noop~3_combout )) # (!\Data_Forwarding_unit|ID_Control_Noop~0_combout 
// )))

	.dataa(\Data_Forwarding_unit|ID_Control_Noop~0_combout ),
	.datab(\Data_Forwarding_unit|ID_Control_Noop~6_combout ),
	.datac(\Data_Forwarding_unit|ID_Control_Noop~3_combout ),
	.datad(\Data_Forwarding_unit|always0~6_combout ),
	.cin(gnd),
	.combout(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Forwarding_unit|ID_Control_Noop~7 .lut_mask = 16'h0057;
defparam \Data_Forwarding_unit|ID_Control_Noop~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N7
dffeas \IF_ID_Pipeline_Stage|Instruction_ID[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IF_Flush_mux|Instruction_IF[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_ID_Pipeline_Stage|Instruction_ID [0]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|Instruction_ID[0] .is_wysiwyg = "true";
defparam \IF_ID_Pipeline_Stage|Instruction_ID[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N22
cycloneive_lcell_comb \ID_PC_Add|Add0~0 (
// Equation(s):
// \ID_PC_Add|Add0~0_combout  = (\ID_Control|Equal0~0_combout  & ((\ID_Comparator|Equal0~20_combout  & (\ID_PC_Add|Branch_Dest_ID[2]~0_combout )) # (!\ID_Comparator|Equal0~20_combout  & ((\IF_PC_Add|PC_Plus_4_IF[2]~0_combout ))))) # 
// (!\ID_Control|Equal0~0_combout  & (((\IF_PC_Add|PC_Plus_4_IF[2]~0_combout ))))

	.dataa(\ID_PC_Add|Branch_Dest_ID[2]~0_combout ),
	.datab(\IF_PC_Add|PC_Plus_4_IF[2]~0_combout ),
	.datac(\ID_Control|Equal0~0_combout ),
	.datad(\ID_Comparator|Equal0~20_combout ),
	.cin(gnd),
	.combout(\ID_PC_Add|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_PC_Add|Add0~0 .lut_mask = 16'hACCC;
defparam \ID_PC_Add|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N0
cycloneive_lcell_comb \ID_PC_Add|Add0~1 (
// Equation(s):
// \ID_PC_Add|Add0~1_combout  = (\ID_Control|Decoder0~1_combout  & (\IF_ID_Pipeline_Stage|Instruction_ID [0])) # (!\ID_Control|Decoder0~1_combout  & ((\ID_PC_Add|Add0~0_combout )))

	.dataa(gnd),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [0]),
	.datac(\ID_Control|Decoder0~1_combout ),
	.datad(\ID_PC_Add|Add0~0_combout ),
	.cin(gnd),
	.combout(\ID_PC_Add|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_PC_Add|Add0~1 .lut_mask = 16'hCFC0;
defparam \ID_PC_Add|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y40_N1
dffeas \IF_PC_Reg|PC_IF[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_PC_Add|Add0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_PC_Reg|PC_IF [2]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_PC_Reg|PC_IF[2] .is_wysiwyg = "true";
defparam \IF_PC_Reg|PC_IF[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N4
cycloneive_lcell_comb \IF_Instruction_Memory|memory~12 (
// Equation(s):
// \IF_Instruction_Memory|memory~12_combout  = (\IF_PC_Reg|PC_IF [7] & (((\IF_PC_Reg|PC_IF [3] & !\IF_PC_Reg|PC_IF [2])) # (!\IF_PC_Reg|PC_IF [4])))

	.dataa(\IF_PC_Reg|PC_IF [3]),
	.datab(\IF_PC_Reg|PC_IF [2]),
	.datac(\IF_PC_Reg|PC_IF [7]),
	.datad(\IF_PC_Reg|PC_IF [4]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|memory~12_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|memory~12 .lut_mask = 16'h20F0;
defparam \IF_Instruction_Memory|memory~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N28
cycloneive_lcell_comb \IF_Instruction_Memory|memory~14 (
// Equation(s):
// \IF_Instruction_Memory|memory~14_combout  = (\IF_PC_Reg|PC_IF [6] & (\IF_Instruction_Memory|memory~12_combout )) # (!\IF_PC_Reg|PC_IF [6] & ((\IF_Instruction_Memory|memory~13_combout )))

	.dataa(\IF_PC_Reg|PC_IF [6]),
	.datab(\IF_Instruction_Memory|memory~12_combout ),
	.datac(gnd),
	.datad(\IF_Instruction_Memory|memory~13_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|memory~14_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|memory~14 .lut_mask = 16'hDD88;
defparam \IF_Instruction_Memory|memory~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N22
cycloneive_lcell_comb \IF_Instruction_Memory|memory~15 (
// Equation(s):
// \IF_Instruction_Memory|memory~15_combout  = (\IF_PC_Reg|PC_IF [5] & (\IF_Instruction_Memory|memory~11_combout )) # (!\IF_PC_Reg|PC_IF [5] & (((\IF_Instruction_Memory|memory~14_combout  & !\IF_PC_Reg|PC_IF [0]))))

	.dataa(\IF_Instruction_Memory|memory~11_combout ),
	.datab(\IF_Instruction_Memory|memory~14_combout ),
	.datac(\IF_PC_Reg|PC_IF [5]),
	.datad(\IF_PC_Reg|PC_IF [0]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|memory~15_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|memory~15 .lut_mask = 16'hA0AC;
defparam \IF_Instruction_Memory|memory~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N18
cycloneive_lcell_comb \IF_Flush_mux|Instruction_IF[5]~16 (
// Equation(s):
// \IF_Flush_mux|Instruction_IF[5]~16_combout  = (\IF_Instruction_Memory|memory~15_combout  & (\IF_Flush_mux|Instruction_IF[0]~0_combout  & ((!\ID_Comparator|Equal0~20_combout ) # (!\ID_Control|Equal0~0_combout ))))

	.dataa(\ID_Control|Equal0~0_combout ),
	.datab(\IF_Instruction_Memory|memory~15_combout ),
	.datac(\IF_Flush_mux|Instruction_IF[0]~0_combout ),
	.datad(\ID_Comparator|Equal0~20_combout ),
	.cin(gnd),
	.combout(\IF_Flush_mux|Instruction_IF[5]~16_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Flush_mux|Instruction_IF[5]~16 .lut_mask = 16'h40C0;
defparam \IF_Flush_mux|Instruction_IF[5]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y38_N19
dffeas \IF_ID_Pipeline_Stage|Instruction_ID[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\IF_Flush_mux|Instruction_IF[5]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_ID_Pipeline_Stage|Instruction_ID [5]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|Instruction_ID[5] .is_wysiwyg = "true";
defparam \IF_ID_Pipeline_Stage|Instruction_ID[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N12
cycloneive_lcell_comb \IF_PC_Add|PC_Plus_4_IF[7]~10 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[7]~10_combout  = (\IF_PC_Reg|PC_IF [7] & (!\IF_PC_Add|PC_Plus_4_IF[6]~9 )) # (!\IF_PC_Reg|PC_IF [7] & ((\IF_PC_Add|PC_Plus_4_IF[6]~9 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[7]~11  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[6]~9 ) # (!\IF_PC_Reg|PC_IF [7]))

	.dataa(\IF_PC_Reg|PC_IF [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[6]~9 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[7]~10_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[7]~11 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[7]~10 .lut_mask = 16'h5A5F;
defparam \IF_PC_Add|PC_Plus_4_IF[7]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N2
cycloneive_lcell_comb \ID_PC_Add|Add0~10 (
// Equation(s):
// \ID_PC_Add|Add0~10_combout  = (\ID_Control|Equal0~0_combout  & ((\ID_Comparator|Equal0~20_combout  & (\ID_PC_Add|Branch_Dest_ID[7]~10_combout )) # (!\ID_Comparator|Equal0~20_combout  & ((\IF_PC_Add|PC_Plus_4_IF[7]~10_combout ))))) # 
// (!\ID_Control|Equal0~0_combout  & (((\IF_PC_Add|PC_Plus_4_IF[7]~10_combout ))))

	.dataa(\ID_PC_Add|Branch_Dest_ID[7]~10_combout ),
	.datab(\IF_PC_Add|PC_Plus_4_IF[7]~10_combout ),
	.datac(\ID_Control|Equal0~0_combout ),
	.datad(\ID_Comparator|Equal0~20_combout ),
	.cin(gnd),
	.combout(\ID_PC_Add|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \ID_PC_Add|Add0~10 .lut_mask = 16'hACCC;
defparam \ID_PC_Add|Add0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N30
cycloneive_lcell_comb \ID_PC_Add|Add0~11 (
// Equation(s):
// \ID_PC_Add|Add0~11_combout  = (\ID_Control|Decoder0~1_combout  & (\IF_ID_Pipeline_Stage|Instruction_ID [5])) # (!\ID_Control|Decoder0~1_combout  & ((\ID_PC_Add|Add0~10_combout )))

	.dataa(gnd),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [5]),
	.datac(\ID_Control|Decoder0~1_combout ),
	.datad(\ID_PC_Add|Add0~10_combout ),
	.cin(gnd),
	.combout(\ID_PC_Add|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \ID_PC_Add|Add0~11 .lut_mask = 16'hCFC0;
defparam \ID_PC_Add|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y40_N31
dffeas \IF_PC_Reg|PC_IF[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_PC_Add|Add0~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_PC_Reg|PC_IF [7]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_PC_Reg|PC_IF[7] .is_wysiwyg = "true";
defparam \IF_PC_Reg|PC_IF[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N26
cycloneive_lcell_comb \IF_Instruction_Memory|memory~40 (
// Equation(s):
// \IF_Instruction_Memory|memory~40_combout  = (\IF_PC_Reg|PC_IF [5] & (\IF_PC_Reg|PC_IF [3] & ((!\IF_PC_Reg|PC_IF [0]) # (!\IF_PC_Reg|PC_IF [6])))) # (!\IF_PC_Reg|PC_IF [5] & ((\IF_PC_Reg|PC_IF [0] & ((\IF_PC_Reg|PC_IF [3]))) # (!\IF_PC_Reg|PC_IF [0] & 
// (\IF_PC_Reg|PC_IF [6]))))

	.dataa(\IF_PC_Reg|PC_IF [5]),
	.datab(\IF_PC_Reg|PC_IF [6]),
	.datac(\IF_PC_Reg|PC_IF [0]),
	.datad(\IF_PC_Reg|PC_IF [3]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|memory~40_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|memory~40 .lut_mask = 16'h7E04;
defparam \IF_Instruction_Memory|memory~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N16
cycloneive_lcell_comb \IF_Instruction_Memory|memory~41 (
// Equation(s):
// \IF_Instruction_Memory|memory~41_combout  = (\IF_PC_Reg|PC_IF [2] & (!\IF_Instruction_Memory|memory~40_combout  & \IF_PC_Reg|PC_IF [3])) # (!\IF_PC_Reg|PC_IF [2] & (\IF_Instruction_Memory|memory~40_combout  & !\IF_PC_Reg|PC_IF [3]))

	.dataa(\IF_PC_Reg|PC_IF [2]),
	.datab(gnd),
	.datac(\IF_Instruction_Memory|memory~40_combout ),
	.datad(\IF_PC_Reg|PC_IF [3]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|memory~41_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|memory~41 .lut_mask = 16'h0A50;
defparam \IF_Instruction_Memory|memory~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N30
cycloneive_lcell_comb \IF_Instruction_Memory|memory~42 (
// Equation(s):
// \IF_Instruction_Memory|memory~42_combout  = (\IF_Instruction_Memory|memory~39_combout ) # ((\IF_PC_Reg|PC_IF [7] & (\IF_PC_Reg|PC_IF [4] & \IF_Instruction_Memory|memory~41_combout )))

	.dataa(\IF_Instruction_Memory|memory~39_combout ),
	.datab(\IF_PC_Reg|PC_IF [7]),
	.datac(\IF_PC_Reg|PC_IF [4]),
	.datad(\IF_Instruction_Memory|memory~41_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|memory~42_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|memory~42 .lut_mask = 16'hEAAA;
defparam \IF_Instruction_Memory|memory~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N22
cycloneive_lcell_comb \IF_Flush_mux|Instruction_IF[28]~47 (
// Equation(s):
// \IF_Flush_mux|Instruction_IF[28]~47_combout  = (\IF_Instruction_Memory|memory~42_combout  & (\IF_Flush_mux|Instruction_IF[0]~0_combout  & ((!\ID_Comparator|Equal0~20_combout ) # (!\ID_Control|Equal0~0_combout ))))

	.dataa(\ID_Control|Equal0~0_combout ),
	.datab(\IF_Instruction_Memory|memory~42_combout ),
	.datac(\IF_Flush_mux|Instruction_IF[0]~0_combout ),
	.datad(\ID_Comparator|Equal0~20_combout ),
	.cin(gnd),
	.combout(\IF_Flush_mux|Instruction_IF[28]~47_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Flush_mux|Instruction_IF[28]~47 .lut_mask = 16'h40C0;
defparam \IF_Flush_mux|Instruction_IF[28]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N31
dffeas \IF_ID_Pipeline_Stage|Instruction_ID[28] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IF_Flush_mux|Instruction_IF[28]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_ID_Pipeline_Stage|Instruction_ID [28]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|Instruction_ID[28] .is_wysiwyg = "true";
defparam \IF_ID_Pipeline_Stage|Instruction_ID[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N26
cycloneive_lcell_comb \IF_Flush_mux|Instruction_IF[29]~48 (
// Equation(s):
// \IF_Flush_mux|Instruction_IF[29]~48_combout  = (\IF_Flush_mux|Instruction_IF[29]~22_combout  & (!\IF_PC_Reg|PC_IF [6] & (\IF_PC_Reg|PC_IF [7] & \IF_Flush_mux|Instruction_IF[29]~25_combout )))

	.dataa(\IF_Flush_mux|Instruction_IF[29]~22_combout ),
	.datab(\IF_PC_Reg|PC_IF [6]),
	.datac(\IF_PC_Reg|PC_IF [7]),
	.datad(\IF_Flush_mux|Instruction_IF[29]~25_combout ),
	.cin(gnd),
	.combout(\IF_Flush_mux|Instruction_IF[29]~48_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Flush_mux|Instruction_IF[29]~48 .lut_mask = 16'h2000;
defparam \IF_Flush_mux|Instruction_IF[29]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N27
dffeas \IF_ID_Pipeline_Stage|Instruction_ID[29] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\IF_Flush_mux|Instruction_IF[29]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_ID_Pipeline_Stage|Instruction_ID [29]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|Instruction_ID[29] .is_wysiwyg = "true";
defparam \IF_ID_Pipeline_Stage|Instruction_ID[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N18
cycloneive_lcell_comb \ID_Control|Equal0~0 (
// Equation(s):
// \ID_Control|Equal0~0_combout  = (!\IF_ID_Pipeline_Stage|Instruction_ID [31] & (\IF_ID_Pipeline_Stage|Instruction_ID [28] & (!\IF_ID_Pipeline_Stage|Instruction_ID [29] & !\IF_ID_Pipeline_Stage|Instruction_ID [27])))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [31]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [28]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [29]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [27]),
	.cin(gnd),
	.combout(\ID_Control|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Control|Equal0~0 .lut_mask = 16'h0004;
defparam \ID_Control|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y40_N25
dffeas \IF_ID_Pipeline_Stage|PC_Plus_4_ID[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IF_PC_Add|PC_Plus_4_IF[7]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [7]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[7] .is_wysiwyg = "true";
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N28
cycloneive_lcell_comb \IF_Instruction_Memory|memory~2 (
// Equation(s):
// \IF_Instruction_Memory|memory~2_combout  = (\IF_PC_Reg|PC_IF [6] & (\IF_PC_Reg|PC_IF [3] & ((!\IF_PC_Reg|PC_IF [2]) # (!\IF_PC_Reg|PC_IF [4])))) # (!\IF_PC_Reg|PC_IF [6] & (\IF_PC_Reg|PC_IF [4] & ((!\IF_PC_Reg|PC_IF [3]))))

	.dataa(\IF_PC_Reg|PC_IF [4]),
	.datab(\IF_PC_Reg|PC_IF [2]),
	.datac(\IF_PC_Reg|PC_IF [6]),
	.datad(\IF_PC_Reg|PC_IF [3]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|memory~2_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|memory~2 .lut_mask = 16'h700A;
defparam \IF_Instruction_Memory|memory~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N6
cycloneive_lcell_comb \IF_Flush_mux|Instruction_IF[2]~11 (
// Equation(s):
// \IF_Flush_mux|Instruction_IF[2]~11_combout  = (\IF_Flush_mux|Instruction_IF[8]~10_combout  & ((\IF_PC_Reg|PC_IF [6]) # ((\IF_Instruction_Memory|memory~2_combout  & \IF_Flush_mux|Instruction_IF[29]~9_combout )))) # 
// (!\IF_Flush_mux|Instruction_IF[8]~10_combout  & (\IF_Instruction_Memory|memory~2_combout  & (\IF_Flush_mux|Instruction_IF[29]~9_combout )))

	.dataa(\IF_Flush_mux|Instruction_IF[8]~10_combout ),
	.datab(\IF_Instruction_Memory|memory~2_combout ),
	.datac(\IF_Flush_mux|Instruction_IF[29]~9_combout ),
	.datad(\IF_PC_Reg|PC_IF [6]),
	.cin(gnd),
	.combout(\IF_Flush_mux|Instruction_IF[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Flush_mux|Instruction_IF[2]~11 .lut_mask = 16'hEAC0;
defparam \IF_Flush_mux|Instruction_IF[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N0
cycloneive_lcell_comb \IF_Flush_mux|Instruction_IF[2]~12 (
// Equation(s):
// \IF_Flush_mux|Instruction_IF[2]~12_combout  = (\IF_PC_Reg|PC_IF [7] & (\IF_Flush_mux|Instruction_IF[2]~11_combout  & (!\ID_Branch_AND|PCSrc_ID~combout  & \IF_Flush_mux|Instruction_IF[0]~0_combout )))

	.dataa(\IF_PC_Reg|PC_IF [7]),
	.datab(\IF_Flush_mux|Instruction_IF[2]~11_combout ),
	.datac(\ID_Branch_AND|PCSrc_ID~combout ),
	.datad(\IF_Flush_mux|Instruction_IF[0]~0_combout ),
	.cin(gnd),
	.combout(\IF_Flush_mux|Instruction_IF[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Flush_mux|Instruction_IF[2]~12 .lut_mask = 16'h0800;
defparam \IF_Flush_mux|Instruction_IF[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y40_N1
dffeas \IF_ID_Pipeline_Stage|Instruction_ID[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\IF_Flush_mux|Instruction_IF[2]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_ID_Pipeline_Stage|Instruction_ID [2]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|Instruction_ID[2] .is_wysiwyg = "true";
defparam \IF_ID_Pipeline_Stage|Instruction_ID[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N6
cycloneive_lcell_comb \ID_PC_Add|Branch_Dest_ID[4]~4 (
// Equation(s):
// \ID_PC_Add|Branch_Dest_ID[4]~4_combout  = ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [4] $ (\IF_ID_Pipeline_Stage|Instruction_ID [2] $ (!\ID_PC_Add|Branch_Dest_ID[3]~3 )))) # (GND)
// \ID_PC_Add|Branch_Dest_ID[4]~5  = CARRY((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [4] & ((\IF_ID_Pipeline_Stage|Instruction_ID [2]) # (!\ID_PC_Add|Branch_Dest_ID[3]~3 ))) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [4] & (\IF_ID_Pipeline_Stage|Instruction_ID [2] & 
// !\ID_PC_Add|Branch_Dest_ID[3]~3 )))

	.dataa(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [4]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ID_PC_Add|Branch_Dest_ID[3]~3 ),
	.combout(\ID_PC_Add|Branch_Dest_ID[4]~4_combout ),
	.cout(\ID_PC_Add|Branch_Dest_ID[4]~5 ));
// synopsys translate_off
defparam \ID_PC_Add|Branch_Dest_ID[4]~4 .lut_mask = 16'h698E;
defparam \ID_PC_Add|Branch_Dest_ID[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N14
cycloneive_lcell_comb \ID_PC_Add|Branch_Dest_ID[8]~12 (
// Equation(s):
// \ID_PC_Add|Branch_Dest_ID[8]~12_combout  = ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [8] $ (\IF_ID_Pipeline_Stage|Instruction_ID [7] $ (!\ID_PC_Add|Branch_Dest_ID[7]~11 )))) # (GND)
// \ID_PC_Add|Branch_Dest_ID[8]~13  = CARRY((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [8] & ((\IF_ID_Pipeline_Stage|Instruction_ID [7]) # (!\ID_PC_Add|Branch_Dest_ID[7]~11 ))) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [8] & (\IF_ID_Pipeline_Stage|Instruction_ID [7] & 
// !\ID_PC_Add|Branch_Dest_ID[7]~11 )))

	.dataa(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [8]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ID_PC_Add|Branch_Dest_ID[7]~11 ),
	.combout(\ID_PC_Add|Branch_Dest_ID[8]~12_combout ),
	.cout(\ID_PC_Add|Branch_Dest_ID[8]~13 ));
// synopsys translate_off
defparam \ID_PC_Add|Branch_Dest_ID[8]~12 .lut_mask = 16'h698E;
defparam \ID_PC_Add|Branch_Dest_ID[8]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N12
cycloneive_lcell_comb \ID_PC_Add|Add0~12 (
// Equation(s):
// \ID_PC_Add|Add0~12_combout  = (\ID_Control|Equal0~0_combout  & ((\ID_Comparator|Equal0~20_combout  & ((\ID_PC_Add|Branch_Dest_ID[8]~12_combout ))) # (!\ID_Comparator|Equal0~20_combout  & (\IF_PC_Add|PC_Plus_4_IF[8]~12_combout )))) # 
// (!\ID_Control|Equal0~0_combout  & (\IF_PC_Add|PC_Plus_4_IF[8]~12_combout ))

	.dataa(\IF_PC_Add|PC_Plus_4_IF[8]~12_combout ),
	.datab(\ID_Control|Equal0~0_combout ),
	.datac(\ID_PC_Add|Branch_Dest_ID[8]~12_combout ),
	.datad(\ID_Comparator|Equal0~20_combout ),
	.cin(gnd),
	.combout(\ID_PC_Add|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \ID_PC_Add|Add0~12 .lut_mask = 16'hE2AA;
defparam \ID_PC_Add|Add0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N16
cycloneive_lcell_comb \ID_PC_Add|Add0~13 (
// Equation(s):
// \ID_PC_Add|Add0~13_combout  = (\ID_Control|Decoder0~1_combout  & (\IF_ID_Pipeline_Stage|Instruction_ID [7])) # (!\ID_Control|Decoder0~1_combout  & ((\ID_PC_Add|Add0~12_combout )))

	.dataa(\ID_Control|Decoder0~1_combout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [7]),
	.datac(gnd),
	.datad(\ID_PC_Add|Add0~12_combout ),
	.cin(gnd),
	.combout(\ID_PC_Add|Add0~13_combout ),
	.cout());
// synopsys translate_off
defparam \ID_PC_Add|Add0~13 .lut_mask = 16'hDD88;
defparam \ID_PC_Add|Add0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N17
dffeas \IF_PC_Reg|PC_IF[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_PC_Add|Add0~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_PC_Reg|PC_IF [8]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_PC_Reg|PC_IF[8] .is_wysiwyg = "true";
defparam \IF_PC_Reg|PC_IF[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N4
cycloneive_lcell_comb \IF_Flush_mux|Instruction_IF[8]~17 (
// Equation(s):
// \IF_Flush_mux|Instruction_IF[8]~17_combout  = (\IF_Flush_mux|Instruction_IF[25]~13_combout  & (\IF_Flush_mux|Instruction_IF[0]~0_combout  & (!\ID_Branch_AND|PCSrc_ID~combout  & \IF_Flush_mux|Instruction_IF[8]~10_combout )))

	.dataa(\IF_Flush_mux|Instruction_IF[25]~13_combout ),
	.datab(\IF_Flush_mux|Instruction_IF[0]~0_combout ),
	.datac(\ID_Branch_AND|PCSrc_ID~combout ),
	.datad(\IF_Flush_mux|Instruction_IF[8]~10_combout ),
	.cin(gnd),
	.combout(\IF_Flush_mux|Instruction_IF[8]~17_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Flush_mux|Instruction_IF[8]~17 .lut_mask = 16'h0800;
defparam \IF_Flush_mux|Instruction_IF[8]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y40_N9
dffeas \IF_ID_Pipeline_Stage|Instruction_ID[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IF_Flush_mux|Instruction_IF[8]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_ID_Pipeline_Stage|Instruction_ID [10]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|Instruction_ID[10] .is_wysiwyg = "true";
defparam \IF_ID_Pipeline_Stage|Instruction_ID[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N16
cycloneive_lcell_comb \IF_PC_Add|PC_Plus_4_IF[9]~14 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[9]~14_combout  = (\IF_PC_Reg|PC_IF [9] & (!\IF_PC_Add|PC_Plus_4_IF[8]~13 )) # (!\IF_PC_Reg|PC_IF [9] & ((\IF_PC_Add|PC_Plus_4_IF[8]~13 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[9]~15  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[8]~13 ) # (!\IF_PC_Reg|PC_IF [9]))

	.dataa(gnd),
	.datab(\IF_PC_Reg|PC_IF [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[8]~13 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[9]~14_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[9]~15 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[9]~14 .lut_mask = 16'h3C3F;
defparam \IF_PC_Add|PC_Plus_4_IF[9]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N16
cycloneive_lcell_comb \ID_PC_Add|Branch_Dest_ID[9]~14 (
// Equation(s):
// \ID_PC_Add|Branch_Dest_ID[9]~14_combout  = (\IF_ID_Pipeline_Stage|PC_Plus_4_ID [9] & ((\IF_ID_Pipeline_Stage|Instruction_ID [7] & (\ID_PC_Add|Branch_Dest_ID[8]~13  & VCC)) # (!\IF_ID_Pipeline_Stage|Instruction_ID [7] & (!\ID_PC_Add|Branch_Dest_ID[8]~13 
// )))) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [9] & ((\IF_ID_Pipeline_Stage|Instruction_ID [7] & (!\ID_PC_Add|Branch_Dest_ID[8]~13 )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [7] & ((\ID_PC_Add|Branch_Dest_ID[8]~13 ) # (GND)))))
// \ID_PC_Add|Branch_Dest_ID[9]~15  = CARRY((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [9] & (!\IF_ID_Pipeline_Stage|Instruction_ID [7] & !\ID_PC_Add|Branch_Dest_ID[8]~13 )) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [9] & ((!\ID_PC_Add|Branch_Dest_ID[8]~13 ) # 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [7]))))

	.dataa(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [9]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ID_PC_Add|Branch_Dest_ID[8]~13 ),
	.combout(\ID_PC_Add|Branch_Dest_ID[9]~14_combout ),
	.cout(\ID_PC_Add|Branch_Dest_ID[9]~15 ));
// synopsys translate_off
defparam \ID_PC_Add|Branch_Dest_ID[9]~14 .lut_mask = 16'h9617;
defparam \ID_PC_Add|Branch_Dest_ID[9]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N10
cycloneive_lcell_comb \ID_PC_Add|Add0~14 (
// Equation(s):
// \ID_PC_Add|Add0~14_combout  = (\ID_Comparator|Equal0~20_combout  & ((\ID_Control|Equal0~0_combout  & ((\ID_PC_Add|Branch_Dest_ID[9]~14_combout ))) # (!\ID_Control|Equal0~0_combout  & (\IF_PC_Add|PC_Plus_4_IF[9]~14_combout )))) # 
// (!\ID_Comparator|Equal0~20_combout  & (\IF_PC_Add|PC_Plus_4_IF[9]~14_combout ))

	.dataa(\ID_Comparator|Equal0~20_combout ),
	.datab(\IF_PC_Add|PC_Plus_4_IF[9]~14_combout ),
	.datac(\ID_PC_Add|Branch_Dest_ID[9]~14_combout ),
	.datad(\ID_Control|Equal0~0_combout ),
	.cin(gnd),
	.combout(\ID_PC_Add|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \ID_PC_Add|Add0~14 .lut_mask = 16'hE4CC;
defparam \ID_PC_Add|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N6
cycloneive_lcell_comb \ID_PC_Add|Add0~15 (
// Equation(s):
// \ID_PC_Add|Add0~15_combout  = (\ID_Control|Decoder0~1_combout  & (\IF_ID_Pipeline_Stage|Instruction_ID [7])) # (!\ID_Control|Decoder0~1_combout  & ((\ID_PC_Add|Add0~14_combout )))

	.dataa(\ID_Control|Decoder0~1_combout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [7]),
	.datac(gnd),
	.datad(\ID_PC_Add|Add0~14_combout ),
	.cin(gnd),
	.combout(\ID_PC_Add|Add0~15_combout ),
	.cout());
// synopsys translate_off
defparam \ID_PC_Add|Add0~15 .lut_mask = 16'hDD88;
defparam \ID_PC_Add|Add0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N7
dffeas \IF_PC_Reg|PC_IF[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_PC_Add|Add0~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_PC_Reg|PC_IF [9]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_PC_Reg|PC_IF[9] .is_wysiwyg = "true";
defparam \IF_PC_Reg|PC_IF[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N18
cycloneive_lcell_comb \IF_PC_Add|PC_Plus_4_IF[10]~16 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[10]~16_combout  = (\IF_PC_Reg|PC_IF [10] & (\IF_PC_Add|PC_Plus_4_IF[9]~15  $ (GND))) # (!\IF_PC_Reg|PC_IF [10] & (!\IF_PC_Add|PC_Plus_4_IF[9]~15  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[10]~17  = CARRY((\IF_PC_Reg|PC_IF [10] & !\IF_PC_Add|PC_Plus_4_IF[9]~15 ))

	.dataa(\IF_PC_Reg|PC_IF [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[9]~15 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[10]~16_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[10]~17 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[10]~16 .lut_mask = 16'hA50A;
defparam \IF_PC_Add|PC_Plus_4_IF[10]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N24
cycloneive_lcell_comb \ID_PC_Add|Add0~16 (
// Equation(s):
// \ID_PC_Add|Add0~16_combout  = (\ID_Control|Equal0~0_combout  & ((\ID_Comparator|Equal0~20_combout  & (\ID_PC_Add|Branch_Dest_ID[10]~16_combout )) # (!\ID_Comparator|Equal0~20_combout  & ((\IF_PC_Add|PC_Plus_4_IF[10]~16_combout ))))) # 
// (!\ID_Control|Equal0~0_combout  & (((\IF_PC_Add|PC_Plus_4_IF[10]~16_combout ))))

	.dataa(\ID_PC_Add|Branch_Dest_ID[10]~16_combout ),
	.datab(\ID_Control|Equal0~0_combout ),
	.datac(\ID_Comparator|Equal0~20_combout ),
	.datad(\IF_PC_Add|PC_Plus_4_IF[10]~16_combout ),
	.cin(gnd),
	.combout(\ID_PC_Add|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \ID_PC_Add|Add0~16 .lut_mask = 16'hBF80;
defparam \ID_PC_Add|Add0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N8
cycloneive_lcell_comb \ID_PC_Add|Add0~17 (
// Equation(s):
// \ID_PC_Add|Add0~17_combout  = (\ID_Control|Decoder0~1_combout  & (\IF_ID_Pipeline_Stage|Instruction_ID [10])) # (!\ID_Control|Decoder0~1_combout  & ((\ID_PC_Add|Add0~16_combout )))

	.dataa(\ID_Control|Decoder0~1_combout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [10]),
	.datac(gnd),
	.datad(\ID_PC_Add|Add0~16_combout ),
	.cin(gnd),
	.combout(\ID_PC_Add|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \ID_PC_Add|Add0~17 .lut_mask = 16'hDD88;
defparam \ID_PC_Add|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N9
dffeas \IF_PC_Reg|PC_IF[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_PC_Add|Add0~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_PC_Reg|PC_IF [10]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_PC_Reg|PC_IF[10] .is_wysiwyg = "true";
defparam \IF_PC_Reg|PC_IF[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N26
cycloneive_lcell_comb \IF_Flush_mux|Instruction_IF[0]~0 (
// Equation(s):
// \IF_Flush_mux|Instruction_IF[0]~0_combout  = (!\IF_PC_Reg|PC_IF [9] & (!\IF_PC_Reg|PC_IF [8] & (!\IF_PC_Reg|PC_IF [10] & !\ID_Control|Decoder0~1_combout )))

	.dataa(\IF_PC_Reg|PC_IF [9]),
	.datab(\IF_PC_Reg|PC_IF [8]),
	.datac(\IF_PC_Reg|PC_IF [10]),
	.datad(\ID_Control|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\IF_Flush_mux|Instruction_IF[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Flush_mux|Instruction_IF[0]~0 .lut_mask = 16'h0001;
defparam \IF_Flush_mux|Instruction_IF[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N2
cycloneive_lcell_comb \IF_Instruction_Memory|memory~36 (
// Equation(s):
// \IF_Instruction_Memory|memory~36_combout  = (!\IF_PC_Reg|PC_IF [0] & ((\IF_PC_Reg|PC_IF [3] & (!\IF_PC_Reg|PC_IF [2] & !\IF_PC_Reg|PC_IF [7])) # (!\IF_PC_Reg|PC_IF [3] & (\IF_PC_Reg|PC_IF [2] $ (\IF_PC_Reg|PC_IF [7])))))

	.dataa(\IF_PC_Reg|PC_IF [3]),
	.datab(\IF_PC_Reg|PC_IF [2]),
	.datac(\IF_PC_Reg|PC_IF [7]),
	.datad(\IF_PC_Reg|PC_IF [0]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|memory~36_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|memory~36 .lut_mask = 16'h0016;
defparam \IF_Instruction_Memory|memory~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N20
cycloneive_lcell_comb \IF_Flush_mux|Instruction_IF[26]~43 (
// Equation(s):
// \IF_Flush_mux|Instruction_IF[26]~43_combout  = (!\IF_PC_Reg|PC_IF [5] & (\IF_Instruction_Memory|memory~36_combout  & (!\IF_PC_Reg|PC_IF [6] & !\IF_PC_Reg|PC_IF [4])))

	.dataa(\IF_PC_Reg|PC_IF [5]),
	.datab(\IF_Instruction_Memory|memory~36_combout ),
	.datac(\IF_PC_Reg|PC_IF [6]),
	.datad(\IF_PC_Reg|PC_IF [4]),
	.cin(gnd),
	.combout(\IF_Flush_mux|Instruction_IF[26]~43_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Flush_mux|Instruction_IF[26]~43 .lut_mask = 16'h0004;
defparam \IF_Flush_mux|Instruction_IF[26]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N8
cycloneive_lcell_comb \IF_Flush_mux|Instruction_IF[26]~44 (
// Equation(s):
// \IF_Flush_mux|Instruction_IF[26]~44_combout  = (\IF_Flush_mux|Instruction_IF[0]~0_combout  & (\IF_Flush_mux|Instruction_IF[26]~43_combout  & ((!\ID_Comparator|Equal0~20_combout ) # (!\ID_Control|Equal0~0_combout ))))

	.dataa(\ID_Control|Equal0~0_combout ),
	.datab(\IF_Flush_mux|Instruction_IF[0]~0_combout ),
	.datac(\IF_Flush_mux|Instruction_IF[26]~43_combout ),
	.datad(\ID_Comparator|Equal0~20_combout ),
	.cin(gnd),
	.combout(\IF_Flush_mux|Instruction_IF[26]~44_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Flush_mux|Instruction_IF[26]~44 .lut_mask = 16'h40C0;
defparam \IF_Flush_mux|Instruction_IF[26]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y38_N9
dffeas \IF_ID_Pipeline_Stage|Instruction_ID[31] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\IF_Flush_mux|Instruction_IF[26]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_ID_Pipeline_Stage|Instruction_ID [31]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|Instruction_ID[31] .is_wysiwyg = "true";
defparam \IF_ID_Pipeline_Stage|Instruction_ID[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N10
cycloneive_lcell_comb \ID_Control|Decoder0~0 (
// Equation(s):
// \ID_Control|Decoder0~0_combout  = (!\Data_Forwarding_unit|always0~6_combout  & !\IF_ID_Pipeline_Stage|Instruction_ID [28])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Data_Forwarding_unit|always0~6_combout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [28]),
	.cin(gnd),
	.combout(\ID_Control|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Control|Decoder0~0 .lut_mask = 16'h000F;
defparam \ID_Control|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N12
cycloneive_lcell_comb \ID_Control|Decoder0~3 (
// Equation(s):
// \ID_Control|Decoder0~3_combout  = (!\IF_ID_Pipeline_Stage|Instruction_ID [29] & (\IF_ID_Pipeline_Stage|Instruction_ID [27] & (\IF_ID_Pipeline_Stage|Instruction_ID [31] & \ID_Control|Decoder0~0_combout )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [29]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [27]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [31]),
	.datad(\ID_Control|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\ID_Control|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Control|Decoder0~3 .lut_mask = 16'h4000;
defparam \ID_Control|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N28
cycloneive_lcell_comb \ID_EX_Pipeline_Stage|MemRead_EX~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|MemRead_EX~feeder_combout  = \ID_Control|Decoder0~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ID_Control|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|MemRead_EX~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|MemRead_EX~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|MemRead_EX~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N29
dffeas \ID_EX_Pipeline_Stage|MemRead_EX (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_EX_Pipeline_Stage|MemRead_EX~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|MemRead_EX~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|MemRead_EX .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|MemRead_EX .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N22
cycloneive_lcell_comb \EX_MEM_Pipeline_Stage|MemRead_MEM~feeder (
// Equation(s):
// \EX_MEM_Pipeline_Stage|MemRead_MEM~feeder_combout  = \ID_EX_Pipeline_Stage|MemRead_EX~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\ID_EX_Pipeline_Stage|MemRead_EX~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\EX_MEM_Pipeline_Stage|MemRead_MEM~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|MemRead_MEM~feeder .lut_mask = 16'hF0F0;
defparam \EX_MEM_Pipeline_Stage|MemRead_MEM~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y36_N23
dffeas \EX_MEM_Pipeline_Stage|MemRead_MEM (
	.clk(\Clk~input_o ),
	.d(\EX_MEM_Pipeline_Stage|MemRead_MEM~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM_Pipeline_Stage|MemRead_MEM~q ),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|MemRead_MEM .is_wysiwyg = "true";
defparam \EX_MEM_Pipeline_Stage|MemRead_MEM .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\EX_MEM_Pipeline_Stage|MemRead_MEM~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl .clock_type = "global clock";
defparam \EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X76_Y39_N16
cycloneive_lcell_comb \MEM_Data_Memory|Read_Data_MEM[30] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [30] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~61_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [30])))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~61_combout ),
	.datab(gnd),
	.datac(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.datad(\MEM_Data_Memory|Read_Data_MEM [30]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [30]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[30] .lut_mask = 16'hAFA0;
defparam \MEM_Data_Memory|Read_Data_MEM[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y39_N31
dffeas \MEM_WB_Pipeline_Stage|Read_Data_WB[30] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MEM_Data_Memory|Read_Data_MEM [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB_Pipeline_Stage|Read_Data_WB [30]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[30] .is_wysiwyg = "true";
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y40_N7
dffeas \MEM_WB_Pipeline_Stage|MemtoReg_WB (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_MEM_Pipeline_Stage|MemRead_MEM~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB_Pipeline_Stage|MemtoReg_WB~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|MemtoReg_WB .is_wysiwyg = "true";
defparam \MEM_WB_Pipeline_Stage|MemtoReg_WB .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N16
cycloneive_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[30]~30 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~q  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [30]))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~q  & (\MEM_WB_Pipeline_Stage|ALU_Result_WB [30]))

	.dataa(\MEM_WB_Pipeline_Stage|ALU_Result_WB [30]),
	.datab(gnd),
	.datac(\MEM_WB_Pipeline_Stage|Read_Data_WB [30]),
	.datad(\MEM_WB_Pipeline_Stage|MemtoReg_WB~q ),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[30]~30 .lut_mask = 16'hF0AA;
defparam \WB_MemtoReg_Mux|Write_Data_WB[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N14
cycloneive_lcell_comb \ID_Control|RegWrite_ID~0 (
// Equation(s):
// \ID_Control|RegWrite_ID~0_combout  = (\ID_Control|opcode~0_combout ) # ((\IF_ID_Pipeline_Stage|Instruction_ID [28]) # (\IF_ID_Pipeline_Stage|Instruction_ID [31] $ (\IF_ID_Pipeline_Stage|Instruction_ID [27])))

	.dataa(\ID_Control|opcode~0_combout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [28]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [31]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [27]),
	.cin(gnd),
	.combout(\ID_Control|RegWrite_ID~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Control|RegWrite_ID~0 .lut_mask = 16'hEFFE;
defparam \ID_Control|RegWrite_ID~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N16
cycloneive_lcell_comb \ID_Control|RegWrite_ID~1 (
// Equation(s):
// \ID_Control|RegWrite_ID~1_combout  = (!\ID_Control|RegWrite_ID~0_combout  & (((!\ID_Control|Equal0~0_combout  & !\Data_Forwarding_unit|ID_Control_Noop~7_combout )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [29])))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [29]),
	.datab(\ID_Control|Equal0~0_combout ),
	.datac(\ID_Control|RegWrite_ID~0_combout ),
	.datad(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.cin(gnd),
	.combout(\ID_Control|RegWrite_ID~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Control|RegWrite_ID~1 .lut_mask = 16'h0507;
defparam \ID_Control|RegWrite_ID~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N17
dffeas \ID_EX_Pipeline_Stage|RegWrite_EX (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Control|RegWrite_ID~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|RegWrite_EX~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|RegWrite_EX .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|RegWrite_EX .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y40_N31
dffeas \EX_MEM_Pipeline_Stage|RegWrite_MEM (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ID_EX_Pipeline_Stage|RegWrite_EX~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM_Pipeline_Stage|RegWrite_MEM~q ),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|RegWrite_MEM .is_wysiwyg = "true";
defparam \EX_MEM_Pipeline_Stage|RegWrite_MEM .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y40_N23
dffeas \MEM_WB_Pipeline_Stage|RegWrite_WB (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_MEM_Pipeline_Stage|RegWrite_MEM~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB_Pipeline_Stage|RegWrite_WB~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|RegWrite_WB .is_wysiwyg = "true";
defparam \MEM_WB_Pipeline_Stage|RegWrite_WB .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y40_N9
dffeas \EX_MEM_Pipeline_Stage|Instruction_MEM[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ID_EX_Pipeline_Stage|Instruction_EX [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM_Pipeline_Stage|Instruction_MEM [12]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Instruction_MEM[12] .is_wysiwyg = "true";
defparam \EX_MEM_Pipeline_Stage|Instruction_MEM[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y40_N7
dffeas \MEM_WB_Pipeline_Stage|Instruction_WB[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_MEM_Pipeline_Stage|Instruction_MEM [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB_Pipeline_Stage|Instruction_WB [12]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Instruction_WB[12] .is_wysiwyg = "true";
defparam \MEM_WB_Pipeline_Stage|Instruction_WB[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N20
cycloneive_lcell_comb \Data_Forwarding_unit|Equal18~0 (
// Equation(s):
// \Data_Forwarding_unit|Equal18~0_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [11] & (\IF_ID_Pipeline_Stage|Instruction_ID [16] & (\MEM_WB_Pipeline_Stage|Instruction_WB [12] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [17])))) # 
// (!\MEM_WB_Pipeline_Stage|Instruction_WB [11] & (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & (\MEM_WB_Pipeline_Stage|Instruction_WB [12] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [17]))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [11]),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [12]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.cin(gnd),
	.combout(\Data_Forwarding_unit|Equal18~0_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Forwarding_unit|Equal18~0 .lut_mask = 16'h8241;
defparam \Data_Forwarding_unit|Equal18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y40_N15
dffeas \EX_MEM_Pipeline_Stage|Instruction_MEM[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM_Pipeline_Stage|Instruction_MEM [15]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Instruction_MEM[15] .is_wysiwyg = "true";
defparam \EX_MEM_Pipeline_Stage|Instruction_MEM[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y40_N13
dffeas \MEM_WB_Pipeline_Stage|Instruction_WB[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_MEM_Pipeline_Stage|Instruction_MEM [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB_Pipeline_Stage|Instruction_WB [15]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Instruction_WB[15] .is_wysiwyg = "true";
defparam \MEM_WB_Pipeline_Stage|Instruction_WB[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y40_N21
dffeas \EX_MEM_Pipeline_Stage|Instruction_MEM[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ID_EX_Pipeline_Stage|Instruction_EX [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM_Pipeline_Stage|Instruction_MEM [13]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Instruction_MEM[13] .is_wysiwyg = "true";
defparam \EX_MEM_Pipeline_Stage|Instruction_MEM[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y40_N19
dffeas \MEM_WB_Pipeline_Stage|Instruction_WB[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_MEM_Pipeline_Stage|Instruction_MEM [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB_Pipeline_Stage|Instruction_WB [13]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Instruction_WB[13] .is_wysiwyg = "true";
defparam \MEM_WB_Pipeline_Stage|Instruction_WB[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N18
cycloneive_lcell_comb \Data_Forwarding_unit|Equal18~1 (
// Equation(s):
// \Data_Forwarding_unit|Equal18~1_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [14] & (\IF_ID_Pipeline_Stage|Instruction_ID [19] & (\MEM_WB_Pipeline_Stage|Instruction_WB [13] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [18])))) # 
// (!\MEM_WB_Pipeline_Stage|Instruction_WB [14] & (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & (\MEM_WB_Pipeline_Stage|Instruction_WB [13] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [18]))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [14]),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [13]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.cin(gnd),
	.combout(\Data_Forwarding_unit|Equal18~1_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Forwarding_unit|Equal18~1 .lut_mask = 16'h8421;
defparam \Data_Forwarding_unit|Equal18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N4
cycloneive_lcell_comb \Data_Forwarding_unit|Equal18~2 (
// Equation(s):
// \Data_Forwarding_unit|Equal18~2_combout  = (\Data_Forwarding_unit|Equal18~0_combout  & (\Data_Forwarding_unit|Equal18~1_combout  & (\IF_ID_Pipeline_Stage|Instruction_ID [20] $ (!\MEM_WB_Pipeline_Stage|Instruction_WB [15]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [20]),
	.datab(\Data_Forwarding_unit|Equal18~0_combout ),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [15]),
	.datad(\Data_Forwarding_unit|Equal18~1_combout ),
	.cin(gnd),
	.combout(\Data_Forwarding_unit|Equal18~2_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Forwarding_unit|Equal18~2 .lut_mask = 16'h8400;
defparam \Data_Forwarding_unit|Equal18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N4
cycloneive_lcell_comb \IF_Instruction_Memory|memory~32 (
// Equation(s):
// \IF_Instruction_Memory|memory~32_combout  = (\IF_PC_Reg|PC_IF [4] & ((\IF_PC_Reg|PC_IF [7] & ((\IF_PC_Reg|PC_IF [3]))) # (!\IF_PC_Reg|PC_IF [7] & (\IF_PC_Reg|PC_IF [2])))) # (!\IF_PC_Reg|PC_IF [4] & ((\IF_PC_Reg|PC_IF [2] & ((!\IF_PC_Reg|PC_IF [3]))) # 
// (!\IF_PC_Reg|PC_IF [2] & (\IF_PC_Reg|PC_IF [7]))))

	.dataa(\IF_PC_Reg|PC_IF [4]),
	.datab(\IF_PC_Reg|PC_IF [7]),
	.datac(\IF_PC_Reg|PC_IF [2]),
	.datad(\IF_PC_Reg|PC_IF [3]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|memory~32_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|memory~32 .lut_mask = 16'hAC74;
defparam \IF_Instruction_Memory|memory~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N16
cycloneive_lcell_comb \IF_Flush_mux|Instruction_IF[21]~33 (
// Equation(s):
// \IF_Flush_mux|Instruction_IF[21]~33_combout  = (\IF_Flush_mux|Instruction_IF[29]~25_combout  & ((\IF_Flush_mux|Instruction_IF[20]~31_combout ) # ((!\IF_PC_Reg|PC_IF [6] & \IF_Instruction_Memory|memory~32_combout ))))

	.dataa(\IF_Flush_mux|Instruction_IF[20]~31_combout ),
	.datab(\IF_PC_Reg|PC_IF [6]),
	.datac(\IF_Instruction_Memory|memory~32_combout ),
	.datad(\IF_Flush_mux|Instruction_IF[29]~25_combout ),
	.cin(gnd),
	.combout(\IF_Flush_mux|Instruction_IF[21]~33_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Flush_mux|Instruction_IF[21]~33 .lut_mask = 16'hBA00;
defparam \IF_Flush_mux|Instruction_IF[21]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y40_N5
dffeas \IF_ID_Pipeline_Stage|Instruction_ID[21] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IF_Flush_mux|Instruction_IF[21]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|Instruction_ID[21] .is_wysiwyg = "true";
defparam \IF_ID_Pipeline_Stage|Instruction_ID[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y40_N27
dffeas \EX_MEM_Pipeline_Stage|Instruction_MEM[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ID_EX_Pipeline_Stage|Instruction_EX [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM_Pipeline_Stage|Instruction_MEM [11]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Instruction_MEM[11] .is_wysiwyg = "true";
defparam \EX_MEM_Pipeline_Stage|Instruction_MEM[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y40_N3
dffeas \MEM_WB_Pipeline_Stage|Instruction_WB[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_MEM_Pipeline_Stage|Instruction_MEM [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB_Pipeline_Stage|Instruction_WB [11]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Instruction_WB[11] .is_wysiwyg = "true";
defparam \MEM_WB_Pipeline_Stage|Instruction_WB[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N20
cycloneive_lcell_comb \Data_Forwarding_unit|Forward_Reg_Delay~4 (
// Equation(s):
// \Data_Forwarding_unit|Forward_Reg_Delay~4_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [12] & ((\IF_ID_Pipeline_Stage|Instruction_ID [21] $ (\MEM_WB_Pipeline_Stage|Instruction_WB [11])) # (!\IF_ID_Pipeline_Stage|Instruction_ID [22]))) # 
// (!\MEM_WB_Pipeline_Stage|Instruction_WB [12] & ((\IF_ID_Pipeline_Stage|Instruction_ID [22]) # (\IF_ID_Pipeline_Stage|Instruction_ID [21] $ (\MEM_WB_Pipeline_Stage|Instruction_WB [11]))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [12]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [11]),
	.cin(gnd),
	.combout(\Data_Forwarding_unit|Forward_Reg_Delay~4_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Forwarding_unit|Forward_Reg_Delay~4 .lut_mask = 16'h7BDE;
defparam \Data_Forwarding_unit|Forward_Reg_Delay~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N0
cycloneive_lcell_comb \Data_Forwarding_unit|Forward_Reg_Delay~5 (
// Equation(s):
// \Data_Forwarding_unit|Forward_Reg_Delay~5_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [14] & ((\MEM_WB_Pipeline_Stage|Instruction_WB [13] $ (\IF_ID_Pipeline_Stage|Instruction_ID [23])) # (!\IF_ID_Pipeline_Stage|Instruction_ID [24]))) # 
// (!\MEM_WB_Pipeline_Stage|Instruction_WB [14] & ((\IF_ID_Pipeline_Stage|Instruction_ID [24]) # (\MEM_WB_Pipeline_Stage|Instruction_WB [13] $ (\IF_ID_Pipeline_Stage|Instruction_ID [23]))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [14]),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [13]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [24]),
	.cin(gnd),
	.combout(\Data_Forwarding_unit|Forward_Reg_Delay~5_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Forwarding_unit|Forward_Reg_Delay~5 .lut_mask = 16'h7DBE;
defparam \Data_Forwarding_unit|Forward_Reg_Delay~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N30
cycloneive_lcell_comb \Data_Forwarding_unit|Forward_Reg_Delay~6 (
// Equation(s):
// \Data_Forwarding_unit|Forward_Reg_Delay~6_combout  = (\Data_Forwarding_unit|Equal19~0_combout ) # ((\Data_Forwarding_unit|Equal18~2_combout ) # ((\Data_Forwarding_unit|Forward_Reg_Delay~4_combout ) # (\Data_Forwarding_unit|Forward_Reg_Delay~5_combout )))

	.dataa(\Data_Forwarding_unit|Equal19~0_combout ),
	.datab(\Data_Forwarding_unit|Equal18~2_combout ),
	.datac(\Data_Forwarding_unit|Forward_Reg_Delay~4_combout ),
	.datad(\Data_Forwarding_unit|Forward_Reg_Delay~5_combout ),
	.cin(gnd),
	.combout(\Data_Forwarding_unit|Forward_Reg_Delay~6_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Forwarding_unit|Forward_Reg_Delay~6 .lut_mask = 16'hFFFE;
defparam \Data_Forwarding_unit|Forward_Reg_Delay~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y40_N19
dffeas \ID_EX_Pipeline_Stage|Instruction_EX[20] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IF_ID_Pipeline_Stage|Instruction_ID [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Instruction_EX [20]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Instruction_EX[20] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Instruction_EX[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y40_N11
dffeas \EX_MEM_Pipeline_Stage|Instruction_MEM[20] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ID_EX_Pipeline_Stage|Instruction_EX [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM_Pipeline_Stage|Instruction_MEM [20]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Instruction_MEM[20] .is_wysiwyg = "true";
defparam \EX_MEM_Pipeline_Stage|Instruction_MEM[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y40_N11
dffeas \MEM_WB_Pipeline_Stage|Instruction_WB[20] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_MEM_Pipeline_Stage|Instruction_MEM [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB_Pipeline_Stage|Instruction_WB [20]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Instruction_WB[20] .is_wysiwyg = "true";
defparam \MEM_WB_Pipeline_Stage|Instruction_WB[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N24
cycloneive_lcell_comb \Data_Forwarding_unit|Equal17~0 (
// Equation(s):
// \Data_Forwarding_unit|Equal17~0_combout  = \IF_ID_Pipeline_Stage|Instruction_ID [25] $ (\MEM_WB_Pipeline_Stage|Instruction_WB [20])

	.dataa(gnd),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [20]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Data_Forwarding_unit|Equal17~0_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Forwarding_unit|Equal17~0 .lut_mask = 16'h3C3C;
defparam \Data_Forwarding_unit|Equal17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N0
cycloneive_lcell_comb \EX_MEM_Pipeline_Stage|Instruction_MEM[18]~feeder (
// Equation(s):
// \EX_MEM_Pipeline_Stage|Instruction_MEM[18]~feeder_combout  = \ID_EX_Pipeline_Stage|Instruction_EX [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ID_EX_Pipeline_Stage|Instruction_EX [18]),
	.cin(gnd),
	.combout(\EX_MEM_Pipeline_Stage|Instruction_MEM[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Instruction_MEM[18]~feeder .lut_mask = 16'hFF00;
defparam \EX_MEM_Pipeline_Stage|Instruction_MEM[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y40_N1
dffeas \EX_MEM_Pipeline_Stage|Instruction_MEM[18] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\EX_MEM_Pipeline_Stage|Instruction_MEM[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM_Pipeline_Stage|Instruction_MEM [18]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Instruction_MEM[18] .is_wysiwyg = "true";
defparam \EX_MEM_Pipeline_Stage|Instruction_MEM[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y40_N29
dffeas \MEM_WB_Pipeline_Stage|Instruction_WB[18] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_MEM_Pipeline_Stage|Instruction_MEM [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Instruction_WB[18] .is_wysiwyg = "true";
defparam \MEM_WB_Pipeline_Stage|Instruction_WB[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N18
cycloneive_lcell_comb \EX_MEM_Pipeline_Stage|Instruction_MEM[19]~feeder (
// Equation(s):
// \EX_MEM_Pipeline_Stage|Instruction_MEM[19]~feeder_combout  = \ID_EX_Pipeline_Stage|Instruction_EX [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ID_EX_Pipeline_Stage|Instruction_EX [19]),
	.cin(gnd),
	.combout(\EX_MEM_Pipeline_Stage|Instruction_MEM[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Instruction_MEM[19]~feeder .lut_mask = 16'hFF00;
defparam \EX_MEM_Pipeline_Stage|Instruction_MEM[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y40_N19
dffeas \EX_MEM_Pipeline_Stage|Instruction_MEM[19] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\EX_MEM_Pipeline_Stage|Instruction_MEM[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM_Pipeline_Stage|Instruction_MEM [19]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Instruction_MEM[19] .is_wysiwyg = "true";
defparam \EX_MEM_Pipeline_Stage|Instruction_MEM[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y40_N3
dffeas \MEM_WB_Pipeline_Stage|Instruction_WB[19] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_MEM_Pipeline_Stage|Instruction_MEM [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Instruction_WB[19] .is_wysiwyg = "true";
defparam \MEM_WB_Pipeline_Stage|Instruction_WB[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N2
cycloneive_lcell_comb \Data_Forwarding_unit|Equal16~1 (
// Equation(s):
// \Data_Forwarding_unit|Equal16~1_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [18] & (\MEM_WB_Pipeline_Stage|Instruction_WB [18] & (\MEM_WB_Pipeline_Stage|Instruction_WB [19] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [19])))) # 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & (\MEM_WB_Pipeline_Stage|Instruction_WB [19] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [19]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.cin(gnd),
	.combout(\Data_Forwarding_unit|Equal16~1_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Forwarding_unit|Equal16~1 .lut_mask = 16'h9009;
defparam \Data_Forwarding_unit|Equal16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N8
cycloneive_lcell_comb \Data_Forwarding_unit|Equal16~2 (
// Equation(s):
// \Data_Forwarding_unit|Equal16~2_combout  = (\Data_Forwarding_unit|Equal16~0_combout  & (\Data_Forwarding_unit|Equal16~1_combout  & (\MEM_WB_Pipeline_Stage|Instruction_WB [20] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [20]))))

	.dataa(\Data_Forwarding_unit|Equal16~0_combout ),
	.datab(\Data_Forwarding_unit|Equal16~1_combout ),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [20]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [20]),
	.cin(gnd),
	.combout(\Data_Forwarding_unit|Equal16~2_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Forwarding_unit|Equal16~2 .lut_mask = 16'h8008;
defparam \Data_Forwarding_unit|Equal16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N2
cycloneive_lcell_comb \Data_Forwarding_unit|Forward_Reg_Delay[1]~2 (
// Equation(s):
// \Data_Forwarding_unit|Forward_Reg_Delay[1]~2_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [24] & ((\MEM_WB_Pipeline_Stage|Instruction_WB [18] $ (\IF_ID_Pipeline_Stage|Instruction_ID [23])) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [19]))) # 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [24] & ((\MEM_WB_Pipeline_Stage|Instruction_WB [19]) # (\MEM_WB_Pipeline_Stage|Instruction_WB [18] $ (\IF_ID_Pipeline_Stage|Instruction_ID [23]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [24]),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.cin(gnd),
	.combout(\Data_Forwarding_unit|Forward_Reg_Delay[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Forwarding_unit|Forward_Reg_Delay[1]~2 .lut_mask = 16'h7DBE;
defparam \Data_Forwarding_unit|Forward_Reg_Delay[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N16
cycloneive_lcell_comb \Data_Forwarding_unit|Forward_Reg_Delay[1]~3 (
// Equation(s):
// \Data_Forwarding_unit|Forward_Reg_Delay[1]~3_combout  = (\Data_Forwarding_unit|Forward_Reg_Delay[1]~1_combout ) # ((\Data_Forwarding_unit|Equal17~0_combout ) # ((\Data_Forwarding_unit|Equal16~2_combout ) # 
// (\Data_Forwarding_unit|Forward_Reg_Delay[1]~2_combout )))

	.dataa(\Data_Forwarding_unit|Forward_Reg_Delay[1]~1_combout ),
	.datab(\Data_Forwarding_unit|Equal17~0_combout ),
	.datac(\Data_Forwarding_unit|Equal16~2_combout ),
	.datad(\Data_Forwarding_unit|Forward_Reg_Delay[1]~2_combout ),
	.cin(gnd),
	.combout(\Data_Forwarding_unit|Forward_Reg_Delay[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Forwarding_unit|Forward_Reg_Delay[1]~3 .lut_mask = 16'hFFFE;
defparam \Data_Forwarding_unit|Forward_Reg_Delay[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N12
cycloneive_lcell_comb \Data_Forwarding_unit|Forward_Reg_Delay[1]~7 (
// Equation(s):
// \Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~q  & (((\Data_Forwarding_unit|Forward_Reg_Delay[1]~3_combout )))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~q  & (\MEM_WB_Pipeline_Stage|RegWrite_WB~q  & 
// (\Data_Forwarding_unit|Forward_Reg_Delay~6_combout )))

	.dataa(\MEM_WB_Pipeline_Stage|MemtoReg_WB~q ),
	.datab(\MEM_WB_Pipeline_Stage|RegWrite_WB~q ),
	.datac(\Data_Forwarding_unit|Forward_Reg_Delay~6_combout ),
	.datad(\Data_Forwarding_unit|Forward_Reg_Delay[1]~3_combout ),
	.cin(gnd),
	.combout(\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Forwarding_unit|Forward_Reg_Delay[1]~7 .lut_mask = 16'hEA40;
defparam \Data_Forwarding_unit|Forward_Reg_Delay[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N8
cycloneive_lcell_comb \ID_Registers|register_rtl_0_bypass[72]~feeder (
// Equation(s):
// \ID_Registers|register_rtl_0_bypass[72]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID_Registers|register_rtl_0_bypass[72]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[72]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|register_rtl_0_bypass[72]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y39_N9
dffeas \ID_Registers|register_rtl_0_bypass[72] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|register_rtl_0_bypass[72]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_0_bypass [72]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[72] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_0_bypass[72] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y39_N11
dffeas \ID_Registers|register_rtl_0_bypass[71] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_0_bypass [71]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[71] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_0_bypass[71] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N2
cycloneive_lcell_comb \Data_Forwarding_unit|Forward_B[0]~3 (
// Equation(s):
// \Data_Forwarding_unit|Forward_B[0]~3_combout  = (\ID_EX_Pipeline_Stage|Instruction_EX [16] & (\MEM_WB_Pipeline_Stage|Instruction_WB [11] & (\ID_EX_Pipeline_Stage|Instruction_EX [17] $ (!\MEM_WB_Pipeline_Stage|Instruction_WB [12])))) # 
// (!\ID_EX_Pipeline_Stage|Instruction_EX [16] & (!\MEM_WB_Pipeline_Stage|Instruction_WB [11] & (\ID_EX_Pipeline_Stage|Instruction_EX [17] $ (!\MEM_WB_Pipeline_Stage|Instruction_WB [12]))))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [16]),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [17]),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [11]),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [12]),
	.cin(gnd),
	.combout(\Data_Forwarding_unit|Forward_B[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Forwarding_unit|Forward_B[0]~3 .lut_mask = 16'h8421;
defparam \Data_Forwarding_unit|Forward_B[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N12
cycloneive_lcell_comb \Data_Forwarding_unit|Forward_B[0]~4 (
// Equation(s):
// \Data_Forwarding_unit|Forward_B[0]~4_combout  = (\Data_Forwarding_unit|Forward_B[0]~3_combout  & (\MEM_WB_Pipeline_Stage|RegWrite_WB~q  & ((\Data_Forwarding_unit|always0~7_combout ) # (\MEM_WB_Pipeline_Stage|Instruction_WB [15]))))

	.dataa(\Data_Forwarding_unit|always0~7_combout ),
	.datab(\Data_Forwarding_unit|Forward_B[0]~3_combout ),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [15]),
	.datad(\MEM_WB_Pipeline_Stage|RegWrite_WB~q ),
	.cin(gnd),
	.combout(\Data_Forwarding_unit|Forward_B[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Forwarding_unit|Forward_B[0]~4 .lut_mask = 16'hC800;
defparam \Data_Forwarding_unit|Forward_B[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N14
cycloneive_lcell_comb \IF_Instruction_Memory|memory~43 (
// Equation(s):
// \IF_Instruction_Memory|memory~43_combout  = (\IF_PC_Reg|PC_IF [3] & (\IF_PC_Reg|PC_IF [2] $ (((\IF_PC_Reg|PC_IF [7] & \IF_PC_Reg|PC_IF [4]))))) # (!\IF_PC_Reg|PC_IF [3] & (\IF_PC_Reg|PC_IF [4] & ((\IF_PC_Reg|PC_IF [7]) # (!\IF_PC_Reg|PC_IF [2]))))

	.dataa(\IF_PC_Reg|PC_IF [3]),
	.datab(\IF_PC_Reg|PC_IF [2]),
	.datac(\IF_PC_Reg|PC_IF [7]),
	.datad(\IF_PC_Reg|PC_IF [4]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|memory~43_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|memory~43 .lut_mask = 16'h7988;
defparam \IF_Instruction_Memory|memory~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N24
cycloneive_lcell_comb \IF_Instruction_Memory|memory~44 (
// Equation(s):
// \IF_Instruction_Memory|memory~44_combout  = (\IF_Instruction_Memory|memory~43_combout  & (\IF_PC_Reg|PC_IF [6] $ (((\IF_PC_Reg|PC_IF [4]) # (!\IF_PC_Reg|PC_IF [7])))))

	.dataa(\IF_PC_Reg|PC_IF [7]),
	.datab(\IF_Instruction_Memory|memory~43_combout ),
	.datac(\IF_PC_Reg|PC_IF [6]),
	.datad(\IF_PC_Reg|PC_IF [4]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|memory~44_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|memory~44 .lut_mask = 16'h0C84;
defparam \IF_Instruction_Memory|memory~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N28
cycloneive_lcell_comb \IF_Instruction_Memory|memory~23 (
// Equation(s):
// \IF_Instruction_Memory|memory~23_combout  = (\IF_Flush_mux|Instruction_IF[8]~10_combout  & ((\IF_Flush_mux|Instruction_IF[25]~13_combout ) # ((\IF_Instruction_Memory|memory~44_combout  & \IF_Flush_mux|Instruction_IF[29]~9_combout )))) # 
// (!\IF_Flush_mux|Instruction_IF[8]~10_combout  & (\IF_Instruction_Memory|memory~44_combout  & (\IF_Flush_mux|Instruction_IF[29]~9_combout )))

	.dataa(\IF_Flush_mux|Instruction_IF[8]~10_combout ),
	.datab(\IF_Instruction_Memory|memory~44_combout ),
	.datac(\IF_Flush_mux|Instruction_IF[29]~9_combout ),
	.datad(\IF_Flush_mux|Instruction_IF[25]~13_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|memory~23_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|memory~23 .lut_mask = 16'hEAC0;
defparam \IF_Instruction_Memory|memory~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N30
cycloneive_lcell_comb \IF_Flush_mux|Instruction_IF[14]~21 (
// Equation(s):
// \IF_Flush_mux|Instruction_IF[14]~21_combout  = (\IF_Instruction_Memory|memory~23_combout  & (\IF_Flush_mux|Instruction_IF[0]~0_combout  & ((!\ID_Comparator|Equal0~20_combout ) # (!\ID_Control|Equal0~0_combout ))))

	.dataa(\ID_Control|Equal0~0_combout ),
	.datab(\IF_Instruction_Memory|memory~23_combout ),
	.datac(\IF_Flush_mux|Instruction_IF[0]~0_combout ),
	.datad(\ID_Comparator|Equal0~20_combout ),
	.cin(gnd),
	.combout(\IF_Flush_mux|Instruction_IF[14]~21_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Flush_mux|Instruction_IF[14]~21 .lut_mask = 16'h40C0;
defparam \IF_Flush_mux|Instruction_IF[14]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y38_N31
dffeas \IF_ID_Pipeline_Stage|Instruction_ID[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\IF_Flush_mux|Instruction_IF[14]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_ID_Pipeline_Stage|Instruction_ID [14]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|Instruction_ID[14] .is_wysiwyg = "true";
defparam \IF_ID_Pipeline_Stage|Instruction_ID[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y41_N27
dffeas \ID_EX_Pipeline_Stage|Instruction_EX[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IF_ID_Pipeline_Stage|Instruction_ID [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Instruction_EX [14]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Instruction_EX[14] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Instruction_EX[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y40_N11
dffeas \EX_MEM_Pipeline_Stage|Instruction_MEM[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ID_EX_Pipeline_Stage|Instruction_EX [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM_Pipeline_Stage|Instruction_MEM [14]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Instruction_MEM[14] .is_wysiwyg = "true";
defparam \EX_MEM_Pipeline_Stage|Instruction_MEM[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N10
cycloneive_lcell_comb \Data_Forwarding_unit|Equal0~0 (
// Equation(s):
// \Data_Forwarding_unit|Equal0~0_combout  = (!\EX_MEM_Pipeline_Stage|Instruction_MEM [11] & (!\EX_MEM_Pipeline_Stage|Instruction_MEM [13] & (!\EX_MEM_Pipeline_Stage|Instruction_MEM [14] & !\EX_MEM_Pipeline_Stage|Instruction_MEM [12])))

	.dataa(\EX_MEM_Pipeline_Stage|Instruction_MEM [11]),
	.datab(\EX_MEM_Pipeline_Stage|Instruction_MEM [13]),
	.datac(\EX_MEM_Pipeline_Stage|Instruction_MEM [14]),
	.datad(\EX_MEM_Pipeline_Stage|Instruction_MEM [12]),
	.cin(gnd),
	.combout(\Data_Forwarding_unit|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Forwarding_unit|Equal0~0 .lut_mask = 16'h0001;
defparam \Data_Forwarding_unit|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N8
cycloneive_lcell_comb \Data_Forwarding_unit|Equal8~0 (
// Equation(s):
// \Data_Forwarding_unit|Equal8~0_combout  = (\EX_MEM_Pipeline_Stage|Instruction_MEM [11] & (\ID_EX_Pipeline_Stage|Instruction_EX [16] & (\ID_EX_Pipeline_Stage|Instruction_EX [17] $ (!\EX_MEM_Pipeline_Stage|Instruction_MEM [12])))) # 
// (!\EX_MEM_Pipeline_Stage|Instruction_MEM [11] & (!\ID_EX_Pipeline_Stage|Instruction_EX [16] & (\ID_EX_Pipeline_Stage|Instruction_EX [17] $ (!\EX_MEM_Pipeline_Stage|Instruction_MEM [12]))))

	.dataa(\EX_MEM_Pipeline_Stage|Instruction_MEM [11]),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [17]),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [16]),
	.datad(\EX_MEM_Pipeline_Stage|Instruction_MEM [12]),
	.cin(gnd),
	.combout(\Data_Forwarding_unit|Equal8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Forwarding_unit|Equal8~0 .lut_mask = 16'h8421;
defparam \Data_Forwarding_unit|Equal8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N0
cycloneive_lcell_comb \Data_Forwarding_unit|Equal8~1 (
// Equation(s):
// \Data_Forwarding_unit|Equal8~1_combout  = (\ID_EX_Pipeline_Stage|Instruction_EX [18] & (\EX_MEM_Pipeline_Stage|Instruction_MEM [13] & (\ID_EX_Pipeline_Stage|Instruction_EX [19] $ (!\EX_MEM_Pipeline_Stage|Instruction_MEM [14])))) # 
// (!\ID_EX_Pipeline_Stage|Instruction_EX [18] & (!\EX_MEM_Pipeline_Stage|Instruction_MEM [13] & (\ID_EX_Pipeline_Stage|Instruction_EX [19] $ (!\EX_MEM_Pipeline_Stage|Instruction_MEM [14]))))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [18]),
	.datab(\EX_MEM_Pipeline_Stage|Instruction_MEM [13]),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [19]),
	.datad(\EX_MEM_Pipeline_Stage|Instruction_MEM [14]),
	.cin(gnd),
	.combout(\Data_Forwarding_unit|Equal8~1_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Forwarding_unit|Equal8~1 .lut_mask = 16'h9009;
defparam \Data_Forwarding_unit|Equal8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N14
cycloneive_lcell_comb \Data_Forwarding_unit|Equal8~2 (
// Equation(s):
// \Data_Forwarding_unit|Equal8~2_combout  = (\Data_Forwarding_unit|Equal8~0_combout  & (\Data_Forwarding_unit|Equal8~1_combout  & (\ID_EX_Pipeline_Stage|Instruction_EX [20] $ (!\EX_MEM_Pipeline_Stage|Instruction_MEM [15]))))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [20]),
	.datab(\Data_Forwarding_unit|Equal8~0_combout ),
	.datac(\EX_MEM_Pipeline_Stage|Instruction_MEM [15]),
	.datad(\Data_Forwarding_unit|Equal8~1_combout ),
	.cin(gnd),
	.combout(\Data_Forwarding_unit|Equal8~2_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Forwarding_unit|Equal8~2 .lut_mask = 16'h8400;
defparam \Data_Forwarding_unit|Equal8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N30
cycloneive_lcell_comb \Data_Forwarding_unit|Forward_B[1]~7 (
// Equation(s):
// \Data_Forwarding_unit|Forward_B[1]~7_combout  = (\EX_MEM_Pipeline_Stage|RegWrite_MEM~q  & (\Data_Forwarding_unit|Equal8~2_combout  & ((\EX_MEM_Pipeline_Stage|Instruction_MEM [15]) # (!\Data_Forwarding_unit|Equal0~0_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|Instruction_MEM [15]),
	.datab(\Data_Forwarding_unit|Equal0~0_combout ),
	.datac(\EX_MEM_Pipeline_Stage|RegWrite_MEM~q ),
	.datad(\Data_Forwarding_unit|Equal8~2_combout ),
	.cin(gnd),
	.combout(\Data_Forwarding_unit|Forward_B[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Forwarding_unit|Forward_B[1]~7 .lut_mask = 16'hB000;
defparam \Data_Forwarding_unit|Forward_B[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y40_N27
dffeas \MEM_WB_Pipeline_Stage|Instruction_WB[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_MEM_Pipeline_Stage|Instruction_MEM [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB_Pipeline_Stage|Instruction_WB [14]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Instruction_WB[14] .is_wysiwyg = "true";
defparam \MEM_WB_Pipeline_Stage|Instruction_WB[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N24
cycloneive_lcell_comb \Data_Forwarding_unit|Forward_B[0]~5 (
// Equation(s):
// \Data_Forwarding_unit|Forward_B[0]~5_combout  = (\ID_EX_Pipeline_Stage|Instruction_EX [19] & (\MEM_WB_Pipeline_Stage|Instruction_WB [14] & (\MEM_WB_Pipeline_Stage|Instruction_WB [13] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [18])))) # 
// (!\ID_EX_Pipeline_Stage|Instruction_EX [19] & (!\MEM_WB_Pipeline_Stage|Instruction_WB [14] & (\MEM_WB_Pipeline_Stage|Instruction_WB [13] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [18]))))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [19]),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [13]),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [18]),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [14]),
	.cin(gnd),
	.combout(\Data_Forwarding_unit|Forward_B[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Forwarding_unit|Forward_B[0]~5 .lut_mask = 16'h8241;
defparam \Data_Forwarding_unit|Forward_B[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N18
cycloneive_lcell_comb \Data_Forwarding_unit|Forward_B[0]~6 (
// Equation(s):
// \Data_Forwarding_unit|Forward_B[0]~6_combout  = (!\Data_Forwarding_unit|Equal8~2_combout  & (\Data_Forwarding_unit|Forward_B[0]~5_combout  & (\MEM_WB_Pipeline_Stage|Instruction_WB [15] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [20]))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [15]),
	.datab(\Data_Forwarding_unit|Equal8~2_combout ),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [20]),
	.datad(\Data_Forwarding_unit|Forward_B[0]~5_combout ),
	.cin(gnd),
	.combout(\Data_Forwarding_unit|Forward_B[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Forwarding_unit|Forward_B[0]~6 .lut_mask = 16'h2100;
defparam \Data_Forwarding_unit|Forward_B[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N16
cycloneive_lcell_comb \Data_forwarding_mux_B|Mux31~1 (
// Equation(s):
// \Data_forwarding_mux_B|Mux31~1_combout  = (!\Data_Forwarding_unit|Forward_B[1]~7_combout  & ((\Data_Forwarding_unit|Forward_B[0]~2_combout ) # ((\Data_Forwarding_unit|Forward_B[0]~4_combout  & \Data_Forwarding_unit|Forward_B[0]~6_combout ))))

	.dataa(\Data_Forwarding_unit|Forward_B[0]~2_combout ),
	.datab(\Data_Forwarding_unit|Forward_B[0]~4_combout ),
	.datac(\Data_Forwarding_unit|Forward_B[1]~7_combout ),
	.datad(\Data_Forwarding_unit|Forward_B[0]~6_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_B|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_B|Mux31~1 .lut_mask = 16'h0E0A;
defparam \Data_forwarding_mux_B|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N14
cycloneive_lcell_comb \Data_Forwarding_unit|Forward_Reg_Delay[0]~0 (
// Equation(s):
// \Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~q  & (((!\Data_Forwarding_unit|Equal16~2_combout )))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~q  & (!\Data_Forwarding_unit|Equal18~2_combout  & 
// ((\MEM_WB_Pipeline_Stage|RegWrite_WB~q ))))

	.dataa(\MEM_WB_Pipeline_Stage|MemtoReg_WB~q ),
	.datab(\Data_Forwarding_unit|Equal18~2_combout ),
	.datac(\Data_Forwarding_unit|Equal16~2_combout ),
	.datad(\MEM_WB_Pipeline_Stage|RegWrite_WB~q ),
	.cin(gnd),
	.combout(\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Forwarding_unit|Forward_Reg_Delay[0]~0 .lut_mask = 16'h1B0A;
defparam \Data_Forwarding_unit|Forward_Reg_Delay[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N6
cycloneive_lcell_comb \EX_Dest_Mux|Write_Register_EX[3]~3 (
// Equation(s):
// \EX_Dest_Mux|Write_Register_EX[3]~3_combout  = (\ID_EX_Pipeline_Stage|ALUOp_EX [1] & ((\ID_EX_Pipeline_Stage|Instruction_EX [14]))) # (!\ID_EX_Pipeline_Stage|ALUOp_EX [1] & (\ID_EX_Pipeline_Stage|Instruction_EX [19]))

	.dataa(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.datab(gnd),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [19]),
	.datad(\ID_EX_Pipeline_Stage|Instruction_EX [14]),
	.cin(gnd),
	.combout(\EX_Dest_Mux|Write_Register_EX[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Dest_Mux|Write_Register_EX[3]~3 .lut_mask = 16'hFA50;
defparam \EX_Dest_Mux|Write_Register_EX[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N0
cycloneive_lcell_comb \EX_MEM_Pipeline_Stage|Write_Register_MEM[3]~feeder (
// Equation(s):
// \EX_MEM_Pipeline_Stage|Write_Register_MEM[3]~feeder_combout  = \EX_Dest_Mux|Write_Register_EX[3]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\EX_Dest_Mux|Write_Register_EX[3]~3_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Pipeline_Stage|Write_Register_MEM[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Write_Register_MEM[3]~feeder .lut_mask = 16'hFF00;
defparam \EX_MEM_Pipeline_Stage|Write_Register_MEM[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N1
dffeas \EX_MEM_Pipeline_Stage|Write_Register_MEM[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\EX_MEM_Pipeline_Stage|Write_Register_MEM[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM_Pipeline_Stage|Write_Register_MEM [3]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Write_Register_MEM[3] .is_wysiwyg = "true";
defparam \EX_MEM_Pipeline_Stage|Write_Register_MEM[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N4
cycloneive_lcell_comb \MEM_WB_Pipeline_Stage|Write_Register_WB[3]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|Write_Register_WB[3]~feeder_combout  = \EX_MEM_Pipeline_Stage|Write_Register_MEM [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\EX_MEM_Pipeline_Stage|Write_Register_MEM [3]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|Write_Register_WB[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Write_Register_WB[3]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|Write_Register_WB[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N5
dffeas \MEM_WB_Pipeline_Stage|Write_Register_WB[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\MEM_WB_Pipeline_Stage|Write_Register_WB[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB_Pipeline_Stage|Write_Register_WB [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Write_Register_WB[3] .is_wysiwyg = "true";
defparam \MEM_WB_Pipeline_Stage|Write_Register_WB[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N18
cycloneive_lcell_comb \ID_Registers|register_rtl_1_bypass[7]~feeder (
// Equation(s):
// \ID_Registers|register_rtl_1_bypass[7]~feeder_combout  = \MEM_WB_Pipeline_Stage|Write_Register_WB [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MEM_WB_Pipeline_Stage|Write_Register_WB [3]),
	.cin(gnd),
	.combout(\ID_Registers|register_rtl_1_bypass[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[7]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|register_rtl_1_bypass[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N19
dffeas \ID_Registers|register_rtl_1_bypass[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|register_rtl_1_bypass[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_1_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[7] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_1_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y38_N9
dffeas \ID_Registers|register_rtl_1_bypass[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IF_Flush_mux|Instruction_IF[19]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_1_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[8] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_1_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N24
cycloneive_lcell_comb \ID_Control|Decoder0~2 (
// Equation(s):
// \ID_Control|Decoder0~2_combout  = (!\IF_ID_Pipeline_Stage|Instruction_ID [29] & (!\IF_ID_Pipeline_Stage|Instruction_ID [31] & (!\IF_ID_Pipeline_Stage|Instruction_ID [27] & \ID_Control|Decoder0~0_combout )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [29]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [31]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [27]),
	.datad(\ID_Control|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\ID_Control|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Control|Decoder0~2 .lut_mask = 16'h0100;
defparam \ID_Control|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N28
cycloneive_lcell_comb \ID_EX_Pipeline_Stage|ALUOp_EX[1]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|ALUOp_EX[1]~feeder_combout  = \ID_Control|Decoder0~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\ID_Control|Decoder0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|ALUOp_EX[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|ALUOp_EX[1]~feeder .lut_mask = 16'hF0F0;
defparam \ID_EX_Pipeline_Stage|ALUOp_EX[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N29
dffeas \ID_EX_Pipeline_Stage|ALUOp_EX[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_EX_Pipeline_Stage|ALUOp_EX[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|ALUOp_EX[1] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|ALUOp_EX[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N10
cycloneive_lcell_comb \EX_Dest_Mux|Write_Register_EX[2]~2 (
// Equation(s):
// \EX_Dest_Mux|Write_Register_EX[2]~2_combout  = (\ID_EX_Pipeline_Stage|ALUOp_EX [1] & ((\ID_EX_Pipeline_Stage|Instruction_EX [13]))) # (!\ID_EX_Pipeline_Stage|ALUOp_EX [1] & (\ID_EX_Pipeline_Stage|Instruction_EX [18]))

	.dataa(gnd),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [18]),
	.datac(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.datad(\ID_EX_Pipeline_Stage|Instruction_EX [13]),
	.cin(gnd),
	.combout(\EX_Dest_Mux|Write_Register_EX[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Dest_Mux|Write_Register_EX[2]~2 .lut_mask = 16'hFC0C;
defparam \EX_Dest_Mux|Write_Register_EX[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N24
cycloneive_lcell_comb \EX_MEM_Pipeline_Stage|Write_Register_MEM[2]~feeder (
// Equation(s):
// \EX_MEM_Pipeline_Stage|Write_Register_MEM[2]~feeder_combout  = \EX_Dest_Mux|Write_Register_EX[2]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\EX_Dest_Mux|Write_Register_EX[2]~2_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Pipeline_Stage|Write_Register_MEM[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Write_Register_MEM[2]~feeder .lut_mask = 16'hFF00;
defparam \EX_MEM_Pipeline_Stage|Write_Register_MEM[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y36_N25
dffeas \EX_MEM_Pipeline_Stage|Write_Register_MEM[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\EX_MEM_Pipeline_Stage|Write_Register_MEM[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM_Pipeline_Stage|Write_Register_MEM [2]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Write_Register_MEM[2] .is_wysiwyg = "true";
defparam \EX_MEM_Pipeline_Stage|Write_Register_MEM[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N4
cycloneive_lcell_comb \MEM_WB_Pipeline_Stage|Write_Register_WB[2]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|Write_Register_WB[2]~feeder_combout  = \EX_MEM_Pipeline_Stage|Write_Register_MEM [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\EX_MEM_Pipeline_Stage|Write_Register_MEM [2]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|Write_Register_WB[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Write_Register_WB[2]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|Write_Register_WB[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y36_N5
dffeas \MEM_WB_Pipeline_Stage|Write_Register_WB[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\MEM_WB_Pipeline_Stage|Write_Register_WB[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB_Pipeline_Stage|Write_Register_WB [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Write_Register_WB[2] .is_wysiwyg = "true";
defparam \MEM_WB_Pipeline_Stage|Write_Register_WB[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N24
cycloneive_lcell_comb \ID_Registers|register_rtl_1_bypass[5]~feeder (
// Equation(s):
// \ID_Registers|register_rtl_1_bypass[5]~feeder_combout  = \MEM_WB_Pipeline_Stage|Write_Register_WB [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\MEM_WB_Pipeline_Stage|Write_Register_WB [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID_Registers|register_rtl_1_bypass[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[5]~feeder .lut_mask = 16'hF0F0;
defparam \ID_Registers|register_rtl_1_bypass[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N25
dffeas \ID_Registers|register_rtl_1_bypass[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|register_rtl_1_bypass[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_1_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[5] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_1_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N8
cycloneive_lcell_comb \ID_Registers|register~5 (
// Equation(s):
// \ID_Registers|register~5_combout  = (\ID_Registers|register_rtl_1_bypass [6] & (\ID_Registers|register_rtl_1_bypass [5] & (\ID_Registers|register_rtl_1_bypass [7] $ (!\ID_Registers|register_rtl_1_bypass [8])))) # (!\ID_Registers|register_rtl_1_bypass [6] 
// & (!\ID_Registers|register_rtl_1_bypass [5] & (\ID_Registers|register_rtl_1_bypass [7] $ (!\ID_Registers|register_rtl_1_bypass [8]))))

	.dataa(\ID_Registers|register_rtl_1_bypass [6]),
	.datab(\ID_Registers|register_rtl_1_bypass [7]),
	.datac(\ID_Registers|register_rtl_1_bypass [8]),
	.datad(\ID_Registers|register_rtl_1_bypass [5]),
	.cin(gnd),
	.combout(\ID_Registers|register~5_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|register~5 .lut_mask = 16'h8241;
defparam \ID_Registers|register~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N16
cycloneive_lcell_comb \EX_Dest_Mux|Write_Register_EX[4]~4 (
// Equation(s):
// \EX_Dest_Mux|Write_Register_EX[4]~4_combout  = (\ID_EX_Pipeline_Stage|ALUOp_EX [1] & (\ID_EX_Pipeline_Stage|Instruction_EX [15])) # (!\ID_EX_Pipeline_Stage|ALUOp_EX [1] & ((\ID_EX_Pipeline_Stage|Instruction_EX [20])))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.datab(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.datac(gnd),
	.datad(\ID_EX_Pipeline_Stage|Instruction_EX [20]),
	.cin(gnd),
	.combout(\EX_Dest_Mux|Write_Register_EX[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Dest_Mux|Write_Register_EX[4]~4 .lut_mask = 16'hBB88;
defparam \EX_Dest_Mux|Write_Register_EX[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N14
cycloneive_lcell_comb \EX_MEM_Pipeline_Stage|Write_Register_MEM[4]~feeder (
// Equation(s):
// \EX_MEM_Pipeline_Stage|Write_Register_MEM[4]~feeder_combout  = \EX_Dest_Mux|Write_Register_EX[4]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\EX_Dest_Mux|Write_Register_EX[4]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\EX_MEM_Pipeline_Stage|Write_Register_MEM[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Write_Register_MEM[4]~feeder .lut_mask = 16'hF0F0;
defparam \EX_MEM_Pipeline_Stage|Write_Register_MEM[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N15
dffeas \EX_MEM_Pipeline_Stage|Write_Register_MEM[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\EX_MEM_Pipeline_Stage|Write_Register_MEM[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM_Pipeline_Stage|Write_Register_MEM [4]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Write_Register_MEM[4] .is_wysiwyg = "true";
defparam \EX_MEM_Pipeline_Stage|Write_Register_MEM[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y38_N1
dffeas \MEM_WB_Pipeline_Stage|Write_Register_WB[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_MEM_Pipeline_Stage|Write_Register_MEM [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB_Pipeline_Stage|Write_Register_WB [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Write_Register_WB[4] .is_wysiwyg = "true";
defparam \MEM_WB_Pipeline_Stage|Write_Register_WB[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N12
cycloneive_lcell_comb \ID_Registers|always2~1 (
// Equation(s):
// \ID_Registers|always2~1_combout  = (\MEM_WB_Pipeline_Stage|RegWrite_WB~q  & ((\ID_Registers|always2~0_combout ) # (\MEM_WB_Pipeline_Stage|Write_Register_WB [4])))

	.dataa(\ID_Registers|always2~0_combout ),
	.datab(\MEM_WB_Pipeline_Stage|Write_Register_WB [4]),
	.datac(gnd),
	.datad(\MEM_WB_Pipeline_Stage|RegWrite_WB~q ),
	.cin(gnd),
	.combout(\ID_Registers|always2~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|always2~1 .lut_mask = 16'hEE00;
defparam \ID_Registers|always2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N21
dffeas \ID_Registers|register_rtl_1_bypass[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ID_Registers|always2~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_1_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[0] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_1_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y38_N17
dffeas \ID_Registers|register_rtl_1_bypass[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IF_Flush_mux|Instruction_IF[17]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_1_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[4] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_1_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N4
cycloneive_lcell_comb \EX_Dest_Mux|Write_Register_EX[0]~0 (
// Equation(s):
// \EX_Dest_Mux|Write_Register_EX[0]~0_combout  = (\ID_EX_Pipeline_Stage|ALUOp_EX [1] & (\ID_EX_Pipeline_Stage|Instruction_EX [11])) # (!\ID_EX_Pipeline_Stage|ALUOp_EX [1] & ((\ID_EX_Pipeline_Stage|Instruction_EX [16])))

	.dataa(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [11]),
	.datac(gnd),
	.datad(\ID_EX_Pipeline_Stage|Instruction_EX [16]),
	.cin(gnd),
	.combout(\EX_Dest_Mux|Write_Register_EX[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Dest_Mux|Write_Register_EX[0]~0 .lut_mask = 16'hDD88;
defparam \EX_Dest_Mux|Write_Register_EX[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N2
cycloneive_lcell_comb \EX_MEM_Pipeline_Stage|Write_Register_MEM[0]~feeder (
// Equation(s):
// \EX_MEM_Pipeline_Stage|Write_Register_MEM[0]~feeder_combout  = \EX_Dest_Mux|Write_Register_EX[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\EX_Dest_Mux|Write_Register_EX[0]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\EX_MEM_Pipeline_Stage|Write_Register_MEM[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Write_Register_MEM[0]~feeder .lut_mask = 16'hF0F0;
defparam \EX_MEM_Pipeline_Stage|Write_Register_MEM[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N3
dffeas \EX_MEM_Pipeline_Stage|Write_Register_MEM[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\EX_MEM_Pipeline_Stage|Write_Register_MEM[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM_Pipeline_Stage|Write_Register_MEM [0]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Write_Register_MEM[0] .is_wysiwyg = "true";
defparam \EX_MEM_Pipeline_Stage|Write_Register_MEM[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N18
cycloneive_lcell_comb \MEM_WB_Pipeline_Stage|Write_Register_WB[0]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|Write_Register_WB[0]~feeder_combout  = \EX_MEM_Pipeline_Stage|Write_Register_MEM [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\EX_MEM_Pipeline_Stage|Write_Register_MEM [0]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|Write_Register_WB[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Write_Register_WB[0]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|Write_Register_WB[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N19
dffeas \MEM_WB_Pipeline_Stage|Write_Register_WB[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\MEM_WB_Pipeline_Stage|Write_Register_WB[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Write_Register_WB[0] .is_wysiwyg = "true";
defparam \MEM_WB_Pipeline_Stage|Write_Register_WB[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y38_N13
dffeas \ID_Registers|register_rtl_1_bypass[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_1_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[1] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_1_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N16
cycloneive_lcell_comb \EX_Dest_Mux|Write_Register_EX[1]~1 (
// Equation(s):
// \EX_Dest_Mux|Write_Register_EX[1]~1_combout  = (\ID_EX_Pipeline_Stage|ALUOp_EX [1] & (\ID_EX_Pipeline_Stage|Instruction_EX [12])) # (!\ID_EX_Pipeline_Stage|ALUOp_EX [1] & ((\ID_EX_Pipeline_Stage|Instruction_EX [17])))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [12]),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [17]),
	.datac(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\EX_Dest_Mux|Write_Register_EX[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Dest_Mux|Write_Register_EX[1]~1 .lut_mask = 16'hACAC;
defparam \EX_Dest_Mux|Write_Register_EX[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N30
cycloneive_lcell_comb \EX_MEM_Pipeline_Stage|Write_Register_MEM[1]~feeder (
// Equation(s):
// \EX_MEM_Pipeline_Stage|Write_Register_MEM[1]~feeder_combout  = \EX_Dest_Mux|Write_Register_EX[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\EX_Dest_Mux|Write_Register_EX[1]~1_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Pipeline_Stage|Write_Register_MEM[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Write_Register_MEM[1]~feeder .lut_mask = 16'hFF00;
defparam \EX_MEM_Pipeline_Stage|Write_Register_MEM[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y40_N31
dffeas \EX_MEM_Pipeline_Stage|Write_Register_MEM[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\EX_MEM_Pipeline_Stage|Write_Register_MEM[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM_Pipeline_Stage|Write_Register_MEM [1]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Write_Register_MEM[1] .is_wysiwyg = "true";
defparam \EX_MEM_Pipeline_Stage|Write_Register_MEM[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y40_N25
dffeas \MEM_WB_Pipeline_Stage|Write_Register_WB[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_MEM_Pipeline_Stage|Write_Register_MEM [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Write_Register_WB[1] .is_wysiwyg = "true";
defparam \MEM_WB_Pipeline_Stage|Write_Register_WB[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N2
cycloneive_lcell_comb \ID_Registers|register_rtl_1_bypass[3]~feeder (
// Equation(s):
// \ID_Registers|register_rtl_1_bypass[3]~feeder_combout  = \MEM_WB_Pipeline_Stage|Write_Register_WB [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.cin(gnd),
	.combout(\ID_Registers|register_rtl_1_bypass[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[3]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|register_rtl_1_bypass[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N3
dffeas \ID_Registers|register_rtl_1_bypass[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|register_rtl_1_bypass[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_1_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[3] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_1_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N12
cycloneive_lcell_comb \ID_Registers|register~4 (
// Equation(s):
// \ID_Registers|register~4_combout  = (\ID_Registers|register_rtl_1_bypass [2] & (\ID_Registers|register_rtl_1_bypass [1] & (\ID_Registers|register_rtl_1_bypass [4] $ (!\ID_Registers|register_rtl_1_bypass [3])))) # (!\ID_Registers|register_rtl_1_bypass [2] 
// & (!\ID_Registers|register_rtl_1_bypass [1] & (\ID_Registers|register_rtl_1_bypass [4] $ (!\ID_Registers|register_rtl_1_bypass [3]))))

	.dataa(\ID_Registers|register_rtl_1_bypass [2]),
	.datab(\ID_Registers|register_rtl_1_bypass [4]),
	.datac(\ID_Registers|register_rtl_1_bypass [1]),
	.datad(\ID_Registers|register_rtl_1_bypass [3]),
	.cin(gnd),
	.combout(\ID_Registers|register~4_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|register~4 .lut_mask = 16'h8421;
defparam \ID_Registers|register~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N20
cycloneive_lcell_comb \ID_Registers|register~7 (
// Equation(s):
// \ID_Registers|register~7_combout  = (!\ID_Registers|register~6_combout  & (\ID_Registers|register~5_combout  & (\ID_Registers|register_rtl_1_bypass [0] & \ID_Registers|register~4_combout )))

	.dataa(\ID_Registers|register~6_combout ),
	.datab(\ID_Registers|register~5_combout ),
	.datac(\ID_Registers|register_rtl_1_bypass [0]),
	.datad(\ID_Registers|register~4_combout ),
	.cin(gnd),
	.combout(\ID_Registers|register~7_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|register~7 .lut_mask = 16'h4000;
defparam \ID_Registers|register~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y39_N1
dffeas \ID_Registers|register_rtl_1_bypass[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_1_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[11] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_1_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N14
cycloneive_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y40_N29
dffeas \ID_EX_Pipeline_Stage|Instruction_EX[23] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Instruction_EX [23]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Instruction_EX[23] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Instruction_EX[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N26
cycloneive_lcell_comb \Data_Forwarding_unit|Forward_A[0]~5 (
// Equation(s):
// \Data_Forwarding_unit|Forward_A[0]~5_combout  = (\ID_EX_Pipeline_Stage|Instruction_EX [24] & (\MEM_WB_Pipeline_Stage|Instruction_WB [14] & (\ID_EX_Pipeline_Stage|Instruction_EX [23] $ (!\MEM_WB_Pipeline_Stage|Instruction_WB [13])))) # 
// (!\ID_EX_Pipeline_Stage|Instruction_EX [24] & (!\MEM_WB_Pipeline_Stage|Instruction_WB [14] & (\ID_EX_Pipeline_Stage|Instruction_EX [23] $ (!\MEM_WB_Pipeline_Stage|Instruction_WB [13]))))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [24]),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [23]),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [14]),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [13]),
	.cin(gnd),
	.combout(\Data_Forwarding_unit|Forward_A[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Forwarding_unit|Forward_A[0]~5 .lut_mask = 16'h8421;
defparam \Data_Forwarding_unit|Forward_A[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N28
cycloneive_lcell_comb \Data_Forwarding_unit|Equal4~1 (
// Equation(s):
// \Data_Forwarding_unit|Equal4~1_combout  = (\ID_EX_Pipeline_Stage|Instruction_EX [24] & (\EX_MEM_Pipeline_Stage|Instruction_MEM [14] & (\ID_EX_Pipeline_Stage|Instruction_EX [23] $ (!\EX_MEM_Pipeline_Stage|Instruction_MEM [13])))) # 
// (!\ID_EX_Pipeline_Stage|Instruction_EX [24] & (!\EX_MEM_Pipeline_Stage|Instruction_MEM [14] & (\ID_EX_Pipeline_Stage|Instruction_EX [23] $ (!\EX_MEM_Pipeline_Stage|Instruction_MEM [13]))))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [24]),
	.datab(\EX_MEM_Pipeline_Stage|Instruction_MEM [14]),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [23]),
	.datad(\EX_MEM_Pipeline_Stage|Instruction_MEM [13]),
	.cin(gnd),
	.combout(\Data_Forwarding_unit|Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Forwarding_unit|Equal4~1 .lut_mask = 16'h9009;
defparam \Data_Forwarding_unit|Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y40_N19
dffeas \ID_EX_Pipeline_Stage|Instruction_EX[25] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Instruction_EX [25]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Instruction_EX[25] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Instruction_EX[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y40_N31
dffeas \ID_EX_Pipeline_Stage|Instruction_EX[21] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Instruction_EX [21]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Instruction_EX[21] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Instruction_EX[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y40_N1
dffeas \ID_EX_Pipeline_Stage|Instruction_EX[22] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Instruction_EX [22]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Instruction_EX[22] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Instruction_EX[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N30
cycloneive_lcell_comb \Data_Forwarding_unit|Equal4~0 (
// Equation(s):
// \Data_Forwarding_unit|Equal4~0_combout  = (\EX_MEM_Pipeline_Stage|Instruction_MEM [12] & (\ID_EX_Pipeline_Stage|Instruction_EX [22] & (\EX_MEM_Pipeline_Stage|Instruction_MEM [11] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [21])))) # 
// (!\EX_MEM_Pipeline_Stage|Instruction_MEM [12] & (!\ID_EX_Pipeline_Stage|Instruction_EX [22] & (\EX_MEM_Pipeline_Stage|Instruction_MEM [11] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [21]))))

	.dataa(\EX_MEM_Pipeline_Stage|Instruction_MEM [12]),
	.datab(\EX_MEM_Pipeline_Stage|Instruction_MEM [11]),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [21]),
	.datad(\ID_EX_Pipeline_Stage|Instruction_EX [22]),
	.cin(gnd),
	.combout(\Data_Forwarding_unit|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Forwarding_unit|Equal4~0 .lut_mask = 16'h8241;
defparam \Data_Forwarding_unit|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N18
cycloneive_lcell_comb \Data_Forwarding_unit|Equal4~2 (
// Equation(s):
// \Data_Forwarding_unit|Equal4~2_combout  = (\Data_Forwarding_unit|Equal4~1_combout  & (\Data_Forwarding_unit|Equal4~0_combout  & (\EX_MEM_Pipeline_Stage|Instruction_MEM [15] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [25]))))

	.dataa(\EX_MEM_Pipeline_Stage|Instruction_MEM [15]),
	.datab(\Data_Forwarding_unit|Equal4~1_combout ),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [25]),
	.datad(\Data_Forwarding_unit|Equal4~0_combout ),
	.cin(gnd),
	.combout(\Data_Forwarding_unit|Equal4~2_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Forwarding_unit|Equal4~2 .lut_mask = 16'h8400;
defparam \Data_Forwarding_unit|Equal4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N16
cycloneive_lcell_comb \Data_Forwarding_unit|Forward_A[0]~6 (
// Equation(s):
// \Data_Forwarding_unit|Forward_A[0]~6_combout  = (\Data_Forwarding_unit|Forward_A[0]~5_combout  & (!\Data_Forwarding_unit|Equal4~2_combout  & (\ID_EX_Pipeline_Stage|Instruction_EX [25] $ (!\MEM_WB_Pipeline_Stage|Instruction_WB [15]))))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [25]),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [15]),
	.datac(\Data_Forwarding_unit|Forward_A[0]~5_combout ),
	.datad(\Data_Forwarding_unit|Equal4~2_combout ),
	.cin(gnd),
	.combout(\Data_Forwarding_unit|Forward_A[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Forwarding_unit|Forward_A[0]~6 .lut_mask = 16'h0090;
defparam \Data_Forwarding_unit|Forward_A[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y40_N5
dffeas \ID_EX_Pipeline_Stage|Instruction_EX[24] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IF_ID_Pipeline_Stage|Instruction_ID [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Instruction_EX [24]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Instruction_EX[24] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Instruction_EX[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N4
cycloneive_lcell_comb \Data_Forwarding_unit|Forward_A[0]~1 (
// Equation(s):
// \Data_Forwarding_unit|Forward_A[0]~1_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [18] & (\ID_EX_Pipeline_Stage|Instruction_EX [23] & (\MEM_WB_Pipeline_Stage|Instruction_WB [19] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [24])))) # 
// (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & (!\ID_EX_Pipeline_Stage|Instruction_EX [23] & (\MEM_WB_Pipeline_Stage|Instruction_WB [19] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [24]))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [24]),
	.datad(\ID_EX_Pipeline_Stage|Instruction_EX [23]),
	.cin(gnd),
	.combout(\Data_Forwarding_unit|Forward_A[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Forwarding_unit|Forward_A[0]~1 .lut_mask = 16'h8241;
defparam \Data_Forwarding_unit|Forward_A[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N8
cycloneive_lcell_comb \Data_Forwarding_unit|Equal7~0 (
// Equation(s):
// \Data_Forwarding_unit|Equal7~0_combout  = \MEM_WB_Pipeline_Stage|Instruction_WB [20] $ (\ID_EX_Pipeline_Stage|Instruction_EX [25])

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(\ID_EX_Pipeline_Stage|Instruction_EX [25]),
	.cin(gnd),
	.combout(\Data_Forwarding_unit|Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Forwarding_unit|Equal7~0 .lut_mask = 16'h55AA;
defparam \Data_Forwarding_unit|Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N14
cycloneive_lcell_comb \Data_Forwarding_unit|Forward_A[0]~2 (
// Equation(s):
// \Data_Forwarding_unit|Forward_A[0]~2_combout  = (\Data_Forwarding_unit|Forward_A[0]~0_combout  & (\Data_Forwarding_unit|Forward_A[0]~1_combout  & (!\Data_Forwarding_unit|Equal7~0_combout  & \MEM_WB_Pipeline_Stage|MemtoReg_WB~q )))

	.dataa(\Data_Forwarding_unit|Forward_A[0]~0_combout ),
	.datab(\Data_Forwarding_unit|Forward_A[0]~1_combout ),
	.datac(\Data_Forwarding_unit|Equal7~0_combout ),
	.datad(\MEM_WB_Pipeline_Stage|MemtoReg_WB~q ),
	.cin(gnd),
	.combout(\Data_Forwarding_unit|Forward_A[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Forwarding_unit|Forward_A[0]~2 .lut_mask = 16'h0800;
defparam \Data_Forwarding_unit|Forward_A[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N12
cycloneive_lcell_comb \Data_Forwarding_unit|Forward_A[1]~7 (
// Equation(s):
// \Data_Forwarding_unit|Forward_A[1]~7_combout  = (\EX_MEM_Pipeline_Stage|RegWrite_MEM~q  & (\Data_Forwarding_unit|Equal4~2_combout  & ((\EX_MEM_Pipeline_Stage|Instruction_MEM [15]) # (!\Data_Forwarding_unit|Equal0~0_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|Instruction_MEM [15]),
	.datab(\EX_MEM_Pipeline_Stage|RegWrite_MEM~q ),
	.datac(\Data_Forwarding_unit|Equal0~0_combout ),
	.datad(\Data_Forwarding_unit|Equal4~2_combout ),
	.cin(gnd),
	.combout(\Data_Forwarding_unit|Forward_A[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Forwarding_unit|Forward_A[1]~7 .lut_mask = 16'h8C00;
defparam \Data_Forwarding_unit|Forward_A[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N20
cycloneive_lcell_comb \Data_forwarding_mux_A|Mux31~1 (
// Equation(s):
// \Data_forwarding_mux_A|Mux31~1_combout  = (!\Data_Forwarding_unit|Forward_A[1]~7_combout  & ((\Data_Forwarding_unit|Forward_A[0]~2_combout ) # ((\Data_Forwarding_unit|Forward_A[0]~4_combout  & \Data_Forwarding_unit|Forward_A[0]~6_combout ))))

	.dataa(\Data_Forwarding_unit|Forward_A[0]~4_combout ),
	.datab(\Data_Forwarding_unit|Forward_A[0]~6_combout ),
	.datac(\Data_Forwarding_unit|Forward_A[0]~2_combout ),
	.datad(\Data_Forwarding_unit|Forward_A[1]~7_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_A|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_A|Mux31~1 .lut_mask = 16'h00F8;
defparam \Data_forwarding_mux_A|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N4
cycloneive_lcell_comb \Data_Forwarding_unit|Forward_C~0 (
// Equation(s):
// \Data_Forwarding_unit|Forward_C~0_combout  = (\EX_MEM_Pipeline_Stage|RegWrite_MEM~q  & ((\EX_MEM_Pipeline_Stage|Instruction_MEM [15]) # (!\Data_Forwarding_unit|Equal0~0_combout )))

	.dataa(\EX_MEM_Pipeline_Stage|Instruction_MEM [15]),
	.datab(\EX_MEM_Pipeline_Stage|RegWrite_MEM~q ),
	.datac(gnd),
	.datad(\Data_Forwarding_unit|Equal0~0_combout ),
	.cin(gnd),
	.combout(\Data_Forwarding_unit|Forward_C~0_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Forwarding_unit|Forward_C~0 .lut_mask = 16'h88CC;
defparam \Data_Forwarding_unit|Forward_C~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N2
cycloneive_lcell_comb \ID_Registers|register_rtl_0_bypass[14]~feeder (
// Equation(s):
// \ID_Registers|register_rtl_0_bypass[14]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID_Registers|register_rtl_0_bypass[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[14]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|register_rtl_0_bypass[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y38_N3
dffeas \ID_Registers|register_rtl_0_bypass[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|register_rtl_0_bypass[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y38_N25
dffeas \ID_Registers|register_rtl_0_bypass[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N2
cycloneive_lcell_comb \ID_Registers|register_rtl_0_bypass[16]~feeder (
// Equation(s):
// \ID_Registers|register_rtl_0_bypass[16]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID_Registers|register_rtl_0_bypass[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[16]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|register_rtl_0_bypass[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y39_N3
dffeas \ID_Registers|register_rtl_0_bypass[16] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|register_rtl_0_bypass[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y39_N21
dffeas \ID_Registers|register_rtl_0_bypass[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y39_N25
dffeas \ID_Registers|register_rtl_0_bypass[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MEM_WB_Pipeline_Stage|Write_Register_WB [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y39_N3
dffeas \ID_Registers|register_rtl_0_bypass[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IF_Flush_mux|Instruction_IF[23]~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y39_N21
dffeas \ID_Registers|register_rtl_0_bypass[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\IF_Flush_mux|Instruction_IF[24]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N2
cycloneive_lcell_comb \ID_Registers|register~1 (
// Equation(s):
// \ID_Registers|register~1_combout  = (\ID_Registers|register_rtl_0_bypass [7] & (\ID_Registers|register_rtl_0_bypass [8] & (\ID_Registers|register_rtl_0_bypass [5] $ (!\ID_Registers|register_rtl_0_bypass [6])))) # (!\ID_Registers|register_rtl_0_bypass [7] 
// & (!\ID_Registers|register_rtl_0_bypass [8] & (\ID_Registers|register_rtl_0_bypass [5] $ (!\ID_Registers|register_rtl_0_bypass [6]))))

	.dataa(\ID_Registers|register_rtl_0_bypass [7]),
	.datab(\ID_Registers|register_rtl_0_bypass [5]),
	.datac(\ID_Registers|register_rtl_0_bypass [6]),
	.datad(\ID_Registers|register_rtl_0_bypass [8]),
	.cin(gnd),
	.combout(\ID_Registers|register~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|register~1 .lut_mask = 16'h8241;
defparam \ID_Registers|register~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N9
dffeas \ID_Registers|register_rtl_0_bypass[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ID_Registers|always2~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y39_N15
dffeas \ID_Registers|register_rtl_0_bypass[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\IF_Flush_mux|Instruction_IF[22]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y39_N11
dffeas \ID_Registers|register_rtl_0_bypass[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y38_N17
dffeas \ID_Registers|register_rtl_0_bypass[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\IF_Flush_mux|Instruction_IF[21]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N10
cycloneive_lcell_comb \ID_Registers|register~0 (
// Equation(s):
// \ID_Registers|register~0_combout  = (\ID_Registers|register_rtl_0_bypass [3] & (\ID_Registers|register_rtl_0_bypass [4] & (\ID_Registers|register_rtl_0_bypass [1] $ (!\ID_Registers|register_rtl_0_bypass [2])))) # (!\ID_Registers|register_rtl_0_bypass [3] 
// & (!\ID_Registers|register_rtl_0_bypass [4] & (\ID_Registers|register_rtl_0_bypass [1] $ (!\ID_Registers|register_rtl_0_bypass [2]))))

	.dataa(\ID_Registers|register_rtl_0_bypass [3]),
	.datab(\ID_Registers|register_rtl_0_bypass [4]),
	.datac(\ID_Registers|register_rtl_0_bypass [1]),
	.datad(\ID_Registers|register_rtl_0_bypass [2]),
	.cin(gnd),
	.combout(\ID_Registers|register~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|register~0 .lut_mask = 16'h9009;
defparam \ID_Registers|register~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N8
cycloneive_lcell_comb \ID_Registers|register~3 (
// Equation(s):
// \ID_Registers|register~3_combout  = (!\ID_Registers|register~2_combout  & (\ID_Registers|register~1_combout  & (\ID_Registers|register_rtl_0_bypass [0] & \ID_Registers|register~0_combout )))

	.dataa(\ID_Registers|register~2_combout ),
	.datab(\ID_Registers|register~1_combout ),
	.datac(\ID_Registers|register_rtl_0_bypass [0]),
	.datad(\ID_Registers|register~0_combout ),
	.cin(gnd),
	.combout(\ID_Registers|register~3_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|register~3 .lut_mask = 16'h4000;
defparam \ID_Registers|register~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N20
cycloneive_lcell_comb \ID_Registers|Read_Data_1_ID[2]~4 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[2]~4_combout  = (\ID_Registers|register_rtl_0_bypass [16] & ((\ID_Registers|register~3_combout  & ((\ID_Registers|register_rtl_0_bypass [15]))) # (!\ID_Registers|register~3_combout  & 
// (\ID_Registers|register_rtl_0|auto_generated|ram_block1a2 )))) # (!\ID_Registers|register_rtl_0_bypass [16] & (((\ID_Registers|register_rtl_0_bypass [15]))))

	.dataa(\ID_Registers|register_rtl_0|auto_generated|ram_block1a2 ),
	.datab(\ID_Registers|register_rtl_0_bypass [16]),
	.datac(\ID_Registers|register_rtl_0_bypass [15]),
	.datad(\ID_Registers|register~3_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[2]~4 .lut_mask = 16'hF0B8;
defparam \ID_Registers|Read_Data_1_ID[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N26
cycloneive_lcell_comb \ID_Registers|Read_Data_1_ID[2]~5 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[2]~5_combout  = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & ((\ID_Registers|Read_Data_1_ID[2]~4_combout ))) # 
// (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout )))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & (((\ID_Registers|Read_Data_1_ID[2]~4_combout ))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout ),
	.datab(\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout ),
	.datac(\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[2]~4_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[2]~5 .lut_mask = 16'hFB08;
defparam \ID_Registers|Read_Data_1_ID[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y37_N25
dffeas \ID_EX_Pipeline_Stage|Read_Data_1_EX[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ID_Registers|Read_Data_1_ID[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Read_Data_1_EX [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Read_Data_1_EX[2] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Read_Data_1_EX[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N24
cycloneive_lcell_comb \Data_forwarding_mux_A|Mux29~0 (
// Equation(s):
// \Data_forwarding_mux_A|Mux29~0_combout  = (\Data_Forwarding_unit|Forward_C~0_combout  & ((\Data_Forwarding_unit|Equal4~2_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [2])) # (!\Data_Forwarding_unit|Equal4~2_combout  & 
// ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [2]))))) # (!\Data_Forwarding_unit|Forward_C~0_combout  & (((\ID_EX_Pipeline_Stage|Read_Data_1_EX [2]))))

	.dataa(\Data_Forwarding_unit|Forward_C~0_combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [2]),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_1_EX [2]),
	.datad(\Data_Forwarding_unit|Equal4~2_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_A|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_A|Mux29~0 .lut_mask = 16'hD8F0;
defparam \Data_forwarding_mux_A|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N6
cycloneive_lcell_comb \Data_forwarding_mux_A|Mux29~1 (
// Equation(s):
// \Data_forwarding_mux_A|Mux29~1_combout  = (\Data_forwarding_mux_A|Mux31~1_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout )) # (!\Data_forwarding_mux_A|Mux31~1_combout  & ((\Data_forwarding_mux_A|Mux29~0_combout )))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout ),
	.datab(gnd),
	.datac(\Data_forwarding_mux_A|Mux31~1_combout ),
	.datad(\Data_forwarding_mux_A|Mux29~0_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_A|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_A|Mux29~1 .lut_mask = 16'hAFA0;
defparam \Data_forwarding_mux_A|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y37_N1
dffeas \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IF_ID_Pipeline_Stage|Instruction_ID [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[2] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y38_N29
dffeas \ID_Registers|register_rtl_1_bypass[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_1_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[15] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_1_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N18
cycloneive_lcell_comb \ID_Registers|register_rtl_1_bypass[16]~feeder (
// Equation(s):
// \ID_Registers|register_rtl_1_bypass[16]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID_Registers|register_rtl_1_bypass[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[16]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|register_rtl_1_bypass[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N19
dffeas \ID_Registers|register_rtl_1_bypass[16] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|register_rtl_1_bypass[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_1_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[16] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_1_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N28
cycloneive_lcell_comb \ID_Registers|Read_Data_2_ID[2]~6 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[2]~6_combout  = (\ID_Registers|register~7_combout  & (((\ID_Registers|register_rtl_1_bypass [15])))) # (!\ID_Registers|register~7_combout  & ((\ID_Registers|register_rtl_1_bypass [16] & 
// (\ID_Registers|register_rtl_1|auto_generated|ram_block1a2 )) # (!\ID_Registers|register_rtl_1_bypass [16] & ((\ID_Registers|register_rtl_1_bypass [15])))))

	.dataa(\ID_Registers|register_rtl_1|auto_generated|ram_block1a2 ),
	.datab(\ID_Registers|register~7_combout ),
	.datac(\ID_Registers|register_rtl_1_bypass [15]),
	.datad(\ID_Registers|register_rtl_1_bypass [16]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[2]~6 .lut_mask = 16'hE2F0;
defparam \ID_Registers|Read_Data_2_ID[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N30
cycloneive_lcell_comb \ID_Registers|Read_Data_2_ID[2]~7 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[2]~7_combout  = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & (((\ID_Registers|Read_Data_2_ID[2]~6_combout )))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & 
// ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout )) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & ((\ID_Registers|Read_Data_2_ID[2]~6_combout )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout ),
	.datab(\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout ),
	.datac(\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[2]~6_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[2]~7 .lut_mask = 16'hEF20;
defparam \ID_Registers|Read_Data_2_ID[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y37_N1
dffeas \ID_EX_Pipeline_Stage|Read_Data_2_EX[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ID_Registers|Read_Data_2_ID[2]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Read_Data_2_EX [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[2] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N8
cycloneive_lcell_comb \Data_forwarding_mux_B|Mux29~0 (
// Equation(s):
// \Data_forwarding_mux_B|Mux29~0_combout  = (\Data_Forwarding_unit|Equal8~2_combout  & ((\Data_Forwarding_unit|Forward_C~0_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [2])) # (!\Data_Forwarding_unit|Forward_C~0_combout  & 
// ((\ID_EX_Pipeline_Stage|Read_Data_2_EX [2]))))) # (!\Data_Forwarding_unit|Equal8~2_combout  & (((\ID_EX_Pipeline_Stage|Read_Data_2_EX [2]))))

	.dataa(\Data_Forwarding_unit|Equal8~2_combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [2]),
	.datac(\Data_Forwarding_unit|Forward_C~0_combout ),
	.datad(\ID_EX_Pipeline_Stage|Read_Data_2_EX [2]),
	.cin(gnd),
	.combout(\Data_forwarding_mux_B|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_B|Mux29~0 .lut_mask = 16'hDF80;
defparam \Data_forwarding_mux_B|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N14
cycloneive_lcell_comb \Data_forwarding_mux_B|Mux29~1 (
// Equation(s):
// \Data_forwarding_mux_B|Mux29~1_combout  = (\Data_forwarding_mux_B|Mux31~1_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout )) # (!\Data_forwarding_mux_B|Mux31~1_combout  & ((\Data_forwarding_mux_B|Mux29~0_combout )))

	.dataa(gnd),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout ),
	.datac(\Data_forwarding_mux_B|Mux29~0_combout ),
	.datad(\Data_forwarding_mux_B|Mux31~1_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_B|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_B|Mux29~1 .lut_mask = 16'hCCF0;
defparam \Data_forwarding_mux_B|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N0
cycloneive_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[2]~2 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[2]~2_combout  = (\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & (\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2])) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & ((\Data_forwarding_mux_B|Mux29~1_combout )))

	.dataa(\ID_EX_Pipeline_Stage|ALUSrc_EX~q ),
	.datab(gnd),
	.datac(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2]),
	.datad(\Data_forwarding_mux_B|Mux29~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[2]~2 .lut_mask = 16'hF5A0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N2
cycloneive_lcell_comb \ID_EX_Pipeline_Stage|ALUOp_EX[0]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|ALUOp_EX[0]~feeder_combout  = \ID_Control|Equal0~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ID_Control|Equal0~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|ALUOp_EX[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|ALUOp_EX[0]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|ALUOp_EX[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y36_N3
dffeas \ID_EX_Pipeline_Stage|ALUOp_EX[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_EX_Pipeline_Stage|ALUOp_EX[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|ALUOp_EX [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|ALUOp_EX[0] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|ALUOp_EX[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y40_N23
dffeas \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IF_ID_Pipeline_Stage|Instruction_ID [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[5] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N28
cycloneive_lcell_comb \EX_ALU_Control|ALU_Control_EX[2]~2 (
// Equation(s):
// \EX_ALU_Control|ALU_Control_EX[2]~2_combout  = (!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [4] & (!\ID_EX_Pipeline_Stage|ALUOp_EX [0] & (\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [5] & \ID_EX_Pipeline_Stage|ALUOp_EX [1])))

	.dataa(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [4]),
	.datab(\ID_EX_Pipeline_Stage|ALUOp_EX [0]),
	.datac(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [5]),
	.datad(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.cin(gnd),
	.combout(\EX_ALU_Control|ALU_Control_EX[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Control|ALU_Control_EX[2]~2 .lut_mask = 16'h1000;
defparam \EX_ALU_Control|ALU_Control_EX[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y36_N15
dffeas \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IF_ID_Pipeline_Stage|Instruction_ID [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[1] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N14
cycloneive_lcell_comb \EX_ALU_Control|ALU_Control_EX[1]~3 (
// Equation(s):
// \EX_ALU_Control|ALU_Control_EX[1]~3_combout  = (\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [3]) # (((\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [1]) # (!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2])) # 
// (!\EX_ALU_Control|ALU_Control_EX[2]~2_combout ))

	.dataa(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [3]),
	.datab(\EX_ALU_Control|ALU_Control_EX[2]~2_combout ),
	.datac(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2]),
	.datad(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [1]),
	.cin(gnd),
	.combout(\EX_ALU_Control|ALU_Control_EX[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Control|ALU_Control_EX[1]~3 .lut_mask = 16'hFFBF;
defparam \EX_ALU_Control|ALU_Control_EX[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y39_N15
dffeas \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IF_ID_Pipeline_Stage|Instruction_ID [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[0] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N18
cycloneive_lcell_comb \EX_ALU_Control|ALU_Control_EX[3]~6 (
// Equation(s):
// \EX_ALU_Control|ALU_Control_EX[3]~6_combout  = (\EX_ALU_Control|ALU_Control_EX[3]~5_combout  & (!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2] & (\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [0] & \EX_ALU_Control|ALU_Control_EX[2]~2_combout )))

	.dataa(\EX_ALU_Control|ALU_Control_EX[3]~5_combout ),
	.datab(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2]),
	.datac(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [0]),
	.datad(\EX_ALU_Control|ALU_Control_EX[2]~2_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Control|ALU_Control_EX[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Control|ALU_Control_EX[3]~6 .lut_mask = 16'h2000;
defparam \EX_ALU_Control|ALU_Control_EX[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N4
cycloneive_lcell_comb \EX_ALU_Control|ALU_Control_EX[0]~0 (
// Equation(s):
// \EX_ALU_Control|ALU_Control_EX[0]~0_combout  = (!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [4] & (\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [5] & !\ID_EX_Pipeline_Stage|ALUOp_EX [0]))

	.dataa(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [4]),
	.datab(gnd),
	.datac(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [5]),
	.datad(\ID_EX_Pipeline_Stage|ALUOp_EX [0]),
	.cin(gnd),
	.combout(\EX_ALU_Control|ALU_Control_EX[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Control|ALU_Control_EX[0]~0 .lut_mask = 16'h0050;
defparam \EX_ALU_Control|ALU_Control_EX[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y37_N11
dffeas \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IF_ID_Pipeline_Stage|Instruction_ID [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[3] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N12
cycloneive_lcell_comb \EX_ALU_Control|WideOr1~0 (
// Equation(s):
// \EX_ALU_Control|WideOr1~0_combout  = (\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [0]) # ((\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [3]) # ((\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [1] & 
// \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2])))

	.dataa(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [1]),
	.datab(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [0]),
	.datac(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2]),
	.datad(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [3]),
	.cin(gnd),
	.combout(\EX_ALU_Control|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Control|WideOr1~0 .lut_mask = 16'hFFEC;
defparam \EX_ALU_Control|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N6
cycloneive_lcell_comb \EX_ALU_Control|ALU_Control_EX[0]~1 (
// Equation(s):
// \EX_ALU_Control|ALU_Control_EX[0]~1_combout  = (\ID_EX_Pipeline_Stage|ALUOp_EX [1] & ((\EX_ALU_Control|WideOr1~0_combout ) # (!\EX_ALU_Control|ALU_Control_EX[0]~0_combout )))

	.dataa(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.datab(gnd),
	.datac(\EX_ALU_Control|ALU_Control_EX[0]~0_combout ),
	.datad(\EX_ALU_Control|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Control|ALU_Control_EX[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Control|ALU_Control_EX[0]~1 .lut_mask = 16'hAA0A;
defparam \EX_ALU_Control|ALU_Control_EX[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N0
cycloneive_lcell_comb \EX_ALU|Mux28~0 (
// Equation(s):
// \EX_ALU|Mux28~0_combout  = (\EX_ALU_Control|ALU_Control_EX[1]~3_combout  & ((\EX_ALU_Control|ALU_Control_EX[3]~6_combout ) # (!\EX_ALU_Control|ALU_Control_EX[0]~1_combout )))

	.dataa(gnd),
	.datab(\EX_ALU_Control|ALU_Control_EX[1]~3_combout ),
	.datac(\EX_ALU_Control|ALU_Control_EX[3]~6_combout ),
	.datad(\EX_ALU_Control|ALU_Control_EX[0]~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux28~0 .lut_mask = 16'hC0CC;
defparam \EX_ALU|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N30
cycloneive_lcell_comb \ID_Control|opcode~0 (
// Equation(s):
// \ID_Control|opcode~0_combout  = (!\ID_Control|Equal0~0_combout  & !\Data_Forwarding_unit|ID_Control_Noop~7_combout )

	.dataa(gnd),
	.datab(\ID_Control|Equal0~0_combout ),
	.datac(gnd),
	.datad(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.cin(gnd),
	.combout(\ID_Control|opcode~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Control|opcode~0 .lut_mask = 16'h0033;
defparam \ID_Control|opcode~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N26
cycloneive_lcell_comb \ID_Control|ALUSrc_ID~0 (
// Equation(s):
// \ID_Control|ALUSrc_ID~0_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [31] & (!\IF_ID_Pipeline_Stage|Instruction_ID [28] & (!\ID_Control|opcode~0_combout  & \IF_ID_Pipeline_Stage|Instruction_ID [27])))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [31]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [28]),
	.datac(\ID_Control|opcode~0_combout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [27]),
	.cin(gnd),
	.combout(\ID_Control|ALUSrc_ID~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Control|ALUSrc_ID~0 .lut_mask = 16'h0200;
defparam \ID_Control|ALUSrc_ID~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y39_N21
dffeas \ID_EX_Pipeline_Stage|ALUSrc_EX (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ID_Control|ALUSrc_ID~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|ALUSrc_EX~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|ALUSrc_EX .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|ALUSrc_EX .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N12
cycloneive_lcell_comb \EX_ALU|Add0~9 (
// Equation(s):
// \EX_ALU|Add0~9_combout  = \EX_ALU_Control|ALU_Control_EX[2]~4_combout  $ (((\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & (\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2])) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & ((\Data_forwarding_mux_B|Mux29~1_combout 
// )))))

	.dataa(\EX_ALU_Control|ALU_Control_EX[2]~4_combout ),
	.datab(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2]),
	.datac(\Data_forwarding_mux_B|Mux29~1_combout ),
	.datad(\ID_EX_Pipeline_Stage|ALUSrc_EX~q ),
	.cin(gnd),
	.combout(\EX_ALU|Add0~9_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~9 .lut_mask = 16'h665A;
defparam \EX_ALU|Add0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y39_N17
dffeas \ID_Registers|register_rtl_0_bypass[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N22
cycloneive_lcell_comb \Data_forwarding_mux_A|Mux28~1 (
// Equation(s):
// \Data_forwarding_mux_A|Mux28~1_combout  = (\Data_forwarding_mux_A|Mux31~1_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout ))) # (!\Data_forwarding_mux_A|Mux31~1_combout  & (\Data_forwarding_mux_A|Mux28~0_combout ))

	.dataa(\Data_forwarding_mux_A|Mux28~0_combout ),
	.datab(gnd),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout ),
	.datad(\Data_forwarding_mux_A|Mux31~1_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_A|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_A|Mux28~1 .lut_mask = 16'hF0AA;
defparam \Data_forwarding_mux_A|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N2
cycloneive_lcell_comb \ID_Registers|register_rtl_1_bypass[18]~feeder (
// Equation(s):
// \ID_Registers|register_rtl_1_bypass[18]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID_Registers|register_rtl_1_bypass[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[18]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|register_rtl_1_bypass[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y37_N3
dffeas \ID_Registers|register_rtl_1_bypass[18] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|register_rtl_1_bypass[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_1_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[18] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_1_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y37_N25
dffeas \ID_Registers|register_rtl_1_bypass[17] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_1_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[17] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_1_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N20
cycloneive_lcell_comb \MEM_Data_Memory|Read_Data_MEM[4] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [4] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~9_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [4])))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~9_combout ),
	.datab(gnd),
	.datac(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.datad(\MEM_Data_Memory|Read_Data_MEM [4]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [4]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[4] .lut_mask = 16'hAFA0;
defparam \MEM_Data_Memory|Read_Data_MEM[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y40_N31
dffeas \MEM_WB_Pipeline_Stage|Read_Data_WB[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MEM_Data_Memory|Read_Data_MEM [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB_Pipeline_Stage|Read_Data_WB [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[4] .is_wysiwyg = "true";
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y40_N19
dffeas \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IF_ID_Pipeline_Stage|Instruction_ID [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[4] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N28
cycloneive_lcell_comb \ID_Registers|register_rtl_1_bypass[20]~feeder (
// Equation(s):
// \ID_Registers|register_rtl_1_bypass[20]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID_Registers|register_rtl_1_bypass[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[20]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|register_rtl_1_bypass[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y40_N29
dffeas \ID_Registers|register_rtl_1_bypass[20] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|register_rtl_1_bypass[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_1_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[20] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_1_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y40_N19
dffeas \ID_Registers|register_rtl_1_bypass[19] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_1_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[19] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_1_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y40_N8
cycloneive_lcell_comb \Data_forwarding_mux_B|Mux26~0 (
// Equation(s):
// \Data_forwarding_mux_B|Mux26~0_combout  = (\Data_Forwarding_unit|Forward_C~0_combout  & ((\Data_Forwarding_unit|Equal8~2_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [5]))) # (!\Data_Forwarding_unit|Equal8~2_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_2_EX [5])))) # (!\Data_Forwarding_unit|Forward_C~0_combout  & (\ID_EX_Pipeline_Stage|Read_Data_2_EX [5]))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_2_EX [5]),
	.datab(\Data_Forwarding_unit|Forward_C~0_combout ),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [5]),
	.datad(\Data_Forwarding_unit|Equal8~2_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_B|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_B|Mux26~0 .lut_mask = 16'hE2AA;
defparam \Data_forwarding_mux_B|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y40_N2
cycloneive_lcell_comb \Data_forwarding_mux_B|Mux26~1 (
// Equation(s):
// \Data_forwarding_mux_B|Mux26~1_combout  = (\Data_forwarding_mux_B|Mux31~1_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout )) # (!\Data_forwarding_mux_B|Mux31~1_combout  & ((\Data_forwarding_mux_B|Mux26~0_combout )))

	.dataa(gnd),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout ),
	.datac(\Data_forwarding_mux_B|Mux26~0_combout ),
	.datad(\Data_forwarding_mux_B|Mux31~1_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_B|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_B|Mux26~1 .lut_mask = 16'hCCF0;
defparam \Data_forwarding_mux_B|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y40_N22
cycloneive_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[5]~5 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[5]~5_combout  = (\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & (\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [5])) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & ((\Data_forwarding_mux_B|Mux26~1_combout )))

	.dataa(gnd),
	.datab(\ID_EX_Pipeline_Stage|ALUSrc_EX~q ),
	.datac(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [5]),
	.datad(\Data_forwarding_mux_B|Mux26~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[5]~5 .lut_mask = 16'hF3C0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N16
cycloneive_lcell_comb \EX_ALU_Control|WideOr0~0 (
// Equation(s):
// \EX_ALU_Control|WideOr0~0_combout  = (!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2] & ((\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [1] & (!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [0])) # 
// (!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [1] & (\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [0] & !\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [3]))))

	.dataa(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [1]),
	.datab(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [0]),
	.datac(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2]),
	.datad(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [3]),
	.cin(gnd),
	.combout(\EX_ALU_Control|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Control|WideOr0~0 .lut_mask = 16'h0206;
defparam \EX_ALU_Control|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N30
cycloneive_lcell_comb \EX_ALU_Control|ALU_Control_EX[2]~4 (
// Equation(s):
// \EX_ALU_Control|ALU_Control_EX[2]~4_combout  = (\ID_EX_Pipeline_Stage|ALUOp_EX [1] & (\EX_ALU_Control|WideOr0~0_combout  & (\EX_ALU_Control|ALU_Control_EX[0]~0_combout ))) # (!\ID_EX_Pipeline_Stage|ALUOp_EX [1] & (((\ID_EX_Pipeline_Stage|ALUOp_EX [0]))))

	.dataa(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.datab(\EX_ALU_Control|WideOr0~0_combout ),
	.datac(\EX_ALU_Control|ALU_Control_EX[0]~0_combout ),
	.datad(\ID_EX_Pipeline_Stage|ALUOp_EX [0]),
	.cin(gnd),
	.combout(\EX_ALU_Control|ALU_Control_EX[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Control|ALU_Control_EX[2]~4 .lut_mask = 16'hD580;
defparam \EX_ALU_Control|ALU_Control_EX[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N16
cycloneive_lcell_comb \EX_ALU|Add0~18 (
// Equation(s):
// \EX_ALU|Add0~18_combout  = \EX_ALU_Control|ALU_Control_EX[2]~4_combout  $ (((\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & ((\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [5]))) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & (\Data_forwarding_mux_B|Mux26~1_combout 
// ))))

	.dataa(\Data_forwarding_mux_B|Mux26~1_combout ),
	.datab(\EX_ALU_Control|ALU_Control_EX[2]~4_combout ),
	.datac(\ID_EX_Pipeline_Stage|ALUSrc_EX~q ),
	.datad(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [5]),
	.cin(gnd),
	.combout(\EX_ALU|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~18 .lut_mask = 16'h36C6;
defparam \EX_ALU|Add0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N0
cycloneive_lcell_comb \ID_Registers|register_rtl_0_bypass[20]~feeder (
// Equation(s):
// \ID_Registers|register_rtl_0_bypass[20]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID_Registers|register_rtl_0_bypass[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[20]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|register_rtl_0_bypass[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y40_N1
dffeas \ID_Registers|register_rtl_0_bypass[20] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|register_rtl_0_bypass[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_0_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y40_N23
dffeas \ID_Registers|register_rtl_0_bypass[19] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y37_N25
dffeas \ID_Registers|register_rtl_0_bypass[23] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_0_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N14
cycloneive_lcell_comb \ID_Registers|register_rtl_0_bypass[24]~feeder (
// Equation(s):
// \ID_Registers|register_rtl_0_bypass[24]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID_Registers|register_rtl_0_bypass[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[24]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|register_rtl_0_bypass[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y37_N15
dffeas \ID_Registers|register_rtl_0_bypass[24] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|register_rtl_0_bypass[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_0_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N24
cycloneive_lcell_comb \ID_Registers|Read_Data_1_ID[6]~12 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[6]~12_combout  = (\ID_Registers|register~3_combout  & (((\ID_Registers|register_rtl_0_bypass [23])))) # (!\ID_Registers|register~3_combout  & ((\ID_Registers|register_rtl_0_bypass [24] & 
// (\ID_Registers|register_rtl_0|auto_generated|ram_block1a6 )) # (!\ID_Registers|register_rtl_0_bypass [24] & ((\ID_Registers|register_rtl_0_bypass [23])))))

	.dataa(\ID_Registers|register_rtl_0|auto_generated|ram_block1a6 ),
	.datab(\ID_Registers|register~3_combout ),
	.datac(\ID_Registers|register_rtl_0_bypass [23]),
	.datad(\ID_Registers|register_rtl_0_bypass [24]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[6]~12 .lut_mask = 16'hE2F0;
defparam \ID_Registers|Read_Data_1_ID[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N6
cycloneive_lcell_comb \ID_Registers|Read_Data_1_ID[6]~13 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[6]~13_combout  = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & ((\ID_Registers|Read_Data_1_ID[6]~12_combout ))) # 
// (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout )))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & (((\ID_Registers|Read_Data_1_ID[6]~12_combout ))))

	.dataa(\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout ),
	.datac(\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[6]~12_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[6]~13 .lut_mask = 16'hFD08;
defparam \ID_Registers|Read_Data_1_ID[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N7
dffeas \ID_EX_Pipeline_Stage|Read_Data_1_EX[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|Read_Data_1_ID[6]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Read_Data_1_EX [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Read_Data_1_EX[6] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Read_Data_1_EX[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N16
cycloneive_lcell_comb \Data_forwarding_mux_A|Mux25~0 (
// Equation(s):
// \Data_forwarding_mux_A|Mux25~0_combout  = (\Data_Forwarding_unit|Forward_C~0_combout  & ((\Data_Forwarding_unit|Equal4~2_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [6])) # (!\Data_Forwarding_unit|Equal4~2_combout  & 
// ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [6]))))) # (!\Data_Forwarding_unit|Forward_C~0_combout  & (((\ID_EX_Pipeline_Stage|Read_Data_1_EX [6]))))

	.dataa(\Data_Forwarding_unit|Forward_C~0_combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [6]),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_1_EX [6]),
	.datad(\Data_Forwarding_unit|Equal4~2_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_A|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_A|Mux25~0 .lut_mask = 16'hD8F0;
defparam \Data_forwarding_mux_A|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N30
cycloneive_lcell_comb \Data_forwarding_mux_A|Mux25~1 (
// Equation(s):
// \Data_forwarding_mux_A|Mux25~1_combout  = (\Data_forwarding_mux_A|Mux31~1_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout ))) # (!\Data_forwarding_mux_A|Mux31~1_combout  & (\Data_forwarding_mux_A|Mux25~0_combout ))

	.dataa(gnd),
	.datab(\Data_forwarding_mux_A|Mux25~0_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout ),
	.datad(\Data_forwarding_mux_A|Mux31~1_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_A|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_A|Mux25~1 .lut_mask = 16'hF0CC;
defparam \Data_forwarding_mux_A|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N8
cycloneive_lcell_comb \Data_forwarding_mux_B|Mux25~0 (
// Equation(s):
// \Data_forwarding_mux_B|Mux25~0_combout  = (\Data_Forwarding_unit|Equal8~2_combout  & ((\Data_Forwarding_unit|Forward_C~0_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [6]))) # (!\Data_Forwarding_unit|Forward_C~0_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_2_EX [6])))) # (!\Data_Forwarding_unit|Equal8~2_combout  & (\ID_EX_Pipeline_Stage|Read_Data_2_EX [6]))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_2_EX [6]),
	.datab(\Data_Forwarding_unit|Equal8~2_combout ),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [6]),
	.datad(\Data_Forwarding_unit|Forward_C~0_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_B|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_B|Mux25~0 .lut_mask = 16'hE2AA;
defparam \Data_forwarding_mux_B|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N6
cycloneive_lcell_comb \Data_forwarding_mux_B|Mux25~1 (
// Equation(s):
// \Data_forwarding_mux_B|Mux25~1_combout  = (\Data_forwarding_mux_B|Mux31~1_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout ))) # (!\Data_forwarding_mux_B|Mux31~1_combout  & (\Data_forwarding_mux_B|Mux25~0_combout ))

	.dataa(gnd),
	.datab(\Data_forwarding_mux_B|Mux25~0_combout ),
	.datac(\Data_forwarding_mux_B|Mux31~1_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_B|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_B|Mux25~1 .lut_mask = 16'hFC0C;
defparam \Data_forwarding_mux_B|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N24
cycloneive_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[6]~6 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[6]~6_combout  = (\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & (\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [3])) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & ((\Data_forwarding_mux_B|Mux25~1_combout )))

	.dataa(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [3]),
	.datab(gnd),
	.datac(\ID_EX_Pipeline_Stage|ALUSrc_EX~q ),
	.datad(\Data_forwarding_mux_B|Mux25~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[6]~6 .lut_mask = 16'hAFA0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y40_N30
cycloneive_lcell_comb \Data_forwarding_mux_A|Mux26~1 (
// Equation(s):
// \Data_forwarding_mux_A|Mux26~1_combout  = (\Data_forwarding_mux_A|Mux31~1_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout ))) # (!\Data_forwarding_mux_A|Mux31~1_combout  & (\Data_forwarding_mux_A|Mux26~0_combout ))

	.dataa(\Data_forwarding_mux_A|Mux26~0_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout ),
	.datac(gnd),
	.datad(\Data_forwarding_mux_A|Mux31~1_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_A|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_A|Mux26~1 .lut_mask = 16'hCCAA;
defparam \Data_forwarding_mux_A|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y42_N18
cycloneive_lcell_comb \MEM_Data_Memory|Read_Data_MEM[31] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [31] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~63_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [31])))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~63_combout ),
	.datab(\MEM_Data_Memory|Read_Data_MEM [31]),
	.datac(gnd),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [31]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[31] .lut_mask = 16'hAACC;
defparam \MEM_Data_Memory|Read_Data_MEM[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y42_N1
dffeas \MEM_WB_Pipeline_Stage|Read_Data_WB[31] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MEM_Data_Memory|Read_Data_MEM [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB_Pipeline_Stage|Read_Data_WB [31]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[31] .is_wysiwyg = "true";
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y42_N8
cycloneive_lcell_comb \Data_forwarding_mux_B|Mux0~0 (
// Equation(s):
// \Data_forwarding_mux_B|Mux0~0_combout  = (\Data_Forwarding_unit|Forward_C~0_combout  & ((\Data_Forwarding_unit|Equal8~2_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [31]))) # (!\Data_Forwarding_unit|Equal8~2_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_2_EX [31])))) # (!\Data_Forwarding_unit|Forward_C~0_combout  & (\ID_EX_Pipeline_Stage|Read_Data_2_EX [31]))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_2_EX [31]),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [31]),
	.datac(\Data_Forwarding_unit|Forward_C~0_combout ),
	.datad(\Data_Forwarding_unit|Equal8~2_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_B|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_B|Mux0~0 .lut_mask = 16'hCAAA;
defparam \Data_forwarding_mux_B|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y42_N6
cycloneive_lcell_comb \Data_forwarding_mux_B|Mux0~1 (
// Equation(s):
// \Data_forwarding_mux_B|Mux0~1_combout  = (\Data_forwarding_mux_B|Mux31~1_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout )) # (!\Data_forwarding_mux_B|Mux31~1_combout  & ((\Data_forwarding_mux_B|Mux0~0_combout )))

	.dataa(gnd),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout ),
	.datac(\Data_forwarding_mux_B|Mux0~0_combout ),
	.datad(\Data_forwarding_mux_B|Mux31~1_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_B|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_B|Mux0~1 .lut_mask = 16'hCCF0;
defparam \Data_forwarding_mux_B|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y42_N0
cycloneive_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[31]~31 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[31]~31_combout  = (\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & (\ID_EX_Pipeline_Stage|Instruction_EX [15])) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & ((\Data_forwarding_mux_B|Mux0~1_combout )))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.datab(\ID_EX_Pipeline_Stage|ALUSrc_EX~q ),
	.datac(gnd),
	.datad(\Data_forwarding_mux_B|Mux0~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[31]~31 .lut_mask = 16'hBB88;
defparam \EX_ALU_Mux|ALU_Data_2_EX[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y38_N21
dffeas \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IF_ID_Pipeline_Stage|Instruction_ID [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[8] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N20
cycloneive_lcell_comb \ID_Registers|register_rtl_1_bypass[30]~feeder (
// Equation(s):
// \ID_Registers|register_rtl_1_bypass[30]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID_Registers|register_rtl_1_bypass[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[30]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|register_rtl_1_bypass[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y37_N21
dffeas \ID_Registers|register_rtl_1_bypass[30] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|register_rtl_1_bypass[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_1_bypass [30]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[30] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_1_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y37_N19
dffeas \ID_Registers|register_rtl_1_bypass[29] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_1_bypass [29]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[29] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_1_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N4
cycloneive_lcell_comb \ID_Registers|register_rtl_0_bypass[32]~feeder (
// Equation(s):
// \ID_Registers|register_rtl_0_bypass[32]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID_Registers|register_rtl_0_bypass[32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[32]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|register_rtl_0_bypass[32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y37_N5
dffeas \ID_Registers|register_rtl_0_bypass[32] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|register_rtl_0_bypass[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_0_bypass [32]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y37_N29
dffeas \ID_Registers|register_rtl_0_bypass[31] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_0_bypass [31]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y39_N29
dffeas \EX_MEM_Pipeline_Stage|Write_Data_MEM[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data_forwarding_mux_B|Mux29~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM_Pipeline_Stage|Write_Data_MEM [2]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[2] .is_wysiwyg = "true";
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N10
cycloneive_lcell_comb \MEM_Data_Memory|Read_Data_MEM[2] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [2] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~5_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [2])))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~5_combout ),
	.datab(gnd),
	.datac(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.datad(\MEM_Data_Memory|Read_Data_MEM [2]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [2]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[2] .lut_mask = 16'hAFA0;
defparam \MEM_Data_Memory|Read_Data_MEM[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y39_N11
dffeas \MEM_WB_Pipeline_Stage|Read_Data_WB[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MEM_Data_Memory|Read_Data_MEM [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB_Pipeline_Stage|Read_Data_WB [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[2] .is_wysiwyg = "true";
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N6
cycloneive_lcell_comb \ID_Control|Decoder0~4 (
// Equation(s):
// \ID_Control|Decoder0~4_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [29] & (\IF_ID_Pipeline_Stage|Instruction_ID [27] & (\IF_ID_Pipeline_Stage|Instruction_ID [31] & \ID_Control|Decoder0~0_combout )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [29]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [27]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [31]),
	.datad(\ID_Control|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\ID_Control|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Control|Decoder0~4 .lut_mask = 16'h8000;
defparam \ID_Control|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N0
cycloneive_lcell_comb \ID_EX_Pipeline_Stage|MemWrite_EX~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|MemWrite_EX~feeder_combout  = \ID_Control|Decoder0~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ID_Control|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|MemWrite_EX~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|MemWrite_EX~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|MemWrite_EX~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N1
dffeas \ID_EX_Pipeline_Stage|MemWrite_EX (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_EX_Pipeline_Stage|MemWrite_EX~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|MemWrite_EX~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|MemWrite_EX .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|MemWrite_EX .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N20
cycloneive_lcell_comb \EX_MEM_Pipeline_Stage|MemWrite_MEM~feeder (
// Equation(s):
// \EX_MEM_Pipeline_Stage|MemWrite_MEM~feeder_combout  = \ID_EX_Pipeline_Stage|MemWrite_EX~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ID_EX_Pipeline_Stage|MemWrite_EX~q ),
	.cin(gnd),
	.combout(\EX_MEM_Pipeline_Stage|MemWrite_MEM~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|MemWrite_MEM~feeder .lut_mask = 16'hFF00;
defparam \EX_MEM_Pipeline_Stage|MemWrite_MEM~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N21
dffeas \EX_MEM_Pipeline_Stage|MemWrite_MEM (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\EX_MEM_Pipeline_Stage|MemWrite_MEM~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM_Pipeline_Stage|MemWrite_MEM~q ),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|MemWrite_MEM .is_wysiwyg = "true";
defparam \EX_MEM_Pipeline_Stage|MemWrite_MEM .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N10
cycloneive_lcell_comb \Data_Forwarding_unit|Forward_MEM~2 (
// Equation(s):
// \Data_Forwarding_unit|Forward_MEM~2_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~q  & (\EX_MEM_Pipeline_Stage|MemWrite_MEM~q  & (\MEM_WB_Pipeline_Stage|Instruction_WB [20] $ (!\EX_MEM_Pipeline_Stage|Instruction_MEM [20]))))

	.dataa(\MEM_WB_Pipeline_Stage|MemtoReg_WB~q ),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [20]),
	.datac(\EX_MEM_Pipeline_Stage|Instruction_MEM [20]),
	.datad(\EX_MEM_Pipeline_Stage|MemWrite_MEM~q ),
	.cin(gnd),
	.combout(\Data_Forwarding_unit|Forward_MEM~2_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Forwarding_unit|Forward_MEM~2 .lut_mask = 16'h8200;
defparam \Data_Forwarding_unit|Forward_MEM~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N6
cycloneive_lcell_comb \Data_Forwarding_unit|Forward_MEM~1 (
// Equation(s):
// \Data_Forwarding_unit|Forward_MEM~1_combout  = (\EX_MEM_Pipeline_Stage|Instruction_MEM [19] & (\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (\MEM_WB_Pipeline_Stage|Instruction_WB [18] $ (!\EX_MEM_Pipeline_Stage|Instruction_MEM [18])))) # 
// (!\EX_MEM_Pipeline_Stage|Instruction_MEM [19] & (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (\MEM_WB_Pipeline_Stage|Instruction_WB [18] $ (!\EX_MEM_Pipeline_Stage|Instruction_MEM [18]))))

	.dataa(\EX_MEM_Pipeline_Stage|Instruction_MEM [19]),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datac(\EX_MEM_Pipeline_Stage|Instruction_MEM [18]),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.cin(gnd),
	.combout(\Data_Forwarding_unit|Forward_MEM~1_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Forwarding_unit|Forward_MEM~1 .lut_mask = 16'h8241;
defparam \Data_Forwarding_unit|Forward_MEM~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N26
cycloneive_lcell_comb \Data_Forwarding_unit|Forward_MEM~3 (
// Equation(s):
// \Data_Forwarding_unit|Forward_MEM~3_combout  = (\Data_Forwarding_unit|Forward_MEM~0_combout  & (\Data_Forwarding_unit|Forward_MEM~2_combout  & \Data_Forwarding_unit|Forward_MEM~1_combout ))

	.dataa(\Data_Forwarding_unit|Forward_MEM~0_combout ),
	.datab(gnd),
	.datac(\Data_Forwarding_unit|Forward_MEM~2_combout ),
	.datad(\Data_Forwarding_unit|Forward_MEM~1_combout ),
	.cin(gnd),
	.combout(\Data_Forwarding_unit|Forward_MEM~3_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Forwarding_unit|Forward_MEM~3 .lut_mask = 16'hA000;
defparam \Data_Forwarding_unit|Forward_MEM~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N26
cycloneive_lcell_comb \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[2]~2 (
// Equation(s):
// \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[2]~2_combout  = (\Data_Forwarding_unit|Forward_MEM~3_combout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [2]))) # (!\Data_Forwarding_unit|Forward_MEM~3_combout  & (\EX_MEM_Pipeline_Stage|Write_Data_MEM [2]))

	.dataa(gnd),
	.datab(\EX_MEM_Pipeline_Stage|Write_Data_MEM [2]),
	.datac(\MEM_WB_Pipeline_Stage|Read_Data_WB [2]),
	.datad(\Data_Forwarding_unit|Forward_MEM~3_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[2]~2 .lut_mask = 16'hF0CC;
defparam \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N22
cycloneive_lcell_comb \MEM_Data_Memory|Read_Data_MEM[3] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [3] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~7_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [3])))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~7_combout ),
	.datab(gnd),
	.datac(\MEM_Data_Memory|Read_Data_MEM [3]),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [3]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[3] .lut_mask = 16'hAAF0;
defparam \MEM_Data_Memory|Read_Data_MEM[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y37_N5
dffeas \MEM_WB_Pipeline_Stage|Read_Data_WB[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MEM_Data_Memory|Read_Data_MEM [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB_Pipeline_Stage|Read_Data_WB [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[3] .is_wysiwyg = "true";
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y37_N29
dffeas \EX_MEM_Pipeline_Stage|Write_Data_MEM[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Data_forwarding_mux_B|Mux28~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM_Pipeline_Stage|Write_Data_MEM [3]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[3] .is_wysiwyg = "true";
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N14
cycloneive_lcell_comb \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[3]~3 (
// Equation(s):
// \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[3]~3_combout  = (\Data_Forwarding_unit|Forward_MEM~3_combout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [3])) # (!\Data_Forwarding_unit|Forward_MEM~3_combout  & ((\EX_MEM_Pipeline_Stage|Write_Data_MEM [3])))

	.dataa(\Data_Forwarding_unit|Forward_MEM~3_combout ),
	.datab(\MEM_WB_Pipeline_Stage|Read_Data_WB [3]),
	.datac(gnd),
	.datad(\EX_MEM_Pipeline_Stage|Write_Data_MEM [3]),
	.cin(gnd),
	.combout(\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[3]~3 .lut_mask = 16'hDD88;
defparam \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N0
cycloneive_lcell_comb \EX_MEM_Pipeline_Stage|Write_Data_MEM[4]~feeder (
// Equation(s):
// \EX_MEM_Pipeline_Stage|Write_Data_MEM[4]~feeder_combout  = \Data_forwarding_mux_B|Mux27~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data_forwarding_mux_B|Mux27~1_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Pipeline_Stage|Write_Data_MEM[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[4]~feeder .lut_mask = 16'hFF00;
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y40_N1
dffeas \EX_MEM_Pipeline_Stage|Write_Data_MEM[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\EX_MEM_Pipeline_Stage|Write_Data_MEM[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM_Pipeline_Stage|Write_Data_MEM [4]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[4] .is_wysiwyg = "true";
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N22
cycloneive_lcell_comb \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[4]~4 (
// Equation(s):
// \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[4]~4_combout  = (\Data_Forwarding_unit|Forward_MEM~3_combout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [4]))) # (!\Data_Forwarding_unit|Forward_MEM~3_combout  & (\EX_MEM_Pipeline_Stage|Write_Data_MEM [4]))

	.dataa(gnd),
	.datab(\EX_MEM_Pipeline_Stage|Write_Data_MEM [4]),
	.datac(\MEM_WB_Pipeline_Stage|Read_Data_WB [4]),
	.datad(\Data_Forwarding_unit|Forward_MEM~3_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[4]~4 .lut_mask = 16'hF0CC;
defparam \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y40_N15
dffeas \EX_MEM_Pipeline_Stage|Write_Data_MEM[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data_forwarding_mux_B|Mux26~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM_Pipeline_Stage|Write_Data_MEM [5]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[5] .is_wysiwyg = "true";
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N16
cycloneive_lcell_comb \MEM_Data_Memory|Read_Data_MEM[6] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [6] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~13_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [6])))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~13_combout ),
	.datab(\MEM_Data_Memory|Read_Data_MEM [6]),
	.datac(gnd),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [6]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[6] .lut_mask = 16'hAACC;
defparam \MEM_Data_Memory|Read_Data_MEM[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y37_N15
dffeas \MEM_WB_Pipeline_Stage|Read_Data_WB[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MEM_Data_Memory|Read_Data_MEM [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB_Pipeline_Stage|Read_Data_WB [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[6] .is_wysiwyg = "true";
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y37_N7
dffeas \EX_MEM_Pipeline_Stage|Write_Data_MEM[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Data_forwarding_mux_B|Mux25~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM_Pipeline_Stage|Write_Data_MEM [6]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[6] .is_wysiwyg = "true";
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N4
cycloneive_lcell_comb \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[6]~6 (
// Equation(s):
// \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[6]~6_combout  = (\Data_Forwarding_unit|Forward_MEM~3_combout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [6])) # (!\Data_Forwarding_unit|Forward_MEM~3_combout  & ((\EX_MEM_Pipeline_Stage|Write_Data_MEM [6])))

	.dataa(\Data_Forwarding_unit|Forward_MEM~3_combout ),
	.datab(\MEM_WB_Pipeline_Stage|Read_Data_WB [6]),
	.datac(gnd),
	.datad(\EX_MEM_Pipeline_Stage|Write_Data_MEM [6]),
	.cin(gnd),
	.combout(\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[6]~6 .lut_mask = 16'hDD88;
defparam \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y37_N3
dffeas \EX_MEM_Pipeline_Stage|Write_Data_MEM[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Data_forwarding_mux_B|Mux24~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM_Pipeline_Stage|Write_Data_MEM [7]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[7] .is_wysiwyg = "true";
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N0
cycloneive_lcell_comb \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[7]~7 (
// Equation(s):
// \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[7]~7_combout  = (\Data_Forwarding_unit|Forward_MEM~3_combout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [7])) # (!\Data_Forwarding_unit|Forward_MEM~3_combout  & ((\EX_MEM_Pipeline_Stage|Write_Data_MEM [7])))

	.dataa(\MEM_WB_Pipeline_Stage|Read_Data_WB [7]),
	.datab(\EX_MEM_Pipeline_Stage|Write_Data_MEM [7]),
	.datac(gnd),
	.datad(\Data_Forwarding_unit|Forward_MEM~3_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[7]~7 .lut_mask = 16'hAACC;
defparam \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N24
cycloneive_lcell_comb \Data_forwarding_mux_B|Mux23~1 (
// Equation(s):
// \Data_forwarding_mux_B|Mux23~1_combout  = (\Data_forwarding_mux_B|Mux31~1_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout ))) # (!\Data_forwarding_mux_B|Mux31~1_combout  & (\Data_forwarding_mux_B|Mux23~0_combout ))

	.dataa(\Data_forwarding_mux_B|Mux23~0_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout ),
	.datac(gnd),
	.datad(\Data_forwarding_mux_B|Mux31~1_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_B|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_B|Mux23~1 .lut_mask = 16'hCCAA;
defparam \Data_forwarding_mux_B|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y38_N13
dffeas \EX_MEM_Pipeline_Stage|Write_Data_MEM[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data_forwarding_mux_B|Mux23~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM_Pipeline_Stage|Write_Data_MEM [8]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[8] .is_wysiwyg = "true";
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N28
cycloneive_lcell_comb \Data_forwarding_mux_B|Mux21~1 (
// Equation(s):
// \Data_forwarding_mux_B|Mux21~1_combout  = (\Data_forwarding_mux_B|Mux31~1_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout ))) # (!\Data_forwarding_mux_B|Mux31~1_combout  & (\Data_forwarding_mux_B|Mux21~0_combout ))

	.dataa(\Data_forwarding_mux_B|Mux21~0_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout ),
	.datac(\Data_forwarding_mux_B|Mux31~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Data_forwarding_mux_B|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_B|Mux21~1 .lut_mask = 16'hCACA;
defparam \Data_forwarding_mux_B|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y38_N29
dffeas \EX_MEM_Pipeline_Stage|Write_Data_MEM[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Data_forwarding_mux_B|Mux21~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM_Pipeline_Stage|Write_Data_MEM [10]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[10] .is_wysiwyg = "true";
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N4
cycloneive_lcell_comb \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[10]~10 (
// Equation(s):
// \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[10]~10_combout  = (\Data_Forwarding_unit|Forward_MEM~3_combout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [10])) # (!\Data_Forwarding_unit|Forward_MEM~3_combout  & ((\EX_MEM_Pipeline_Stage|Write_Data_MEM 
// [10])))

	.dataa(\MEM_WB_Pipeline_Stage|Read_Data_WB [10]),
	.datab(gnd),
	.datac(\EX_MEM_Pipeline_Stage|Write_Data_MEM [10]),
	.datad(\Data_Forwarding_unit|Forward_MEM~3_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[10]~10 .lut_mask = 16'hAAF0;
defparam \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y41_N15
dffeas \ID_Registers|register_rtl_1_bypass[33] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_1_bypass [33]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[33] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_1_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y40_N5
dffeas \MEM_Data_Memory|Data_Memory_rtl_0_bypass[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\EX_ALU|Mux26~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y38_N1
dffeas \MEM_Data_Memory|Data_Memory_rtl_0_bypass[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y38_N21
dffeas \MEM_Data_Memory|Data_Memory_rtl_0_bypass[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N0
cycloneive_lcell_comb \MEM_Data_Memory|Data_Memory~3 (
// Equation(s):
// \MEM_Data_Memory|Data_Memory~3_combout  = (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [10] & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [9] & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [12] $ (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [11])))) # 
// (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [10] & (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [9] & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [12] $ (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [11]))))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [10]),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [12]),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [11]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [9]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory~3_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory~3 .lut_mask = 16'h8241;
defparam \MEM_Data_Memory|Data_Memory~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N24
cycloneive_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[13]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[13]~feeder_combout  = \EX_MEM_Pipeline_Stage|ALU_Result_MEM [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [6]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[13]~feeder .lut_mask = 16'hFF00;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y37_N25
dffeas \MEM_Data_Memory|Data_Memory_rtl_0_bypass[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y37_N15
dffeas \MEM_Data_Memory|Data_Memory_rtl_0_bypass[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y37_N11
dffeas \MEM_Data_Memory|Data_Memory_rtl_0_bypass[16] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\EX_ALU|Mux24~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N14
cycloneive_lcell_comb \MEM_Data_Memory|Data_Memory~4 (
// Equation(s):
// \MEM_Data_Memory|Data_Memory~4_combout  = (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [14] & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [13] & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [15] $ (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [16])))) # 
// (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [14] & (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [13] & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [15] $ (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [16]))))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [14]),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [13]),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [15]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [16]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory~4_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory~4 .lut_mask = 16'h9009;
defparam \MEM_Data_Memory|Data_Memory~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y36_N21
dffeas \MEM_Data_Memory|Data_Memory_rtl_0_bypass[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_ALU|Mux30~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y37_N19
dffeas \MEM_Data_Memory|Data_Memory_rtl_0_bypass[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N16
cycloneive_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[3]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[3]~feeder_combout  = \EX_MEM_Pipeline_Stage|ALU_Result_MEM [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [1]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[3]~feeder .lut_mask = 16'hFF00;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y37_N17
dffeas \MEM_Data_Memory|Data_Memory_rtl_0_bypass[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N18
cycloneive_lcell_comb \MEM_Data_Memory|Data_Memory~1 (
// Equation(s):
// \MEM_Data_Memory|Data_Memory~1_combout  = (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [2] & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [1] & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [4] $ (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [3])))) # 
// (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [2] & (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [1] & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [4] $ (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [3]))))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [2]),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [4]),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [1]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [3]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory~1 .lut_mask = 16'h8421;
defparam \MEM_Data_Memory|Data_Memory~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N4
cycloneive_lcell_comb \MEM_Data_Memory|Data_Memory~5 (
// Equation(s):
// \MEM_Data_Memory|Data_Memory~5_combout  = (\MEM_Data_Memory|Data_Memory~2_combout  & (\MEM_Data_Memory|Data_Memory~3_combout  & (\MEM_Data_Memory|Data_Memory~4_combout  & \MEM_Data_Memory|Data_Memory~1_combout )))

	.dataa(\MEM_Data_Memory|Data_Memory~2_combout ),
	.datab(\MEM_Data_Memory|Data_Memory~3_combout ),
	.datac(\MEM_Data_Memory|Data_Memory~4_combout ),
	.datad(\MEM_Data_Memory|Data_Memory~1_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory~5_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory~5 .lut_mask = 16'h8000;
defparam \MEM_Data_Memory|Data_Memory~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y35_N9
dffeas \MEM_Data_Memory|Data_Memory_rtl_0_bypass[17] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N2
cycloneive_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[18]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[18]~feeder_combout  = \EX_ALU|Mux23~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\EX_ALU|Mux23~1_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[18]~feeder .lut_mask = 16'hFF00;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y35_N3
dffeas \MEM_Data_Memory|Data_Memory_rtl_0_bypass[18] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N8
cycloneive_lcell_comb \MEM_Data_Memory|Data_Memory~0 (
// Equation(s):
// \MEM_Data_Memory|Data_Memory~0_combout  = \MEM_Data_Memory|Data_Memory_rtl_0_bypass [17] $ (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [18])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [17]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [18]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory~0 .lut_mask = 16'h0FF0;
defparam \MEM_Data_Memory|Data_Memory~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N24
cycloneive_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[46]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[46]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[46]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[46]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[46]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y37_N25
dffeas \MEM_Data_Memory|Data_Memory_rtl_0_bypass[46] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[46]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [46]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[46] .is_wysiwyg = "true";
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[46] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N2
cycloneive_lcell_comb \MEM_Data_Memory|Read_Data_MEM~26 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~26_combout  = (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [46] & (((\MEM_Data_Memory|Data_Memory~0_combout ) # (!\MEM_Data_Memory|Data_Memory~5_combout )) # (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0])))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0]),
	.datab(\MEM_Data_Memory|Data_Memory~5_combout ),
	.datac(\MEM_Data_Memory|Data_Memory~0_combout ),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [46]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~26_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~26 .lut_mask = 16'hF700;
defparam \MEM_Data_Memory|Read_Data_MEM~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N28
cycloneive_lcell_comb \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[13]~13 (
// Equation(s):
// \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[13]~13_combout  = (\Data_Forwarding_unit|Forward_MEM~3_combout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [13]))) # (!\Data_Forwarding_unit|Forward_MEM~3_combout  & (\EX_MEM_Pipeline_Stage|Write_Data_MEM 
// [13]))

	.dataa(\EX_MEM_Pipeline_Stage|Write_Data_MEM [13]),
	.datab(gnd),
	.datac(\MEM_WB_Pipeline_Stage|Read_Data_WB [13]),
	.datad(\Data_Forwarding_unit|Forward_MEM~3_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[13]~13 .lut_mask = 16'hF0AA;
defparam \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y37_N13
dffeas \MEM_Data_Memory|Data_Memory_rtl_0_bypass[45] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [45]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[45] .is_wysiwyg = "true";
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N28
cycloneive_lcell_comb \ID_Registers|register_rtl_1_bypass[42]~feeder (
// Equation(s):
// \ID_Registers|register_rtl_1_bypass[42]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID_Registers|register_rtl_1_bypass[42]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[42]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|register_rtl_1_bypass[42]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y38_N29
dffeas \ID_Registers|register_rtl_1_bypass[42] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|register_rtl_1_bypass[42]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_1_bypass [42]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[42] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_1_bypass[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N18
cycloneive_lcell_comb \MEM_WB_Pipeline_Stage|ALU_Result_WB[15]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|ALU_Result_WB[15]~feeder_combout  = \EX_MEM_Pipeline_Stage|ALU_Result_MEM [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [15]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|ALU_Result_WB[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[15]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y38_N19
dffeas \MEM_WB_Pipeline_Stage|ALU_Result_WB[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\MEM_WB_Pipeline_Stage|ALU_Result_WB[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB_Pipeline_Stage|ALU_Result_WB [15]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[15] .is_wysiwyg = "true";
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N20
cycloneive_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[15]~15 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~q  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [15])) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~q  & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB [15])))

	.dataa(\MEM_WB_Pipeline_Stage|Read_Data_WB [15]),
	.datab(\MEM_WB_Pipeline_Stage|ALU_Result_WB [15]),
	.datac(gnd),
	.datad(\MEM_WB_Pipeline_Stage|MemtoReg_WB~q ),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[15]~15 .lut_mask = 16'hAACC;
defparam \WB_MemtoReg_Mux|Write_Data_WB[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y38_N7
dffeas \ID_Registers|register_rtl_1_bypass[41] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_1_bypass [41]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[41] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_1_bypass[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N0
cycloneive_lcell_comb \ID_Registers|register_rtl_1_bypass[40]~feeder (
// Equation(s):
// \ID_Registers|register_rtl_1_bypass[40]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID_Registers|register_rtl_1_bypass[40]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[40]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|register_rtl_1_bypass[40]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y41_N1
dffeas \ID_Registers|register_rtl_1_bypass[40] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|register_rtl_1_bypass[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_1_bypass [40]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[40] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_1_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N16
cycloneive_lcell_comb \Data_forwarding_mux_A|Mux15~0 (
// Equation(s):
// \Data_forwarding_mux_A|Mux15~0_combout  = (\Data_Forwarding_unit|Forward_C~0_combout  & ((\Data_Forwarding_unit|Equal4~2_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [16]))) # (!\Data_Forwarding_unit|Equal4~2_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_1_EX [16])))) # (!\Data_Forwarding_unit|Forward_C~0_combout  & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [16]))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [16]),
	.datab(\Data_Forwarding_unit|Forward_C~0_combout ),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [16]),
	.datad(\Data_Forwarding_unit|Equal4~2_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_A|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_A|Mux15~0 .lut_mask = 16'hE2AA;
defparam \Data_forwarding_mux_A|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N18
cycloneive_lcell_comb \Data_forwarding_mux_A|Mux15~1 (
// Equation(s):
// \Data_forwarding_mux_A|Mux15~1_combout  = (\Data_forwarding_mux_A|Mux31~1_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout )) # (!\Data_forwarding_mux_A|Mux31~1_combout  & ((\Data_forwarding_mux_A|Mux15~0_combout )))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout ),
	.datab(gnd),
	.datac(\Data_forwarding_mux_A|Mux31~1_combout ),
	.datad(\Data_forwarding_mux_A|Mux15~0_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_A|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_A|Mux15~1 .lut_mask = 16'hAFA0;
defparam \Data_forwarding_mux_A|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N30
cycloneive_lcell_comb \EX_ALU|Mux28~1 (
// Equation(s):
// \EX_ALU|Mux28~1_combout  = (\EX_ALU_Control|ALU_Control_EX[1]~3_combout  & ((\EX_ALU_Control|ALU_Control_EX[3]~6_combout ))) # (!\EX_ALU_Control|ALU_Control_EX[1]~3_combout  & (\EX_ALU_Control|ALU_Control_EX[0]~1_combout ))

	.dataa(\EX_ALU_Control|ALU_Control_EX[0]~1_combout ),
	.datab(gnd),
	.datac(\EX_ALU_Control|ALU_Control_EX[3]~6_combout ),
	.datad(\EX_ALU_Control|ALU_Control_EX[1]~3_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux28~1 .lut_mask = 16'hF0AA;
defparam \EX_ALU|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y41_N9
dffeas \ID_Registers|register_rtl_0_bypass[33] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_0_bypass [33]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[33] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_0_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N0
cycloneive_lcell_comb \Data_forwarding_mux_B|Mux14~1 (
// Equation(s):
// \Data_forwarding_mux_B|Mux14~1_combout  = (\Data_forwarding_mux_B|Mux31~1_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout ))) # (!\Data_forwarding_mux_B|Mux31~1_combout  & (\Data_forwarding_mux_B|Mux14~0_combout ))

	.dataa(\Data_forwarding_mux_B|Mux14~0_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout ),
	.datac(gnd),
	.datad(\Data_forwarding_mux_B|Mux31~1_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_B|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_B|Mux14~1 .lut_mask = 16'hCCAA;
defparam \Data_forwarding_mux_B|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y41_N20
cycloneive_lcell_comb \EX_MEM_Pipeline_Stage|Write_Data_MEM[17]~feeder (
// Equation(s):
// \EX_MEM_Pipeline_Stage|Write_Data_MEM[17]~feeder_combout  = \Data_forwarding_mux_B|Mux14~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data_forwarding_mux_B|Mux14~1_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Pipeline_Stage|Write_Data_MEM[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[17]~feeder .lut_mask = 16'hFF00;
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y41_N21
dffeas \EX_MEM_Pipeline_Stage|Write_Data_MEM[17] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\EX_MEM_Pipeline_Stage|Write_Data_MEM[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM_Pipeline_Stage|Write_Data_MEM [17]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[17] .is_wysiwyg = "true";
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y41_N12
cycloneive_lcell_comb \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[17]~17 (
// Equation(s):
// \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[17]~17_combout  = (\Data_Forwarding_unit|Forward_MEM~3_combout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [17])) # (!\Data_Forwarding_unit|Forward_MEM~3_combout  & ((\EX_MEM_Pipeline_Stage|Write_Data_MEM 
// [17])))

	.dataa(\MEM_WB_Pipeline_Stage|Read_Data_WB [17]),
	.datab(\EX_MEM_Pipeline_Stage|Write_Data_MEM [17]),
	.datac(\Data_Forwarding_unit|Forward_MEM~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[17]~17 .lut_mask = 16'hACAC;
defparam \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y41_N15
dffeas \MEM_Data_Memory|Data_Memory_rtl_0_bypass[53] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[17]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [53]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[53] .is_wysiwyg = "true";
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[53] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y38_N13
dffeas \ID_Registers|register_rtl_1_bypass[35] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_1_bypass [35]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[35] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_1_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N22
cycloneive_lcell_comb \MEM_Data_Memory|Read_Data_MEM[18] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [18] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~37_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [18])))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~37_combout ),
	.datab(gnd),
	.datac(\MEM_Data_Memory|Read_Data_MEM [18]),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [18]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[18] .lut_mask = 16'hAAF0;
defparam \MEM_Data_Memory|Read_Data_MEM[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y39_N15
dffeas \MEM_WB_Pipeline_Stage|Read_Data_WB[18] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MEM_Data_Memory|Read_Data_MEM [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB_Pipeline_Stage|Read_Data_WB [18]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[18] .is_wysiwyg = "true";
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N2
cycloneive_lcell_comb \Data_forwarding_mux_B|Mux12~1 (
// Equation(s):
// \Data_forwarding_mux_B|Mux12~1_combout  = (\Data_forwarding_mux_B|Mux31~1_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout ))) # (!\Data_forwarding_mux_B|Mux31~1_combout  & (\Data_forwarding_mux_B|Mux12~0_combout ))

	.dataa(\Data_forwarding_mux_B|Mux12~0_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout ),
	.datac(\Data_forwarding_mux_B|Mux31~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Data_forwarding_mux_B|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_B|Mux12~1 .lut_mask = 16'hCACA;
defparam \Data_forwarding_mux_B|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N30
cycloneive_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[19]~19 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[19]~19_combout  = (\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & (\ID_EX_Pipeline_Stage|Instruction_EX [15])) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & ((\Data_forwarding_mux_B|Mux12~1_combout )))

	.dataa(\ID_EX_Pipeline_Stage|ALUSrc_EX~q ),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.datac(gnd),
	.datad(\Data_forwarding_mux_B|Mux12~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[19]~19 .lut_mask = 16'hDD88;
defparam \EX_ALU_Mux|ALU_Data_2_EX[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N22
cycloneive_lcell_comb \Data_forwarding_mux_A|Mux12~0 (
// Equation(s):
// \Data_forwarding_mux_A|Mux12~0_combout  = (\Data_Forwarding_unit|Forward_C~0_combout  & ((\Data_Forwarding_unit|Equal4~2_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [19]))) # (!\Data_Forwarding_unit|Equal4~2_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_1_EX [19])))) # (!\Data_Forwarding_unit|Forward_C~0_combout  & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [19]))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [19]),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [19]),
	.datac(\Data_Forwarding_unit|Forward_C~0_combout ),
	.datad(\Data_Forwarding_unit|Equal4~2_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_A|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_A|Mux12~0 .lut_mask = 16'hCAAA;
defparam \Data_forwarding_mux_A|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N0
cycloneive_lcell_comb \Data_forwarding_mux_A|Mux12~1 (
// Equation(s):
// \Data_forwarding_mux_A|Mux12~1_combout  = (\Data_forwarding_mux_A|Mux31~1_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout )) # (!\Data_forwarding_mux_A|Mux31~1_combout  & ((\Data_forwarding_mux_A|Mux12~0_combout )))

	.dataa(gnd),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout ),
	.datac(\Data_forwarding_mux_A|Mux12~0_combout ),
	.datad(\Data_forwarding_mux_A|Mux31~1_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_A|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_A|Mux12~1 .lut_mask = 16'hCCF0;
defparam \Data_forwarding_mux_A|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N24
cycloneive_lcell_comb \ID_Registers|register_rtl_0_bypass[48]~feeder (
// Equation(s):
// \ID_Registers|register_rtl_0_bypass[48]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID_Registers|register_rtl_0_bypass[48]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[48]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|register_rtl_0_bypass[48]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y39_N25
dffeas \ID_Registers|register_rtl_0_bypass[48] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|register_rtl_0_bypass[48]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_0_bypass [48]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[48] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_0_bypass[48] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y39_N7
dffeas \ID_Registers|register_rtl_0_bypass[47] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_0_bypass [47]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[47] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_0_bypass[47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N8
cycloneive_lcell_comb \ID_Registers|register_rtl_1_bypass[52]~feeder (
// Equation(s):
// \ID_Registers|register_rtl_1_bypass[52]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID_Registers|register_rtl_1_bypass[52]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[52]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|register_rtl_1_bypass[52]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y40_N9
dffeas \ID_Registers|register_rtl_1_bypass[52] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|register_rtl_1_bypass[52]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_1_bypass [52]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[52] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_1_bypass[52] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y40_N7
dffeas \ID_Registers|register_rtl_1_bypass[51] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_1_bypass [51]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[51] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_1_bypass[51] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N14
cycloneive_lcell_comb \Data_forwarding_mux_B|Mux10~0 (
// Equation(s):
// \Data_forwarding_mux_B|Mux10~0_combout  = (\Data_Forwarding_unit|Equal8~2_combout  & ((\Data_Forwarding_unit|Forward_C~0_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [21]))) # (!\Data_Forwarding_unit|Forward_C~0_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_2_EX [21])))) # (!\Data_Forwarding_unit|Equal8~2_combout  & (\ID_EX_Pipeline_Stage|Read_Data_2_EX [21]))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_2_EX [21]),
	.datab(\Data_Forwarding_unit|Equal8~2_combout ),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [21]),
	.datad(\Data_Forwarding_unit|Forward_C~0_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_B|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_B|Mux10~0 .lut_mask = 16'hE2AA;
defparam \Data_forwarding_mux_B|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N0
cycloneive_lcell_comb \Data_forwarding_mux_B|Mux10~1 (
// Equation(s):
// \Data_forwarding_mux_B|Mux10~1_combout  = (\Data_forwarding_mux_B|Mux31~1_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout )) # (!\Data_forwarding_mux_B|Mux31~1_combout  & ((\Data_forwarding_mux_B|Mux10~0_combout )))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout ),
	.datab(gnd),
	.datac(\Data_forwarding_mux_B|Mux10~0_combout ),
	.datad(\Data_forwarding_mux_B|Mux31~1_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_B|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_B|Mux10~1 .lut_mask = 16'hAAF0;
defparam \Data_forwarding_mux_B|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N30
cycloneive_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[21]~21 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[21]~21_combout  = (\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & (\ID_EX_Pipeline_Stage|Instruction_EX [15])) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & ((\Data_forwarding_mux_B|Mux10~1_combout )))

	.dataa(\ID_EX_Pipeline_Stage|ALUSrc_EX~q ),
	.datab(gnd),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.datad(\Data_forwarding_mux_B|Mux10~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[21]~21 .lut_mask = 16'hF5A0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N4
cycloneive_lcell_comb \ID_Registers|register_rtl_0_bypass[54]~feeder (
// Equation(s):
// \ID_Registers|register_rtl_0_bypass[54]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID_Registers|register_rtl_0_bypass[54]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[54]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|register_rtl_0_bypass[54]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y36_N5
dffeas \ID_Registers|register_rtl_0_bypass[54] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|register_rtl_0_bypass[54]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_0_bypass [54]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[54] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_0_bypass[54] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y36_N13
dffeas \ID_Registers|register_rtl_0_bypass[53] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_0_bypass [53]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[53] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_0_bypass[53] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y40_N26
cycloneive_lcell_comb \Data_forwarding_mux_A|Mux9~0 (
// Equation(s):
// \Data_forwarding_mux_A|Mux9~0_combout  = (\Data_Forwarding_unit|Forward_C~0_combout  & ((\Data_Forwarding_unit|Equal4~2_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [22]))) # (!\Data_Forwarding_unit|Equal4~2_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_1_EX [22])))) # (!\Data_Forwarding_unit|Forward_C~0_combout  & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [22]))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [22]),
	.datab(\Data_Forwarding_unit|Forward_C~0_combout ),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [22]),
	.datad(\Data_Forwarding_unit|Equal4~2_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_A|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_A|Mux9~0 .lut_mask = 16'hE2AA;
defparam \Data_forwarding_mux_A|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y40_N2
cycloneive_lcell_comb \Data_forwarding_mux_A|Mux9~1 (
// Equation(s):
// \Data_forwarding_mux_A|Mux9~1_combout  = (\Data_forwarding_mux_A|Mux31~1_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout )) # (!\Data_forwarding_mux_A|Mux31~1_combout  & ((\Data_forwarding_mux_A|Mux9~0_combout )))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout ),
	.datab(gnd),
	.datac(\Data_forwarding_mux_A|Mux9~0_combout ),
	.datad(\Data_forwarding_mux_A|Mux31~1_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_A|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_A|Mux9~1 .lut_mask = 16'hAAF0;
defparam \Data_forwarding_mux_A|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y40_N8
cycloneive_lcell_comb \Data_forwarding_mux_B|Mux9~0 (
// Equation(s):
// \Data_forwarding_mux_B|Mux9~0_combout  = (\Data_Forwarding_unit|Forward_C~0_combout  & ((\Data_Forwarding_unit|Equal8~2_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [22]))) # (!\Data_Forwarding_unit|Equal8~2_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_2_EX [22])))) # (!\Data_Forwarding_unit|Forward_C~0_combout  & (\ID_EX_Pipeline_Stage|Read_Data_2_EX [22]))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_2_EX [22]),
	.datab(\Data_Forwarding_unit|Forward_C~0_combout ),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [22]),
	.datad(\Data_Forwarding_unit|Equal8~2_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_B|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_B|Mux9~0 .lut_mask = 16'hE2AA;
defparam \Data_forwarding_mux_B|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y40_N0
cycloneive_lcell_comb \Data_forwarding_mux_B|Mux9~1 (
// Equation(s):
// \Data_forwarding_mux_B|Mux9~1_combout  = (\Data_forwarding_mux_B|Mux31~1_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout )) # (!\Data_forwarding_mux_B|Mux31~1_combout  & ((\Data_forwarding_mux_B|Mux9~0_combout )))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout ),
	.datab(gnd),
	.datac(\Data_forwarding_mux_B|Mux9~0_combout ),
	.datad(\Data_forwarding_mux_B|Mux31~1_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_B|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_B|Mux9~1 .lut_mask = 16'hAAF0;
defparam \Data_forwarding_mux_B|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y40_N30
cycloneive_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[22]~22 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[22]~22_combout  = (\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & (\ID_EX_Pipeline_Stage|Instruction_EX [15])) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & ((\Data_forwarding_mux_B|Mux9~1_combout )))

	.dataa(gnd),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.datac(\ID_EX_Pipeline_Stage|ALUSrc_EX~q ),
	.datad(\Data_forwarding_mux_B|Mux9~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[22]~22 .lut_mask = 16'hCFC0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N8
cycloneive_lcell_comb \EX_ALU|Add0~63 (
// Equation(s):
// \EX_ALU|Add0~63_combout  = \EX_ALU_Control|ALU_Control_EX[2]~4_combout  $ (((\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & ((\ID_EX_Pipeline_Stage|Instruction_EX [15]))) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & (\Data_forwarding_mux_B|Mux11~1_combout ))))

	.dataa(\Data_forwarding_mux_B|Mux11~1_combout ),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.datac(\ID_EX_Pipeline_Stage|ALUSrc_EX~q ),
	.datad(\EX_ALU_Control|ALU_Control_EX[2]~4_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Add0~63_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~63 .lut_mask = 16'h35CA;
defparam \EX_ALU|Add0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N28
cycloneive_lcell_comb \EX_ALU|Add0~60 (
// Equation(s):
// \EX_ALU|Add0~60_combout  = \EX_ALU_Control|ALU_Control_EX[2]~4_combout  $ (((\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & (\ID_EX_Pipeline_Stage|Instruction_EX [15])) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & ((\Data_forwarding_mux_B|Mux12~1_combout )))))

	.dataa(\ID_EX_Pipeline_Stage|ALUSrc_EX~q ),
	.datab(\EX_ALU_Control|ALU_Control_EX[2]~4_combout ),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.datad(\Data_forwarding_mux_B|Mux12~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Add0~60_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~60 .lut_mask = 16'h396C;
defparam \EX_ALU|Add0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N6
cycloneive_lcell_comb \EX_ALU|Add0~57 (
// Equation(s):
// \EX_ALU|Add0~57_combout  = \EX_ALU_Control|ALU_Control_EX[2]~4_combout  $ (((\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & ((\ID_EX_Pipeline_Stage|Instruction_EX [15]))) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & (\Data_forwarding_mux_B|Mux13~1_combout ))))

	.dataa(\Data_forwarding_mux_B|Mux13~1_combout ),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.datac(\ID_EX_Pipeline_Stage|ALUSrc_EX~q ),
	.datad(\EX_ALU_Control|ALU_Control_EX[2]~4_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Add0~57_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~57 .lut_mask = 16'h35CA;
defparam \EX_ALU|Add0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N4
cycloneive_lcell_comb \EX_ALU|Add0~54 (
// Equation(s):
// \EX_ALU|Add0~54_combout  = \EX_ALU_Control|ALU_Control_EX[2]~4_combout  $ (((\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & (\ID_EX_Pipeline_Stage|Instruction_EX [15])) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & ((\Data_forwarding_mux_B|Mux14~1_combout )))))

	.dataa(\ID_EX_Pipeline_Stage|ALUSrc_EX~q ),
	.datab(\EX_ALU_Control|ALU_Control_EX[2]~4_combout ),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.datad(\Data_forwarding_mux_B|Mux14~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Add0~54_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~54 .lut_mask = 16'h396C;
defparam \EX_ALU|Add0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y38_N11
dffeas \ID_Registers|register_rtl_1_bypass[43] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_1_bypass [43]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[43] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_1_bypass[43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N2
cycloneive_lcell_comb \ID_Registers|register_rtl_1_bypass[58]~feeder (
// Equation(s):
// \ID_Registers|register_rtl_1_bypass[58]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID_Registers|register_rtl_1_bypass[58]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[58]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|register_rtl_1_bypass[58]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y36_N3
dffeas \ID_Registers|register_rtl_1_bypass[58] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|register_rtl_1_bypass[58]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_1_bypass [58]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[58] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_1_bypass[58] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y36_N19
dffeas \ID_Registers|register_rtl_1_bypass[57] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_1_bypass [57]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[57] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_1_bypass[57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N14
cycloneive_lcell_comb \Data_forwarding_mux_A|Mux7~0 (
// Equation(s):
// \Data_forwarding_mux_A|Mux7~0_combout  = (\Data_Forwarding_unit|Forward_C~0_combout  & ((\Data_Forwarding_unit|Equal4~2_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [24]))) # (!\Data_Forwarding_unit|Equal4~2_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_1_EX [24])))) # (!\Data_Forwarding_unit|Forward_C~0_combout  & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [24]))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [24]),
	.datab(\Data_Forwarding_unit|Forward_C~0_combout ),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [24]),
	.datad(\Data_Forwarding_unit|Equal4~2_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_A|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_A|Mux7~0 .lut_mask = 16'hE2AA;
defparam \Data_forwarding_mux_A|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N16
cycloneive_lcell_comb \Data_forwarding_mux_A|Mux7~1 (
// Equation(s):
// \Data_forwarding_mux_A|Mux7~1_combout  = (\Data_forwarding_mux_A|Mux31~1_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout )) # (!\Data_forwarding_mux_A|Mux31~1_combout  & ((\Data_forwarding_mux_A|Mux7~0_combout )))

	.dataa(gnd),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout ),
	.datac(\Data_forwarding_mux_A|Mux7~0_combout ),
	.datad(\Data_forwarding_mux_A|Mux31~1_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_A|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_A|Mux7~1 .lut_mask = 16'hCCF0;
defparam \Data_forwarding_mux_A|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N18
cycloneive_lcell_comb \Data_forwarding_mux_B|Mux7~0 (
// Equation(s):
// \Data_forwarding_mux_B|Mux7~0_combout  = (\Data_Forwarding_unit|Forward_C~0_combout  & ((\Data_Forwarding_unit|Equal8~2_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [24]))) # (!\Data_Forwarding_unit|Equal8~2_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_2_EX [24])))) # (!\Data_Forwarding_unit|Forward_C~0_combout  & (\ID_EX_Pipeline_Stage|Read_Data_2_EX [24]))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_2_EX [24]),
	.datab(\Data_Forwarding_unit|Forward_C~0_combout ),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [24]),
	.datad(\Data_Forwarding_unit|Equal8~2_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_B|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_B|Mux7~0 .lut_mask = 16'hE2AA;
defparam \Data_forwarding_mux_B|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N24
cycloneive_lcell_comb \Data_forwarding_mux_B|Mux7~1 (
// Equation(s):
// \Data_forwarding_mux_B|Mux7~1_combout  = (\Data_forwarding_mux_B|Mux31~1_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout ))) # (!\Data_forwarding_mux_B|Mux31~1_combout  & (\Data_forwarding_mux_B|Mux7~0_combout ))

	.dataa(gnd),
	.datab(\Data_forwarding_mux_B|Mux7~0_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout ),
	.datad(\Data_forwarding_mux_B|Mux31~1_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_B|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_B|Mux7~1 .lut_mask = 16'hF0CC;
defparam \Data_forwarding_mux_B|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N22
cycloneive_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[24]~24 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[24]~24_combout  = (\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & (\ID_EX_Pipeline_Stage|Instruction_EX [15])) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & ((\Data_forwarding_mux_B|Mux7~1_combout )))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.datab(\ID_EX_Pipeline_Stage|ALUSrc_EX~q ),
	.datac(gnd),
	.datad(\Data_forwarding_mux_B|Mux7~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[24]~24 .lut_mask = 16'hBB88;
defparam \EX_ALU_Mux|ALU_Data_2_EX[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N30
cycloneive_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[12]~12 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[12]~12_combout  = (\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & (\ID_EX_Pipeline_Stage|Instruction_EX [12])) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & ((\Data_forwarding_mux_B|Mux19~1_combout )))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [12]),
	.datab(\ID_EX_Pipeline_Stage|ALUSrc_EX~q ),
	.datac(gnd),
	.datad(\Data_forwarding_mux_B|Mux19~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[12]~12 .lut_mask = 16'hBB88;
defparam \EX_ALU_Mux|ALU_Data_2_EX[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N26
cycloneive_lcell_comb \Data_forwarding_mux_B|Mux18~0 (
// Equation(s):
// \Data_forwarding_mux_B|Mux18~0_combout  = (\Data_Forwarding_unit|Equal8~2_combout  & ((\Data_Forwarding_unit|Forward_C~0_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [13]))) # (!\Data_Forwarding_unit|Forward_C~0_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_2_EX [13])))) # (!\Data_Forwarding_unit|Equal8~2_combout  & (\ID_EX_Pipeline_Stage|Read_Data_2_EX [13]))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_2_EX [13]),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [13]),
	.datac(\Data_Forwarding_unit|Equal8~2_combout ),
	.datad(\Data_Forwarding_unit|Forward_C~0_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_B|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_B|Mux18~0 .lut_mask = 16'hCAAA;
defparam \Data_forwarding_mux_B|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N24
cycloneive_lcell_comb \Data_forwarding_mux_B|Mux18~1 (
// Equation(s):
// \Data_forwarding_mux_B|Mux18~1_combout  = (\Data_forwarding_mux_B|Mux31~1_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout )) # (!\Data_forwarding_mux_B|Mux31~1_combout  & ((\Data_forwarding_mux_B|Mux18~0_combout )))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout ),
	.datab(gnd),
	.datac(\Data_forwarding_mux_B|Mux18~0_combout ),
	.datad(\Data_forwarding_mux_B|Mux31~1_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_B|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_B|Mux18~1 .lut_mask = 16'hAAF0;
defparam \Data_forwarding_mux_B|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N2
cycloneive_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[13]~13 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[13]~13_combout  = (\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & (\ID_EX_Pipeline_Stage|Instruction_EX [13])) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & ((\Data_forwarding_mux_B|Mux18~1_combout )))

	.dataa(gnd),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [13]),
	.datac(\ID_EX_Pipeline_Stage|ALUSrc_EX~q ),
	.datad(\Data_forwarding_mux_B|Mux18~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[13]~13 .lut_mask = 16'hCFC0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N4
cycloneive_lcell_comb \EX_ALU|Add0~36 (
// Equation(s):
// \EX_ALU|Add0~36_combout  = \EX_ALU_Control|ALU_Control_EX[2]~4_combout  $ (((\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & ((\ID_EX_Pipeline_Stage|Instruction_EX [11]))) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & (\Data_forwarding_mux_B|Mux20~1_combout ))))

	.dataa(\Data_forwarding_mux_B|Mux20~1_combout ),
	.datab(\ID_EX_Pipeline_Stage|ALUSrc_EX~q ),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [11]),
	.datad(\EX_ALU_Control|ALU_Control_EX[2]~4_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Add0~36_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~36 .lut_mask = 16'h1DE2;
defparam \EX_ALU|Add0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N10
cycloneive_lcell_comb \EX_ALU|Add0~33 (
// Equation(s):
// \EX_ALU|Add0~33_combout  = \EX_ALU_Control|ALU_Control_EX[2]~4_combout  $ (((\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & ((\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [8]))) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & (\Data_forwarding_mux_B|Mux21~1_combout 
// ))))

	.dataa(\ID_EX_Pipeline_Stage|ALUSrc_EX~q ),
	.datab(\Data_forwarding_mux_B|Mux21~1_combout ),
	.datac(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [8]),
	.datad(\EX_ALU_Control|ALU_Control_EX[2]~4_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Add0~33_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~33 .lut_mask = 16'h1BE4;
defparam \EX_ALU|Add0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N28
cycloneive_lcell_comb \EX_ALU|Add0~19 (
// Equation(s):
// \EX_ALU|Add0~19_combout  = ((\Data_forwarding_mux_A|Mux26~1_combout  $ (\EX_ALU|Add0~18_combout  $ (!\EX_ALU|Add0~17 )))) # (GND)
// \EX_ALU|Add0~20  = CARRY((\Data_forwarding_mux_A|Mux26~1_combout  & ((\EX_ALU|Add0~18_combout ) # (!\EX_ALU|Add0~17 ))) # (!\Data_forwarding_mux_A|Mux26~1_combout  & (\EX_ALU|Add0~18_combout  & !\EX_ALU|Add0~17 )))

	.dataa(\Data_forwarding_mux_A|Mux26~1_combout ),
	.datab(\EX_ALU|Add0~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EX_ALU|Add0~17 ),
	.combout(\EX_ALU|Add0~19_combout ),
	.cout(\EX_ALU|Add0~20 ));
// synopsys translate_off
defparam \EX_ALU|Add0~19 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N30
cycloneive_lcell_comb \EX_ALU|Add0~22 (
// Equation(s):
// \EX_ALU|Add0~22_combout  = (\EX_ALU|Add0~21_combout  & ((\Data_forwarding_mux_A|Mux25~1_combout  & (\EX_ALU|Add0~20  & VCC)) # (!\Data_forwarding_mux_A|Mux25~1_combout  & (!\EX_ALU|Add0~20 )))) # (!\EX_ALU|Add0~21_combout  & 
// ((\Data_forwarding_mux_A|Mux25~1_combout  & (!\EX_ALU|Add0~20 )) # (!\Data_forwarding_mux_A|Mux25~1_combout  & ((\EX_ALU|Add0~20 ) # (GND)))))
// \EX_ALU|Add0~23  = CARRY((\EX_ALU|Add0~21_combout  & (!\Data_forwarding_mux_A|Mux25~1_combout  & !\EX_ALU|Add0~20 )) # (!\EX_ALU|Add0~21_combout  & ((!\EX_ALU|Add0~20 ) # (!\Data_forwarding_mux_A|Mux25~1_combout ))))

	.dataa(\EX_ALU|Add0~21_combout ),
	.datab(\Data_forwarding_mux_A|Mux25~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EX_ALU|Add0~20 ),
	.combout(\EX_ALU|Add0~22_combout ),
	.cout(\EX_ALU|Add0~23 ));
// synopsys translate_off
defparam \EX_ALU|Add0~22 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N0
cycloneive_lcell_comb \EX_ALU|Add0~25 (
// Equation(s):
// \EX_ALU|Add0~25_combout  = ((\EX_ALU|Add0~24_combout  $ (\Data_forwarding_mux_A|Mux24~1_combout  $ (!\EX_ALU|Add0~23 )))) # (GND)
// \EX_ALU|Add0~26  = CARRY((\EX_ALU|Add0~24_combout  & ((\Data_forwarding_mux_A|Mux24~1_combout ) # (!\EX_ALU|Add0~23 ))) # (!\EX_ALU|Add0~24_combout  & (\Data_forwarding_mux_A|Mux24~1_combout  & !\EX_ALU|Add0~23 )))

	.dataa(\EX_ALU|Add0~24_combout ),
	.datab(\Data_forwarding_mux_A|Mux24~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EX_ALU|Add0~23 ),
	.combout(\EX_ALU|Add0~25_combout ),
	.cout(\EX_ALU|Add0~26 ));
// synopsys translate_off
defparam \EX_ALU|Add0~25 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N2
cycloneive_lcell_comb \EX_ALU|Add0~28 (
// Equation(s):
// \EX_ALU|Add0~28_combout  = (\EX_ALU|Add0~27_combout  & ((\Data_forwarding_mux_A|Mux23~1_combout  & (\EX_ALU|Add0~26  & VCC)) # (!\Data_forwarding_mux_A|Mux23~1_combout  & (!\EX_ALU|Add0~26 )))) # (!\EX_ALU|Add0~27_combout  & 
// ((\Data_forwarding_mux_A|Mux23~1_combout  & (!\EX_ALU|Add0~26 )) # (!\Data_forwarding_mux_A|Mux23~1_combout  & ((\EX_ALU|Add0~26 ) # (GND)))))
// \EX_ALU|Add0~29  = CARRY((\EX_ALU|Add0~27_combout  & (!\Data_forwarding_mux_A|Mux23~1_combout  & !\EX_ALU|Add0~26 )) # (!\EX_ALU|Add0~27_combout  & ((!\EX_ALU|Add0~26 ) # (!\Data_forwarding_mux_A|Mux23~1_combout ))))

	.dataa(\EX_ALU|Add0~27_combout ),
	.datab(\Data_forwarding_mux_A|Mux23~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EX_ALU|Add0~26 ),
	.combout(\EX_ALU|Add0~28_combout ),
	.cout(\EX_ALU|Add0~29 ));
// synopsys translate_off
defparam \EX_ALU|Add0~28 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N4
cycloneive_lcell_comb \EX_ALU|Add0~31 (
// Equation(s):
// \EX_ALU|Add0~31_combout  = ((\EX_ALU|Add0~30_combout  $ (\Data_forwarding_mux_A|Mux22~1_combout  $ (!\EX_ALU|Add0~29 )))) # (GND)
// \EX_ALU|Add0~32  = CARRY((\EX_ALU|Add0~30_combout  & ((\Data_forwarding_mux_A|Mux22~1_combout ) # (!\EX_ALU|Add0~29 ))) # (!\EX_ALU|Add0~30_combout  & (\Data_forwarding_mux_A|Mux22~1_combout  & !\EX_ALU|Add0~29 )))

	.dataa(\EX_ALU|Add0~30_combout ),
	.datab(\Data_forwarding_mux_A|Mux22~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EX_ALU|Add0~29 ),
	.combout(\EX_ALU|Add0~31_combout ),
	.cout(\EX_ALU|Add0~32 ));
// synopsys translate_off
defparam \EX_ALU|Add0~31 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N12
cycloneive_lcell_comb \EX_ALU|Add0~43 (
// Equation(s):
// \EX_ALU|Add0~43_combout  = ((\EX_ALU|Add0~42_combout  $ (\Data_forwarding_mux_A|Mux18~1_combout  $ (!\EX_ALU|Add0~41 )))) # (GND)
// \EX_ALU|Add0~44  = CARRY((\EX_ALU|Add0~42_combout  & ((\Data_forwarding_mux_A|Mux18~1_combout ) # (!\EX_ALU|Add0~41 ))) # (!\EX_ALU|Add0~42_combout  & (\Data_forwarding_mux_A|Mux18~1_combout  & !\EX_ALU|Add0~41 )))

	.dataa(\EX_ALU|Add0~42_combout ),
	.datab(\Data_forwarding_mux_A|Mux18~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EX_ALU|Add0~41 ),
	.combout(\EX_ALU|Add0~43_combout ),
	.cout(\EX_ALU|Add0~44 ));
// synopsys translate_off
defparam \EX_ALU|Add0~43 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N14
cycloneive_lcell_comb \ID_Registers|register_rtl_0_bypass[40]~feeder (
// Equation(s):
// \ID_Registers|register_rtl_0_bypass[40]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID_Registers|register_rtl_0_bypass[40]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[40]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|register_rtl_0_bypass[40]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y39_N15
dffeas \ID_Registers|register_rtl_0_bypass[40] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|register_rtl_0_bypass[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_0_bypass [40]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[40] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_0_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y39_N5
dffeas \ID_Registers|register_rtl_0_bypass[39] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_0_bypass [39]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[39] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_0_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N4
cycloneive_lcell_comb \Data_forwarding_mux_B|Mux6~0 (
// Equation(s):
// \Data_forwarding_mux_B|Mux6~0_combout  = (\Data_Forwarding_unit|Forward_C~0_combout  & ((\Data_Forwarding_unit|Equal8~2_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [25]))) # (!\Data_Forwarding_unit|Equal8~2_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_2_EX [25])))) # (!\Data_Forwarding_unit|Forward_C~0_combout  & (\ID_EX_Pipeline_Stage|Read_Data_2_EX [25]))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_2_EX [25]),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [25]),
	.datac(\Data_Forwarding_unit|Forward_C~0_combout ),
	.datad(\Data_Forwarding_unit|Equal8~2_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_B|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_B|Mux6~0 .lut_mask = 16'hCAAA;
defparam \Data_forwarding_mux_B|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N2
cycloneive_lcell_comb \Data_forwarding_mux_B|Mux6~1 (
// Equation(s):
// \Data_forwarding_mux_B|Mux6~1_combout  = (\Data_forwarding_mux_B|Mux31~1_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout )) # (!\Data_forwarding_mux_B|Mux31~1_combout  & ((\Data_forwarding_mux_B|Mux6~0_combout )))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout ),
	.datab(gnd),
	.datac(\Data_forwarding_mux_B|Mux6~0_combout ),
	.datad(\Data_forwarding_mux_B|Mux31~1_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_B|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_B|Mux6~1 .lut_mask = 16'hAAF0;
defparam \Data_forwarding_mux_B|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N16
cycloneive_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[25]~25 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[25]~25_combout  = (\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & (\ID_EX_Pipeline_Stage|Instruction_EX [15])) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & ((\Data_forwarding_mux_B|Mux6~1_combout )))

	.dataa(gnd),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.datac(\ID_EX_Pipeline_Stage|ALUSrc_EX~q ),
	.datad(\Data_forwarding_mux_B|Mux6~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[25]~25 .lut_mask = 16'hCFC0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N30
cycloneive_lcell_comb \Data_forwarding_mux_A|Mux6~0 (
// Equation(s):
// \Data_forwarding_mux_A|Mux6~0_combout  = (\Data_Forwarding_unit|Forward_C~0_combout  & ((\Data_Forwarding_unit|Equal4~2_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [25]))) # (!\Data_Forwarding_unit|Equal4~2_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_1_EX [25])))) # (!\Data_Forwarding_unit|Forward_C~0_combout  & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [25]))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [25]),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [25]),
	.datac(\Data_Forwarding_unit|Forward_C~0_combout ),
	.datad(\Data_Forwarding_unit|Equal4~2_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_A|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_A|Mux6~0 .lut_mask = 16'hCAAA;
defparam \Data_forwarding_mux_A|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N28
cycloneive_lcell_comb \Data_forwarding_mux_A|Mux6~1 (
// Equation(s):
// \Data_forwarding_mux_A|Mux6~1_combout  = (\Data_forwarding_mux_A|Mux31~1_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout )) # (!\Data_forwarding_mux_A|Mux31~1_combout  & ((\Data_forwarding_mux_A|Mux6~0_combout )))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout ),
	.datab(gnd),
	.datac(\Data_forwarding_mux_A|Mux6~0_combout ),
	.datad(\Data_forwarding_mux_A|Mux31~1_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_A|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_A|Mux6~1 .lut_mask = 16'hAAF0;
defparam \Data_forwarding_mux_A|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N12
cycloneive_lcell_comb \Data_forwarding_mux_A|Mux11~0 (
// Equation(s):
// \Data_forwarding_mux_A|Mux11~0_combout  = (\Data_Forwarding_unit|Forward_C~0_combout  & ((\Data_Forwarding_unit|Equal4~2_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [20]))) # (!\Data_Forwarding_unit|Equal4~2_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_1_EX [20])))) # (!\Data_Forwarding_unit|Forward_C~0_combout  & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [20]))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [20]),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [20]),
	.datac(\Data_Forwarding_unit|Forward_C~0_combout ),
	.datad(\Data_Forwarding_unit|Equal4~2_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_A|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_A|Mux11~0 .lut_mask = 16'hCAAA;
defparam \Data_forwarding_mux_A|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N16
cycloneive_lcell_comb \Data_forwarding_mux_A|Mux11~1 (
// Equation(s):
// \Data_forwarding_mux_A|Mux11~1_combout  = (\Data_forwarding_mux_A|Mux31~1_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout )) # (!\Data_forwarding_mux_A|Mux31~1_combout  & ((\Data_forwarding_mux_A|Mux11~0_combout )))

	.dataa(gnd),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout ),
	.datac(\Data_forwarding_mux_A|Mux31~1_combout ),
	.datad(\Data_forwarding_mux_A|Mux11~0_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_A|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_A|Mux11~1 .lut_mask = 16'hCFC0;
defparam \Data_forwarding_mux_A|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N0
cycloneive_lcell_comb \ID_Registers|register_rtl_0_bypass[58]~feeder (
// Equation(s):
// \ID_Registers|register_rtl_0_bypass[58]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID_Registers|register_rtl_0_bypass[58]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[58]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|register_rtl_0_bypass[58]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y36_N1
dffeas \ID_Registers|register_rtl_0_bypass[58] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|register_rtl_0_bypass[58]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_0_bypass [58]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[58] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_0_bypass[58] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y36_N11
dffeas \ID_Registers|register_rtl_0_bypass[57] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_0_bypass [57]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[57] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_0_bypass[57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y40_N10
cycloneive_lcell_comb \Data_forwarding_mux_A|Mux5~0 (
// Equation(s):
// \Data_forwarding_mux_A|Mux5~0_combout  = (\Data_Forwarding_unit|Equal4~2_combout  & ((\Data_Forwarding_unit|Forward_C~0_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [26]))) # (!\Data_Forwarding_unit|Forward_C~0_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_1_EX [26])))) # (!\Data_Forwarding_unit|Equal4~2_combout  & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [26]))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [26]),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [26]),
	.datac(\Data_Forwarding_unit|Equal4~2_combout ),
	.datad(\Data_Forwarding_unit|Forward_C~0_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_A|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_A|Mux5~0 .lut_mask = 16'hCAAA;
defparam \Data_forwarding_mux_A|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y40_N20
cycloneive_lcell_comb \Data_forwarding_mux_A|Mux5~1 (
// Equation(s):
// \Data_forwarding_mux_A|Mux5~1_combout  = (\Data_forwarding_mux_A|Mux31~1_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout )) # (!\Data_forwarding_mux_A|Mux31~1_combout  & ((\Data_forwarding_mux_A|Mux5~0_combout )))

	.dataa(gnd),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout ),
	.datac(\Data_forwarding_mux_A|Mux31~1_combout ),
	.datad(\Data_forwarding_mux_A|Mux5~0_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_A|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_A|Mux5~1 .lut_mask = 16'hCFC0;
defparam \Data_forwarding_mux_A|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y42_N4
cycloneive_lcell_comb \EX_ALU|Add0~78 (
// Equation(s):
// \EX_ALU|Add0~78_combout  = \EX_ALU_Control|ALU_Control_EX[2]~4_combout  $ (((\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & (\ID_EX_Pipeline_Stage|Instruction_EX [15])) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & ((\Data_forwarding_mux_B|Mux6~1_combout )))))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.datab(\ID_EX_Pipeline_Stage|ALUSrc_EX~q ),
	.datac(\EX_ALU_Control|ALU_Control_EX[2]~4_combout ),
	.datad(\Data_forwarding_mux_B|Mux6~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Add0~78_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~78 .lut_mask = 16'h4B78;
defparam \EX_ALU|Add0~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N8
cycloneive_lcell_comb \EX_ALU|Add0~72 (
// Equation(s):
// \EX_ALU|Add0~72_combout  = \EX_ALU_Control|ALU_Control_EX[2]~4_combout  $ (((\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & (\ID_EX_Pipeline_Stage|Instruction_EX [15])) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & ((\Data_forwarding_mux_B|Mux8~1_combout )))))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.datab(\EX_ALU_Control|ALU_Control_EX[2]~4_combout ),
	.datac(\Data_forwarding_mux_B|Mux8~1_combout ),
	.datad(\ID_EX_Pipeline_Stage|ALUSrc_EX~q ),
	.cin(gnd),
	.combout(\EX_ALU|Add0~72_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~72 .lut_mask = 16'h663C;
defparam \EX_ALU|Add0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N30
cycloneive_lcell_comb \EX_ALU|Add0~70 (
// Equation(s):
// \EX_ALU|Add0~70_combout  = (\EX_ALU|Add0~69_combout  & ((\Data_forwarding_mux_A|Mux9~1_combout  & (\EX_ALU|Add0~68  & VCC)) # (!\Data_forwarding_mux_A|Mux9~1_combout  & (!\EX_ALU|Add0~68 )))) # (!\EX_ALU|Add0~69_combout  & 
// ((\Data_forwarding_mux_A|Mux9~1_combout  & (!\EX_ALU|Add0~68 )) # (!\Data_forwarding_mux_A|Mux9~1_combout  & ((\EX_ALU|Add0~68 ) # (GND)))))
// \EX_ALU|Add0~71  = CARRY((\EX_ALU|Add0~69_combout  & (!\Data_forwarding_mux_A|Mux9~1_combout  & !\EX_ALU|Add0~68 )) # (!\EX_ALU|Add0~69_combout  & ((!\EX_ALU|Add0~68 ) # (!\Data_forwarding_mux_A|Mux9~1_combout ))))

	.dataa(\EX_ALU|Add0~69_combout ),
	.datab(\Data_forwarding_mux_A|Mux9~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EX_ALU|Add0~68 ),
	.combout(\EX_ALU|Add0~70_combout ),
	.cout(\EX_ALU|Add0~71 ));
// synopsys translate_off
defparam \EX_ALU|Add0~70 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N0
cycloneive_lcell_comb \EX_ALU|Add0~73 (
// Equation(s):
// \EX_ALU|Add0~73_combout  = ((\Data_forwarding_mux_A|Mux8~1_combout  $ (\EX_ALU|Add0~72_combout  $ (!\EX_ALU|Add0~71 )))) # (GND)
// \EX_ALU|Add0~74  = CARRY((\Data_forwarding_mux_A|Mux8~1_combout  & ((\EX_ALU|Add0~72_combout ) # (!\EX_ALU|Add0~71 ))) # (!\Data_forwarding_mux_A|Mux8~1_combout  & (\EX_ALU|Add0~72_combout  & !\EX_ALU|Add0~71 )))

	.dataa(\Data_forwarding_mux_A|Mux8~1_combout ),
	.datab(\EX_ALU|Add0~72_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EX_ALU|Add0~71 ),
	.combout(\EX_ALU|Add0~73_combout ),
	.cout(\EX_ALU|Add0~74 ));
// synopsys translate_off
defparam \EX_ALU|Add0~73 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N6
cycloneive_lcell_comb \EX_ALU|Add0~82 (
// Equation(s):
// \EX_ALU|Add0~82_combout  = (\EX_ALU|Add0~81_combout  & ((\Data_forwarding_mux_A|Mux5~1_combout  & (\EX_ALU|Add0~80  & VCC)) # (!\Data_forwarding_mux_A|Mux5~1_combout  & (!\EX_ALU|Add0~80 )))) # (!\EX_ALU|Add0~81_combout  & 
// ((\Data_forwarding_mux_A|Mux5~1_combout  & (!\EX_ALU|Add0~80 )) # (!\Data_forwarding_mux_A|Mux5~1_combout  & ((\EX_ALU|Add0~80 ) # (GND)))))
// \EX_ALU|Add0~83  = CARRY((\EX_ALU|Add0~81_combout  & (!\Data_forwarding_mux_A|Mux5~1_combout  & !\EX_ALU|Add0~80 )) # (!\EX_ALU|Add0~81_combout  & ((!\EX_ALU|Add0~80 ) # (!\Data_forwarding_mux_A|Mux5~1_combout ))))

	.dataa(\EX_ALU|Add0~81_combout ),
	.datab(\Data_forwarding_mux_A|Mux5~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EX_ALU|Add0~80 ),
	.combout(\EX_ALU|Add0~82_combout ),
	.cout(\EX_ALU|Add0~83 ));
// synopsys translate_off
defparam \EX_ALU|Add0~82 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N26
cycloneive_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[74]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[74]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[74]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[74]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[74]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y39_N27
dffeas \MEM_Data_Memory|Data_Memory_rtl_0_bypass[74] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[74]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [74]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[74] .is_wysiwyg = "true";
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[74] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y39_N28
cycloneive_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[0]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[0]~feeder_combout  = \EX_MEM_Pipeline_Stage|MemWrite_MEM~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\EX_MEM_Pipeline_Stage|MemWrite_MEM~q ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[0]~feeder .lut_mask = 16'hFF00;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y39_N29
dffeas \MEM_Data_Memory|Data_Memory_rtl_0_bypass[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N28
cycloneive_lcell_comb \MEM_Data_Memory|Read_Data_MEM~54 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~54_combout  = (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [74] & ((\MEM_Data_Memory|Data_Memory~0_combout ) # ((!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0]) # (!\MEM_Data_Memory|Data_Memory~5_combout ))))

	.dataa(\MEM_Data_Memory|Data_Memory~0_combout ),
	.datab(\MEM_Data_Memory|Data_Memory~5_combout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [74]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~54_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~54 .lut_mask = 16'hB0F0;
defparam \MEM_Data_Memory|Read_Data_MEM~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N10
cycloneive_lcell_comb \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[18]~18 (
// Equation(s):
// \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[18]~18_combout  = (\Data_Forwarding_unit|Forward_MEM~3_combout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [18]))) # (!\Data_Forwarding_unit|Forward_MEM~3_combout  & (\EX_MEM_Pipeline_Stage|Write_Data_MEM 
// [18]))

	.dataa(\EX_MEM_Pipeline_Stage|Write_Data_MEM [18]),
	.datab(gnd),
	.datac(\Data_Forwarding_unit|Forward_MEM~3_combout ),
	.datad(\MEM_WB_Pipeline_Stage|Read_Data_WB [18]),
	.cin(gnd),
	.combout(\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[18]~18 .lut_mask = 16'hFA0A;
defparam \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y36_N3
dffeas \EX_MEM_Pipeline_Stage|Write_Data_MEM[19] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Data_forwarding_mux_B|Mux12~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM_Pipeline_Stage|Write_Data_MEM [19]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[19] .is_wysiwyg = "true";
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N18
cycloneive_lcell_comb \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[19]~19 (
// Equation(s):
// \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[19]~19_combout  = (\Data_Forwarding_unit|Forward_MEM~3_combout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [19])) # (!\Data_Forwarding_unit|Forward_MEM~3_combout  & ((\EX_MEM_Pipeline_Stage|Write_Data_MEM 
// [19])))

	.dataa(\MEM_WB_Pipeline_Stage|Read_Data_WB [19]),
	.datab(\Data_Forwarding_unit|Forward_MEM~3_combout ),
	.datac(gnd),
	.datad(\EX_MEM_Pipeline_Stage|Write_Data_MEM [19]),
	.cin(gnd),
	.combout(\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[19]~19 .lut_mask = 16'hBB88;
defparam \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N8
cycloneive_lcell_comb \MEM_Data_Memory|Read_Data_MEM[20] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [20] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~41_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [20])))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~41_combout ),
	.datab(gnd),
	.datac(\MEM_Data_Memory|Read_Data_MEM [20]),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [20]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[20] .lut_mask = 16'hAAF0;
defparam \MEM_Data_Memory|Read_Data_MEM[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y36_N27
dffeas \MEM_WB_Pipeline_Stage|Read_Data_WB[20] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MEM_Data_Memory|Read_Data_MEM [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB_Pipeline_Stage|Read_Data_WB [20]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[20] .is_wysiwyg = "true";
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y36_N1
dffeas \EX_MEM_Pipeline_Stage|Write_Data_MEM[20] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Data_forwarding_mux_B|Mux11~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM_Pipeline_Stage|Write_Data_MEM [20]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[20] .is_wysiwyg = "true";
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N24
cycloneive_lcell_comb \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[20]~20 (
// Equation(s):
// \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[20]~20_combout  = (\Data_Forwarding_unit|Forward_MEM~3_combout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [20])) # (!\Data_Forwarding_unit|Forward_MEM~3_combout  & ((\EX_MEM_Pipeline_Stage|Write_Data_MEM 
// [20])))

	.dataa(\Data_Forwarding_unit|Forward_MEM~3_combout ),
	.datab(gnd),
	.datac(\MEM_WB_Pipeline_Stage|Read_Data_WB [20]),
	.datad(\EX_MEM_Pipeline_Stage|Write_Data_MEM [20]),
	.cin(gnd),
	.combout(\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[20]~20 .lut_mask = 16'hF5A0;
defparam \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N0
cycloneive_lcell_comb \MEM_Data_Memory|Read_Data_MEM[21] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [21] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~43_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [21])))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~43_combout ),
	.datab(\MEM_Data_Memory|Read_Data_MEM [21]),
	.datac(gnd),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [21]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[21] .lut_mask = 16'hAACC;
defparam \MEM_Data_Memory|Read_Data_MEM[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y36_N7
dffeas \MEM_WB_Pipeline_Stage|Read_Data_WB[21] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MEM_Data_Memory|Read_Data_MEM [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB_Pipeline_Stage|Read_Data_WB [21]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[21] .is_wysiwyg = "true";
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N20
cycloneive_lcell_comb \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[21]~21 (
// Equation(s):
// \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[21]~21_combout  = (\Data_Forwarding_unit|Forward_MEM~3_combout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [21]))) # (!\Data_Forwarding_unit|Forward_MEM~3_combout  & (\EX_MEM_Pipeline_Stage|Write_Data_MEM 
// [21]))

	.dataa(\EX_MEM_Pipeline_Stage|Write_Data_MEM [21]),
	.datab(\Data_Forwarding_unit|Forward_MEM~3_combout ),
	.datac(gnd),
	.datad(\MEM_WB_Pipeline_Stage|Read_Data_WB [21]),
	.cin(gnd),
	.combout(\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[21]~21 .lut_mask = 16'hEE22;
defparam \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N2
cycloneive_lcell_comb \MEM_Data_Memory|Read_Data_MEM[22] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [22] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~45_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [22])))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~45_combout ),
	.datab(gnd),
	.datac(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.datad(\MEM_Data_Memory|Read_Data_MEM [22]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [22]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[22] .lut_mask = 16'hAFA0;
defparam \MEM_Data_Memory|Read_Data_MEM[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y40_N15
dffeas \MEM_WB_Pipeline_Stage|Read_Data_WB[22] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MEM_Data_Memory|Read_Data_MEM [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB_Pipeline_Stage|Read_Data_WB [22]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[22] .is_wysiwyg = "true";
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N24
cycloneive_lcell_comb \EX_MEM_Pipeline_Stage|Write_Data_MEM[22]~feeder (
// Equation(s):
// \EX_MEM_Pipeline_Stage|Write_Data_MEM[22]~feeder_combout  = \Data_forwarding_mux_B|Mux9~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data_forwarding_mux_B|Mux9~1_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Pipeline_Stage|Write_Data_MEM[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[22]~feeder .lut_mask = 16'hFF00;
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y40_N25
dffeas \EX_MEM_Pipeline_Stage|Write_Data_MEM[22] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\EX_MEM_Pipeline_Stage|Write_Data_MEM[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM_Pipeline_Stage|Write_Data_MEM [22]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[22] .is_wysiwyg = "true";
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N8
cycloneive_lcell_comb \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[22]~22 (
// Equation(s):
// \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[22]~22_combout  = (\Data_Forwarding_unit|Forward_MEM~3_combout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [22])) # (!\Data_Forwarding_unit|Forward_MEM~3_combout  & ((\EX_MEM_Pipeline_Stage|Write_Data_MEM 
// [22])))

	.dataa(\Data_Forwarding_unit|Forward_MEM~3_combout ),
	.datab(gnd),
	.datac(\MEM_WB_Pipeline_Stage|Read_Data_WB [22]),
	.datad(\EX_MEM_Pipeline_Stage|Write_Data_MEM [22]),
	.cin(gnd),
	.combout(\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[22]~22 .lut_mask = 16'hF5A0;
defparam \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y41_N2
cycloneive_lcell_comb \EX_MEM_Pipeline_Stage|Write_Data_MEM[23]~feeder (
// Equation(s):
// \EX_MEM_Pipeline_Stage|Write_Data_MEM[23]~feeder_combout  = \Data_forwarding_mux_B|Mux8~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data_forwarding_mux_B|Mux8~1_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Pipeline_Stage|Write_Data_MEM[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[23]~feeder .lut_mask = 16'hFF00;
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y41_N3
dffeas \EX_MEM_Pipeline_Stage|Write_Data_MEM[23] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\EX_MEM_Pipeline_Stage|Write_Data_MEM[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM_Pipeline_Stage|Write_Data_MEM [23]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[23] .is_wysiwyg = "true";
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y41_N22
cycloneive_lcell_comb \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[23]~23 (
// Equation(s):
// \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[23]~23_combout  = (\Data_Forwarding_unit|Forward_MEM~3_combout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [23])) # (!\Data_Forwarding_unit|Forward_MEM~3_combout  & ((\EX_MEM_Pipeline_Stage|Write_Data_MEM 
// [23])))

	.dataa(\MEM_WB_Pipeline_Stage|Read_Data_WB [23]),
	.datab(\EX_MEM_Pipeline_Stage|Write_Data_MEM [23]),
	.datac(gnd),
	.datad(\Data_Forwarding_unit|Forward_MEM~3_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[23]~23 .lut_mask = 16'hAACC;
defparam \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N30
cycloneive_lcell_comb \MEM_Data_Memory|Read_Data_MEM[24] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [24] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~49_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [24])))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~49_combout ),
	.datab(gnd),
	.datac(\MEM_Data_Memory|Read_Data_MEM [24]),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [24]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[24] .lut_mask = 16'hAAF0;
defparam \MEM_Data_Memory|Read_Data_MEM[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y41_N23
dffeas \MEM_WB_Pipeline_Stage|Read_Data_WB[24] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MEM_Data_Memory|Read_Data_MEM [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB_Pipeline_Stage|Read_Data_WB [24]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[24] .is_wysiwyg = "true";
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y41_N0
cycloneive_lcell_comb \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[24]~24 (
// Equation(s):
// \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[24]~24_combout  = (\Data_Forwarding_unit|Forward_MEM~3_combout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [24]))) # (!\Data_Forwarding_unit|Forward_MEM~3_combout  & (\EX_MEM_Pipeline_Stage|Write_Data_MEM 
// [24]))

	.dataa(\EX_MEM_Pipeline_Stage|Write_Data_MEM [24]),
	.datab(gnd),
	.datac(\Data_Forwarding_unit|Forward_MEM~3_combout ),
	.datad(\MEM_WB_Pipeline_Stage|Read_Data_WB [24]),
	.cin(gnd),
	.combout(\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[24]~24 .lut_mask = 16'hFA0A;
defparam \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y39_N3
dffeas \MEM_Data_Memory|Data_Memory_rtl_0_bypass[69] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[25]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [69]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[69] .is_wysiwyg = "true";
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[69] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y40_N28
cycloneive_lcell_comb \ID_Registers|Read_Data_2_ID[26]~55 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[26]~55_combout  = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & (\ID_Registers|Read_Data_2_ID[26]~54_combout )) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & 
// ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout ))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & (\ID_Registers|Read_Data_2_ID[26]~54_combout ))))

	.dataa(\ID_Registers|Read_Data_2_ID[26]~54_combout ),
	.datab(\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout ),
	.datad(\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[26]~55_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[26]~55 .lut_mask = 16'hB8AA;
defparam \ID_Registers|Read_Data_2_ID[26]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y40_N29
dffeas \ID_EX_Pipeline_Stage|Read_Data_2_EX[26] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|Read_Data_2_ID[26]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Read_Data_2_EX [26]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[26] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y40_N22
cycloneive_lcell_comb \Data_forwarding_mux_B|Mux5~0 (
// Equation(s):
// \Data_forwarding_mux_B|Mux5~0_combout  = (\Data_Forwarding_unit|Equal8~2_combout  & ((\Data_Forwarding_unit|Forward_C~0_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [26])) # (!\Data_Forwarding_unit|Forward_C~0_combout  & 
// ((\ID_EX_Pipeline_Stage|Read_Data_2_EX [26]))))) # (!\Data_Forwarding_unit|Equal8~2_combout  & (((\ID_EX_Pipeline_Stage|Read_Data_2_EX [26]))))

	.dataa(\Data_Forwarding_unit|Equal8~2_combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [26]),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_2_EX [26]),
	.datad(\Data_Forwarding_unit|Forward_C~0_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_B|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_B|Mux5~0 .lut_mask = 16'hD8F0;
defparam \Data_forwarding_mux_B|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y40_N16
cycloneive_lcell_comb \Data_forwarding_mux_B|Mux5~1 (
// Equation(s):
// \Data_forwarding_mux_B|Mux5~1_combout  = (\Data_forwarding_mux_B|Mux31~1_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout )) # (!\Data_forwarding_mux_B|Mux31~1_combout  & ((\Data_forwarding_mux_B|Mux5~0_combout )))

	.dataa(gnd),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout ),
	.datac(\Data_forwarding_mux_B|Mux5~0_combout ),
	.datad(\Data_forwarding_mux_B|Mux31~1_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_B|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_B|Mux5~1 .lut_mask = 16'hCCF0;
defparam \Data_forwarding_mux_B|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y40_N17
dffeas \EX_MEM_Pipeline_Stage|Write_Data_MEM[26] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Data_forwarding_mux_B|Mux5~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM_Pipeline_Stage|Write_Data_MEM [26]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[26] .is_wysiwyg = "true";
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y39_N1
dffeas \MEM_Data_Memory|Data_Memory_rtl_0_bypass[71] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[26]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [71]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[71] .is_wysiwyg = "true";
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[71] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N14
cycloneive_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[72]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[72]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[72]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[72]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[72]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y39_N15
dffeas \MEM_Data_Memory|Data_Memory_rtl_0_bypass[72] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[72]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [72]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[72] .is_wysiwyg = "true";
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[72] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N16
cycloneive_lcell_comb \MEM_Data_Memory|Read_Data_MEM~52 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~52_combout  = (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [72] & ((\MEM_Data_Memory|Data_Memory~0_combout ) # ((!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0]) # (!\MEM_Data_Memory|Data_Memory~5_combout ))))

	.dataa(\MEM_Data_Memory|Data_Memory~0_combout ),
	.datab(\MEM_Data_Memory|Data_Memory~5_combout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [72]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~52_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~52 .lut_mask = 16'hB0F0;
defparam \MEM_Data_Memory|Read_Data_MEM~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N0
cycloneive_lcell_comb \MEM_Data_Memory|Read_Data_MEM~53 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~53_combout  = (!\MEM_Data_Memory|always0~10_combout  & ((\MEM_Data_Memory|Read_Data_MEM~52_combout  & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a26 )) # (!\MEM_Data_Memory|Read_Data_MEM~52_combout  & 
// ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [71])))))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a26 ),
	.datab(\MEM_Data_Memory|always0~10_combout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [71]),
	.datad(\MEM_Data_Memory|Read_Data_MEM~52_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~53_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~53 .lut_mask = 16'h2230;
defparam \MEM_Data_Memory|Read_Data_MEM~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y40_N2
cycloneive_lcell_comb \MEM_Data_Memory|Read_Data_MEM[26] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [26] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~53_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [26])))

	.dataa(gnd),
	.datab(\MEM_Data_Memory|Read_Data_MEM~53_combout ),
	.datac(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.datad(\MEM_Data_Memory|Read_Data_MEM [26]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [26]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[26] .lut_mask = 16'hCFC0;
defparam \MEM_Data_Memory|Read_Data_MEM[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y40_N9
dffeas \MEM_WB_Pipeline_Stage|Read_Data_WB[26] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MEM_Data_Memory|Read_Data_MEM [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB_Pipeline_Stage|Read_Data_WB [26]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[26] .is_wysiwyg = "true";
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N22
cycloneive_lcell_comb \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[26]~26 (
// Equation(s):
// \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[26]~26_combout  = (\Data_Forwarding_unit|Forward_MEM~3_combout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [26]))) # (!\Data_Forwarding_unit|Forward_MEM~3_combout  & (\EX_MEM_Pipeline_Stage|Write_Data_MEM 
// [26]))

	.dataa(\Data_Forwarding_unit|Forward_MEM~3_combout ),
	.datab(gnd),
	.datac(\EX_MEM_Pipeline_Stage|Write_Data_MEM [26]),
	.datad(\MEM_WB_Pipeline_Stage|Read_Data_WB [26]),
	.cin(gnd),
	.combout(\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[26]~26 .lut_mask = 16'hFA50;
defparam \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N4
cycloneive_lcell_comb \ID_Registers|register_rtl_1_bypass[66]~feeder (
// Equation(s):
// \ID_Registers|register_rtl_1_bypass[66]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID_Registers|register_rtl_1_bypass[66]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[66]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|register_rtl_1_bypass[66]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y37_N5
dffeas \ID_Registers|register_rtl_1_bypass[66] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|register_rtl_1_bypass[66]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_1_bypass [66]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[66] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_1_bypass[66] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y37_N3
dffeas \ID_Registers|register_rtl_1_bypass[65] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_1_bypass [65]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[65] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_1_bypass[65] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N2
cycloneive_lcell_comb \Data_forwarding_mux_B|Mux3~1 (
// Equation(s):
// \Data_forwarding_mux_B|Mux3~1_combout  = (\Data_forwarding_mux_B|Mux31~1_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout ))) # (!\Data_forwarding_mux_B|Mux31~1_combout  & (\Data_forwarding_mux_B|Mux3~0_combout ))

	.dataa(\Data_forwarding_mux_B|Mux3~0_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout ),
	.datac(\Data_forwarding_mux_B|Mux31~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Data_forwarding_mux_B|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_B|Mux3~1 .lut_mask = 16'hCACA;
defparam \Data_forwarding_mux_B|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y38_N3
dffeas \EX_MEM_Pipeline_Stage|Write_Data_MEM[28] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Data_forwarding_mux_B|Mux3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM_Pipeline_Stage|Write_Data_MEM [28]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[28] .is_wysiwyg = "true";
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N4
cycloneive_lcell_comb \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[28]~28 (
// Equation(s):
// \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[28]~28_combout  = (\Data_Forwarding_unit|Forward_MEM~3_combout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [28])) # (!\Data_Forwarding_unit|Forward_MEM~3_combout  & ((\EX_MEM_Pipeline_Stage|Write_Data_MEM 
// [28])))

	.dataa(\Data_Forwarding_unit|Forward_MEM~3_combout ),
	.datab(gnd),
	.datac(\MEM_WB_Pipeline_Stage|Read_Data_WB [28]),
	.datad(\EX_MEM_Pipeline_Stage|Write_Data_MEM [28]),
	.cin(gnd),
	.combout(\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[28]~28 .lut_mask = 16'hF5A0;
defparam \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y39_N21
dffeas \MEM_Data_Memory|Data_Memory_rtl_0_bypass[75] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[28]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [75]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[75] .is_wysiwyg = "true";
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[75] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N30
cycloneive_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[76]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[76]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[76]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[76]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[76]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y39_N31
dffeas \MEM_Data_Memory|Data_Memory_rtl_0_bypass[76] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[76]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [76]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[76] .is_wysiwyg = "true";
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[76] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N12
cycloneive_lcell_comb \MEM_Data_Memory|Read_Data_MEM~56 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~56_combout  = (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [76] & ((\MEM_Data_Memory|Data_Memory~0_combout ) # ((!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0]) # (!\MEM_Data_Memory|Data_Memory~5_combout ))))

	.dataa(\MEM_Data_Memory|Data_Memory~0_combout ),
	.datab(\MEM_Data_Memory|Data_Memory~5_combout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [76]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~56_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~56 .lut_mask = 16'hB0F0;
defparam \MEM_Data_Memory|Read_Data_MEM~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N20
cycloneive_lcell_comb \MEM_Data_Memory|Read_Data_MEM~57 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~57_combout  = (!\MEM_Data_Memory|always0~10_combout  & ((\MEM_Data_Memory|Read_Data_MEM~56_combout  & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a28 )) # (!\MEM_Data_Memory|Read_Data_MEM~56_combout  & 
// ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [75])))))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a28 ),
	.datab(\MEM_Data_Memory|always0~10_combout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [75]),
	.datad(\MEM_Data_Memory|Read_Data_MEM~56_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~57_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~57 .lut_mask = 16'h2230;
defparam \MEM_Data_Memory|Read_Data_MEM~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N6
cycloneive_lcell_comb \MEM_Data_Memory|Read_Data_MEM[28] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [28] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~57_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [28])))

	.dataa(gnd),
	.datab(\MEM_Data_Memory|Read_Data_MEM~57_combout ),
	.datac(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.datad(\MEM_Data_Memory|Read_Data_MEM [28]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [28]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[28] .lut_mask = 16'hCFC0;
defparam \MEM_Data_Memory|Read_Data_MEM[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y38_N29
dffeas \MEM_WB_Pipeline_Stage|Read_Data_WB[28] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MEM_Data_Memory|Read_Data_MEM [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB_Pipeline_Stage|Read_Data_WB [28]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[28] .is_wysiwyg = "true";
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N28
cycloneive_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[28]~28 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~q  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [28]))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~q  & (\MEM_WB_Pipeline_Stage|ALU_Result_WB [28]))

	.dataa(\MEM_WB_Pipeline_Stage|ALU_Result_WB [28]),
	.datab(gnd),
	.datac(\MEM_WB_Pipeline_Stage|Read_Data_WB [28]),
	.datad(\MEM_WB_Pipeline_Stage|MemtoReg_WB~q ),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[28]~28 .lut_mask = 16'hF0AA;
defparam \WB_MemtoReg_Mux|Write_Data_WB[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N10
cycloneive_lcell_comb \Data_forwarding_mux_B|Mux2~0 (
// Equation(s):
// \Data_forwarding_mux_B|Mux2~0_combout  = (\Data_Forwarding_unit|Forward_C~0_combout  & ((\Data_Forwarding_unit|Equal8~2_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [29]))) # (!\Data_Forwarding_unit|Equal8~2_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_2_EX [29])))) # (!\Data_Forwarding_unit|Forward_C~0_combout  & (\ID_EX_Pipeline_Stage|Read_Data_2_EX [29]))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_2_EX [29]),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [29]),
	.datac(\Data_Forwarding_unit|Forward_C~0_combout ),
	.datad(\Data_Forwarding_unit|Equal8~2_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_B|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_B|Mux2~0 .lut_mask = 16'hCAAA;
defparam \Data_forwarding_mux_B|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N28
cycloneive_lcell_comb \Data_forwarding_mux_B|Mux2~1 (
// Equation(s):
// \Data_forwarding_mux_B|Mux2~1_combout  = (\Data_forwarding_mux_B|Mux31~1_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout )) # (!\Data_forwarding_mux_B|Mux31~1_combout  & ((\Data_forwarding_mux_B|Mux2~0_combout )))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout ),
	.datab(gnd),
	.datac(\Data_forwarding_mux_B|Mux31~1_combout ),
	.datad(\Data_forwarding_mux_B|Mux2~0_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_B|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_B|Mux2~1 .lut_mask = 16'hAFA0;
defparam \Data_forwarding_mux_B|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N18
cycloneive_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[29]~29 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[29]~29_combout  = (\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & (\ID_EX_Pipeline_Stage|Instruction_EX [15])) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & ((\Data_forwarding_mux_B|Mux2~1_combout )))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.datab(\ID_EX_Pipeline_Stage|ALUSrc_EX~q ),
	.datac(gnd),
	.datad(\Data_forwarding_mux_B|Mux2~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[29]~29 .lut_mask = 16'hBB88;
defparam \EX_ALU_Mux|ALU_Data_2_EX[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N20
cycloneive_lcell_comb \Data_forwarding_mux_A|Mux2~0 (
// Equation(s):
// \Data_forwarding_mux_A|Mux2~0_combout  = (\Data_Forwarding_unit|Forward_C~0_combout  & ((\Data_Forwarding_unit|Equal4~2_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [29]))) # (!\Data_Forwarding_unit|Equal4~2_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_1_EX [29])))) # (!\Data_Forwarding_unit|Forward_C~0_combout  & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [29]))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [29]),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [29]),
	.datac(\Data_Forwarding_unit|Forward_C~0_combout ),
	.datad(\Data_Forwarding_unit|Equal4~2_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_A|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_A|Mux2~0 .lut_mask = 16'hCAAA;
defparam \Data_forwarding_mux_A|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N30
cycloneive_lcell_comb \Data_forwarding_mux_A|Mux2~1 (
// Equation(s):
// \Data_forwarding_mux_A|Mux2~1_combout  = (\Data_forwarding_mux_A|Mux31~1_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout )) # (!\Data_forwarding_mux_A|Mux31~1_combout  & ((\Data_forwarding_mux_A|Mux2~0_combout )))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout ),
	.datab(gnd),
	.datac(\Data_forwarding_mux_A|Mux31~1_combout ),
	.datad(\Data_forwarding_mux_A|Mux2~0_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_A|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_A|Mux2~1 .lut_mask = 16'hAFA0;
defparam \Data_forwarding_mux_A|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N16
cycloneive_lcell_comb \EX_ALU|Add0~90 (
// Equation(s):
// \EX_ALU|Add0~90_combout  = \EX_ALU_Control|ALU_Control_EX[2]~4_combout  $ (((\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & ((\ID_EX_Pipeline_Stage|Instruction_EX [15]))) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & (\Data_forwarding_mux_B|Mux2~1_combout ))))

	.dataa(\ID_EX_Pipeline_Stage|ALUSrc_EX~q ),
	.datab(\Data_forwarding_mux_B|Mux2~1_combout ),
	.datac(\EX_ALU_Control|ALU_Control_EX[2]~4_combout ),
	.datad(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.cin(gnd),
	.combout(\EX_ALU|Add0~90_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~90 .lut_mask = 16'h1EB4;
defparam \EX_ALU|Add0~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N30
cycloneive_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[28]~28 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[28]~28_combout  = (\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & (\ID_EX_Pipeline_Stage|Instruction_EX [15])) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & ((\Data_forwarding_mux_B|Mux3~1_combout )))

	.dataa(\ID_EX_Pipeline_Stage|ALUSrc_EX~q ),
	.datab(gnd),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.datad(\Data_forwarding_mux_B|Mux3~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[28]~28 .lut_mask = 16'hF5A0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N8
cycloneive_lcell_comb \EX_ALU|Add0~85 (
// Equation(s):
// \EX_ALU|Add0~85_combout  = ((\EX_ALU|Add0~84_combout  $ (\Data_forwarding_mux_A|Mux4~1_combout  $ (!\EX_ALU|Add0~83 )))) # (GND)
// \EX_ALU|Add0~86  = CARRY((\EX_ALU|Add0~84_combout  & ((\Data_forwarding_mux_A|Mux4~1_combout ) # (!\EX_ALU|Add0~83 ))) # (!\EX_ALU|Add0~84_combout  & (\Data_forwarding_mux_A|Mux4~1_combout  & !\EX_ALU|Add0~83 )))

	.dataa(\EX_ALU|Add0~84_combout ),
	.datab(\Data_forwarding_mux_A|Mux4~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EX_ALU|Add0~83 ),
	.combout(\EX_ALU|Add0~85_combout ),
	.cout(\EX_ALU|Add0~86 ));
// synopsys translate_off
defparam \EX_ALU|Add0~85 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N10
cycloneive_lcell_comb \EX_ALU|Add0~88 (
// Equation(s):
// \EX_ALU|Add0~88_combout  = (\EX_ALU|Add0~87_combout  & ((\Data_forwarding_mux_A|Mux3~1_combout  & (\EX_ALU|Add0~86  & VCC)) # (!\Data_forwarding_mux_A|Mux3~1_combout  & (!\EX_ALU|Add0~86 )))) # (!\EX_ALU|Add0~87_combout  & 
// ((\Data_forwarding_mux_A|Mux3~1_combout  & (!\EX_ALU|Add0~86 )) # (!\Data_forwarding_mux_A|Mux3~1_combout  & ((\EX_ALU|Add0~86 ) # (GND)))))
// \EX_ALU|Add0~89  = CARRY((\EX_ALU|Add0~87_combout  & (!\Data_forwarding_mux_A|Mux3~1_combout  & !\EX_ALU|Add0~86 )) # (!\EX_ALU|Add0~87_combout  & ((!\EX_ALU|Add0~86 ) # (!\Data_forwarding_mux_A|Mux3~1_combout ))))

	.dataa(\EX_ALU|Add0~87_combout ),
	.datab(\Data_forwarding_mux_A|Mux3~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EX_ALU|Add0~86 ),
	.combout(\EX_ALU|Add0~88_combout ),
	.cout(\EX_ALU|Add0~89 ));
// synopsys translate_off
defparam \EX_ALU|Add0~88 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N28
cycloneive_lcell_comb \Data_forwarding_mux_B|Mux1~1 (
// Equation(s):
// \Data_forwarding_mux_B|Mux1~1_combout  = (\Data_forwarding_mux_B|Mux31~1_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout ))) # (!\Data_forwarding_mux_B|Mux31~1_combout  & (\Data_forwarding_mux_B|Mux1~0_combout ))

	.dataa(\Data_forwarding_mux_B|Mux1~0_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout ),
	.datac(gnd),
	.datad(\Data_forwarding_mux_B|Mux31~1_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_B|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_B|Mux1~1 .lut_mask = 16'hCCAA;
defparam \Data_forwarding_mux_B|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N14
cycloneive_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[30]~30 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[30]~30_combout  = (\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & (\ID_EX_Pipeline_Stage|Instruction_EX [15])) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & ((\Data_forwarding_mux_B|Mux1~1_combout )))

	.dataa(gnd),
	.datab(\ID_EX_Pipeline_Stage|ALUSrc_EX~q ),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.datad(\Data_forwarding_mux_B|Mux1~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[30]~30 .lut_mask = 16'hF3C0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N12
cycloneive_lcell_comb \EX_ALU|Add0~91 (
// Equation(s):
// \EX_ALU|Add0~91_combout  = ((\Data_forwarding_mux_A|Mux2~1_combout  $ (\EX_ALU|Add0~90_combout  $ (!\EX_ALU|Add0~89 )))) # (GND)
// \EX_ALU|Add0~92  = CARRY((\Data_forwarding_mux_A|Mux2~1_combout  & ((\EX_ALU|Add0~90_combout ) # (!\EX_ALU|Add0~89 ))) # (!\Data_forwarding_mux_A|Mux2~1_combout  & (\EX_ALU|Add0~90_combout  & !\EX_ALU|Add0~89 )))

	.dataa(\Data_forwarding_mux_A|Mux2~1_combout ),
	.datab(\EX_ALU|Add0~90_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EX_ALU|Add0~89 ),
	.combout(\EX_ALU|Add0~91_combout ),
	.cout(\EX_ALU|Add0~92 ));
// synopsys translate_off
defparam \EX_ALU|Add0~91 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N14
cycloneive_lcell_comb \EX_ALU|Add0~94 (
// Equation(s):
// \EX_ALU|Add0~94_combout  = (\EX_ALU|Add0~93_combout  & ((\Data_forwarding_mux_A|Mux1~1_combout  & (\EX_ALU|Add0~92  & VCC)) # (!\Data_forwarding_mux_A|Mux1~1_combout  & (!\EX_ALU|Add0~92 )))) # (!\EX_ALU|Add0~93_combout  & 
// ((\Data_forwarding_mux_A|Mux1~1_combout  & (!\EX_ALU|Add0~92 )) # (!\Data_forwarding_mux_A|Mux1~1_combout  & ((\EX_ALU|Add0~92 ) # (GND)))))
// \EX_ALU|Add0~95  = CARRY((\EX_ALU|Add0~93_combout  & (!\Data_forwarding_mux_A|Mux1~1_combout  & !\EX_ALU|Add0~92 )) # (!\EX_ALU|Add0~93_combout  & ((!\EX_ALU|Add0~92 ) # (!\Data_forwarding_mux_A|Mux1~1_combout ))))

	.dataa(\EX_ALU|Add0~93_combout ),
	.datab(\Data_forwarding_mux_A|Mux1~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EX_ALU|Add0~92 ),
	.combout(\EX_ALU|Add0~94_combout ),
	.cout(\EX_ALU|Add0~95 ));
// synopsys translate_off
defparam \EX_ALU|Add0~94 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N30
cycloneive_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[0]~0 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[0]~0_combout  = (\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & (\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [0])) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & ((\Data_forwarding_mux_B|Mux31~2_combout )))

	.dataa(gnd),
	.datab(\ID_EX_Pipeline_Stage|ALUSrc_EX~q ),
	.datac(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [0]),
	.datad(\Data_forwarding_mux_B|Mux31~2_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[0]~0 .lut_mask = 16'hF3C0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N4
cycloneive_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[1]~1 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[1]~1_combout  = (\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & (\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [1])) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & ((\Data_forwarding_mux_B|Mux30~1_combout )))

	.dataa(\ID_EX_Pipeline_Stage|ALUSrc_EX~q ),
	.datab(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [1]),
	.datac(gnd),
	.datad(\Data_forwarding_mux_B|Mux30~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[1]~1 .lut_mask = 16'hDD88;
defparam \EX_ALU_Mux|ALU_Data_2_EX[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N18
cycloneive_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[8]~8 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[8]~8_combout  = (\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & (\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [8])) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & ((\Data_forwarding_mux_B|Mux23~1_combout )))

	.dataa(\ID_EX_Pipeline_Stage|ALUSrc_EX~q ),
	.datab(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [8]),
	.datac(gnd),
	.datad(\Data_forwarding_mux_B|Mux23~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[8]~8 .lut_mask = 16'hDD88;
defparam \EX_ALU_Mux|ALU_Data_2_EX[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N26
cycloneive_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[10]~10 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[10]~10_combout  = (\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & (\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [8])) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & ((\Data_forwarding_mux_B|Mux21~1_combout )))

	.dataa(\ID_EX_Pipeline_Stage|ALUSrc_EX~q ),
	.datab(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [8]),
	.datac(gnd),
	.datad(\Data_forwarding_mux_B|Mux21~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[10]~10 .lut_mask = 16'hDD88;
defparam \EX_ALU_Mux|ALU_Data_2_EX[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N14
cycloneive_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[11]~11 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[11]~11_combout  = (\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & (\ID_EX_Pipeline_Stage|Instruction_EX [11])) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & ((\Data_forwarding_mux_B|Mux20~1_combout )))

	.dataa(gnd),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [11]),
	.datac(\ID_EX_Pipeline_Stage|ALUSrc_EX~q ),
	.datad(\Data_forwarding_mux_B|Mux20~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[11]~11 .lut_mask = 16'hCFC0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N20
cycloneive_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[16]~16 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[16]~16_combout  = (\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & (\ID_EX_Pipeline_Stage|Instruction_EX [15])) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & ((\Data_forwarding_mux_B|Mux15~1_combout )))

	.dataa(\ID_EX_Pipeline_Stage|ALUSrc_EX~q ),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.datac(gnd),
	.datad(\Data_forwarding_mux_B|Mux15~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[16]~16 .lut_mask = 16'hDD88;
defparam \EX_ALU_Mux|ALU_Data_2_EX[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N28
cycloneive_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[17]~17 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[17]~17_combout  = (\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & (\ID_EX_Pipeline_Stage|Instruction_EX [15])) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & ((\Data_forwarding_mux_B|Mux14~1_combout )))

	.dataa(\ID_EX_Pipeline_Stage|ALUSrc_EX~q ),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.datac(gnd),
	.datad(\Data_forwarding_mux_B|Mux14~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[17]~17 .lut_mask = 16'hDD88;
defparam \EX_ALU_Mux|ALU_Data_2_EX[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DSPMULT_X71_Y38_N0
cycloneive_mac_mult \EX_ALU|Mult0|auto_generated|mac_mult5 (
	.signa(gnd),
	.signb(gnd),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\Data_forwarding_mux_A|Mux0~1_combout ,\Data_forwarding_mux_A|Mux1~1_combout ,\Data_forwarding_mux_A|Mux2~1_combout ,\Data_forwarding_mux_A|Mux3~1_combout ,\Data_forwarding_mux_A|Mux4~1_combout ,\Data_forwarding_mux_A|Mux5~1_combout ,
\Data_forwarding_mux_A|Mux6~1_combout ,\Data_forwarding_mux_A|Mux7~1_combout ,\Data_forwarding_mux_A|Mux8~1_combout ,\Data_forwarding_mux_A|Mux9~1_combout ,\Data_forwarding_mux_A|Mux10~1_combout ,\Data_forwarding_mux_A|Mux11~1_combout ,
\Data_forwarding_mux_A|Mux12~1_combout ,\Data_forwarding_mux_A|Mux13~1_combout ,gnd,gnd,gnd,gnd}),
	.datab({\EX_ALU_Mux|ALU_Data_2_EX[17]~17_combout ,\EX_ALU_Mux|ALU_Data_2_EX[16]~16_combout ,\EX_ALU_Mux|ALU_Data_2_EX[15]~15_combout ,\EX_ALU_Mux|ALU_Data_2_EX[14]~14_combout ,\EX_ALU_Mux|ALU_Data_2_EX[13]~13_combout ,\EX_ALU_Mux|ALU_Data_2_EX[12]~12_combout ,
\EX_ALU_Mux|ALU_Data_2_EX[11]~11_combout ,\EX_ALU_Mux|ALU_Data_2_EX[10]~10_combout ,\EX_ALU_Mux|ALU_Data_2_EX[9]~9_combout ,\EX_ALU_Mux|ALU_Data_2_EX[8]~8_combout ,\EX_ALU_Mux|ALU_Data_2_EX[7]~7_combout ,\EX_ALU_Mux|ALU_Data_2_EX[6]~6_combout ,
\EX_ALU_Mux|ALU_Data_2_EX[5]~5_combout ,\EX_ALU_Mux|ALU_Data_2_EX[4]~4_combout ,\EX_ALU_Mux|ALU_Data_2_EX[3]~3_combout ,\EX_ALU_Mux|ALU_Data_2_EX[2]~2_combout ,\EX_ALU_Mux|ALU_Data_2_EX[1]~1_combout ,\EX_ALU_Mux|ALU_Data_2_EX[0]~0_combout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus ));
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|mac_mult5 .dataa_clock = "none";
defparam \EX_ALU|Mult0|auto_generated|mac_mult5 .dataa_width = 18;
defparam \EX_ALU|Mult0|auto_generated|mac_mult5 .datab_clock = "none";
defparam \EX_ALU|Mult0|auto_generated|mac_mult5 .datab_width = 18;
defparam \EX_ALU|Mult0|auto_generated|mac_mult5 .signa_clock = "none";
defparam \EX_ALU|Mult0|auto_generated|mac_mult5 .signb_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N18
cycloneive_lcell_comb \ID_Registers|register_rtl_0_bypass[42]~feeder (
// Equation(s):
// \ID_Registers|register_rtl_0_bypass[42]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID_Registers|register_rtl_0_bypass[42]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[42]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|register_rtl_0_bypass[42]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y38_N19
dffeas \ID_Registers|register_rtl_0_bypass[42] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|register_rtl_0_bypass[42]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_0_bypass [42]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[42] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_0_bypass[42] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y38_N21
dffeas \ID_Registers|register_rtl_0_bypass[41] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_0_bypass [41]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[41] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_0_bypass[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N20
cycloneive_lcell_comb \ID_Registers|Read_Data_1_ID[15]~30 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[15]~30_combout  = (\ID_Registers|register~3_combout  & (((\ID_Registers|register_rtl_0_bypass [41])))) # (!\ID_Registers|register~3_combout  & ((\ID_Registers|register_rtl_0_bypass [42] & 
// ((\ID_Registers|register_rtl_0|auto_generated|ram_block1a15 ))) # (!\ID_Registers|register_rtl_0_bypass [42] & (\ID_Registers|register_rtl_0_bypass [41]))))

	.dataa(\ID_Registers|register~3_combout ),
	.datab(\ID_Registers|register_rtl_0_bypass [42]),
	.datac(\ID_Registers|register_rtl_0_bypass [41]),
	.datad(\ID_Registers|register_rtl_0|auto_generated|ram_block1a15 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[15]~30 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_1_ID[15]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N0
cycloneive_lcell_comb \ID_Registers|Read_Data_1_ID[15]~31 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[15]~31_combout  = (\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & (((\ID_Registers|Read_Data_1_ID[15]~30_combout )))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & 
// ((\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout )) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & ((\ID_Registers|Read_Data_1_ID[15]~30_combout )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout ),
	.datab(\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout ),
	.datac(\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[15]~30_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[15]~31_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[15]~31 .lut_mask = 16'hEF20;
defparam \ID_Registers|Read_Data_1_ID[15]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y38_N13
dffeas \ID_EX_Pipeline_Stage|Read_Data_1_EX[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ID_Registers|Read_Data_1_ID[15]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Read_Data_1_EX [15]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Read_Data_1_EX[15] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Read_Data_1_EX[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N12
cycloneive_lcell_comb \Data_forwarding_mux_A|Mux16~0 (
// Equation(s):
// \Data_forwarding_mux_A|Mux16~0_combout  = (\Data_Forwarding_unit|Forward_C~0_combout  & ((\Data_Forwarding_unit|Equal4~2_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [15])) # (!\Data_Forwarding_unit|Equal4~2_combout  & 
// ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [15]))))) # (!\Data_Forwarding_unit|Forward_C~0_combout  & (((\ID_EX_Pipeline_Stage|Read_Data_1_EX [15]))))

	.dataa(\Data_Forwarding_unit|Forward_C~0_combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [15]),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_1_EX [15]),
	.datad(\Data_Forwarding_unit|Equal4~2_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_A|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_A|Mux16~0 .lut_mask = 16'hD8F0;
defparam \Data_forwarding_mux_A|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N30
cycloneive_lcell_comb \Data_forwarding_mux_A|Mux16~1 (
// Equation(s):
// \Data_forwarding_mux_A|Mux16~1_combout  = (\Data_forwarding_mux_A|Mux31~1_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout )) # (!\Data_forwarding_mux_A|Mux31~1_combout  & ((\Data_forwarding_mux_A|Mux16~0_combout )))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout ),
	.datab(gnd),
	.datac(\Data_forwarding_mux_A|Mux31~1_combout ),
	.datad(\Data_forwarding_mux_A|Mux16~0_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_A|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_A|Mux16~1 .lut_mask = 16'hAFA0;
defparam \Data_forwarding_mux_A|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y38_N19
dffeas \ID_Registers|register_rtl_0_bypass[45] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_0_bypass [45]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[45] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_0_bypass[45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N18
cycloneive_lcell_comb \ID_Registers|Read_Data_1_ID[17]~34 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[17]~34_combout  = (\ID_Registers|register_rtl_0_bypass [46] & ((\ID_Registers|register~3_combout  & (\ID_Registers|register_rtl_0_bypass [45])) # (!\ID_Registers|register~3_combout  & 
// ((\ID_Registers|register_rtl_0|auto_generated|ram_block1a17 ))))) # (!\ID_Registers|register_rtl_0_bypass [46] & (((\ID_Registers|register_rtl_0_bypass [45]))))

	.dataa(\ID_Registers|register_rtl_0_bypass [46]),
	.datab(\ID_Registers|register~3_combout ),
	.datac(\ID_Registers|register_rtl_0_bypass [45]),
	.datad(\ID_Registers|register_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[17]~34_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[17]~34 .lut_mask = 16'hF2D0;
defparam \ID_Registers|Read_Data_1_ID[17]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N20
cycloneive_lcell_comb \ID_Registers|Read_Data_1_ID[17]~35 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[17]~35_combout  = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & ((\ID_Registers|Read_Data_1_ID[17]~34_combout ))) # 
// (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout )))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & (((\ID_Registers|Read_Data_1_ID[17]~34_combout ))))

	.dataa(\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout ),
	.datab(\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[17]~34_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[17]~35_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[17]~35 .lut_mask = 16'hFD20;
defparam \ID_Registers|Read_Data_1_ID[17]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y38_N15
dffeas \ID_EX_Pipeline_Stage|Read_Data_1_EX[17] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ID_Registers|Read_Data_1_ID[17]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Read_Data_1_EX [17]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Read_Data_1_EX[17] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Read_Data_1_EX[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N14
cycloneive_lcell_comb \Data_forwarding_mux_A|Mux14~0 (
// Equation(s):
// \Data_forwarding_mux_A|Mux14~0_combout  = (\Data_Forwarding_unit|Equal4~2_combout  & ((\Data_Forwarding_unit|Forward_C~0_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [17])) # (!\Data_Forwarding_unit|Forward_C~0_combout  & 
// ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [17]))))) # (!\Data_Forwarding_unit|Equal4~2_combout  & (((\ID_EX_Pipeline_Stage|Read_Data_1_EX [17]))))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [17]),
	.datab(\Data_Forwarding_unit|Equal4~2_combout ),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_1_EX [17]),
	.datad(\Data_Forwarding_unit|Forward_C~0_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_A|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_A|Mux14~0 .lut_mask = 16'hB8F0;
defparam \Data_forwarding_mux_A|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N28
cycloneive_lcell_comb \Data_forwarding_mux_A|Mux14~1 (
// Equation(s):
// \Data_forwarding_mux_A|Mux14~1_combout  = (\Data_forwarding_mux_A|Mux31~1_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout ))) # (!\Data_forwarding_mux_A|Mux31~1_combout  & (\Data_forwarding_mux_A|Mux14~0_combout ))

	.dataa(gnd),
	.datab(\Data_forwarding_mux_A|Mux14~0_combout ),
	.datac(\Data_forwarding_mux_A|Mux31~1_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_A|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_A|Mux14~1 .lut_mask = 16'hFC0C;
defparam \Data_forwarding_mux_A|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y40_N30
cycloneive_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[26]~26 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[26]~26_combout  = (\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & (\ID_EX_Pipeline_Stage|Instruction_EX [15])) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & ((\Data_forwarding_mux_B|Mux5~1_combout )))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.datab(\ID_EX_Pipeline_Stage|ALUSrc_EX~q ),
	.datac(gnd),
	.datad(\Data_forwarding_mux_B|Mux5~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[26]~26 .lut_mask = 16'hBB88;
defparam \EX_ALU_Mux|ALU_Data_2_EX[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N18
cycloneive_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[27]~27 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[27]~27_combout  = (\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & (\ID_EX_Pipeline_Stage|Instruction_EX [15])) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & ((\Data_forwarding_mux_B|Mux4~1_combout )))

	.dataa(gnd),
	.datab(\ID_EX_Pipeline_Stage|ALUSrc_EX~q ),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.datad(\Data_forwarding_mux_B|Mux4~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[27]~27 .lut_mask = 16'hF3C0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DSPMULT_X71_Y35_N0
cycloneive_mac_mult \EX_ALU|Mult0|auto_generated|mac_mult3 (
	.signa(gnd),
	.signb(gnd),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\Data_forwarding_mux_A|Mux14~1_combout ,\Data_forwarding_mux_A|Mux15~1_combout ,\Data_forwarding_mux_A|Mux16~1_combout ,\Data_forwarding_mux_A|Mux17~1_combout ,\Data_forwarding_mux_A|Mux18~1_combout ,\Data_forwarding_mux_A|Mux19~1_combout ,
\Data_forwarding_mux_A|Mux20~1_combout ,\Data_forwarding_mux_A|Mux21~1_combout ,\Data_forwarding_mux_A|Mux22~1_combout ,\Data_forwarding_mux_A|Mux23~1_combout ,\Data_forwarding_mux_A|Mux24~1_combout ,\Data_forwarding_mux_A|Mux25~1_combout ,
\Data_forwarding_mux_A|Mux26~1_combout ,\Data_forwarding_mux_A|Mux27~1_combout ,\Data_forwarding_mux_A|Mux28~1_combout ,\Data_forwarding_mux_A|Mux29~1_combout ,\Data_forwarding_mux_A|Mux30~1_combout ,\Data_forwarding_mux_A|Mux31~2_combout }),
	.datab({\EX_ALU_Mux|ALU_Data_2_EX[31]~31_combout ,\EX_ALU_Mux|ALU_Data_2_EX[30]~30_combout ,\EX_ALU_Mux|ALU_Data_2_EX[29]~29_combout ,\EX_ALU_Mux|ALU_Data_2_EX[28]~28_combout ,\EX_ALU_Mux|ALU_Data_2_EX[27]~27_combout ,\EX_ALU_Mux|ALU_Data_2_EX[26]~26_combout ,
\EX_ALU_Mux|ALU_Data_2_EX[25]~25_combout ,\EX_ALU_Mux|ALU_Data_2_EX[24]~24_combout ,\EX_ALU_Mux|ALU_Data_2_EX[23]~23_combout ,\EX_ALU_Mux|ALU_Data_2_EX[22]~22_combout ,\EX_ALU_Mux|ALU_Data_2_EX[21]~21_combout ,\EX_ALU_Mux|ALU_Data_2_EX[20]~20_combout ,
\EX_ALU_Mux|ALU_Data_2_EX[19]~19_combout ,\EX_ALU_Mux|ALU_Data_2_EX[18]~18_combout ,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus ));
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|mac_mult3 .dataa_clock = "none";
defparam \EX_ALU|Mult0|auto_generated|mac_mult3 .dataa_width = 18;
defparam \EX_ALU|Mult0|auto_generated|mac_mult3 .datab_clock = "none";
defparam \EX_ALU|Mult0|auto_generated|mac_mult3 .datab_width = 18;
defparam \EX_ALU|Mult0|auto_generated|mac_mult3 .signa_clock = "none";
defparam \EX_ALU|Mult0|auto_generated|mac_mult3 .signb_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N4
cycloneive_lcell_comb \EX_ALU|Mult0|auto_generated|op_2~0 (
// Equation(s):
// \EX_ALU|Mult0|auto_generated|op_2~0_combout  = (\EX_ALU|Mult0|auto_generated|mac_out6~dataout  & (\EX_ALU|Mult0|auto_generated|mac_out4~dataout  $ (VCC))) # (!\EX_ALU|Mult0|auto_generated|mac_out6~dataout  & (\EX_ALU|Mult0|auto_generated|mac_out4~dataout  
// & VCC))
// \EX_ALU|Mult0|auto_generated|op_2~1  = CARRY((\EX_ALU|Mult0|auto_generated|mac_out6~dataout  & \EX_ALU|Mult0|auto_generated|mac_out4~dataout ))

	.dataa(\EX_ALU|Mult0|auto_generated|mac_out6~dataout ),
	.datab(\EX_ALU|Mult0|auto_generated|mac_out4~dataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\EX_ALU|Mult0|auto_generated|op_2~0_combout ),
	.cout(\EX_ALU|Mult0|auto_generated|op_2~1 ));
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|op_2~0 .lut_mask = 16'h6688;
defparam \EX_ALU|Mult0|auto_generated|op_2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N6
cycloneive_lcell_comb \EX_ALU|Mult0|auto_generated|op_2~2 (
// Equation(s):
// \EX_ALU|Mult0|auto_generated|op_2~2_combout  = (\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT1  & ((\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT1  & (\EX_ALU|Mult0|auto_generated|op_2~1  & VCC)) # (!\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT1  & 
// (!\EX_ALU|Mult0|auto_generated|op_2~1 )))) # (!\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT1  & ((\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT1  & (!\EX_ALU|Mult0|auto_generated|op_2~1 )) # (!\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT1  & 
// ((\EX_ALU|Mult0|auto_generated|op_2~1 ) # (GND)))))
// \EX_ALU|Mult0|auto_generated|op_2~3  = CARRY((\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT1  & (!\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT1  & !\EX_ALU|Mult0|auto_generated|op_2~1 )) # (!\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT1  & 
// ((!\EX_ALU|Mult0|auto_generated|op_2~1 ) # (!\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT1 ))))

	.dataa(\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT1 ),
	.datab(\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT1 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EX_ALU|Mult0|auto_generated|op_2~1 ),
	.combout(\EX_ALU|Mult0|auto_generated|op_2~2_combout ),
	.cout(\EX_ALU|Mult0|auto_generated|op_2~3 ));
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|op_2~2 .lut_mask = 16'h9617;
defparam \EX_ALU|Mult0|auto_generated|op_2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N18
cycloneive_lcell_comb \EX_ALU|Mult0|auto_generated|op_2~14 (
// Equation(s):
// \EX_ALU|Mult0|auto_generated|op_2~14_combout  = (\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT7  & ((\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT7  & (\EX_ALU|Mult0|auto_generated|op_2~13  & VCC)) # (!\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT7  & 
// (!\EX_ALU|Mult0|auto_generated|op_2~13 )))) # (!\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT7  & ((\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT7  & (!\EX_ALU|Mult0|auto_generated|op_2~13 )) # (!\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT7  & 
// ((\EX_ALU|Mult0|auto_generated|op_2~13 ) # (GND)))))
// \EX_ALU|Mult0|auto_generated|op_2~15  = CARRY((\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT7  & (!\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT7  & !\EX_ALU|Mult0|auto_generated|op_2~13 )) # (!\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT7  & 
// ((!\EX_ALU|Mult0|auto_generated|op_2~13 ) # (!\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT7 ))))

	.dataa(\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT7 ),
	.datab(\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT7 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EX_ALU|Mult0|auto_generated|op_2~13 ),
	.combout(\EX_ALU|Mult0|auto_generated|op_2~14_combout ),
	.cout(\EX_ALU|Mult0|auto_generated|op_2~15 ));
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|op_2~14 .lut_mask = 16'h9617;
defparam \EX_ALU|Mult0|auto_generated|op_2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N20
cycloneive_lcell_comb \EX_ALU|Mult0|auto_generated|op_2~16 (
// Equation(s):
// \EX_ALU|Mult0|auto_generated|op_2~16_combout  = ((\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT8  $ (\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT8  $ (!\EX_ALU|Mult0|auto_generated|op_2~15 )))) # (GND)
// \EX_ALU|Mult0|auto_generated|op_2~17  = CARRY((\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT8  & ((\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT8 ) # (!\EX_ALU|Mult0|auto_generated|op_2~15 ))) # (!\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT8  & 
// (\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT8  & !\EX_ALU|Mult0|auto_generated|op_2~15 )))

	.dataa(\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT8 ),
	.datab(\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT8 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EX_ALU|Mult0|auto_generated|op_2~15 ),
	.combout(\EX_ALU|Mult0|auto_generated|op_2~16_combout ),
	.cout(\EX_ALU|Mult0|auto_generated|op_2~17 ));
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|op_2~16 .lut_mask = 16'h698E;
defparam \EX_ALU|Mult0|auto_generated|op_2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N22
cycloneive_lcell_comb \EX_ALU|Mult0|auto_generated|op_2~18 (
// Equation(s):
// \EX_ALU|Mult0|auto_generated|op_2~18_combout  = (\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT9  & ((\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT9  & (\EX_ALU|Mult0|auto_generated|op_2~17  & VCC)) # (!\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT9  & 
// (!\EX_ALU|Mult0|auto_generated|op_2~17 )))) # (!\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT9  & ((\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT9  & (!\EX_ALU|Mult0|auto_generated|op_2~17 )) # (!\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT9  & 
// ((\EX_ALU|Mult0|auto_generated|op_2~17 ) # (GND)))))
// \EX_ALU|Mult0|auto_generated|op_2~19  = CARRY((\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT9  & (!\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT9  & !\EX_ALU|Mult0|auto_generated|op_2~17 )) # (!\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT9  & 
// ((!\EX_ALU|Mult0|auto_generated|op_2~17 ) # (!\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT9 ))))

	.dataa(\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT9 ),
	.datab(\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EX_ALU|Mult0|auto_generated|op_2~17 ),
	.combout(\EX_ALU|Mult0|auto_generated|op_2~18_combout ),
	.cout(\EX_ALU|Mult0|auto_generated|op_2~19 ));
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|op_2~18 .lut_mask = 16'h9617;
defparam \EX_ALU|Mult0|auto_generated|op_2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N24
cycloneive_lcell_comb \EX_ALU|Mult0|auto_generated|op_2~20 (
// Equation(s):
// \EX_ALU|Mult0|auto_generated|op_2~20_combout  = ((\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT10  $ (\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT10  $ (!\EX_ALU|Mult0|auto_generated|op_2~19 )))) # (GND)
// \EX_ALU|Mult0|auto_generated|op_2~21  = CARRY((\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT10  & ((\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT10 ) # (!\EX_ALU|Mult0|auto_generated|op_2~19 ))) # (!\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT10  & 
// (\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT10  & !\EX_ALU|Mult0|auto_generated|op_2~19 )))

	.dataa(\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT10 ),
	.datab(\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT10 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EX_ALU|Mult0|auto_generated|op_2~19 ),
	.combout(\EX_ALU|Mult0|auto_generated|op_2~20_combout ),
	.cout(\EX_ALU|Mult0|auto_generated|op_2~21 ));
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|op_2~20 .lut_mask = 16'h698E;
defparam \EX_ALU|Mult0|auto_generated|op_2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N28
cycloneive_lcell_comb \EX_ALU|Mult0|auto_generated|op_2~24 (
// Equation(s):
// \EX_ALU|Mult0|auto_generated|op_2~24_combout  = ((\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT12  $ (\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT12  $ (!\EX_ALU|Mult0|auto_generated|op_2~23 )))) # (GND)
// \EX_ALU|Mult0|auto_generated|op_2~25  = CARRY((\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT12  & ((\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT12 ) # (!\EX_ALU|Mult0|auto_generated|op_2~23 ))) # (!\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT12  & 
// (\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT12  & !\EX_ALU|Mult0|auto_generated|op_2~23 )))

	.dataa(\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT12 ),
	.datab(\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT12 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EX_ALU|Mult0|auto_generated|op_2~23 ),
	.combout(\EX_ALU|Mult0|auto_generated|op_2~24_combout ),
	.cout(\EX_ALU|Mult0|auto_generated|op_2~25 ));
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|op_2~24 .lut_mask = 16'h698E;
defparam \EX_ALU|Mult0|auto_generated|op_2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPMULT_X71_Y37_N0
cycloneive_mac_mult \EX_ALU|Mult0|auto_generated|mac_mult1 (
	.signa(gnd),
	.signb(gnd),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\Data_forwarding_mux_A|Mux14~1_combout ,\Data_forwarding_mux_A|Mux15~1_combout ,\Data_forwarding_mux_A|Mux16~1_combout ,\Data_forwarding_mux_A|Mux17~1_combout ,\Data_forwarding_mux_A|Mux18~1_combout ,\Data_forwarding_mux_A|Mux19~1_combout ,
\Data_forwarding_mux_A|Mux20~1_combout ,\Data_forwarding_mux_A|Mux21~1_combout ,\Data_forwarding_mux_A|Mux22~1_combout ,\Data_forwarding_mux_A|Mux23~1_combout ,\Data_forwarding_mux_A|Mux24~1_combout ,\Data_forwarding_mux_A|Mux25~1_combout ,
\Data_forwarding_mux_A|Mux26~1_combout ,\Data_forwarding_mux_A|Mux27~1_combout ,\Data_forwarding_mux_A|Mux28~1_combout ,\Data_forwarding_mux_A|Mux29~1_combout ,\Data_forwarding_mux_A|Mux30~1_combout ,\Data_forwarding_mux_A|Mux31~2_combout }),
	.datab({\EX_ALU_Mux|ALU_Data_2_EX[17]~17_combout ,\EX_ALU_Mux|ALU_Data_2_EX[16]~16_combout ,\EX_ALU_Mux|ALU_Data_2_EX[15]~15_combout ,\EX_ALU_Mux|ALU_Data_2_EX[14]~14_combout ,\EX_ALU_Mux|ALU_Data_2_EX[13]~13_combout ,\EX_ALU_Mux|ALU_Data_2_EX[12]~12_combout ,
\EX_ALU_Mux|ALU_Data_2_EX[11]~11_combout ,\EX_ALU_Mux|ALU_Data_2_EX[10]~10_combout ,\EX_ALU_Mux|ALU_Data_2_EX[9]~9_combout ,\EX_ALU_Mux|ALU_Data_2_EX[8]~8_combout ,\EX_ALU_Mux|ALU_Data_2_EX[7]~7_combout ,\EX_ALU_Mux|ALU_Data_2_EX[6]~6_combout ,
\EX_ALU_Mux|ALU_Data_2_EX[5]~5_combout ,\EX_ALU_Mux|ALU_Data_2_EX[4]~4_combout ,\EX_ALU_Mux|ALU_Data_2_EX[3]~3_combout ,\EX_ALU_Mux|ALU_Data_2_EX[2]~2_combout ,\EX_ALU_Mux|ALU_Data_2_EX[1]~1_combout ,\EX_ALU_Mux|ALU_Data_2_EX[0]~0_combout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \EX_ALU|Mult0|auto_generated|mac_mult1 .dataa_width = 18;
defparam \EX_ALU|Mult0|auto_generated|mac_mult1 .datab_clock = "none";
defparam \EX_ALU|Mult0|auto_generated|mac_mult1 .datab_width = 18;
defparam \EX_ALU|Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \EX_ALU|Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N4
cycloneive_lcell_comb \EX_ALU|Mult0|auto_generated|op_1~0 (
// Equation(s):
// \EX_ALU|Mult0|auto_generated|op_1~0_combout  = (\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT18  & (\EX_ALU|Mult0|auto_generated|op_2~0_combout  $ (VCC))) # (!\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT18  & (\EX_ALU|Mult0|auto_generated|op_2~0_combout  
// & VCC))
// \EX_ALU|Mult0|auto_generated|op_1~1  = CARRY((\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT18  & \EX_ALU|Mult0|auto_generated|op_2~0_combout ))

	.dataa(\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT18 ),
	.datab(\EX_ALU|Mult0|auto_generated|op_2~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\EX_ALU|Mult0|auto_generated|op_1~0_combout ),
	.cout(\EX_ALU|Mult0|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \EX_ALU|Mult0|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N6
cycloneive_lcell_comb \EX_ALU|Mult0|auto_generated|op_1~2 (
// Equation(s):
// \EX_ALU|Mult0|auto_generated|op_1~2_combout  = (\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT19  & ((\EX_ALU|Mult0|auto_generated|op_2~2_combout  & (\EX_ALU|Mult0|auto_generated|op_1~1  & VCC)) # (!\EX_ALU|Mult0|auto_generated|op_2~2_combout  & 
// (!\EX_ALU|Mult0|auto_generated|op_1~1 )))) # (!\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT19  & ((\EX_ALU|Mult0|auto_generated|op_2~2_combout  & (!\EX_ALU|Mult0|auto_generated|op_1~1 )) # (!\EX_ALU|Mult0|auto_generated|op_2~2_combout  & 
// ((\EX_ALU|Mult0|auto_generated|op_1~1 ) # (GND)))))
// \EX_ALU|Mult0|auto_generated|op_1~3  = CARRY((\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT19  & (!\EX_ALU|Mult0|auto_generated|op_2~2_combout  & !\EX_ALU|Mult0|auto_generated|op_1~1 )) # (!\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT19  & 
// ((!\EX_ALU|Mult0|auto_generated|op_1~1 ) # (!\EX_ALU|Mult0|auto_generated|op_2~2_combout ))))

	.dataa(\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT19 ),
	.datab(\EX_ALU|Mult0|auto_generated|op_2~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EX_ALU|Mult0|auto_generated|op_1~1 ),
	.combout(\EX_ALU|Mult0|auto_generated|op_1~2_combout ),
	.cout(\EX_ALU|Mult0|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \EX_ALU|Mult0|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N8
cycloneive_lcell_comb \EX_ALU|Mult0|auto_generated|op_1~4 (
// Equation(s):
// \EX_ALU|Mult0|auto_generated|op_1~4_combout  = ((\EX_ALU|Mult0|auto_generated|op_2~4_combout  $ (\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT20  $ (!\EX_ALU|Mult0|auto_generated|op_1~3 )))) # (GND)
// \EX_ALU|Mult0|auto_generated|op_1~5  = CARRY((\EX_ALU|Mult0|auto_generated|op_2~4_combout  & ((\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT20 ) # (!\EX_ALU|Mult0|auto_generated|op_1~3 ))) # (!\EX_ALU|Mult0|auto_generated|op_2~4_combout  & 
// (\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT20  & !\EX_ALU|Mult0|auto_generated|op_1~3 )))

	.dataa(\EX_ALU|Mult0|auto_generated|op_2~4_combout ),
	.datab(\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT20 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EX_ALU|Mult0|auto_generated|op_1~3 ),
	.combout(\EX_ALU|Mult0|auto_generated|op_1~4_combout ),
	.cout(\EX_ALU|Mult0|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \EX_ALU|Mult0|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N10
cycloneive_lcell_comb \EX_ALU|Mult0|auto_generated|op_1~6 (
// Equation(s):
// \EX_ALU|Mult0|auto_generated|op_1~6_combout  = (\EX_ALU|Mult0|auto_generated|op_2~6_combout  & ((\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT21  & (\EX_ALU|Mult0|auto_generated|op_1~5  & VCC)) # (!\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT21  & 
// (!\EX_ALU|Mult0|auto_generated|op_1~5 )))) # (!\EX_ALU|Mult0|auto_generated|op_2~6_combout  & ((\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT21  & (!\EX_ALU|Mult0|auto_generated|op_1~5 )) # (!\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT21  & 
// ((\EX_ALU|Mult0|auto_generated|op_1~5 ) # (GND)))))
// \EX_ALU|Mult0|auto_generated|op_1~7  = CARRY((\EX_ALU|Mult0|auto_generated|op_2~6_combout  & (!\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT21  & !\EX_ALU|Mult0|auto_generated|op_1~5 )) # (!\EX_ALU|Mult0|auto_generated|op_2~6_combout  & 
// ((!\EX_ALU|Mult0|auto_generated|op_1~5 ) # (!\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT21 ))))

	.dataa(\EX_ALU|Mult0|auto_generated|op_2~6_combout ),
	.datab(\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT21 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EX_ALU|Mult0|auto_generated|op_1~5 ),
	.combout(\EX_ALU|Mult0|auto_generated|op_1~6_combout ),
	.cout(\EX_ALU|Mult0|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \EX_ALU|Mult0|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N12
cycloneive_lcell_comb \EX_ALU|Mult0|auto_generated|op_1~8 (
// Equation(s):
// \EX_ALU|Mult0|auto_generated|op_1~8_combout  = ((\EX_ALU|Mult0|auto_generated|op_2~8_combout  $ (\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT22  $ (!\EX_ALU|Mult0|auto_generated|op_1~7 )))) # (GND)
// \EX_ALU|Mult0|auto_generated|op_1~9  = CARRY((\EX_ALU|Mult0|auto_generated|op_2~8_combout  & ((\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT22 ) # (!\EX_ALU|Mult0|auto_generated|op_1~7 ))) # (!\EX_ALU|Mult0|auto_generated|op_2~8_combout  & 
// (\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT22  & !\EX_ALU|Mult0|auto_generated|op_1~7 )))

	.dataa(\EX_ALU|Mult0|auto_generated|op_2~8_combout ),
	.datab(\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT22 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EX_ALU|Mult0|auto_generated|op_1~7 ),
	.combout(\EX_ALU|Mult0|auto_generated|op_1~8_combout ),
	.cout(\EX_ALU|Mult0|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \EX_ALU|Mult0|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N14
cycloneive_lcell_comb \EX_ALU|Mult0|auto_generated|op_1~10 (
// Equation(s):
// \EX_ALU|Mult0|auto_generated|op_1~10_combout  = (\EX_ALU|Mult0|auto_generated|op_2~10_combout  & ((\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT23  & (\EX_ALU|Mult0|auto_generated|op_1~9  & VCC)) # (!\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT23  & 
// (!\EX_ALU|Mult0|auto_generated|op_1~9 )))) # (!\EX_ALU|Mult0|auto_generated|op_2~10_combout  & ((\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT23  & (!\EX_ALU|Mult0|auto_generated|op_1~9 )) # (!\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT23  & 
// ((\EX_ALU|Mult0|auto_generated|op_1~9 ) # (GND)))))
// \EX_ALU|Mult0|auto_generated|op_1~11  = CARRY((\EX_ALU|Mult0|auto_generated|op_2~10_combout  & (!\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT23  & !\EX_ALU|Mult0|auto_generated|op_1~9 )) # (!\EX_ALU|Mult0|auto_generated|op_2~10_combout  & 
// ((!\EX_ALU|Mult0|auto_generated|op_1~9 ) # (!\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT23 ))))

	.dataa(\EX_ALU|Mult0|auto_generated|op_2~10_combout ),
	.datab(\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT23 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EX_ALU|Mult0|auto_generated|op_1~9 ),
	.combout(\EX_ALU|Mult0|auto_generated|op_1~10_combout ),
	.cout(\EX_ALU|Mult0|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|op_1~10 .lut_mask = 16'h9617;
defparam \EX_ALU|Mult0|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N16
cycloneive_lcell_comb \EX_ALU|Mult0|auto_generated|op_1~12 (
// Equation(s):
// \EX_ALU|Mult0|auto_generated|op_1~12_combout  = ((\EX_ALU|Mult0|auto_generated|op_2~12_combout  $ (\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT24  $ (!\EX_ALU|Mult0|auto_generated|op_1~11 )))) # (GND)
// \EX_ALU|Mult0|auto_generated|op_1~13  = CARRY((\EX_ALU|Mult0|auto_generated|op_2~12_combout  & ((\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT24 ) # (!\EX_ALU|Mult0|auto_generated|op_1~11 ))) # (!\EX_ALU|Mult0|auto_generated|op_2~12_combout  & 
// (\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT24  & !\EX_ALU|Mult0|auto_generated|op_1~11 )))

	.dataa(\EX_ALU|Mult0|auto_generated|op_2~12_combout ),
	.datab(\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT24 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EX_ALU|Mult0|auto_generated|op_1~11 ),
	.combout(\EX_ALU|Mult0|auto_generated|op_1~12_combout ),
	.cout(\EX_ALU|Mult0|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|op_1~12 .lut_mask = 16'h698E;
defparam \EX_ALU|Mult0|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N18
cycloneive_lcell_comb \EX_ALU|Mult0|auto_generated|op_1~14 (
// Equation(s):
// \EX_ALU|Mult0|auto_generated|op_1~14_combout  = (\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT25  & ((\EX_ALU|Mult0|auto_generated|op_2~14_combout  & (\EX_ALU|Mult0|auto_generated|op_1~13  & VCC)) # (!\EX_ALU|Mult0|auto_generated|op_2~14_combout  & 
// (!\EX_ALU|Mult0|auto_generated|op_1~13 )))) # (!\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT25  & ((\EX_ALU|Mult0|auto_generated|op_2~14_combout  & (!\EX_ALU|Mult0|auto_generated|op_1~13 )) # (!\EX_ALU|Mult0|auto_generated|op_2~14_combout  & 
// ((\EX_ALU|Mult0|auto_generated|op_1~13 ) # (GND)))))
// \EX_ALU|Mult0|auto_generated|op_1~15  = CARRY((\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT25  & (!\EX_ALU|Mult0|auto_generated|op_2~14_combout  & !\EX_ALU|Mult0|auto_generated|op_1~13 )) # (!\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT25  & 
// ((!\EX_ALU|Mult0|auto_generated|op_1~13 ) # (!\EX_ALU|Mult0|auto_generated|op_2~14_combout ))))

	.dataa(\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT25 ),
	.datab(\EX_ALU|Mult0|auto_generated|op_2~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EX_ALU|Mult0|auto_generated|op_1~13 ),
	.combout(\EX_ALU|Mult0|auto_generated|op_1~14_combout ),
	.cout(\EX_ALU|Mult0|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|op_1~14 .lut_mask = 16'h9617;
defparam \EX_ALU|Mult0|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N20
cycloneive_lcell_comb \EX_ALU|Mult0|auto_generated|op_1~16 (
// Equation(s):
// \EX_ALU|Mult0|auto_generated|op_1~16_combout  = ((\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT26  $ (\EX_ALU|Mult0|auto_generated|op_2~16_combout  $ (!\EX_ALU|Mult0|auto_generated|op_1~15 )))) # (GND)
// \EX_ALU|Mult0|auto_generated|op_1~17  = CARRY((\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT26  & ((\EX_ALU|Mult0|auto_generated|op_2~16_combout ) # (!\EX_ALU|Mult0|auto_generated|op_1~15 ))) # (!\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT26  & 
// (\EX_ALU|Mult0|auto_generated|op_2~16_combout  & !\EX_ALU|Mult0|auto_generated|op_1~15 )))

	.dataa(\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT26 ),
	.datab(\EX_ALU|Mult0|auto_generated|op_2~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EX_ALU|Mult0|auto_generated|op_1~15 ),
	.combout(\EX_ALU|Mult0|auto_generated|op_1~16_combout ),
	.cout(\EX_ALU|Mult0|auto_generated|op_1~17 ));
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|op_1~16 .lut_mask = 16'h698E;
defparam \EX_ALU|Mult0|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N22
cycloneive_lcell_comb \EX_ALU|Mult0|auto_generated|op_1~18 (
// Equation(s):
// \EX_ALU|Mult0|auto_generated|op_1~18_combout  = (\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT27  & ((\EX_ALU|Mult0|auto_generated|op_2~18_combout  & (\EX_ALU|Mult0|auto_generated|op_1~17  & VCC)) # (!\EX_ALU|Mult0|auto_generated|op_2~18_combout  & 
// (!\EX_ALU|Mult0|auto_generated|op_1~17 )))) # (!\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT27  & ((\EX_ALU|Mult0|auto_generated|op_2~18_combout  & (!\EX_ALU|Mult0|auto_generated|op_1~17 )) # (!\EX_ALU|Mult0|auto_generated|op_2~18_combout  & 
// ((\EX_ALU|Mult0|auto_generated|op_1~17 ) # (GND)))))
// \EX_ALU|Mult0|auto_generated|op_1~19  = CARRY((\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT27  & (!\EX_ALU|Mult0|auto_generated|op_2~18_combout  & !\EX_ALU|Mult0|auto_generated|op_1~17 )) # (!\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT27  & 
// ((!\EX_ALU|Mult0|auto_generated|op_1~17 ) # (!\EX_ALU|Mult0|auto_generated|op_2~18_combout ))))

	.dataa(\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT27 ),
	.datab(\EX_ALU|Mult0|auto_generated|op_2~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EX_ALU|Mult0|auto_generated|op_1~17 ),
	.combout(\EX_ALU|Mult0|auto_generated|op_1~18_combout ),
	.cout(\EX_ALU|Mult0|auto_generated|op_1~19 ));
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|op_1~18 .lut_mask = 16'h9617;
defparam \EX_ALU|Mult0|auto_generated|op_1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N24
cycloneive_lcell_comb \EX_ALU|Mult0|auto_generated|op_1~20 (
// Equation(s):
// \EX_ALU|Mult0|auto_generated|op_1~20_combout  = ((\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT28  $ (\EX_ALU|Mult0|auto_generated|op_2~20_combout  $ (!\EX_ALU|Mult0|auto_generated|op_1~19 )))) # (GND)
// \EX_ALU|Mult0|auto_generated|op_1~21  = CARRY((\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT28  & ((\EX_ALU|Mult0|auto_generated|op_2~20_combout ) # (!\EX_ALU|Mult0|auto_generated|op_1~19 ))) # (!\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT28  & 
// (\EX_ALU|Mult0|auto_generated|op_2~20_combout  & !\EX_ALU|Mult0|auto_generated|op_1~19 )))

	.dataa(\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT28 ),
	.datab(\EX_ALU|Mult0|auto_generated|op_2~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EX_ALU|Mult0|auto_generated|op_1~19 ),
	.combout(\EX_ALU|Mult0|auto_generated|op_1~20_combout ),
	.cout(\EX_ALU|Mult0|auto_generated|op_1~21 ));
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|op_1~20 .lut_mask = 16'h698E;
defparam \EX_ALU|Mult0|auto_generated|op_1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N26
cycloneive_lcell_comb \EX_ALU|Mult0|auto_generated|op_1~22 (
// Equation(s):
// \EX_ALU|Mult0|auto_generated|op_1~22_combout  = (\EX_ALU|Mult0|auto_generated|op_2~22_combout  & ((\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT29  & (\EX_ALU|Mult0|auto_generated|op_1~21  & VCC)) # (!\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT29  & 
// (!\EX_ALU|Mult0|auto_generated|op_1~21 )))) # (!\EX_ALU|Mult0|auto_generated|op_2~22_combout  & ((\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT29  & (!\EX_ALU|Mult0|auto_generated|op_1~21 )) # (!\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT29  & 
// ((\EX_ALU|Mult0|auto_generated|op_1~21 ) # (GND)))))
// \EX_ALU|Mult0|auto_generated|op_1~23  = CARRY((\EX_ALU|Mult0|auto_generated|op_2~22_combout  & (!\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT29  & !\EX_ALU|Mult0|auto_generated|op_1~21 )) # (!\EX_ALU|Mult0|auto_generated|op_2~22_combout  & 
// ((!\EX_ALU|Mult0|auto_generated|op_1~21 ) # (!\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT29 ))))

	.dataa(\EX_ALU|Mult0|auto_generated|op_2~22_combout ),
	.datab(\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT29 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EX_ALU|Mult0|auto_generated|op_1~21 ),
	.combout(\EX_ALU|Mult0|auto_generated|op_1~22_combout ),
	.cout(\EX_ALU|Mult0|auto_generated|op_1~23 ));
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|op_1~22 .lut_mask = 16'h9617;
defparam \EX_ALU|Mult0|auto_generated|op_1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N28
cycloneive_lcell_comb \EX_ALU|Mult0|auto_generated|op_1~24 (
// Equation(s):
// \EX_ALU|Mult0|auto_generated|op_1~24_combout  = ((\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT30  $ (\EX_ALU|Mult0|auto_generated|op_2~24_combout  $ (!\EX_ALU|Mult0|auto_generated|op_1~23 )))) # (GND)
// \EX_ALU|Mult0|auto_generated|op_1~25  = CARRY((\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT30  & ((\EX_ALU|Mult0|auto_generated|op_2~24_combout ) # (!\EX_ALU|Mult0|auto_generated|op_1~23 ))) # (!\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT30  & 
// (\EX_ALU|Mult0|auto_generated|op_2~24_combout  & !\EX_ALU|Mult0|auto_generated|op_1~23 )))

	.dataa(\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT30 ),
	.datab(\EX_ALU|Mult0|auto_generated|op_2~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EX_ALU|Mult0|auto_generated|op_1~23 ),
	.combout(\EX_ALU|Mult0|auto_generated|op_1~24_combout ),
	.cout(\EX_ALU|Mult0|auto_generated|op_1~25 ));
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|op_1~24 .lut_mask = 16'h698E;
defparam \EX_ALU|Mult0|auto_generated|op_1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N10
cycloneive_lcell_comb \EX_ALU|Mux1~0 (
// Equation(s):
// \EX_ALU|Mux1~0_combout  = (\EX_ALU|Mux28~0_combout  & ((\EX_ALU|Mux28~1_combout  & ((\EX_ALU|Mult0|auto_generated|op_1~24_combout ))) # (!\EX_ALU|Mux28~1_combout  & (\EX_ALU|Add0~94_combout )))) # (!\EX_ALU|Mux28~0_combout  & (\EX_ALU|Mux28~1_combout ))

	.dataa(\EX_ALU|Mux28~0_combout ),
	.datab(\EX_ALU|Mux28~1_combout ),
	.datac(\EX_ALU|Add0~94_combout ),
	.datad(\EX_ALU|Mult0|auto_generated|op_1~24_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux1~0 .lut_mask = 16'hEC64;
defparam \EX_ALU|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N8
cycloneive_lcell_comb \EX_ALU|Mux1~1 (
// Equation(s):
// \EX_ALU|Mux1~1_combout  = (\Data_forwarding_mux_A|Mux1~1_combout  & ((\EX_ALU|Mux1~0_combout ) # ((\EX_ALU_Mux|ALU_Data_2_EX[30]~30_combout  & !\EX_ALU_Control|ALU_Control_EX[1]~3_combout )))) # (!\Data_forwarding_mux_A|Mux1~1_combout  & 
// (\EX_ALU|Mux1~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[30]~30_combout ) # (\EX_ALU_Control|ALU_Control_EX[1]~3_combout ))))

	.dataa(\Data_forwarding_mux_A|Mux1~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[30]~30_combout ),
	.datac(\EX_ALU_Control|ALU_Control_EX[1]~3_combout ),
	.datad(\EX_ALU|Mux1~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux1~1 .lut_mask = 16'hFE08;
defparam \EX_ALU|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y39_N5
dffeas \EX_MEM_Pipeline_Stage|ALU_Result_MEM[30] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_ALU|Mux1~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [30]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[30] .is_wysiwyg = "true";
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N24
cycloneive_lcell_comb \Data_forwarding_mux_A|Mux1~0 (
// Equation(s):
// \Data_forwarding_mux_A|Mux1~0_combout  = (\Data_Forwarding_unit|Equal4~2_combout  & ((\Data_Forwarding_unit|Forward_C~0_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [30]))) # (!\Data_Forwarding_unit|Forward_C~0_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_1_EX [30])))) # (!\Data_Forwarding_unit|Equal4~2_combout  & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [30]))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [30]),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [30]),
	.datac(\Data_Forwarding_unit|Equal4~2_combout ),
	.datad(\Data_Forwarding_unit|Forward_C~0_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_A|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_A|Mux1~0 .lut_mask = 16'hCAAA;
defparam \Data_forwarding_mux_A|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N30
cycloneive_lcell_comb \Data_forwarding_mux_A|Mux1~1 (
// Equation(s):
// \Data_forwarding_mux_A|Mux1~1_combout  = (\Data_forwarding_mux_A|Mux31~1_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout )) # (!\Data_forwarding_mux_A|Mux31~1_combout  & ((\Data_forwarding_mux_A|Mux1~0_combout )))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout ),
	.datab(\Data_forwarding_mux_A|Mux1~0_combout ),
	.datac(gnd),
	.datad(\Data_forwarding_mux_A|Mux31~1_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_A|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_A|Mux1~1 .lut_mask = 16'hAACC;
defparam \Data_forwarding_mux_A|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N0
cycloneive_lcell_comb \EX_ALU|Mux3~0 (
// Equation(s):
// \EX_ALU|Mux3~0_combout  = (\EX_ALU|Mux28~1_combout  & (((\EX_ALU|Mult0|auto_generated|op_1~20_combout ) # (!\EX_ALU|Mux28~0_combout )))) # (!\EX_ALU|Mux28~1_combout  & (\EX_ALU|Add0~88_combout  & (\EX_ALU|Mux28~0_combout )))

	.dataa(\EX_ALU|Mux28~1_combout ),
	.datab(\EX_ALU|Add0~88_combout ),
	.datac(\EX_ALU|Mux28~0_combout ),
	.datad(\EX_ALU|Mult0|auto_generated|op_1~20_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux3~0 .lut_mask = 16'hEA4A;
defparam \EX_ALU|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N14
cycloneive_lcell_comb \EX_ALU|Mux3~1 (
// Equation(s):
// \EX_ALU|Mux3~1_combout  = (\EX_ALU_Control|ALU_Control_EX[1]~3_combout  & (((\EX_ALU|Mux3~0_combout )))) # (!\EX_ALU_Control|ALU_Control_EX[1]~3_combout  & ((\Data_forwarding_mux_A|Mux3~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[28]~28_combout ) # 
// (\EX_ALU|Mux3~0_combout ))) # (!\Data_forwarding_mux_A|Mux3~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[28]~28_combout  & \EX_ALU|Mux3~0_combout ))))

	.dataa(\EX_ALU_Control|ALU_Control_EX[1]~3_combout ),
	.datab(\Data_forwarding_mux_A|Mux3~1_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[28]~28_combout ),
	.datad(\EX_ALU|Mux3~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux3~1 .lut_mask = 16'hFE40;
defparam \EX_ALU|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y38_N5
dffeas \EX_MEM_Pipeline_Stage|ALU_Result_MEM[28] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_ALU|Mux3~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [28]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[28] .is_wysiwyg = "true";
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N26
cycloneive_lcell_comb \Data_forwarding_mux_A|Mux3~0 (
// Equation(s):
// \Data_forwarding_mux_A|Mux3~0_combout  = (\Data_Forwarding_unit|Forward_C~0_combout  & ((\Data_Forwarding_unit|Equal4~2_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [28]))) # (!\Data_Forwarding_unit|Equal4~2_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_1_EX [28])))) # (!\Data_Forwarding_unit|Forward_C~0_combout  & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [28]))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [28]),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [28]),
	.datac(\Data_Forwarding_unit|Forward_C~0_combout ),
	.datad(\Data_Forwarding_unit|Equal4~2_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_A|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_A|Mux3~0 .lut_mask = 16'hCAAA;
defparam \Data_forwarding_mux_A|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N8
cycloneive_lcell_comb \Data_forwarding_mux_A|Mux3~1 (
// Equation(s):
// \Data_forwarding_mux_A|Mux3~1_combout  = (\Data_forwarding_mux_A|Mux31~1_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout )) # (!\Data_forwarding_mux_A|Mux31~1_combout  & ((\Data_forwarding_mux_A|Mux3~0_combout )))

	.dataa(gnd),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout ),
	.datac(\Data_forwarding_mux_A|Mux3~0_combout ),
	.datad(\Data_forwarding_mux_A|Mux31~1_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_A|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_A|Mux3~1 .lut_mask = 16'hCCF0;
defparam \Data_forwarding_mux_A|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N6
cycloneive_lcell_comb \EX_ALU|Mux2~0 (
// Equation(s):
// \EX_ALU|Mux2~0_combout  = (\EX_ALU|Mux28~0_combout  & ((\EX_ALU|Mux28~1_combout  & ((\EX_ALU|Mult0|auto_generated|op_1~22_combout ))) # (!\EX_ALU|Mux28~1_combout  & (\EX_ALU|Add0~91_combout )))) # (!\EX_ALU|Mux28~0_combout  & (\EX_ALU|Mux28~1_combout ))

	.dataa(\EX_ALU|Mux28~0_combout ),
	.datab(\EX_ALU|Mux28~1_combout ),
	.datac(\EX_ALU|Add0~91_combout ),
	.datad(\EX_ALU|Mult0|auto_generated|op_1~22_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux2~0 .lut_mask = 16'hEC64;
defparam \EX_ALU|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N8
cycloneive_lcell_comb \EX_ALU|Mux2~1 (
// Equation(s):
// \EX_ALU|Mux2~1_combout  = (\EX_ALU_Control|ALU_Control_EX[1]~3_combout  & (((\EX_ALU|Mux2~0_combout )))) # (!\EX_ALU_Control|ALU_Control_EX[1]~3_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[29]~29_combout  & ((\Data_forwarding_mux_A|Mux2~1_combout ) # 
// (\EX_ALU|Mux2~0_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[29]~29_combout  & (\Data_forwarding_mux_A|Mux2~1_combout  & \EX_ALU|Mux2~0_combout ))))

	.dataa(\EX_ALU_Control|ALU_Control_EX[1]~3_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[29]~29_combout ),
	.datac(\Data_forwarding_mux_A|Mux2~1_combout ),
	.datad(\EX_ALU|Mux2~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux2~1 .lut_mask = 16'hFE40;
defparam \EX_ALU|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y39_N9
dffeas \EX_MEM_Pipeline_Stage|ALU_Result_MEM[29] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\EX_ALU|Mux2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [29]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[29] .is_wysiwyg = "true";
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y39_N25
dffeas \MEM_WB_Pipeline_Stage|ALU_Result_WB[29] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB_Pipeline_Stage|ALU_Result_WB [29]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[29] .is_wysiwyg = "true";
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y39_N18
cycloneive_lcell_comb \MEM_Data_Memory|Read_Data_MEM[29] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [29] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~59_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [29])))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~59_combout ),
	.datab(gnd),
	.datac(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.datad(\MEM_Data_Memory|Read_Data_MEM [29]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [29]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[29] .lut_mask = 16'hAFA0;
defparam \MEM_Data_Memory|Read_Data_MEM[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y39_N23
dffeas \MEM_WB_Pipeline_Stage|Read_Data_WB[29] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MEM_Data_Memory|Read_Data_MEM [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB_Pipeline_Stage|Read_Data_WB [29]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[29] .is_wysiwyg = "true";
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N22
cycloneive_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[29]~29 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~q  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [29]))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~q  & (\MEM_WB_Pipeline_Stage|ALU_Result_WB [29]))

	.dataa(\MEM_WB_Pipeline_Stage|MemtoReg_WB~q ),
	.datab(\MEM_WB_Pipeline_Stage|ALU_Result_WB [29]),
	.datac(\MEM_WB_Pipeline_Stage|Read_Data_WB [29]),
	.datad(gnd),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[29]~29 .lut_mask = 16'hE4E4;
defparam \WB_MemtoReg_Mux|Write_Data_WB[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N2
cycloneive_lcell_comb \ID_Registers|Read_Data_2_ID[27]~52 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[27]~52_combout  = (\ID_Registers|register~7_combout  & (((\ID_Registers|register_rtl_1_bypass [65])))) # (!\ID_Registers|register~7_combout  & ((\ID_Registers|register_rtl_1_bypass [66] & 
// ((\ID_Registers|register_rtl_1|auto_generated|ram_block1a27 ))) # (!\ID_Registers|register_rtl_1_bypass [66] & (\ID_Registers|register_rtl_1_bypass [65]))))

	.dataa(\ID_Registers|register~7_combout ),
	.datab(\ID_Registers|register_rtl_1_bypass [66]),
	.datac(\ID_Registers|register_rtl_1_bypass [65]),
	.datad(\ID_Registers|register_rtl_1|auto_generated|ram_block1a27 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[27]~52_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[27]~52 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_2_ID[27]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N8
cycloneive_lcell_comb \ID_Registers|Read_Data_2_ID[27]~53 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[27]~53_combout  = (\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & ((\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & ((\ID_Registers|Read_Data_2_ID[27]~52_combout ))) # 
// (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout )))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & (((\ID_Registers|Read_Data_2_ID[27]~52_combout ))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout ),
	.datab(\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout ),
	.datac(\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[27]~52_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[27]~53_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[27]~53 .lut_mask = 16'hFB08;
defparam \ID_Registers|Read_Data_2_ID[27]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y37_N9
dffeas \ID_EX_Pipeline_Stage|Read_Data_2_EX[27] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|Read_Data_2_ID[27]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Read_Data_2_EX [27]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[27] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N28
cycloneive_lcell_comb \Data_forwarding_mux_B|Mux4~0 (
// Equation(s):
// \Data_forwarding_mux_B|Mux4~0_combout  = (\Data_Forwarding_unit|Equal8~2_combout  & ((\Data_Forwarding_unit|Forward_C~0_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [27])) # (!\Data_Forwarding_unit|Forward_C~0_combout  & 
// ((\ID_EX_Pipeline_Stage|Read_Data_2_EX [27]))))) # (!\Data_Forwarding_unit|Equal8~2_combout  & (((\ID_EX_Pipeline_Stage|Read_Data_2_EX [27]))))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [27]),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_2_EX [27]),
	.datac(\Data_Forwarding_unit|Equal8~2_combout ),
	.datad(\Data_Forwarding_unit|Forward_C~0_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_B|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_B|Mux4~0 .lut_mask = 16'hACCC;
defparam \Data_forwarding_mux_B|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N10
cycloneive_lcell_comb \Data_forwarding_mux_B|Mux4~1 (
// Equation(s):
// \Data_forwarding_mux_B|Mux4~1_combout  = (\Data_forwarding_mux_B|Mux31~1_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout )) # (!\Data_forwarding_mux_B|Mux31~1_combout  & ((\Data_forwarding_mux_B|Mux4~0_combout )))

	.dataa(gnd),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout ),
	.datac(\Data_forwarding_mux_B|Mux31~1_combout ),
	.datad(\Data_forwarding_mux_B|Mux4~0_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_B|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_B|Mux4~1 .lut_mask = 16'hCFC0;
defparam \Data_forwarding_mux_B|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y37_N11
dffeas \EX_MEM_Pipeline_Stage|Write_Data_MEM[27] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Data_forwarding_mux_B|Mux4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM_Pipeline_Stage|Write_Data_MEM [27]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[27] .is_wysiwyg = "true";
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N6
cycloneive_lcell_comb \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[27]~27 (
// Equation(s):
// \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[27]~27_combout  = (\Data_Forwarding_unit|Forward_MEM~3_combout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [27]))) # (!\Data_Forwarding_unit|Forward_MEM~3_combout  & (\EX_MEM_Pipeline_Stage|Write_Data_MEM 
// [27]))

	.dataa(\Data_Forwarding_unit|Forward_MEM~3_combout ),
	.datab(\EX_MEM_Pipeline_Stage|Write_Data_MEM [27]),
	.datac(gnd),
	.datad(\MEM_WB_Pipeline_Stage|Read_Data_WB [27]),
	.cin(gnd),
	.combout(\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[27]~27 .lut_mask = 16'hEE44;
defparam \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y39_N0
cycloneive_lcell_comb \EX_MEM_Pipeline_Stage|Write_Data_MEM[29]~feeder (
// Equation(s):
// \EX_MEM_Pipeline_Stage|Write_Data_MEM[29]~feeder_combout  = \Data_forwarding_mux_B|Mux2~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data_forwarding_mux_B|Mux2~1_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Pipeline_Stage|Write_Data_MEM[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[29]~feeder .lut_mask = 16'hFF00;
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y39_N1
dffeas \EX_MEM_Pipeline_Stage|Write_Data_MEM[29] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\EX_MEM_Pipeline_Stage|Write_Data_MEM[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM_Pipeline_Stage|Write_Data_MEM [29]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[29] .is_wysiwyg = "true";
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y39_N4
cycloneive_lcell_comb \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[29]~29 (
// Equation(s):
// \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[29]~29_combout  = (\Data_Forwarding_unit|Forward_MEM~3_combout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [29])) # (!\Data_Forwarding_unit|Forward_MEM~3_combout  & ((\EX_MEM_Pipeline_Stage|Write_Data_MEM 
// [29])))

	.dataa(\MEM_WB_Pipeline_Stage|Read_Data_WB [29]),
	.datab(gnd),
	.datac(\Data_Forwarding_unit|Forward_MEM~3_combout ),
	.datad(\EX_MEM_Pipeline_Stage|Write_Data_MEM [29]),
	.cin(gnd),
	.combout(\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[29]~29 .lut_mask = 16'hAFA0;
defparam \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y39_N2
cycloneive_lcell_comb \EX_MEM_Pipeline_Stage|Write_Data_MEM[30]~feeder (
// Equation(s):
// \EX_MEM_Pipeline_Stage|Write_Data_MEM[30]~feeder_combout  = \Data_forwarding_mux_B|Mux1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data_forwarding_mux_B|Mux1~1_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Pipeline_Stage|Write_Data_MEM[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[30]~feeder .lut_mask = 16'hFF00;
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y39_N3
dffeas \EX_MEM_Pipeline_Stage|Write_Data_MEM[30] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\EX_MEM_Pipeline_Stage|Write_Data_MEM[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM_Pipeline_Stage|Write_Data_MEM [30]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[30] .is_wysiwyg = "true";
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y39_N22
cycloneive_lcell_comb \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[30]~30 (
// Equation(s):
// \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[30]~30_combout  = (\Data_Forwarding_unit|Forward_MEM~3_combout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [30])) # (!\Data_Forwarding_unit|Forward_MEM~3_combout  & ((\EX_MEM_Pipeline_Stage|Write_Data_MEM 
// [30])))

	.dataa(\MEM_WB_Pipeline_Stage|Read_Data_WB [30]),
	.datab(gnd),
	.datac(\Data_Forwarding_unit|Forward_MEM~3_combout ),
	.datad(\EX_MEM_Pipeline_Stage|Write_Data_MEM [30]),
	.cin(gnd),
	.combout(\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[30]~30 .lut_mask = 16'hAFA0;
defparam \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y42_N22
cycloneive_lcell_comb \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[31]~31 (
// Equation(s):
// \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[31]~31_combout  = (\Data_Forwarding_unit|Forward_MEM~3_combout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [31]))) # (!\Data_Forwarding_unit|Forward_MEM~3_combout  & (\EX_MEM_Pipeline_Stage|Write_Data_MEM 
// [31]))

	.dataa(\EX_MEM_Pipeline_Stage|Write_Data_MEM [31]),
	.datab(\Data_Forwarding_unit|Forward_MEM~3_combout ),
	.datac(gnd),
	.datad(\MEM_WB_Pipeline_Stage|Read_Data_WB [31]),
	.cin(gnd),
	.combout(\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[31]~31 .lut_mask = 16'hEE22;
defparam \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N2
cycloneive_lcell_comb \MEM_Data_Memory|Read_Data_MEM~51 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~51_combout  = (!\MEM_Data_Memory|always0~10_combout  & ((\MEM_Data_Memory|Read_Data_MEM~50_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a25 ))) # (!\MEM_Data_Memory|Read_Data_MEM~50_combout  & 
// (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [69]))))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~50_combout ),
	.datab(\MEM_Data_Memory|always0~10_combout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [69]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a25 ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~51_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~51 .lut_mask = 16'h3210;
defparam \MEM_Data_Memory|Read_Data_MEM~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N10
cycloneive_lcell_comb \MEM_Data_Memory|Read_Data_MEM[25] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [25] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~51_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [25])))

	.dataa(gnd),
	.datab(\MEM_Data_Memory|Read_Data_MEM~51_combout ),
	.datac(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.datad(\MEM_Data_Memory|Read_Data_MEM [25]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [25]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[25] .lut_mask = 16'hCFC0;
defparam \MEM_Data_Memory|Read_Data_MEM[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N18
cycloneive_lcell_comb \MEM_WB_Pipeline_Stage|Read_Data_WB[25]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|Read_Data_WB[25]~feeder_combout  = \MEM_Data_Memory|Read_Data_MEM [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MEM_Data_Memory|Read_Data_MEM [25]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|Read_Data_WB[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[25]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y42_N19
dffeas \MEM_WB_Pipeline_Stage|Read_Data_WB[25] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\MEM_WB_Pipeline_Stage|Read_Data_WB[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB_Pipeline_Stage|Read_Data_WB [25]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[25] .is_wysiwyg = "true";
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y42_N27
dffeas \EX_MEM_Pipeline_Stage|Write_Data_MEM[25] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data_forwarding_mux_B|Mux6~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM_Pipeline_Stage|Write_Data_MEM [25]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[25] .is_wysiwyg = "true";
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N8
cycloneive_lcell_comb \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[25]~25 (
// Equation(s):
// \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[25]~25_combout  = (\Data_Forwarding_unit|Forward_MEM~3_combout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [25])) # (!\Data_Forwarding_unit|Forward_MEM~3_combout  & ((\EX_MEM_Pipeline_Stage|Write_Data_MEM 
// [25])))

	.dataa(\Data_Forwarding_unit|Forward_MEM~3_combout ),
	.datab(\MEM_WB_Pipeline_Stage|Read_Data_WB [25]),
	.datac(gnd),
	.datad(\EX_MEM_Pipeline_Stage|Write_Data_MEM [25]),
	.cin(gnd),
	.combout(\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[25]~25 .lut_mask = 16'hDD88;
defparam \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N18
cycloneive_lcell_comb \MEM_Data_Memory|Read_Data_MEM~55 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~55_combout  = (!\MEM_Data_Memory|always0~10_combout  & ((\MEM_Data_Memory|Read_Data_MEM~54_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 ))) # (!\MEM_Data_Memory|Read_Data_MEM~54_combout  & 
// (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [73]))))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [73]),
	.datab(\MEM_Data_Memory|Read_Data_MEM~54_combout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 ),
	.datad(\MEM_Data_Memory|always0~10_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~55_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~55 .lut_mask = 16'h00E2;
defparam \MEM_Data_Memory|Read_Data_MEM~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N24
cycloneive_lcell_comb \MEM_Data_Memory|Read_Data_MEM[27] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [27] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~55_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [27])))

	.dataa(gnd),
	.datab(\MEM_Data_Memory|Read_Data_MEM~55_combout ),
	.datac(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.datad(\MEM_Data_Memory|Read_Data_MEM [27]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [27]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[27] .lut_mask = 16'hCFC0;
defparam \MEM_Data_Memory|Read_Data_MEM[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y37_N1
dffeas \MEM_WB_Pipeline_Stage|Read_Data_WB[27] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MEM_Data_Memory|Read_Data_MEM [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB_Pipeline_Stage|Read_Data_WB [27]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[27] .is_wysiwyg = "true";
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N16
cycloneive_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[27]~27 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~q  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [27]))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~q  & (\MEM_WB_Pipeline_Stage|ALU_Result_WB [27]))

	.dataa(\MEM_WB_Pipeline_Stage|ALU_Result_WB [27]),
	.datab(\MEM_WB_Pipeline_Stage|Read_Data_WB [27]),
	.datac(gnd),
	.datad(\MEM_WB_Pipeline_Stage|MemtoReg_WB~q ),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[27]~27 .lut_mask = 16'hCCAA;
defparam \WB_MemtoReg_Mux|Write_Data_WB[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y37_N21
dffeas \ID_Registers|register_rtl_0_bypass[65] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_0_bypass [65]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[65] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_0_bypass[65] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N20
cycloneive_lcell_comb \ID_Registers|Read_Data_1_ID[27]~54 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[27]~54_combout  = (\ID_Registers|register_rtl_0_bypass [66] & ((\ID_Registers|register~3_combout  & (\ID_Registers|register_rtl_0_bypass [65])) # (!\ID_Registers|register~3_combout  & 
// ((\ID_Registers|register_rtl_0|auto_generated|ram_block1a27 ))))) # (!\ID_Registers|register_rtl_0_bypass [66] & (((\ID_Registers|register_rtl_0_bypass [65]))))

	.dataa(\ID_Registers|register_rtl_0_bypass [66]),
	.datab(\ID_Registers|register~3_combout ),
	.datac(\ID_Registers|register_rtl_0_bypass [65]),
	.datad(\ID_Registers|register_rtl_0|auto_generated|ram_block1a27 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[27]~54_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[27]~54 .lut_mask = 16'hF2D0;
defparam \ID_Registers|Read_Data_1_ID[27]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N14
cycloneive_lcell_comb \ID_Registers|Read_Data_1_ID[27]~55 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[27]~55_combout  = (\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & (((\ID_Registers|Read_Data_1_ID[27]~54_combout )))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & 
// ((\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout )) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & ((\ID_Registers|Read_Data_1_ID[27]~54_combout )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout ),
	.datab(\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout ),
	.datac(\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[27]~54_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[27]~55_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[27]~55 .lut_mask = 16'hEF20;
defparam \ID_Registers|Read_Data_1_ID[27]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y37_N15
dffeas \ID_EX_Pipeline_Stage|Read_Data_1_EX[27] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|Read_Data_1_ID[27]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Read_Data_1_EX [27]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Read_Data_1_EX[27] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Read_Data_1_EX[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N24
cycloneive_lcell_comb \Data_forwarding_mux_A|Mux4~0 (
// Equation(s):
// \Data_forwarding_mux_A|Mux4~0_combout  = (\Data_Forwarding_unit|Equal4~2_combout  & ((\Data_Forwarding_unit|Forward_C~0_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [27])) # (!\Data_Forwarding_unit|Forward_C~0_combout  & 
// ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [27]))))) # (!\Data_Forwarding_unit|Equal4~2_combout  & (((\ID_EX_Pipeline_Stage|Read_Data_1_EX [27]))))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [27]),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [27]),
	.datac(\Data_Forwarding_unit|Equal4~2_combout ),
	.datad(\Data_Forwarding_unit|Forward_C~0_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_A|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_A|Mux4~0 .lut_mask = 16'hACCC;
defparam \Data_forwarding_mux_A|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N0
cycloneive_lcell_comb \Data_forwarding_mux_A|Mux4~1 (
// Equation(s):
// \Data_forwarding_mux_A|Mux4~1_combout  = (\Data_forwarding_mux_A|Mux31~1_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout )) # (!\Data_forwarding_mux_A|Mux31~1_combout  & ((\Data_forwarding_mux_A|Mux4~0_combout )))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout ),
	.datab(\Data_forwarding_mux_A|Mux4~0_combout ),
	.datac(gnd),
	.datad(\Data_forwarding_mux_A|Mux31~1_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_A|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_A|Mux4~1 .lut_mask = 16'hAACC;
defparam \Data_forwarding_mux_A|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y40_N0
cycloneive_lcell_comb \EX_ALU|Mux5~0 (
// Equation(s):
// \EX_ALU|Mux5~0_combout  = (\EX_ALU|Mux28~0_combout  & ((\EX_ALU|Mux28~1_combout  & ((\EX_ALU|Mult0|auto_generated|op_1~16_combout ))) # (!\EX_ALU|Mux28~1_combout  & (\EX_ALU|Add0~82_combout )))) # (!\EX_ALU|Mux28~0_combout  & (\EX_ALU|Mux28~1_combout ))

	.dataa(\EX_ALU|Mux28~0_combout ),
	.datab(\EX_ALU|Mux28~1_combout ),
	.datac(\EX_ALU|Add0~82_combout ),
	.datad(\EX_ALU|Mult0|auto_generated|op_1~16_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux5~0 .lut_mask = 16'hEC64;
defparam \EX_ALU|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y40_N4
cycloneive_lcell_comb \EX_ALU|Mux5~1 (
// Equation(s):
// \EX_ALU|Mux5~1_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[26]~26_combout  & ((\EX_ALU|Mux5~0_combout ) # ((\Data_forwarding_mux_A|Mux5~1_combout  & !\EX_ALU_Control|ALU_Control_EX[1]~3_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[26]~26_combout  & 
// (\EX_ALU|Mux5~0_combout  & ((\Data_forwarding_mux_A|Mux5~1_combout ) # (\EX_ALU_Control|ALU_Control_EX[1]~3_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[26]~26_combout ),
	.datab(\Data_forwarding_mux_A|Mux5~1_combout ),
	.datac(\EX_ALU_Control|ALU_Control_EX[1]~3_combout ),
	.datad(\EX_ALU|Mux5~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux5~1 .lut_mask = 16'hFE08;
defparam \EX_ALU|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y40_N5
dffeas \EX_MEM_Pipeline_Stage|ALU_Result_MEM[26] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\EX_ALU|Mux5~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [26]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[26] .is_wysiwyg = "true";
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y40_N15
dffeas \MEM_WB_Pipeline_Stage|ALU_Result_WB[26] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB_Pipeline_Stage|ALU_Result_WB [26]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[26] .is_wysiwyg = "true";
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y40_N14
cycloneive_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[26]~26 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~q  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [26])) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~q  & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB [26])))

	.dataa(\MEM_WB_Pipeline_Stage|Read_Data_WB [26]),
	.datab(\MEM_WB_Pipeline_Stage|MemtoReg_WB~q ),
	.datac(\MEM_WB_Pipeline_Stage|ALU_Result_WB [26]),
	.datad(gnd),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[26]~26 .lut_mask = 16'hB8B8;
defparam \WB_MemtoReg_Mux|Write_Data_WB[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N10
cycloneive_lcell_comb \ID_Registers|Read_Data_1_ID[23]~46 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[23]~46_combout  = (\ID_Registers|register~3_combout  & (((\ID_Registers|register_rtl_0_bypass [57])))) # (!\ID_Registers|register~3_combout  & ((\ID_Registers|register_rtl_0_bypass [58] & 
// ((\ID_Registers|register_rtl_0|auto_generated|ram_block1a23 ))) # (!\ID_Registers|register_rtl_0_bypass [58] & (\ID_Registers|register_rtl_0_bypass [57]))))

	.dataa(\ID_Registers|register~3_combout ),
	.datab(\ID_Registers|register_rtl_0_bypass [58]),
	.datac(\ID_Registers|register_rtl_0_bypass [57]),
	.datad(\ID_Registers|register_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[23]~46_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[23]~46 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_1_ID[23]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N14
cycloneive_lcell_comb \ID_Registers|Read_Data_1_ID[23]~47 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[23]~47_combout  = (\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & (((\ID_Registers|Read_Data_1_ID[23]~46_combout )))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & 
// ((\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout )) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & ((\ID_Registers|Read_Data_1_ID[23]~46_combout )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout ),
	.datab(\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout ),
	.datac(\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[23]~46_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[23]~47_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[23]~47 .lut_mask = 16'hEF20;
defparam \ID_Registers|Read_Data_1_ID[23]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y36_N15
dffeas \ID_EX_Pipeline_Stage|Read_Data_1_EX[23] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|Read_Data_1_ID[23]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Read_Data_1_EX [23]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Read_Data_1_EX[23] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Read_Data_1_EX[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N26
cycloneive_lcell_comb \Data_forwarding_mux_A|Mux8~0 (
// Equation(s):
// \Data_forwarding_mux_A|Mux8~0_combout  = (\Data_Forwarding_unit|Forward_C~0_combout  & ((\Data_Forwarding_unit|Equal4~2_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [23])) # (!\Data_Forwarding_unit|Equal4~2_combout  & 
// ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [23]))))) # (!\Data_Forwarding_unit|Forward_C~0_combout  & (((\ID_EX_Pipeline_Stage|Read_Data_1_EX [23]))))

	.dataa(\Data_Forwarding_unit|Forward_C~0_combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [23]),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_1_EX [23]),
	.datad(\Data_Forwarding_unit|Equal4~2_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_A|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_A|Mux8~0 .lut_mask = 16'hD8F0;
defparam \Data_forwarding_mux_A|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N4
cycloneive_lcell_comb \Data_forwarding_mux_A|Mux8~1 (
// Equation(s):
// \Data_forwarding_mux_A|Mux8~1_combout  = (\Data_forwarding_mux_A|Mux31~1_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout )) # (!\Data_forwarding_mux_A|Mux31~1_combout  & ((\Data_forwarding_mux_A|Mux8~0_combout )))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout ),
	.datab(gnd),
	.datac(\Data_forwarding_mux_A|Mux8~0_combout ),
	.datad(\Data_forwarding_mux_A|Mux31~1_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_A|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_A|Mux8~1 .lut_mask = 16'hAAF0;
defparam \Data_forwarding_mux_A|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N6
cycloneive_lcell_comb \EX_ALU|Mux6~0 (
// Equation(s):
// \EX_ALU|Mux6~0_combout  = (\EX_ALU|Mux28~1_combout  & (((\EX_ALU|Mult0|auto_generated|op_1~14_combout ) # (!\EX_ALU|Mux28~0_combout )))) # (!\EX_ALU|Mux28~1_combout  & (\EX_ALU|Add0~79_combout  & (\EX_ALU|Mux28~0_combout )))

	.dataa(\EX_ALU|Add0~79_combout ),
	.datab(\EX_ALU|Mux28~1_combout ),
	.datac(\EX_ALU|Mux28~0_combout ),
	.datad(\EX_ALU|Mult0|auto_generated|op_1~14_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux6~0 .lut_mask = 16'hEC2C;
defparam \EX_ALU|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N24
cycloneive_lcell_comb \EX_ALU|Mux6~1 (
// Equation(s):
// \EX_ALU|Mux6~1_combout  = (\EX_ALU_Control|ALU_Control_EX[1]~3_combout  & (((\EX_ALU|Mux6~0_combout )))) # (!\EX_ALU_Control|ALU_Control_EX[1]~3_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[25]~25_combout  & ((\Data_forwarding_mux_A|Mux6~1_combout ) # 
// (\EX_ALU|Mux6~0_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[25]~25_combout  & (\Data_forwarding_mux_A|Mux6~1_combout  & \EX_ALU|Mux6~0_combout ))))

	.dataa(\EX_ALU_Control|ALU_Control_EX[1]~3_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[25]~25_combout ),
	.datac(\Data_forwarding_mux_A|Mux6~1_combout ),
	.datad(\EX_ALU|Mux6~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux6~1 .lut_mask = 16'hFE40;
defparam \EX_ALU|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y42_N25
dffeas \EX_MEM_Pipeline_Stage|ALU_Result_MEM[25] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\EX_ALU|Mux6~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [25]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[25] .is_wysiwyg = "true";
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y42_N9
dffeas \MEM_WB_Pipeline_Stage|ALU_Result_WB[25] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB_Pipeline_Stage|ALU_Result_WB [25]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[25] .is_wysiwyg = "true";
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N26
cycloneive_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[25]~25 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~q  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [25]))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~q  & (\MEM_WB_Pipeline_Stage|ALU_Result_WB [25]))

	.dataa(\MEM_WB_Pipeline_Stage|MemtoReg_WB~q ),
	.datab(\MEM_WB_Pipeline_Stage|ALU_Result_WB [25]),
	.datac(gnd),
	.datad(\MEM_WB_Pipeline_Stage|Read_Data_WB [25]),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[25]~25 .lut_mask = 16'hEE44;
defparam \WB_MemtoReg_Mux|Write_Data_WB[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N4
cycloneive_lcell_comb \ID_Registers|Read_Data_1_ID[14]~28 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[14]~28_combout  = (\ID_Registers|register~3_combout  & (((\ID_Registers|register_rtl_0_bypass [39])))) # (!\ID_Registers|register~3_combout  & ((\ID_Registers|register_rtl_0_bypass [40] & 
// ((\ID_Registers|register_rtl_0|auto_generated|ram_block1a14 ))) # (!\ID_Registers|register_rtl_0_bypass [40] & (\ID_Registers|register_rtl_0_bypass [39]))))

	.dataa(\ID_Registers|register~3_combout ),
	.datab(\ID_Registers|register_rtl_0_bypass [40]),
	.datac(\ID_Registers|register_rtl_0_bypass [39]),
	.datad(\ID_Registers|register_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[14]~28_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[14]~28 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_1_ID[14]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N8
cycloneive_lcell_comb \ID_Registers|Read_Data_1_ID[14]~29 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[14]~29_combout  = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & ((\ID_Registers|Read_Data_1_ID[14]~28_combout ))) # 
// (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout )))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & (((\ID_Registers|Read_Data_1_ID[14]~28_combout ))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout ),
	.datab(\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout ),
	.datac(\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[14]~28_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[14]~29_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[14]~29 .lut_mask = 16'hFB08;
defparam \ID_Registers|Read_Data_1_ID[14]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y41_N9
dffeas \ID_EX_Pipeline_Stage|Read_Data_1_EX[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|Read_Data_1_ID[14]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Read_Data_1_EX [14]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Read_Data_1_EX[14] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Read_Data_1_EX[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N28
cycloneive_lcell_comb \Data_forwarding_mux_A|Mux17~0 (
// Equation(s):
// \Data_forwarding_mux_A|Mux17~0_combout  = (\Data_Forwarding_unit|Equal4~2_combout  & ((\Data_Forwarding_unit|Forward_C~0_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [14])) # (!\Data_Forwarding_unit|Forward_C~0_combout  & 
// ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [14]))))) # (!\Data_Forwarding_unit|Equal4~2_combout  & (((\ID_EX_Pipeline_Stage|Read_Data_1_EX [14]))))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [14]),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [14]),
	.datac(\Data_Forwarding_unit|Equal4~2_combout ),
	.datad(\Data_Forwarding_unit|Forward_C~0_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_A|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_A|Mux17~0 .lut_mask = 16'hACCC;
defparam \Data_forwarding_mux_A|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N14
cycloneive_lcell_comb \Data_forwarding_mux_A|Mux17~1 (
// Equation(s):
// \Data_forwarding_mux_A|Mux17~1_combout  = (\Data_forwarding_mux_A|Mux31~1_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout )) # (!\Data_forwarding_mux_A|Mux31~1_combout  & ((\Data_forwarding_mux_A|Mux17~0_combout )))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout ),
	.datab(\Data_forwarding_mux_A|Mux17~0_combout ),
	.datac(gnd),
	.datad(\Data_forwarding_mux_A|Mux31~1_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_A|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_A|Mux17~1 .lut_mask = 16'hAACC;
defparam \Data_forwarding_mux_A|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N12
cycloneive_lcell_comb \EX_ALU|Mux18~0 (
// Equation(s):
// \EX_ALU|Mux18~0_combout  = (\EX_ALU|Mux28~0_combout  & ((\EX_ALU|Mux28~1_combout  & ((\EX_ALU|Mult0|auto_generated|w513w [13]))) # (!\EX_ALU|Mux28~1_combout  & (\EX_ALU|Add0~43_combout )))) # (!\EX_ALU|Mux28~0_combout  & (\EX_ALU|Mux28~1_combout ))

	.dataa(\EX_ALU|Mux28~0_combout ),
	.datab(\EX_ALU|Mux28~1_combout ),
	.datac(\EX_ALU|Add0~43_combout ),
	.datad(\EX_ALU|Mult0|auto_generated|w513w [13]),
	.cin(gnd),
	.combout(\EX_ALU|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux18~0 .lut_mask = 16'hEC64;
defparam \EX_ALU|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N30
cycloneive_lcell_comb \EX_ALU|Mux18~1 (
// Equation(s):
// \EX_ALU|Mux18~1_combout  = (\EX_ALU_Control|ALU_Control_EX[1]~3_combout  & (((\EX_ALU|Mux18~0_combout )))) # (!\EX_ALU_Control|ALU_Control_EX[1]~3_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[13]~13_combout  & ((\Data_forwarding_mux_A|Mux18~1_combout ) # 
// (\EX_ALU|Mux18~0_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[13]~13_combout  & (\Data_forwarding_mux_A|Mux18~1_combout  & \EX_ALU|Mux18~0_combout ))))

	.dataa(\EX_ALU_Control|ALU_Control_EX[1]~3_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[13]~13_combout ),
	.datac(\Data_forwarding_mux_A|Mux18~1_combout ),
	.datad(\EX_ALU|Mux18~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux18~1 .lut_mask = 16'hFE40;
defparam \EX_ALU|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y35_N5
dffeas \EX_MEM_Pipeline_Stage|ALU_Result_MEM[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_ALU|Mux18~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [13]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[13] .is_wysiwyg = "true";
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N4
cycloneive_lcell_comb \Data_forwarding_mux_A|Mux18~0 (
// Equation(s):
// \Data_forwarding_mux_A|Mux18~0_combout  = (\Data_Forwarding_unit|Forward_C~0_combout  & ((\Data_Forwarding_unit|Equal4~2_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [13]))) # (!\Data_Forwarding_unit|Equal4~2_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_1_EX [13])))) # (!\Data_Forwarding_unit|Forward_C~0_combout  & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [13]))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [13]),
	.datab(\Data_Forwarding_unit|Forward_C~0_combout ),
	.datac(\Data_Forwarding_unit|Equal4~2_combout ),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [13]),
	.cin(gnd),
	.combout(\Data_forwarding_mux_A|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_A|Mux18~0 .lut_mask = 16'hEA2A;
defparam \Data_forwarding_mux_A|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N14
cycloneive_lcell_comb \Data_forwarding_mux_A|Mux18~1 (
// Equation(s):
// \Data_forwarding_mux_A|Mux18~1_combout  = (\Data_forwarding_mux_A|Mux31~1_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout )) # (!\Data_forwarding_mux_A|Mux31~1_combout  & ((\Data_forwarding_mux_A|Mux18~0_combout )))

	.dataa(gnd),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout ),
	.datac(\Data_forwarding_mux_A|Mux18~0_combout ),
	.datad(\Data_forwarding_mux_A|Mux31~1_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_A|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_A|Mux18~1 .lut_mask = 16'hCCF0;
defparam \Data_forwarding_mux_A|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N24
cycloneive_lcell_comb \EX_ALU|Mux19~0 (
// Equation(s):
// \EX_ALU|Mux19~0_combout  = (\EX_ALU|Mux28~1_combout  & (((\EX_ALU|Mult0|auto_generated|w513w [12]) # (!\EX_ALU|Mux28~0_combout )))) # (!\EX_ALU|Mux28~1_combout  & (\EX_ALU|Add0~40_combout  & (\EX_ALU|Mux28~0_combout )))

	.dataa(\EX_ALU|Add0~40_combout ),
	.datab(\EX_ALU|Mux28~1_combout ),
	.datac(\EX_ALU|Mux28~0_combout ),
	.datad(\EX_ALU|Mult0|auto_generated|w513w [12]),
	.cin(gnd),
	.combout(\EX_ALU|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux19~0 .lut_mask = 16'hEC2C;
defparam \EX_ALU|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N26
cycloneive_lcell_comb \EX_ALU|Mux19~1 (
// Equation(s):
// \EX_ALU|Mux19~1_combout  = (\EX_ALU_Control|ALU_Control_EX[1]~3_combout  & (((\EX_ALU|Mux19~0_combout )))) # (!\EX_ALU_Control|ALU_Control_EX[1]~3_combout  & ((\Data_forwarding_mux_A|Mux19~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[12]~12_combout ) # 
// (\EX_ALU|Mux19~0_combout ))) # (!\Data_forwarding_mux_A|Mux19~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[12]~12_combout  & \EX_ALU|Mux19~0_combout ))))

	.dataa(\EX_ALU_Control|ALU_Control_EX[1]~3_combout ),
	.datab(\Data_forwarding_mux_A|Mux19~1_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[12]~12_combout ),
	.datad(\EX_ALU|Mux19~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux19~1 .lut_mask = 16'hFE40;
defparam \EX_ALU|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y38_N27
dffeas \EX_MEM_Pipeline_Stage|ALU_Result_MEM[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\EX_ALU|Mux19~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [12]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[12] .is_wysiwyg = "true";
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N4
cycloneive_lcell_comb \Data_forwarding_mux_A|Mux19~0 (
// Equation(s):
// \Data_forwarding_mux_A|Mux19~0_combout  = (\Data_Forwarding_unit|Equal4~2_combout  & ((\Data_Forwarding_unit|Forward_C~0_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [12]))) # (!\Data_Forwarding_unit|Forward_C~0_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_1_EX [12])))) # (!\Data_Forwarding_unit|Equal4~2_combout  & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [12]))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [12]),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [12]),
	.datac(\Data_Forwarding_unit|Equal4~2_combout ),
	.datad(\Data_Forwarding_unit|Forward_C~0_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_A|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_A|Mux19~0 .lut_mask = 16'hCAAA;
defparam \Data_forwarding_mux_A|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N28
cycloneive_lcell_comb \Data_forwarding_mux_A|Mux19~1 (
// Equation(s):
// \Data_forwarding_mux_A|Mux19~1_combout  = (\Data_forwarding_mux_A|Mux31~1_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout )) # (!\Data_forwarding_mux_A|Mux31~1_combout  & ((\Data_forwarding_mux_A|Mux19~0_combout )))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout ),
	.datab(gnd),
	.datac(\Data_forwarding_mux_A|Mux19~0_combout ),
	.datad(\Data_forwarding_mux_A|Mux31~1_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_A|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_A|Mux19~1 .lut_mask = 16'hAAF0;
defparam \Data_forwarding_mux_A|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N28
cycloneive_lcell_comb \EX_ALU|Mux7~0 (
// Equation(s):
// \EX_ALU|Mux7~0_combout  = (\EX_ALU|Mux28~0_combout  & ((\EX_ALU|Mux28~1_combout  & ((\EX_ALU|Mult0|auto_generated|op_1~12_combout ))) # (!\EX_ALU|Mux28~1_combout  & (\EX_ALU|Add0~76_combout )))) # (!\EX_ALU|Mux28~0_combout  & (((\EX_ALU|Mux28~1_combout 
// ))))

	.dataa(\EX_ALU|Add0~76_combout ),
	.datab(\EX_ALU|Mux28~0_combout ),
	.datac(\EX_ALU|Mux28~1_combout ),
	.datad(\EX_ALU|Mult0|auto_generated|op_1~12_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux7~0 .lut_mask = 16'hF838;
defparam \EX_ALU|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N4
cycloneive_lcell_comb \EX_ALU|Mux7~1 (
// Equation(s):
// \EX_ALU|Mux7~1_combout  = (\EX_ALU_Control|ALU_Control_EX[1]~3_combout  & (((\EX_ALU|Mux7~0_combout )))) # (!\EX_ALU_Control|ALU_Control_EX[1]~3_combout  & ((\Data_forwarding_mux_A|Mux7~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[24]~24_combout ) # 
// (\EX_ALU|Mux7~0_combout ))) # (!\Data_forwarding_mux_A|Mux7~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[24]~24_combout  & \EX_ALU|Mux7~0_combout ))))

	.dataa(\EX_ALU_Control|ALU_Control_EX[1]~3_combout ),
	.datab(\Data_forwarding_mux_A|Mux7~1_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[24]~24_combout ),
	.datad(\EX_ALU|Mux7~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux7~1 .lut_mask = 16'hFE40;
defparam \EX_ALU|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y41_N5
dffeas \EX_MEM_Pipeline_Stage|ALU_Result_MEM[24] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\EX_ALU|Mux7~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [24]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[24] .is_wysiwyg = "true";
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y41_N9
dffeas \MEM_WB_Pipeline_Stage|ALU_Result_WB[24] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB_Pipeline_Stage|ALU_Result_WB [24]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[24] .is_wysiwyg = "true";
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N8
cycloneive_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[24]~24 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~q  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [24])) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~q  & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB [24])))

	.dataa(\MEM_WB_Pipeline_Stage|Read_Data_WB [24]),
	.datab(gnd),
	.datac(\MEM_WB_Pipeline_Stage|ALU_Result_WB [24]),
	.datad(\MEM_WB_Pipeline_Stage|MemtoReg_WB~q ),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[24]~24 .lut_mask = 16'hAAF0;
defparam \WB_MemtoReg_Mux|Write_Data_WB[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N18
cycloneive_lcell_comb \ID_Registers|Read_Data_2_ID[23]~44 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[23]~44_combout  = (\ID_Registers|register~7_combout  & (((\ID_Registers|register_rtl_1_bypass [57])))) # (!\ID_Registers|register~7_combout  & ((\ID_Registers|register_rtl_1_bypass [58] & 
// ((\ID_Registers|register_rtl_1|auto_generated|ram_block1a23 ))) # (!\ID_Registers|register_rtl_1_bypass [58] & (\ID_Registers|register_rtl_1_bypass [57]))))

	.dataa(\ID_Registers|register~7_combout ),
	.datab(\ID_Registers|register_rtl_1_bypass [58]),
	.datac(\ID_Registers|register_rtl_1_bypass [57]),
	.datad(\ID_Registers|register_rtl_1|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[23]~44_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[23]~44 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_2_ID[23]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N28
cycloneive_lcell_comb \ID_Registers|Read_Data_2_ID[23]~45 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[23]~45_combout  = (\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & ((\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & ((\ID_Registers|Read_Data_2_ID[23]~44_combout ))) # 
// (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout )))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & (((\ID_Registers|Read_Data_2_ID[23]~44_combout ))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout ),
	.datab(\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout ),
	.datac(\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[23]~44_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[23]~45_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[23]~45 .lut_mask = 16'hFB08;
defparam \ID_Registers|Read_Data_2_ID[23]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y36_N29
dffeas \ID_EX_Pipeline_Stage|Read_Data_2_EX[23] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|Read_Data_2_ID[23]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Read_Data_2_EX [23]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[23] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N6
cycloneive_lcell_comb \Data_forwarding_mux_B|Mux8~0 (
// Equation(s):
// \Data_forwarding_mux_B|Mux8~0_combout  = (\Data_Forwarding_unit|Forward_C~0_combout  & ((\Data_Forwarding_unit|Equal8~2_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [23]))) # (!\Data_Forwarding_unit|Equal8~2_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_2_EX [23])))) # (!\Data_Forwarding_unit|Forward_C~0_combout  & (\ID_EX_Pipeline_Stage|Read_Data_2_EX [23]))

	.dataa(\Data_Forwarding_unit|Forward_C~0_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_2_EX [23]),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [23]),
	.datad(\Data_Forwarding_unit|Equal8~2_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_B|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_B|Mux8~0 .lut_mask = 16'hE4CC;
defparam \Data_forwarding_mux_B|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N20
cycloneive_lcell_comb \Data_forwarding_mux_B|Mux8~1 (
// Equation(s):
// \Data_forwarding_mux_B|Mux8~1_combout  = (\Data_forwarding_mux_B|Mux31~1_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout )) # (!\Data_forwarding_mux_B|Mux31~1_combout  & ((\Data_forwarding_mux_B|Mux8~0_combout )))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout ),
	.datab(gnd),
	.datac(\Data_forwarding_mux_B|Mux31~1_combout ),
	.datad(\Data_forwarding_mux_B|Mux8~0_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_B|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_B|Mux8~1 .lut_mask = 16'hAFA0;
defparam \Data_forwarding_mux_B|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N30
cycloneive_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[23]~23 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[23]~23_combout  = (\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & (\ID_EX_Pipeline_Stage|Instruction_EX [15])) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & ((\Data_forwarding_mux_B|Mux8~1_combout )))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.datab(\ID_EX_Pipeline_Stage|ALUSrc_EX~q ),
	.datac(gnd),
	.datad(\Data_forwarding_mux_B|Mux8~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[23]~23 .lut_mask = 16'hBB88;
defparam \EX_ALU_Mux|ALU_Data_2_EX[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N24
cycloneive_lcell_comb \EX_ALU|Mux8~0 (
// Equation(s):
// \EX_ALU|Mux8~0_combout  = (\EX_ALU|Mux28~0_combout  & ((\EX_ALU|Mux28~1_combout  & ((\EX_ALU|Mult0|auto_generated|op_1~10_combout ))) # (!\EX_ALU|Mux28~1_combout  & (\EX_ALU|Add0~73_combout )))) # (!\EX_ALU|Mux28~0_combout  & (\EX_ALU|Mux28~1_combout ))

	.dataa(\EX_ALU|Mux28~0_combout ),
	.datab(\EX_ALU|Mux28~1_combout ),
	.datac(\EX_ALU|Add0~73_combout ),
	.datad(\EX_ALU|Mult0|auto_generated|op_1~10_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux8~0 .lut_mask = 16'hEC64;
defparam \EX_ALU|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N8
cycloneive_lcell_comb \EX_ALU|Mux8~1 (
// Equation(s):
// \EX_ALU|Mux8~1_combout  = (\Data_forwarding_mux_A|Mux8~1_combout  & ((\EX_ALU|Mux8~0_combout ) # ((\EX_ALU_Mux|ALU_Data_2_EX[23]~23_combout  & !\EX_ALU_Control|ALU_Control_EX[1]~3_combout )))) # (!\Data_forwarding_mux_A|Mux8~1_combout  & 
// (\EX_ALU|Mux8~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[23]~23_combout ) # (\EX_ALU_Control|ALU_Control_EX[1]~3_combout ))))

	.dataa(\Data_forwarding_mux_A|Mux8~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[23]~23_combout ),
	.datac(\EX_ALU_Control|ALU_Control_EX[1]~3_combout ),
	.datad(\EX_ALU|Mux8~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux8~1 .lut_mask = 16'hFE08;
defparam \EX_ALU|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y36_N9
dffeas \EX_MEM_Pipeline_Stage|ALU_Result_MEM[23] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\EX_ALU|Mux8~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [23]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[23] .is_wysiwyg = "true";
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y36_N13
dffeas \MEM_WB_Pipeline_Stage|ALU_Result_WB[23] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB_Pipeline_Stage|ALU_Result_WB [23]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[23] .is_wysiwyg = "true";
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N12
cycloneive_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[23]~23 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~q  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [23])) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~q  & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB [23])))

	.dataa(\MEM_WB_Pipeline_Stage|Read_Data_WB [23]),
	.datab(\MEM_WB_Pipeline_Stage|MemtoReg_WB~q ),
	.datac(\MEM_WB_Pipeline_Stage|ALU_Result_WB [23]),
	.datad(gnd),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[23]~23 .lut_mask = 16'hB8B8;
defparam \WB_MemtoReg_Mux|Write_Data_WB[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N10
cycloneive_lcell_comb \ID_Registers|Read_Data_2_ID[16]~34 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[16]~34_combout  = (\ID_Registers|register_rtl_1_bypass [44] & ((\ID_Registers|register~7_combout  & (\ID_Registers|register_rtl_1_bypass [43])) # (!\ID_Registers|register~7_combout  & 
// ((\ID_Registers|register_rtl_1|auto_generated|ram_block1a16 ))))) # (!\ID_Registers|register_rtl_1_bypass [44] & (((\ID_Registers|register_rtl_1_bypass [43]))))

	.dataa(\ID_Registers|register_rtl_1_bypass [44]),
	.datab(\ID_Registers|register~7_combout ),
	.datac(\ID_Registers|register_rtl_1_bypass [43]),
	.datad(\ID_Registers|register_rtl_1|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[16]~34_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[16]~34 .lut_mask = 16'hF2D0;
defparam \ID_Registers|Read_Data_2_ID[16]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N4
cycloneive_lcell_comb \ID_Registers|Read_Data_2_ID[16]~35 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[16]~35_combout  = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & (((\ID_Registers|Read_Data_2_ID[16]~34_combout )))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & 
// ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout )) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & ((\ID_Registers|Read_Data_2_ID[16]~34_combout )))))

	.dataa(\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout ),
	.datab(\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[16]~34_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[16]~35_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[16]~35 .lut_mask = 16'hFB40;
defparam \ID_Registers|Read_Data_2_ID[16]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y38_N9
dffeas \ID_EX_Pipeline_Stage|Read_Data_2_EX[16] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ID_Registers|Read_Data_2_ID[16]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Read_Data_2_EX [16]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[16] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N8
cycloneive_lcell_comb \Data_forwarding_mux_B|Mux15~0 (
// Equation(s):
// \Data_forwarding_mux_B|Mux15~0_combout  = (\Data_Forwarding_unit|Forward_C~0_combout  & ((\Data_Forwarding_unit|Equal8~2_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [16])) # (!\Data_Forwarding_unit|Equal8~2_combout  & 
// ((\ID_EX_Pipeline_Stage|Read_Data_2_EX [16]))))) # (!\Data_Forwarding_unit|Forward_C~0_combout  & (((\ID_EX_Pipeline_Stage|Read_Data_2_EX [16]))))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [16]),
	.datab(\Data_Forwarding_unit|Forward_C~0_combout ),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_2_EX [16]),
	.datad(\Data_Forwarding_unit|Equal8~2_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_B|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_B|Mux15~0 .lut_mask = 16'hB8F0;
defparam \Data_forwarding_mux_B|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N10
cycloneive_lcell_comb \Data_forwarding_mux_B|Mux15~1 (
// Equation(s):
// \Data_forwarding_mux_B|Mux15~1_combout  = (\Data_forwarding_mux_B|Mux31~1_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout )) # (!\Data_forwarding_mux_B|Mux31~1_combout  & ((\Data_forwarding_mux_B|Mux15~0_combout )))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout ),
	.datab(gnd),
	.datac(\Data_forwarding_mux_B|Mux15~0_combout ),
	.datad(\Data_forwarding_mux_B|Mux31~1_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_B|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_B|Mux15~1 .lut_mask = 16'hAAF0;
defparam \Data_forwarding_mux_B|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N30
cycloneive_lcell_comb \EX_ALU|Add0~51 (
// Equation(s):
// \EX_ALU|Add0~51_combout  = \EX_ALU_Control|ALU_Control_EX[2]~4_combout  $ (((\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & (\ID_EX_Pipeline_Stage|Instruction_EX [15])) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & ((\Data_forwarding_mux_B|Mux15~1_combout )))))

	.dataa(\EX_ALU_Control|ALU_Control_EX[2]~4_combout ),
	.datab(\ID_EX_Pipeline_Stage|ALUSrc_EX~q ),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.datad(\Data_forwarding_mux_B|Mux15~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Add0~51_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~51 .lut_mask = 16'h596A;
defparam \EX_ALU|Add0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N18
cycloneive_lcell_comb \EX_ALU|Add0~48 (
// Equation(s):
// \EX_ALU|Add0~48_combout  = \EX_ALU_Control|ALU_Control_EX[2]~4_combout  $ (((\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & ((\ID_EX_Pipeline_Stage|Instruction_EX [15]))) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & (\Data_forwarding_mux_B|Mux16~1_combout ))))

	.dataa(\ID_EX_Pipeline_Stage|ALUSrc_EX~q ),
	.datab(\Data_forwarding_mux_B|Mux16~1_combout ),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.datad(\EX_ALU_Control|ALU_Control_EX[2]~4_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Add0~48_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~48 .lut_mask = 16'h1BE4;
defparam \EX_ALU|Add0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N14
cycloneive_lcell_comb \EX_ALU|Add0~46 (
// Equation(s):
// \EX_ALU|Add0~46_combout  = (\EX_ALU|Add0~45_combout  & ((\Data_forwarding_mux_A|Mux17~1_combout  & (\EX_ALU|Add0~44  & VCC)) # (!\Data_forwarding_mux_A|Mux17~1_combout  & (!\EX_ALU|Add0~44 )))) # (!\EX_ALU|Add0~45_combout  & 
// ((\Data_forwarding_mux_A|Mux17~1_combout  & (!\EX_ALU|Add0~44 )) # (!\Data_forwarding_mux_A|Mux17~1_combout  & ((\EX_ALU|Add0~44 ) # (GND)))))
// \EX_ALU|Add0~47  = CARRY((\EX_ALU|Add0~45_combout  & (!\Data_forwarding_mux_A|Mux17~1_combout  & !\EX_ALU|Add0~44 )) # (!\EX_ALU|Add0~45_combout  & ((!\EX_ALU|Add0~44 ) # (!\Data_forwarding_mux_A|Mux17~1_combout ))))

	.dataa(\EX_ALU|Add0~45_combout ),
	.datab(\Data_forwarding_mux_A|Mux17~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EX_ALU|Add0~44 ),
	.combout(\EX_ALU|Add0~46_combout ),
	.cout(\EX_ALU|Add0~47 ));
// synopsys translate_off
defparam \EX_ALU|Add0~46 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N16
cycloneive_lcell_comb \EX_ALU|Add0~49 (
// Equation(s):
// \EX_ALU|Add0~49_combout  = ((\Data_forwarding_mux_A|Mux16~1_combout  $ (\EX_ALU|Add0~48_combout  $ (!\EX_ALU|Add0~47 )))) # (GND)
// \EX_ALU|Add0~50  = CARRY((\Data_forwarding_mux_A|Mux16~1_combout  & ((\EX_ALU|Add0~48_combout ) # (!\EX_ALU|Add0~47 ))) # (!\Data_forwarding_mux_A|Mux16~1_combout  & (\EX_ALU|Add0~48_combout  & !\EX_ALU|Add0~47 )))

	.dataa(\Data_forwarding_mux_A|Mux16~1_combout ),
	.datab(\EX_ALU|Add0~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EX_ALU|Add0~47 ),
	.combout(\EX_ALU|Add0~49_combout ),
	.cout(\EX_ALU|Add0~50 ));
// synopsys translate_off
defparam \EX_ALU|Add0~49 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N18
cycloneive_lcell_comb \EX_ALU|Add0~52 (
// Equation(s):
// \EX_ALU|Add0~52_combout  = (\Data_forwarding_mux_A|Mux15~1_combout  & ((\EX_ALU|Add0~51_combout  & (\EX_ALU|Add0~50  & VCC)) # (!\EX_ALU|Add0~51_combout  & (!\EX_ALU|Add0~50 )))) # (!\Data_forwarding_mux_A|Mux15~1_combout  & ((\EX_ALU|Add0~51_combout  & 
// (!\EX_ALU|Add0~50 )) # (!\EX_ALU|Add0~51_combout  & ((\EX_ALU|Add0~50 ) # (GND)))))
// \EX_ALU|Add0~53  = CARRY((\Data_forwarding_mux_A|Mux15~1_combout  & (!\EX_ALU|Add0~51_combout  & !\EX_ALU|Add0~50 )) # (!\Data_forwarding_mux_A|Mux15~1_combout  & ((!\EX_ALU|Add0~50 ) # (!\EX_ALU|Add0~51_combout ))))

	.dataa(\Data_forwarding_mux_A|Mux15~1_combout ),
	.datab(\EX_ALU|Add0~51_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EX_ALU|Add0~50 ),
	.combout(\EX_ALU|Add0~52_combout ),
	.cout(\EX_ALU|Add0~53 ));
// synopsys translate_off
defparam \EX_ALU|Add0~52 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N20
cycloneive_lcell_comb \EX_ALU|Add0~55 (
// Equation(s):
// \EX_ALU|Add0~55_combout  = ((\Data_forwarding_mux_A|Mux14~1_combout  $ (\EX_ALU|Add0~54_combout  $ (!\EX_ALU|Add0~53 )))) # (GND)
// \EX_ALU|Add0~56  = CARRY((\Data_forwarding_mux_A|Mux14~1_combout  & ((\EX_ALU|Add0~54_combout ) # (!\EX_ALU|Add0~53 ))) # (!\Data_forwarding_mux_A|Mux14~1_combout  & (\EX_ALU|Add0~54_combout  & !\EX_ALU|Add0~53 )))

	.dataa(\Data_forwarding_mux_A|Mux14~1_combout ),
	.datab(\EX_ALU|Add0~54_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EX_ALU|Add0~53 ),
	.combout(\EX_ALU|Add0~55_combout ),
	.cout(\EX_ALU|Add0~56 ));
// synopsys translate_off
defparam \EX_ALU|Add0~55 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N22
cycloneive_lcell_comb \EX_ALU|Add0~58 (
// Equation(s):
// \EX_ALU|Add0~58_combout  = (\Data_forwarding_mux_A|Mux13~1_combout  & ((\EX_ALU|Add0~57_combout  & (\EX_ALU|Add0~56  & VCC)) # (!\EX_ALU|Add0~57_combout  & (!\EX_ALU|Add0~56 )))) # (!\Data_forwarding_mux_A|Mux13~1_combout  & ((\EX_ALU|Add0~57_combout  & 
// (!\EX_ALU|Add0~56 )) # (!\EX_ALU|Add0~57_combout  & ((\EX_ALU|Add0~56 ) # (GND)))))
// \EX_ALU|Add0~59  = CARRY((\Data_forwarding_mux_A|Mux13~1_combout  & (!\EX_ALU|Add0~57_combout  & !\EX_ALU|Add0~56 )) # (!\Data_forwarding_mux_A|Mux13~1_combout  & ((!\EX_ALU|Add0~56 ) # (!\EX_ALU|Add0~57_combout ))))

	.dataa(\Data_forwarding_mux_A|Mux13~1_combout ),
	.datab(\EX_ALU|Add0~57_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EX_ALU|Add0~56 ),
	.combout(\EX_ALU|Add0~58_combout ),
	.cout(\EX_ALU|Add0~59 ));
// synopsys translate_off
defparam \EX_ALU|Add0~58 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N26
cycloneive_lcell_comb \EX_ALU|Add0~64 (
// Equation(s):
// \EX_ALU|Add0~64_combout  = (\Data_forwarding_mux_A|Mux11~1_combout  & ((\EX_ALU|Add0~63_combout  & (\EX_ALU|Add0~62  & VCC)) # (!\EX_ALU|Add0~63_combout  & (!\EX_ALU|Add0~62 )))) # (!\Data_forwarding_mux_A|Mux11~1_combout  & ((\EX_ALU|Add0~63_combout  & 
// (!\EX_ALU|Add0~62 )) # (!\EX_ALU|Add0~63_combout  & ((\EX_ALU|Add0~62 ) # (GND)))))
// \EX_ALU|Add0~65  = CARRY((\Data_forwarding_mux_A|Mux11~1_combout  & (!\EX_ALU|Add0~63_combout  & !\EX_ALU|Add0~62 )) # (!\Data_forwarding_mux_A|Mux11~1_combout  & ((!\EX_ALU|Add0~62 ) # (!\EX_ALU|Add0~63_combout ))))

	.dataa(\Data_forwarding_mux_A|Mux11~1_combout ),
	.datab(\EX_ALU|Add0~63_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EX_ALU|Add0~62 ),
	.combout(\EX_ALU|Add0~64_combout ),
	.cout(\EX_ALU|Add0~65 ));
// synopsys translate_off
defparam \EX_ALU|Add0~64 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N28
cycloneive_lcell_comb \EX_ALU|Add0~67 (
// Equation(s):
// \EX_ALU|Add0~67_combout  = ((\EX_ALU|Add0~66_combout  $ (\Data_forwarding_mux_A|Mux10~1_combout  $ (!\EX_ALU|Add0~65 )))) # (GND)
// \EX_ALU|Add0~68  = CARRY((\EX_ALU|Add0~66_combout  & ((\Data_forwarding_mux_A|Mux10~1_combout ) # (!\EX_ALU|Add0~65 ))) # (!\EX_ALU|Add0~66_combout  & (\Data_forwarding_mux_A|Mux10~1_combout  & !\EX_ALU|Add0~65 )))

	.dataa(\EX_ALU|Add0~66_combout ),
	.datab(\Data_forwarding_mux_A|Mux10~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EX_ALU|Add0~65 ),
	.combout(\EX_ALU|Add0~67_combout ),
	.cout(\EX_ALU|Add0~68 ));
// synopsys translate_off
defparam \EX_ALU|Add0~67 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y40_N6
cycloneive_lcell_comb \EX_ALU|Mux9~0 (
// Equation(s):
// \EX_ALU|Mux9~0_combout  = (\EX_ALU|Mux28~1_combout  & (((\EX_ALU|Mult0|auto_generated|op_1~8_combout )) # (!\EX_ALU|Mux28~0_combout ))) # (!\EX_ALU|Mux28~1_combout  & (\EX_ALU|Mux28~0_combout  & (\EX_ALU|Add0~70_combout )))

	.dataa(\EX_ALU|Mux28~1_combout ),
	.datab(\EX_ALU|Mux28~0_combout ),
	.datac(\EX_ALU|Add0~70_combout ),
	.datad(\EX_ALU|Mult0|auto_generated|op_1~8_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux9~0 .lut_mask = 16'hEA62;
defparam \EX_ALU|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y40_N4
cycloneive_lcell_comb \EX_ALU|Mux9~1 (
// Equation(s):
// \EX_ALU|Mux9~1_combout  = (\EX_ALU_Control|ALU_Control_EX[1]~3_combout  & (((\EX_ALU|Mux9~0_combout )))) # (!\EX_ALU_Control|ALU_Control_EX[1]~3_combout  & ((\Data_forwarding_mux_A|Mux9~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[22]~22_combout ) # 
// (\EX_ALU|Mux9~0_combout ))) # (!\Data_forwarding_mux_A|Mux9~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[22]~22_combout  & \EX_ALU|Mux9~0_combout ))))

	.dataa(\EX_ALU_Control|ALU_Control_EX[1]~3_combout ),
	.datab(\Data_forwarding_mux_A|Mux9~1_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[22]~22_combout ),
	.datad(\EX_ALU|Mux9~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux9~1 .lut_mask = 16'hFE40;
defparam \EX_ALU|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y40_N5
dffeas \EX_MEM_Pipeline_Stage|ALU_Result_MEM[22] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\EX_ALU|Mux9~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [22]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[22] .is_wysiwyg = "true";
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y40_N23
dffeas \MEM_WB_Pipeline_Stage|ALU_Result_WB[22] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB_Pipeline_Stage|ALU_Result_WB [22]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[22] .is_wysiwyg = "true";
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y40_N22
cycloneive_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[22]~22 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~q  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [22])) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~q  & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB [22])))

	.dataa(\MEM_WB_Pipeline_Stage|Read_Data_WB [22]),
	.datab(gnd),
	.datac(\MEM_WB_Pipeline_Stage|ALU_Result_WB [22]),
	.datad(\MEM_WB_Pipeline_Stage|MemtoReg_WB~q ),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[22]~22 .lut_mask = 16'hAAF0;
defparam \WB_MemtoReg_Mux|Write_Data_WB[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N12
cycloneive_lcell_comb \ID_Registers|Read_Data_1_ID[21]~42 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[21]~42_combout  = (\ID_Registers|register~3_combout  & (((\ID_Registers|register_rtl_0_bypass [53])))) # (!\ID_Registers|register~3_combout  & ((\ID_Registers|register_rtl_0_bypass [54] & 
// ((\ID_Registers|register_rtl_0|auto_generated|ram_block1a21 ))) # (!\ID_Registers|register_rtl_0_bypass [54] & (\ID_Registers|register_rtl_0_bypass [53]))))

	.dataa(\ID_Registers|register~3_combout ),
	.datab(\ID_Registers|register_rtl_0_bypass [54]),
	.datac(\ID_Registers|register_rtl_0_bypass [53]),
	.datad(\ID_Registers|register_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[21]~42_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[21]~42 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_1_ID[21]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N24
cycloneive_lcell_comb \ID_Registers|Read_Data_1_ID[21]~43 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[21]~43_combout  = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & ((\ID_Registers|Read_Data_1_ID[21]~42_combout ))) # 
// (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout )))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & (((\ID_Registers|Read_Data_1_ID[21]~42_combout ))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout ),
	.datab(\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout ),
	.datac(\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[21]~42_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[21]~43_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[21]~43 .lut_mask = 16'hFB08;
defparam \ID_Registers|Read_Data_1_ID[21]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y36_N25
dffeas \ID_EX_Pipeline_Stage|Read_Data_1_EX[21] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|Read_Data_1_ID[21]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Read_Data_1_EX [21]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Read_Data_1_EX[21] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Read_Data_1_EX[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N2
cycloneive_lcell_comb \Data_forwarding_mux_A|Mux10~0 (
// Equation(s):
// \Data_forwarding_mux_A|Mux10~0_combout  = (\Data_Forwarding_unit|Forward_C~0_combout  & ((\Data_Forwarding_unit|Equal4~2_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [21])) # (!\Data_Forwarding_unit|Equal4~2_combout  & 
// ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [21]))))) # (!\Data_Forwarding_unit|Forward_C~0_combout  & (((\ID_EX_Pipeline_Stage|Read_Data_1_EX [21]))))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [21]),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [21]),
	.datac(\Data_Forwarding_unit|Forward_C~0_combout ),
	.datad(\Data_Forwarding_unit|Equal4~2_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_A|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_A|Mux10~0 .lut_mask = 16'hACCC;
defparam \Data_forwarding_mux_A|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N6
cycloneive_lcell_comb \Data_forwarding_mux_A|Mux10~1 (
// Equation(s):
// \Data_forwarding_mux_A|Mux10~1_combout  = (\Data_forwarding_mux_A|Mux31~1_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout )) # (!\Data_forwarding_mux_A|Mux31~1_combout  & ((\Data_forwarding_mux_A|Mux10~0_combout )))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout ),
	.datab(\Data_forwarding_mux_A|Mux10~0_combout ),
	.datac(gnd),
	.datad(\Data_forwarding_mux_A|Mux31~1_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_A|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_A|Mux10~1 .lut_mask = 16'hAACC;
defparam \Data_forwarding_mux_A|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N16
cycloneive_lcell_comb \EX_ALU|Mux10~0 (
// Equation(s):
// \EX_ALU|Mux10~0_combout  = (\EX_ALU|Mux28~0_combout  & ((\EX_ALU|Mux28~1_combout  & ((\EX_ALU|Mult0|auto_generated|op_1~6_combout ))) # (!\EX_ALU|Mux28~1_combout  & (\EX_ALU|Add0~67_combout )))) # (!\EX_ALU|Mux28~0_combout  & (\EX_ALU|Mux28~1_combout ))

	.dataa(\EX_ALU|Mux28~0_combout ),
	.datab(\EX_ALU|Mux28~1_combout ),
	.datac(\EX_ALU|Add0~67_combout ),
	.datad(\EX_ALU|Mult0|auto_generated|op_1~6_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux10~0 .lut_mask = 16'hEC64;
defparam \EX_ALU|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N8
cycloneive_lcell_comb \EX_ALU|Mux10~1 (
// Equation(s):
// \EX_ALU|Mux10~1_combout  = (\Data_forwarding_mux_A|Mux10~1_combout  & ((\EX_ALU|Mux10~0_combout ) # ((!\EX_ALU_Control|ALU_Control_EX[1]~3_combout  & \EX_ALU_Mux|ALU_Data_2_EX[21]~21_combout )))) # (!\Data_forwarding_mux_A|Mux10~1_combout  & 
// (\EX_ALU|Mux10~0_combout  & ((\EX_ALU_Control|ALU_Control_EX[1]~3_combout ) # (\EX_ALU_Mux|ALU_Data_2_EX[21]~21_combout ))))

	.dataa(\Data_forwarding_mux_A|Mux10~1_combout ),
	.datab(\EX_ALU_Control|ALU_Control_EX[1]~3_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[21]~21_combout ),
	.datad(\EX_ALU|Mux10~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux10~1 .lut_mask = 16'hFE20;
defparam \EX_ALU|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y36_N9
dffeas \EX_MEM_Pipeline_Stage|ALU_Result_MEM[21] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\EX_ALU|Mux10~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [21]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[21] .is_wysiwyg = "true";
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y36_N21
dffeas \MEM_WB_Pipeline_Stage|ALU_Result_WB[21] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB_Pipeline_Stage|ALU_Result_WB [21]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[21] .is_wysiwyg = "true";
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N26
cycloneive_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[21]~21 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~q  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [21])) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~q  & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB [21])))

	.dataa(\MEM_WB_Pipeline_Stage|Read_Data_WB [21]),
	.datab(\MEM_WB_Pipeline_Stage|MemtoReg_WB~q ),
	.datac(gnd),
	.datad(\MEM_WB_Pipeline_Stage|ALU_Result_WB [21]),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[21]~21 .lut_mask = 16'hBB88;
defparam \WB_MemtoReg_Mux|Write_Data_WB[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N6
cycloneive_lcell_comb \ID_Registers|Read_Data_2_ID[20]~42 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[20]~42_combout  = (\ID_Registers|register~7_combout  & (((\ID_Registers|register_rtl_1_bypass [51])))) # (!\ID_Registers|register~7_combout  & ((\ID_Registers|register_rtl_1_bypass [52] & 
// ((\ID_Registers|register_rtl_1|auto_generated|ram_block1a20 ))) # (!\ID_Registers|register_rtl_1_bypass [52] & (\ID_Registers|register_rtl_1_bypass [51]))))

	.dataa(\ID_Registers|register~7_combout ),
	.datab(\ID_Registers|register_rtl_1_bypass [52]),
	.datac(\ID_Registers|register_rtl_1_bypass [51]),
	.datad(\ID_Registers|register_rtl_1|auto_generated|ram_block1a20 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[20]~42_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[20]~42 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_2_ID[20]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N18
cycloneive_lcell_comb \ID_Registers|Read_Data_2_ID[20]~43 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[20]~43_combout  = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & (((\ID_Registers|Read_Data_2_ID[20]~42_combout )))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & 
// ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout )) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & ((\ID_Registers|Read_Data_2_ID[20]~42_combout )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout ),
	.datab(\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout ),
	.datac(\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[20]~42_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[20]~43_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[20]~43 .lut_mask = 16'hEF20;
defparam \ID_Registers|Read_Data_2_ID[20]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y36_N19
dffeas \ID_EX_Pipeline_Stage|Read_Data_2_EX[20] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|Read_Data_2_ID[20]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Read_Data_2_EX [20]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[20] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N28
cycloneive_lcell_comb \Data_forwarding_mux_B|Mux11~0 (
// Equation(s):
// \Data_forwarding_mux_B|Mux11~0_combout  = (\Data_Forwarding_unit|Equal8~2_combout  & ((\Data_Forwarding_unit|Forward_C~0_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [20])) # (!\Data_Forwarding_unit|Forward_C~0_combout  & 
// ((\ID_EX_Pipeline_Stage|Read_Data_2_EX [20]))))) # (!\Data_Forwarding_unit|Equal8~2_combout  & (((\ID_EX_Pipeline_Stage|Read_Data_2_EX [20]))))

	.dataa(\Data_Forwarding_unit|Equal8~2_combout ),
	.datab(\Data_Forwarding_unit|Forward_C~0_combout ),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [20]),
	.datad(\ID_EX_Pipeline_Stage|Read_Data_2_EX [20]),
	.cin(gnd),
	.combout(\Data_forwarding_mux_B|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_B|Mux11~0 .lut_mask = 16'hF780;
defparam \Data_forwarding_mux_B|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N0
cycloneive_lcell_comb \Data_forwarding_mux_B|Mux11~1 (
// Equation(s):
// \Data_forwarding_mux_B|Mux11~1_combout  = (\Data_forwarding_mux_B|Mux31~1_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout )) # (!\Data_forwarding_mux_B|Mux31~1_combout  & ((\Data_forwarding_mux_B|Mux11~0_combout )))

	.dataa(gnd),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout ),
	.datac(\Data_forwarding_mux_B|Mux31~1_combout ),
	.datad(\Data_forwarding_mux_B|Mux11~0_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_B|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_B|Mux11~1 .lut_mask = 16'hCFC0;
defparam \Data_forwarding_mux_B|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N30
cycloneive_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[20]~20 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[20]~20_combout  = (\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & (\ID_EX_Pipeline_Stage|Instruction_EX [15])) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & ((\Data_forwarding_mux_B|Mux11~1_combout )))

	.dataa(gnd),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.datac(\ID_EX_Pipeline_Stage|ALUSrc_EX~q ),
	.datad(\Data_forwarding_mux_B|Mux11~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[20]~20 .lut_mask = 16'hCFC0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N24
cycloneive_lcell_comb \EX_ALU|Mux11~0 (
// Equation(s):
// \EX_ALU|Mux11~0_combout  = (\EX_ALU|Mux28~1_combout  & (((\EX_ALU|Mult0|auto_generated|op_1~4_combout )) # (!\EX_ALU|Mux28~0_combout ))) # (!\EX_ALU|Mux28~1_combout  & (\EX_ALU|Mux28~0_combout  & (\EX_ALU|Add0~64_combout )))

	.dataa(\EX_ALU|Mux28~1_combout ),
	.datab(\EX_ALU|Mux28~0_combout ),
	.datac(\EX_ALU|Add0~64_combout ),
	.datad(\EX_ALU|Mult0|auto_generated|op_1~4_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux11~0 .lut_mask = 16'hEA62;
defparam \EX_ALU|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N4
cycloneive_lcell_comb \EX_ALU|Mux11~1 (
// Equation(s):
// \EX_ALU|Mux11~1_combout  = (\EX_ALU_Control|ALU_Control_EX[1]~3_combout  & (((\EX_ALU|Mux11~0_combout )))) # (!\EX_ALU_Control|ALU_Control_EX[1]~3_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[20]~20_combout  & ((\Data_forwarding_mux_A|Mux11~1_combout ) # 
// (\EX_ALU|Mux11~0_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[20]~20_combout  & (\Data_forwarding_mux_A|Mux11~1_combout  & \EX_ALU|Mux11~0_combout ))))

	.dataa(\EX_ALU_Control|ALU_Control_EX[1]~3_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[20]~20_combout ),
	.datac(\Data_forwarding_mux_A|Mux11~1_combout ),
	.datad(\EX_ALU|Mux11~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux11~1 .lut_mask = 16'hFE40;
defparam \EX_ALU|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y36_N5
dffeas \EX_MEM_Pipeline_Stage|ALU_Result_MEM[20] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\EX_ALU|Mux11~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [20]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[20] .is_wysiwyg = "true";
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y36_N15
dffeas \MEM_WB_Pipeline_Stage|ALU_Result_WB[20] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB_Pipeline_Stage|ALU_Result_WB [20]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[20] .is_wysiwyg = "true";
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N14
cycloneive_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[20]~20 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~q  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [20])) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~q  & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB [20])))

	.dataa(\MEM_WB_Pipeline_Stage|Read_Data_WB [20]),
	.datab(gnd),
	.datac(\MEM_WB_Pipeline_Stage|ALU_Result_WB [20]),
	.datad(\MEM_WB_Pipeline_Stage|MemtoReg_WB~q ),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[20]~20 .lut_mask = 16'hAAF0;
defparam \WB_MemtoReg_Mux|Write_Data_WB[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N6
cycloneive_lcell_comb \ID_Registers|Read_Data_1_ID[18]~36 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[18]~36_combout  = (\ID_Registers|register~3_combout  & (((\ID_Registers|register_rtl_0_bypass [47])))) # (!\ID_Registers|register~3_combout  & ((\ID_Registers|register_rtl_0_bypass [48] & 
// ((\ID_Registers|register_rtl_0|auto_generated|ram_block1a18 ))) # (!\ID_Registers|register_rtl_0_bypass [48] & (\ID_Registers|register_rtl_0_bypass [47]))))

	.dataa(\ID_Registers|register~3_combout ),
	.datab(\ID_Registers|register_rtl_0_bypass [48]),
	.datac(\ID_Registers|register_rtl_0_bypass [47]),
	.datad(\ID_Registers|register_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[18]~36_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[18]~36 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_1_ID[18]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N8
cycloneive_lcell_comb \ID_Registers|Read_Data_1_ID[18]~37 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[18]~37_combout  = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & ((\ID_Registers|Read_Data_1_ID[18]~36_combout ))) # 
// (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout )))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & (((\ID_Registers|Read_Data_1_ID[18]~36_combout ))))

	.dataa(\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout ),
	.datab(\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[18]~36_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[18]~37_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[18]~37 .lut_mask = 16'hFD20;
defparam \ID_Registers|Read_Data_1_ID[18]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y39_N9
dffeas \ID_EX_Pipeline_Stage|Read_Data_1_EX[18] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|Read_Data_1_ID[18]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Read_Data_1_EX [18]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Read_Data_1_EX[18] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Read_Data_1_EX[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N28
cycloneive_lcell_comb \Data_forwarding_mux_A|Mux13~0 (
// Equation(s):
// \Data_forwarding_mux_A|Mux13~0_combout  = (\Data_Forwarding_unit|Forward_C~0_combout  & ((\Data_Forwarding_unit|Equal4~2_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [18])) # (!\Data_Forwarding_unit|Equal4~2_combout  & 
// ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [18]))))) # (!\Data_Forwarding_unit|Forward_C~0_combout  & (((\ID_EX_Pipeline_Stage|Read_Data_1_EX [18]))))

	.dataa(\Data_Forwarding_unit|Forward_C~0_combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [18]),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_1_EX [18]),
	.datad(\Data_Forwarding_unit|Equal4~2_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_A|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_A|Mux13~0 .lut_mask = 16'hD8F0;
defparam \Data_forwarding_mux_A|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N30
cycloneive_lcell_comb \Data_forwarding_mux_A|Mux13~1 (
// Equation(s):
// \Data_forwarding_mux_A|Mux13~1_combout  = (\Data_forwarding_mux_A|Mux31~1_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout )) # (!\Data_forwarding_mux_A|Mux31~1_combout  & ((\Data_forwarding_mux_A|Mux13~0_combout )))

	.dataa(gnd),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout ),
	.datac(\Data_forwarding_mux_A|Mux31~1_combout ),
	.datad(\Data_forwarding_mux_A|Mux13~0_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_A|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_A|Mux13~1 .lut_mask = 16'hCFC0;
defparam \Data_forwarding_mux_A|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N20
cycloneive_lcell_comb \EX_ALU|Mux12~0 (
// Equation(s):
// \EX_ALU|Mux12~0_combout  = (\EX_ALU|Mux28~1_combout  & (((\EX_ALU|Mult0|auto_generated|op_1~2_combout ) # (!\EX_ALU|Mux28~0_combout )))) # (!\EX_ALU|Mux28~1_combout  & (\EX_ALU|Add0~61_combout  & (\EX_ALU|Mux28~0_combout )))

	.dataa(\EX_ALU|Add0~61_combout ),
	.datab(\EX_ALU|Mux28~1_combout ),
	.datac(\EX_ALU|Mux28~0_combout ),
	.datad(\EX_ALU|Mult0|auto_generated|op_1~2_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux12~0 .lut_mask = 16'hEC2C;
defparam \EX_ALU|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N4
cycloneive_lcell_comb \EX_ALU|Mux12~1 (
// Equation(s):
// \EX_ALU|Mux12~1_combout  = (\EX_ALU_Control|ALU_Control_EX[1]~3_combout  & (((\EX_ALU|Mux12~0_combout )))) # (!\EX_ALU_Control|ALU_Control_EX[1]~3_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[19]~19_combout  & ((\Data_forwarding_mux_A|Mux12~1_combout ) # 
// (\EX_ALU|Mux12~0_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[19]~19_combout  & (\Data_forwarding_mux_A|Mux12~1_combout  & \EX_ALU|Mux12~0_combout ))))

	.dataa(\EX_ALU_Control|ALU_Control_EX[1]~3_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[19]~19_combout ),
	.datac(\Data_forwarding_mux_A|Mux12~1_combout ),
	.datad(\EX_ALU|Mux12~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux12~1 .lut_mask = 16'hFE40;
defparam \EX_ALU|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y36_N9
dffeas \EX_MEM_Pipeline_Stage|ALU_Result_MEM[19] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_ALU|Mux12~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [19]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[19] .is_wysiwyg = "true";
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y36_N19
dffeas \MEM_WB_Pipeline_Stage|ALU_Result_WB[19] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB_Pipeline_Stage|ALU_Result_WB [19]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[19] .is_wysiwyg = "true";
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N14
cycloneive_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[19]~19 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~q  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [19])) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~q  & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB [19])))

	.dataa(\MEM_WB_Pipeline_Stage|Read_Data_WB [19]),
	.datab(\MEM_WB_Pipeline_Stage|ALU_Result_WB [19]),
	.datac(gnd),
	.datad(\MEM_WB_Pipeline_Stage|MemtoReg_WB~q ),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[19]~19 .lut_mask = 16'hAACC;
defparam \WB_MemtoReg_Mux|Write_Data_WB[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y39_N19
dffeas \ID_Registers|register_rtl_1_bypass[47] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_1_bypass [47]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[47] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_1_bypass[47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N0
cycloneive_lcell_comb \ID_Registers|register_rtl_1_bypass[48]~feeder (
// Equation(s):
// \ID_Registers|register_rtl_1_bypass[48]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID_Registers|register_rtl_1_bypass[48]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[48]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|register_rtl_1_bypass[48]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y39_N1
dffeas \ID_Registers|register_rtl_1_bypass[48] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|register_rtl_1_bypass[48]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_1_bypass [48]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[48] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_1_bypass[48] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N18
cycloneive_lcell_comb \ID_Registers|Read_Data_2_ID[18]~38 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[18]~38_combout  = (\ID_Registers|register~7_combout  & (((\ID_Registers|register_rtl_1_bypass [47])))) # (!\ID_Registers|register~7_combout  & ((\ID_Registers|register_rtl_1_bypass [48] & 
// (\ID_Registers|register_rtl_1|auto_generated|ram_block1a18 )) # (!\ID_Registers|register_rtl_1_bypass [48] & ((\ID_Registers|register_rtl_1_bypass [47])))))

	.dataa(\ID_Registers|register~7_combout ),
	.datab(\ID_Registers|register_rtl_1|auto_generated|ram_block1a18 ),
	.datac(\ID_Registers|register_rtl_1_bypass [47]),
	.datad(\ID_Registers|register_rtl_1_bypass [48]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[18]~38_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[18]~38 .lut_mask = 16'hE4F0;
defparam \ID_Registers|Read_Data_2_ID[18]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N20
cycloneive_lcell_comb \ID_Registers|Read_Data_2_ID[18]~39 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[18]~39_combout  = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & (((\ID_Registers|Read_Data_2_ID[18]~38_combout )))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & 
// ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout )) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & ((\ID_Registers|Read_Data_2_ID[18]~38_combout )))))

	.dataa(\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout ),
	.datab(\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[18]~38_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[18]~39_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[18]~39 .lut_mask = 16'hFB40;
defparam \ID_Registers|Read_Data_2_ID[18]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y39_N19
dffeas \ID_EX_Pipeline_Stage|Read_Data_2_EX[18] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ID_Registers|Read_Data_2_ID[18]~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Read_Data_2_EX [18]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[18] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N18
cycloneive_lcell_comb \Data_forwarding_mux_B|Mux13~0 (
// Equation(s):
// \Data_forwarding_mux_B|Mux13~0_combout  = (\Data_Forwarding_unit|Forward_C~0_combout  & ((\Data_Forwarding_unit|Equal8~2_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [18])) # (!\Data_Forwarding_unit|Equal8~2_combout  & 
// ((\ID_EX_Pipeline_Stage|Read_Data_2_EX [18]))))) # (!\Data_Forwarding_unit|Forward_C~0_combout  & (((\ID_EX_Pipeline_Stage|Read_Data_2_EX [18]))))

	.dataa(\Data_Forwarding_unit|Forward_C~0_combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [18]),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_2_EX [18]),
	.datad(\Data_Forwarding_unit|Equal8~2_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_B|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_B|Mux13~0 .lut_mask = 16'hD8F0;
defparam \Data_forwarding_mux_B|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N12
cycloneive_lcell_comb \Data_forwarding_mux_B|Mux13~1 (
// Equation(s):
// \Data_forwarding_mux_B|Mux13~1_combout  = (\Data_forwarding_mux_B|Mux31~1_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout ))) # (!\Data_forwarding_mux_B|Mux31~1_combout  & (\Data_forwarding_mux_B|Mux13~0_combout ))

	.dataa(gnd),
	.datab(\Data_forwarding_mux_B|Mux13~0_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout ),
	.datad(\Data_forwarding_mux_B|Mux31~1_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_B|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_B|Mux13~1 .lut_mask = 16'hF0CC;
defparam \Data_forwarding_mux_B|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N24
cycloneive_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[18]~18 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[18]~18_combout  = (\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & (\ID_EX_Pipeline_Stage|Instruction_EX [15])) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & ((\Data_forwarding_mux_B|Mux13~1_combout )))

	.dataa(gnd),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.datac(\ID_EX_Pipeline_Stage|ALUSrc_EX~q ),
	.datad(\Data_forwarding_mux_B|Mux13~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[18]~18 .lut_mask = 16'hCFC0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N0
cycloneive_lcell_comb \EX_ALU|Mux13~0 (
// Equation(s):
// \EX_ALU|Mux13~0_combout  = (\EX_ALU|Mux28~0_combout  & ((\EX_ALU|Mux28~1_combout  & ((\EX_ALU|Mult0|auto_generated|op_1~0_combout ))) # (!\EX_ALU|Mux28~1_combout  & (\EX_ALU|Add0~58_combout )))) # (!\EX_ALU|Mux28~0_combout  & (((\EX_ALU|Mux28~1_combout 
// ))))

	.dataa(\EX_ALU|Mux28~0_combout ),
	.datab(\EX_ALU|Add0~58_combout ),
	.datac(\EX_ALU|Mux28~1_combout ),
	.datad(\EX_ALU|Mult0|auto_generated|op_1~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux13~0 .lut_mask = 16'hF858;
defparam \EX_ALU|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N26
cycloneive_lcell_comb \EX_ALU|Mux13~1 (
// Equation(s):
// \EX_ALU|Mux13~1_combout  = (\EX_ALU_Control|ALU_Control_EX[1]~3_combout  & (((\EX_ALU|Mux13~0_combout )))) # (!\EX_ALU_Control|ALU_Control_EX[1]~3_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[18]~18_combout  & ((\EX_ALU|Mux13~0_combout ) # 
// (\Data_forwarding_mux_A|Mux13~1_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[18]~18_combout  & (\EX_ALU|Mux13~0_combout  & \Data_forwarding_mux_A|Mux13~1_combout ))))

	.dataa(\EX_ALU_Control|ALU_Control_EX[1]~3_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[18]~18_combout ),
	.datac(\EX_ALU|Mux13~0_combout ),
	.datad(\Data_forwarding_mux_A|Mux13~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux13~1 .lut_mask = 16'hF4E0;
defparam \EX_ALU|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y39_N23
dffeas \EX_MEM_Pipeline_Stage|ALU_Result_MEM[18] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_ALU|Mux13~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [18]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[18] .is_wysiwyg = "true";
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y39_N1
dffeas \MEM_WB_Pipeline_Stage|ALU_Result_WB[18] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB_Pipeline_Stage|ALU_Result_WB [18]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[18] .is_wysiwyg = "true";
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N4
cycloneive_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[18]~18 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~q  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [18])) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~q  & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB [18])))

	.dataa(\MEM_WB_Pipeline_Stage|MemtoReg_WB~q ),
	.datab(gnd),
	.datac(\MEM_WB_Pipeline_Stage|Read_Data_WB [18]),
	.datad(\MEM_WB_Pipeline_Stage|ALU_Result_WB [18]),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[18]~18 .lut_mask = 16'hF5A0;
defparam \WB_MemtoReg_Mux|Write_Data_WB[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N12
cycloneive_lcell_comb \ID_Registers|Read_Data_2_ID[12]~26 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[12]~26_combout  = (\ID_Registers|register_rtl_1_bypass [36] & ((\ID_Registers|register~7_combout  & (\ID_Registers|register_rtl_1_bypass [35])) # (!\ID_Registers|register~7_combout  & 
// ((\ID_Registers|register_rtl_1|auto_generated|ram_block1a12 ))))) # (!\ID_Registers|register_rtl_1_bypass [36] & (((\ID_Registers|register_rtl_1_bypass [35]))))

	.dataa(\ID_Registers|register_rtl_1_bypass [36]),
	.datab(\ID_Registers|register~7_combout ),
	.datac(\ID_Registers|register_rtl_1_bypass [35]),
	.datad(\ID_Registers|register_rtl_1|auto_generated|ram_block1a12 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[12]~26_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[12]~26 .lut_mask = 16'hF2D0;
defparam \ID_Registers|Read_Data_2_ID[12]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N16
cycloneive_lcell_comb \ID_Registers|Read_Data_2_ID[12]~27 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[12]~27_combout  = (\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & ((\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & (\ID_Registers|Read_Data_2_ID[12]~26_combout )) # 
// (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout ))))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & (\ID_Registers|Read_Data_2_ID[12]~26_combout ))

	.dataa(\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout ),
	.datab(\ID_Registers|Read_Data_2_ID[12]~26_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout ),
	.datad(\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[12]~27_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[12]~27 .lut_mask = 16'hCCE4;
defparam \ID_Registers|Read_Data_2_ID[12]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y38_N17
dffeas \ID_EX_Pipeline_Stage|Read_Data_2_EX[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|Read_Data_2_ID[12]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Read_Data_2_EX [12]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[12] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N8
cycloneive_lcell_comb \Data_forwarding_mux_B|Mux19~0 (
// Equation(s):
// \Data_forwarding_mux_B|Mux19~0_combout  = (\Data_Forwarding_unit|Equal8~2_combout  & ((\Data_Forwarding_unit|Forward_C~0_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [12])) # (!\Data_Forwarding_unit|Forward_C~0_combout  & 
// ((\ID_EX_Pipeline_Stage|Read_Data_2_EX [12]))))) # (!\Data_Forwarding_unit|Equal8~2_combout  & (((\ID_EX_Pipeline_Stage|Read_Data_2_EX [12]))))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [12]),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_2_EX [12]),
	.datac(\Data_Forwarding_unit|Equal8~2_combout ),
	.datad(\Data_Forwarding_unit|Forward_C~0_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_B|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_B|Mux19~0 .lut_mask = 16'hACCC;
defparam \Data_forwarding_mux_B|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N6
cycloneive_lcell_comb \Data_forwarding_mux_B|Mux19~1 (
// Equation(s):
// \Data_forwarding_mux_B|Mux19~1_combout  = (\Data_forwarding_mux_B|Mux31~1_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout )) # (!\Data_forwarding_mux_B|Mux31~1_combout  & ((\Data_forwarding_mux_B|Mux19~0_combout )))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout ),
	.datab(\Data_forwarding_mux_B|Mux19~0_combout ),
	.datac(\Data_forwarding_mux_B|Mux31~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Data_forwarding_mux_B|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_B|Mux19~1 .lut_mask = 16'hACAC;
defparam \Data_forwarding_mux_B|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y38_N11
dffeas \EX_MEM_Pipeline_Stage|Write_Data_MEM[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data_forwarding_mux_B|Mux19~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM_Pipeline_Stage|Write_Data_MEM [12]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[12] .is_wysiwyg = "true";
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N14
cycloneive_lcell_comb \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[12]~12 (
// Equation(s):
// \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[12]~12_combout  = (\Data_Forwarding_unit|Forward_MEM~3_combout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [12]))) # (!\Data_Forwarding_unit|Forward_MEM~3_combout  & (\EX_MEM_Pipeline_Stage|Write_Data_MEM 
// [12]))

	.dataa(\Data_Forwarding_unit|Forward_MEM~3_combout ),
	.datab(\EX_MEM_Pipeline_Stage|Write_Data_MEM [12]),
	.datac(gnd),
	.datad(\MEM_WB_Pipeline_Stage|Read_Data_WB [12]),
	.cin(gnd),
	.combout(\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[12]~12 .lut_mask = 16'hEE44;
defparam \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y38_N31
dffeas \EX_MEM_Pipeline_Stage|Write_Data_MEM[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data_forwarding_mux_B|Mux16~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM_Pipeline_Stage|Write_Data_MEM [15]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[15] .is_wysiwyg = "true";
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y37_N19
dffeas \MEM_Data_Memory|Data_Memory_rtl_0_bypass[49] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [49]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[49] .is_wysiwyg = "true";
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[49] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y38_N11
dffeas \EX_MEM_Pipeline_Stage|Write_Data_MEM[16] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Data_forwarding_mux_B|Mux15~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM_Pipeline_Stage|Write_Data_MEM [16]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[16] .is_wysiwyg = "true";
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y37_N1
dffeas \MEM_Data_Memory|Data_Memory_rtl_0_bypass[51] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[16]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [51]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[51] .is_wysiwyg = "true";
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[51] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N0
cycloneive_lcell_comb \MEM_Data_Memory|Read_Data_MEM~33 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~33_combout  = (!\MEM_Data_Memory|always0~10_combout  & ((\MEM_Data_Memory|Read_Data_MEM~32_combout  & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a16 )) # (!\MEM_Data_Memory|Read_Data_MEM~32_combout  & 
// ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [51])))))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~32_combout ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [51]),
	.datad(\MEM_Data_Memory|always0~10_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~33_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~33 .lut_mask = 16'h00D8;
defparam \MEM_Data_Memory|Read_Data_MEM~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N26
cycloneive_lcell_comb \MEM_Data_Memory|Read_Data_MEM[16] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [16] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~33_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [16])))

	.dataa(gnd),
	.datab(\MEM_Data_Memory|Read_Data_MEM~33_combout ),
	.datac(\MEM_Data_Memory|Read_Data_MEM [16]),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [16]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[16] .lut_mask = 16'hCCF0;
defparam \MEM_Data_Memory|Read_Data_MEM[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y38_N1
dffeas \MEM_WB_Pipeline_Stage|Read_Data_WB[16] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MEM_Data_Memory|Read_Data_MEM [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB_Pipeline_Stage|Read_Data_WB [16]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[16] .is_wysiwyg = "true";
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N30
cycloneive_lcell_comb \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[16]~16 (
// Equation(s):
// \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[16]~16_combout  = (\Data_Forwarding_unit|Forward_MEM~3_combout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [16]))) # (!\Data_Forwarding_unit|Forward_MEM~3_combout  & (\EX_MEM_Pipeline_Stage|Write_Data_MEM 
// [16]))

	.dataa(gnd),
	.datab(\EX_MEM_Pipeline_Stage|Write_Data_MEM [16]),
	.datac(\MEM_WB_Pipeline_Stage|Read_Data_WB [16]),
	.datad(\Data_Forwarding_unit|Forward_MEM~3_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[16]~16 .lut_mask = 16'hF0CC;
defparam \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N18
cycloneive_lcell_comb \MEM_Data_Memory|Read_Data_MEM~31 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~31_combout  = (!\MEM_Data_Memory|always0~10_combout  & ((\MEM_Data_Memory|Read_Data_MEM~30_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a15 ))) # (!\MEM_Data_Memory|Read_Data_MEM~30_combout  & 
// (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [49]))))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~30_combout ),
	.datab(\MEM_Data_Memory|always0~10_combout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [49]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a15 ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~31_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~31 .lut_mask = 16'h3210;
defparam \MEM_Data_Memory|Read_Data_MEM~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N30
cycloneive_lcell_comb \MEM_Data_Memory|Read_Data_MEM[15] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [15] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM~31_combout ))) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM [15]))

	.dataa(\MEM_Data_Memory|Read_Data_MEM [15]),
	.datab(\MEM_Data_Memory|Read_Data_MEM~31_combout ),
	.datac(gnd),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [15]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[15] .lut_mask = 16'hCCAA;
defparam \MEM_Data_Memory|Read_Data_MEM[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y38_N13
dffeas \MEM_WB_Pipeline_Stage|Read_Data_WB[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MEM_Data_Memory|Read_Data_MEM [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB_Pipeline_Stage|Read_Data_WB [15]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[15] .is_wysiwyg = "true";
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N8
cycloneive_lcell_comb \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[15]~15 (
// Equation(s):
// \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[15]~15_combout  = (\Data_Forwarding_unit|Forward_MEM~3_combout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [15]))) # (!\Data_Forwarding_unit|Forward_MEM~3_combout  & (\EX_MEM_Pipeline_Stage|Write_Data_MEM 
// [15]))

	.dataa(gnd),
	.datab(\Data_Forwarding_unit|Forward_MEM~3_combout ),
	.datac(\EX_MEM_Pipeline_Stage|Write_Data_MEM [15]),
	.datad(\MEM_WB_Pipeline_Stage|Read_Data_WB [15]),
	.cin(gnd),
	.combout(\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[15]~15 .lut_mask = 16'hFC30;
defparam \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y41_N23
dffeas \MEM_Data_Memory|Data_Memory_rtl_0_bypass[47] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [47]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[47] .is_wysiwyg = "true";
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N24
cycloneive_lcell_comb \MEM_Data_Memory|Read_Data_MEM~28 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~28_combout  = (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [48] & (((\MEM_Data_Memory|Data_Memory~0_combout ) # (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0])) # (!\MEM_Data_Memory|Data_Memory~5_combout )))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [48]),
	.datab(\MEM_Data_Memory|Data_Memory~5_combout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0]),
	.datad(\MEM_Data_Memory|Data_Memory~0_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~28_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~28 .lut_mask = 16'hAA2A;
defparam \MEM_Data_Memory|Read_Data_MEM~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N22
cycloneive_lcell_comb \MEM_Data_Memory|Read_Data_MEM~29 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~29_combout  = (!\MEM_Data_Memory|always0~10_combout  & ((\MEM_Data_Memory|Read_Data_MEM~28_combout  & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a14 )) # (!\MEM_Data_Memory|Read_Data_MEM~28_combout  & 
// ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [47])))))

	.dataa(\MEM_Data_Memory|always0~10_combout ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a14 ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [47]),
	.datad(\MEM_Data_Memory|Read_Data_MEM~28_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~29_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~29 .lut_mask = 16'h4450;
defparam \MEM_Data_Memory|Read_Data_MEM~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N0
cycloneive_lcell_comb \MEM_Data_Memory|Read_Data_MEM[14] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [14] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM~29_combout ))) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM [14]))

	.dataa(gnd),
	.datab(\MEM_Data_Memory|Read_Data_MEM [14]),
	.datac(\MEM_Data_Memory|Read_Data_MEM~29_combout ),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [14]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[14] .lut_mask = 16'hF0CC;
defparam \MEM_Data_Memory|Read_Data_MEM[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N10
cycloneive_lcell_comb \MEM_WB_Pipeline_Stage|Read_Data_WB[14]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|Read_Data_WB[14]~feeder_combout  = \MEM_Data_Memory|Read_Data_MEM [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MEM_Data_Memory|Read_Data_MEM [14]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|Read_Data_WB[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[14]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y41_N11
dffeas \MEM_WB_Pipeline_Stage|Read_Data_WB[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\MEM_WB_Pipeline_Stage|Read_Data_WB[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB_Pipeline_Stage|Read_Data_WB [14]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[14] .is_wysiwyg = "true";
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N18
cycloneive_lcell_comb \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[14]~14 (
// Equation(s):
// \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[14]~14_combout  = (\Data_Forwarding_unit|Forward_MEM~3_combout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [14]))) # (!\Data_Forwarding_unit|Forward_MEM~3_combout  & (\EX_MEM_Pipeline_Stage|Write_Data_MEM 
// [14]))

	.dataa(\EX_MEM_Pipeline_Stage|Write_Data_MEM [14]),
	.datab(\Data_Forwarding_unit|Forward_MEM~3_combout ),
	.datac(gnd),
	.datad(\MEM_WB_Pipeline_Stage|Read_Data_WB [14]),
	.cin(gnd),
	.combout(\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[14]~14 .lut_mask = 16'hEE22;
defparam \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y41_N14
cycloneive_lcell_comb \MEM_Data_Memory|Read_Data_MEM~35 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~35_combout  = (!\MEM_Data_Memory|always0~10_combout  & ((\MEM_Data_Memory|Read_Data_MEM~34_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a17 ))) # (!\MEM_Data_Memory|Read_Data_MEM~34_combout  & 
// (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [53]))))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~34_combout ),
	.datab(\MEM_Data_Memory|always0~10_combout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [53]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~35_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~35 .lut_mask = 16'h3210;
defparam \MEM_Data_Memory|Read_Data_MEM~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y41_N8
cycloneive_lcell_comb \MEM_Data_Memory|Read_Data_MEM[17] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [17] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~35_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [17])))

	.dataa(gnd),
	.datab(\MEM_Data_Memory|Read_Data_MEM~35_combout ),
	.datac(\MEM_Data_Memory|Read_Data_MEM [17]),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [17]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[17] .lut_mask = 16'hCCF0;
defparam \MEM_Data_Memory|Read_Data_MEM[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y38_N29
dffeas \MEM_WB_Pipeline_Stage|Read_Data_WB[17] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MEM_Data_Memory|Read_Data_MEM [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB_Pipeline_Stage|Read_Data_WB [17]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[17] .is_wysiwyg = "true";
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N28
cycloneive_lcell_comb \EX_ALU|Mux14~0 (
// Equation(s):
// \EX_ALU|Mux14~0_combout  = (\EX_ALU|Mux28~0_combout  & ((\EX_ALU|Mux28~1_combout  & ((\EX_ALU|Mult0|auto_generated|w513w [17]))) # (!\EX_ALU|Mux28~1_combout  & (\EX_ALU|Add0~55_combout )))) # (!\EX_ALU|Mux28~0_combout  & (\EX_ALU|Mux28~1_combout ))

	.dataa(\EX_ALU|Mux28~0_combout ),
	.datab(\EX_ALU|Mux28~1_combout ),
	.datac(\EX_ALU|Add0~55_combout ),
	.datad(\EX_ALU|Mult0|auto_generated|w513w [17]),
	.cin(gnd),
	.combout(\EX_ALU|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux14~0 .lut_mask = 16'hEC64;
defparam \EX_ALU|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N26
cycloneive_lcell_comb \EX_ALU|Mux14~1 (
// Equation(s):
// \EX_ALU|Mux14~1_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[17]~17_combout  & ((\EX_ALU|Mux14~0_combout ) # ((\Data_forwarding_mux_A|Mux14~1_combout  & !\EX_ALU_Control|ALU_Control_EX[1]~3_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[17]~17_combout  & 
// (\EX_ALU|Mux14~0_combout  & ((\Data_forwarding_mux_A|Mux14~1_combout ) # (\EX_ALU_Control|ALU_Control_EX[1]~3_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[17]~17_combout ),
	.datab(\Data_forwarding_mux_A|Mux14~1_combout ),
	.datac(\EX_ALU_Control|ALU_Control_EX[1]~3_combout ),
	.datad(\EX_ALU|Mux14~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux14~1 .lut_mask = 16'hFE08;
defparam \EX_ALU|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y35_N15
dffeas \EX_MEM_Pipeline_Stage|ALU_Result_MEM[17] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_ALU|Mux14~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [17]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[17] .is_wysiwyg = "true";
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y38_N3
dffeas \MEM_WB_Pipeline_Stage|ALU_Result_WB[17] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB_Pipeline_Stage|ALU_Result_WB [17]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[17] .is_wysiwyg = "true";
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N2
cycloneive_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[17]~17 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~q  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [17])) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~q  & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB [17])))

	.dataa(gnd),
	.datab(\MEM_WB_Pipeline_Stage|Read_Data_WB [17]),
	.datac(\MEM_WB_Pipeline_Stage|ALU_Result_WB [17]),
	.datad(\MEM_WB_Pipeline_Stage|MemtoReg_WB~q ),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[17]~17 .lut_mask = 16'hCCF0;
defparam \WB_MemtoReg_Mux|Write_Data_WB[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N8
cycloneive_lcell_comb \ID_Registers|Read_Data_1_ID[11]~22 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[11]~22_combout  = (\ID_Registers|register_rtl_0_bypass [34] & ((\ID_Registers|register~3_combout  & (\ID_Registers|register_rtl_0_bypass [33])) # (!\ID_Registers|register~3_combout  & 
// ((\ID_Registers|register_rtl_0|auto_generated|ram_block1a11 ))))) # (!\ID_Registers|register_rtl_0_bypass [34] & (((\ID_Registers|register_rtl_0_bypass [33]))))

	.dataa(\ID_Registers|register_rtl_0_bypass [34]),
	.datab(\ID_Registers|register~3_combout ),
	.datac(\ID_Registers|register_rtl_0_bypass [33]),
	.datad(\ID_Registers|register_rtl_0|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[11]~22_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[11]~22 .lut_mask = 16'hF2D0;
defparam \ID_Registers|Read_Data_1_ID[11]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N20
cycloneive_lcell_comb \ID_Registers|Read_Data_1_ID[11]~23 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[11]~23_combout  = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & (\ID_Registers|Read_Data_1_ID[11]~22_combout )) # 
// (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout ))))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & (\ID_Registers|Read_Data_1_ID[11]~22_combout ))

	.dataa(\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout ),
	.datab(\ID_Registers|Read_Data_1_ID[11]~22_combout ),
	.datac(\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[11]~23_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[11]~23 .lut_mask = 16'hCEC4;
defparam \ID_Registers|Read_Data_1_ID[11]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N16
cycloneive_lcell_comb \ID_EX_Pipeline_Stage|Read_Data_1_EX[11]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Read_Data_1_EX[11]~feeder_combout  = \ID_Registers|Read_Data_1_ID[11]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ID_Registers|Read_Data_1_ID[11]~23_combout ),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Read_Data_1_EX[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Read_Data_1_EX[11]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Read_Data_1_EX[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y41_N17
dffeas \ID_EX_Pipeline_Stage|Read_Data_1_EX[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_EX_Pipeline_Stage|Read_Data_1_EX[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Read_Data_1_EX [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Read_Data_1_EX[11] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Read_Data_1_EX[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N8
cycloneive_lcell_comb \Data_forwarding_mux_A|Mux20~0 (
// Equation(s):
// \Data_forwarding_mux_A|Mux20~0_combout  = (\Data_Forwarding_unit|Forward_C~0_combout  & ((\Data_Forwarding_unit|Equal4~2_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [11])) # (!\Data_Forwarding_unit|Equal4~2_combout  & 
// ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [11]))))) # (!\Data_Forwarding_unit|Forward_C~0_combout  & (((\ID_EX_Pipeline_Stage|Read_Data_1_EX [11]))))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [11]),
	.datab(\Data_Forwarding_unit|Forward_C~0_combout ),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_1_EX [11]),
	.datad(\Data_Forwarding_unit|Equal4~2_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_A|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_A|Mux20~0 .lut_mask = 16'hB8F0;
defparam \Data_forwarding_mux_A|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N10
cycloneive_lcell_comb \Data_forwarding_mux_A|Mux20~1 (
// Equation(s):
// \Data_forwarding_mux_A|Mux20~1_combout  = (\Data_forwarding_mux_A|Mux31~1_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout )) # (!\Data_forwarding_mux_A|Mux31~1_combout  & ((\Data_forwarding_mux_A|Mux20~0_combout )))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout ),
	.datab(gnd),
	.datac(\Data_forwarding_mux_A|Mux20~0_combout ),
	.datad(\Data_forwarding_mux_A|Mux31~1_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_A|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_A|Mux20~1 .lut_mask = 16'hAAF0;
defparam \Data_forwarding_mux_A|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N16
cycloneive_lcell_comb \EX_ALU|Mux15~0 (
// Equation(s):
// \EX_ALU|Mux15~0_combout  = (\EX_ALU|Mux28~0_combout  & ((\EX_ALU|Mux28~1_combout  & (\EX_ALU|Mult0|auto_generated|w513w [16])) # (!\EX_ALU|Mux28~1_combout  & ((\EX_ALU|Add0~52_combout ))))) # (!\EX_ALU|Mux28~0_combout  & (\EX_ALU|Mux28~1_combout ))

	.dataa(\EX_ALU|Mux28~0_combout ),
	.datab(\EX_ALU|Mux28~1_combout ),
	.datac(\EX_ALU|Mult0|auto_generated|w513w [16]),
	.datad(\EX_ALU|Add0~52_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux15~0 .lut_mask = 16'hE6C4;
defparam \EX_ALU|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N6
cycloneive_lcell_comb \EX_ALU|Mux15~1 (
// Equation(s):
// \EX_ALU|Mux15~1_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[16]~16_combout  & ((\EX_ALU|Mux15~0_combout ) # ((\Data_forwarding_mux_A|Mux15~1_combout  & !\EX_ALU_Control|ALU_Control_EX[1]~3_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[16]~16_combout  & 
// (\EX_ALU|Mux15~0_combout  & ((\Data_forwarding_mux_A|Mux15~1_combout ) # (\EX_ALU_Control|ALU_Control_EX[1]~3_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[16]~16_combout ),
	.datab(\Data_forwarding_mux_A|Mux15~1_combout ),
	.datac(\EX_ALU_Control|ALU_Control_EX[1]~3_combout ),
	.datad(\EX_ALU|Mux15~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux15~1 .lut_mask = 16'hFE08;
defparam \EX_ALU|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N24
cycloneive_lcell_comb \EX_MEM_Pipeline_Stage|ALU_Result_MEM[16]~feeder (
// Equation(s):
// \EX_MEM_Pipeline_Stage|ALU_Result_MEM[16]~feeder_combout  = \EX_ALU|Mux15~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\EX_ALU|Mux15~1_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[16]~feeder .lut_mask = 16'hFF00;
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y35_N25
dffeas \EX_MEM_Pipeline_Stage|ALU_Result_MEM[16] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\EX_MEM_Pipeline_Stage|ALU_Result_MEM[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [16]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[16] .is_wysiwyg = "true";
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y38_N7
dffeas \MEM_WB_Pipeline_Stage|ALU_Result_WB[16] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB_Pipeline_Stage|ALU_Result_WB [16]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[16] .is_wysiwyg = "true";
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N6
cycloneive_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[16]~16 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~q  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [16])) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~q  & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB [16])))

	.dataa(\MEM_WB_Pipeline_Stage|Read_Data_WB [16]),
	.datab(gnd),
	.datac(\MEM_WB_Pipeline_Stage|ALU_Result_WB [16]),
	.datad(\MEM_WB_Pipeline_Stage|MemtoReg_WB~q ),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[16]~16 .lut_mask = 16'hAAF0;
defparam \WB_MemtoReg_Mux|Write_Data_WB[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N14
cycloneive_lcell_comb \ID_Registers|Read_Data_2_ID[14]~30 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[14]~30_combout  = (\ID_Registers|register_rtl_1_bypass [40] & ((\ID_Registers|register~7_combout  & (\ID_Registers|register_rtl_1_bypass [39])) # (!\ID_Registers|register~7_combout  & 
// ((\ID_Registers|register_rtl_1|auto_generated|ram_block1a14 ))))) # (!\ID_Registers|register_rtl_1_bypass [40] & (\ID_Registers|register_rtl_1_bypass [39]))

	.dataa(\ID_Registers|register_rtl_1_bypass [39]),
	.datab(\ID_Registers|register_rtl_1_bypass [40]),
	.datac(\ID_Registers|register~7_combout ),
	.datad(\ID_Registers|register_rtl_1|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[14]~30_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[14]~30 .lut_mask = 16'hAEA2;
defparam \ID_Registers|Read_Data_2_ID[14]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N2
cycloneive_lcell_comb \ID_Registers|Read_Data_2_ID[14]~31 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[14]~31_combout  = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & (((\ID_Registers|Read_Data_2_ID[14]~30_combout )))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & 
// ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout )) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & ((\ID_Registers|Read_Data_2_ID[14]~30_combout )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout ),
	.datab(\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout ),
	.datac(\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[14]~30_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[14]~31_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[14]~31 .lut_mask = 16'hEF20;
defparam \ID_Registers|Read_Data_2_ID[14]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y41_N19
dffeas \ID_EX_Pipeline_Stage|Read_Data_2_EX[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ID_Registers|Read_Data_2_ID[14]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Read_Data_2_EX [14]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[14] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N16
cycloneive_lcell_comb \Data_forwarding_mux_B|Mux17~0 (
// Equation(s):
// \Data_forwarding_mux_B|Mux17~0_combout  = (\Data_Forwarding_unit|Equal8~2_combout  & ((\Data_Forwarding_unit|Forward_C~0_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [14])) # (!\Data_Forwarding_unit|Forward_C~0_combout  & 
// ((\ID_EX_Pipeline_Stage|Read_Data_2_EX [14]))))) # (!\Data_Forwarding_unit|Equal8~2_combout  & (((\ID_EX_Pipeline_Stage|Read_Data_2_EX [14]))))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [14]),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_2_EX [14]),
	.datac(\Data_Forwarding_unit|Equal8~2_combout ),
	.datad(\Data_Forwarding_unit|Forward_C~0_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_B|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_B|Mux17~0 .lut_mask = 16'hACCC;
defparam \Data_forwarding_mux_B|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N12
cycloneive_lcell_comb \Data_forwarding_mux_B|Mux17~1 (
// Equation(s):
// \Data_forwarding_mux_B|Mux17~1_combout  = (\Data_forwarding_mux_B|Mux31~1_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout )) # (!\Data_forwarding_mux_B|Mux31~1_combout  & ((\Data_forwarding_mux_B|Mux17~0_combout )))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout ),
	.datab(\Data_forwarding_mux_B|Mux17~0_combout ),
	.datac(gnd),
	.datad(\Data_forwarding_mux_B|Mux31~1_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_B|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_B|Mux17~1 .lut_mask = 16'hAACC;
defparam \Data_forwarding_mux_B|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N4
cycloneive_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[14]~14 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[14]~14_combout  = (\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & (\ID_EX_Pipeline_Stage|Instruction_EX [14])) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & ((\Data_forwarding_mux_B|Mux17~1_combout )))

	.dataa(gnd),
	.datab(\ID_EX_Pipeline_Stage|ALUSrc_EX~q ),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [14]),
	.datad(\Data_forwarding_mux_B|Mux17~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[14]~14 .lut_mask = 16'hF3C0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N24
cycloneive_lcell_comb \EX_ALU|Mux17~0 (
// Equation(s):
// \EX_ALU|Mux17~0_combout  = (\EX_ALU|Mux28~0_combout  & ((\EX_ALU|Mux28~1_combout  & ((\EX_ALU|Mult0|auto_generated|w513w [14]))) # (!\EX_ALU|Mux28~1_combout  & (\EX_ALU|Add0~46_combout )))) # (!\EX_ALU|Mux28~0_combout  & (\EX_ALU|Mux28~1_combout ))

	.dataa(\EX_ALU|Mux28~0_combout ),
	.datab(\EX_ALU|Mux28~1_combout ),
	.datac(\EX_ALU|Add0~46_combout ),
	.datad(\EX_ALU|Mult0|auto_generated|w513w [14]),
	.cin(gnd),
	.combout(\EX_ALU|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux17~0 .lut_mask = 16'hEC64;
defparam \EX_ALU|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N30
cycloneive_lcell_comb \EX_ALU|Mux17~1 (
// Equation(s):
// \EX_ALU|Mux17~1_combout  = (\EX_ALU_Control|ALU_Control_EX[1]~3_combout  & (((\EX_ALU|Mux17~0_combout )))) # (!\EX_ALU_Control|ALU_Control_EX[1]~3_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[14]~14_combout  & ((\Data_forwarding_mux_A|Mux17~1_combout ) # 
// (\EX_ALU|Mux17~0_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[14]~14_combout  & (\Data_forwarding_mux_A|Mux17~1_combout  & \EX_ALU|Mux17~0_combout ))))

	.dataa(\EX_ALU_Control|ALU_Control_EX[1]~3_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[14]~14_combout ),
	.datac(\Data_forwarding_mux_A|Mux17~1_combout ),
	.datad(\EX_ALU|Mux17~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux17~1 .lut_mask = 16'hFE40;
defparam \EX_ALU|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y41_N31
dffeas \EX_MEM_Pipeline_Stage|ALU_Result_MEM[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\EX_ALU|Mux17~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [14]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[14] .is_wysiwyg = "true";
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y41_N21
dffeas \MEM_WB_Pipeline_Stage|ALU_Result_WB[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB_Pipeline_Stage|ALU_Result_WB [14]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[14] .is_wysiwyg = "true";
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N6
cycloneive_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[14]~14 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~q  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [14]))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~q  & (\MEM_WB_Pipeline_Stage|ALU_Result_WB [14]))

	.dataa(\MEM_WB_Pipeline_Stage|MemtoReg_WB~q ),
	.datab(\MEM_WB_Pipeline_Stage|ALU_Result_WB [14]),
	.datac(gnd),
	.datad(\MEM_WB_Pipeline_Stage|Read_Data_WB [14]),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[14]~14 .lut_mask = 16'hEE44;
defparam \WB_MemtoReg_Mux|Write_Data_WB[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N6
cycloneive_lcell_comb \ID_Registers|Read_Data_2_ID[15]~28 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[15]~28_combout  = (\ID_Registers|register~7_combout  & (((\ID_Registers|register_rtl_1_bypass [41])))) # (!\ID_Registers|register~7_combout  & ((\ID_Registers|register_rtl_1_bypass [42] & 
// ((\ID_Registers|register_rtl_1|auto_generated|ram_block1a15 ))) # (!\ID_Registers|register_rtl_1_bypass [42] & (\ID_Registers|register_rtl_1_bypass [41]))))

	.dataa(\ID_Registers|register~7_combout ),
	.datab(\ID_Registers|register_rtl_1_bypass [42]),
	.datac(\ID_Registers|register_rtl_1_bypass [41]),
	.datad(\ID_Registers|register_rtl_1|auto_generated|ram_block1a15 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[15]~28_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[15]~28 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_2_ID[15]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N22
cycloneive_lcell_comb \ID_Registers|Read_Data_2_ID[15]~29 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[15]~29_combout  = (\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & ((\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & ((\ID_Registers|Read_Data_2_ID[15]~28_combout ))) # 
// (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout )))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & (((\ID_Registers|Read_Data_2_ID[15]~28_combout ))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout ),
	.datab(\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout ),
	.datac(\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[15]~28_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[15]~29_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[15]~29 .lut_mask = 16'hFB08;
defparam \ID_Registers|Read_Data_2_ID[15]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y38_N27
dffeas \ID_EX_Pipeline_Stage|Read_Data_2_EX[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ID_Registers|Read_Data_2_ID[15]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Read_Data_2_EX [15]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[15] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N26
cycloneive_lcell_comb \Data_forwarding_mux_B|Mux16~0 (
// Equation(s):
// \Data_forwarding_mux_B|Mux16~0_combout  = (\Data_Forwarding_unit|Forward_C~0_combout  & ((\Data_Forwarding_unit|Equal8~2_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [15])) # (!\Data_Forwarding_unit|Equal8~2_combout  & 
// ((\ID_EX_Pipeline_Stage|Read_Data_2_EX [15]))))) # (!\Data_Forwarding_unit|Forward_C~0_combout  & (((\ID_EX_Pipeline_Stage|Read_Data_2_EX [15]))))

	.dataa(\Data_Forwarding_unit|Forward_C~0_combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [15]),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_2_EX [15]),
	.datad(\Data_Forwarding_unit|Equal8~2_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_B|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_B|Mux16~0 .lut_mask = 16'hD8F0;
defparam \Data_forwarding_mux_B|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N24
cycloneive_lcell_comb \Data_forwarding_mux_B|Mux16~1 (
// Equation(s):
// \Data_forwarding_mux_B|Mux16~1_combout  = (\Data_forwarding_mux_B|Mux31~1_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout )) # (!\Data_forwarding_mux_B|Mux31~1_combout  & ((\Data_forwarding_mux_B|Mux16~0_combout )))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout ),
	.datab(gnd),
	.datac(\Data_forwarding_mux_B|Mux16~0_combout ),
	.datad(\Data_forwarding_mux_B|Mux31~1_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_B|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_B|Mux16~1 .lut_mask = 16'hAAF0;
defparam \Data_forwarding_mux_B|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N14
cycloneive_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[15]~15 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[15]~15_combout  = (\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & (\ID_EX_Pipeline_Stage|Instruction_EX [15])) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & ((\Data_forwarding_mux_B|Mux16~1_combout )))

	.dataa(\ID_EX_Pipeline_Stage|ALUSrc_EX~q ),
	.datab(gnd),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.datad(\Data_forwarding_mux_B|Mux16~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[15]~15 .lut_mask = 16'hF5A0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N20
cycloneive_lcell_comb \EX_ALU|Mux16~0 (
// Equation(s):
// \EX_ALU|Mux16~0_combout  = (\EX_ALU|Mux28~0_combout  & ((\EX_ALU|Mux28~1_combout  & (\EX_ALU|Mult0|auto_generated|w513w [15])) # (!\EX_ALU|Mux28~1_combout  & ((\EX_ALU|Add0~49_combout ))))) # (!\EX_ALU|Mux28~0_combout  & (\EX_ALU|Mux28~1_combout ))

	.dataa(\EX_ALU|Mux28~0_combout ),
	.datab(\EX_ALU|Mux28~1_combout ),
	.datac(\EX_ALU|Mult0|auto_generated|w513w [15]),
	.datad(\EX_ALU|Add0~49_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux16~0 .lut_mask = 16'hE6C4;
defparam \EX_ALU|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N22
cycloneive_lcell_comb \EX_ALU|Mux16~1 (
// Equation(s):
// \EX_ALU|Mux16~1_combout  = (\EX_ALU_Control|ALU_Control_EX[1]~3_combout  & (((\EX_ALU|Mux16~0_combout )))) # (!\EX_ALU_Control|ALU_Control_EX[1]~3_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[15]~15_combout  & ((\Data_forwarding_mux_A|Mux16~1_combout ) # 
// (\EX_ALU|Mux16~0_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[15]~15_combout  & (\Data_forwarding_mux_A|Mux16~1_combout  & \EX_ALU|Mux16~0_combout ))))

	.dataa(\EX_ALU_Control|ALU_Control_EX[1]~3_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[15]~15_combout ),
	.datac(\Data_forwarding_mux_A|Mux16~1_combout ),
	.datad(\EX_ALU|Mux16~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux16~1 .lut_mask = 16'hFE40;
defparam \EX_ALU|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y35_N19
dffeas \EX_MEM_Pipeline_Stage|ALU_Result_MEM[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_ALU|Mux16~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [15]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[15] .is_wysiwyg = "true";
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N24
cycloneive_lcell_comb \MEM_Data_Memory|always0~5 (
// Equation(s):
// \MEM_Data_Memory|always0~5_combout  = (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [16]) # ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [15]) # ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [13]) # (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [14])))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [16]),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [15]),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [13]),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [14]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|always0~5_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|always0~5 .lut_mask = 16'hFFFE;
defparam \MEM_Data_Memory|always0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N22
cycloneive_lcell_comb \MEM_Data_Memory|always0~6 (
// Equation(s):
// \MEM_Data_Memory|always0~6_combout  = (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [20]) # ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [17]) # ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [19]) # (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [18])))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [20]),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [17]),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [19]),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [18]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|always0~6_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|always0~6 .lut_mask = 16'hFFFE;
defparam \MEM_Data_Memory|always0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N12
cycloneive_lcell_comb \EX_ALU|Mux4~0 (
// Equation(s):
// \EX_ALU|Mux4~0_combout  = (\EX_ALU|Mux28~1_combout  & (((\EX_ALU|Mult0|auto_generated|op_1~18_combout )) # (!\EX_ALU|Mux28~0_combout ))) # (!\EX_ALU|Mux28~1_combout  & (\EX_ALU|Mux28~0_combout  & ((\EX_ALU|Add0~85_combout ))))

	.dataa(\EX_ALU|Mux28~1_combout ),
	.datab(\EX_ALU|Mux28~0_combout ),
	.datac(\EX_ALU|Mult0|auto_generated|op_1~18_combout ),
	.datad(\EX_ALU|Add0~85_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux4~0 .lut_mask = 16'hE6A2;
defparam \EX_ALU|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N30
cycloneive_lcell_comb \EX_ALU|Mux4~1 (
// Equation(s):
// \EX_ALU|Mux4~1_combout  = (\EX_ALU_Control|ALU_Control_EX[1]~3_combout  & (((\EX_ALU|Mux4~0_combout )))) # (!\EX_ALU_Control|ALU_Control_EX[1]~3_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[27]~27_combout  & ((\Data_forwarding_mux_A|Mux4~1_combout ) # 
// (\EX_ALU|Mux4~0_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[27]~27_combout  & (\Data_forwarding_mux_A|Mux4~1_combout  & \EX_ALU|Mux4~0_combout ))))

	.dataa(\EX_ALU_Control|ALU_Control_EX[1]~3_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[27]~27_combout ),
	.datac(\Data_forwarding_mux_A|Mux4~1_combout ),
	.datad(\EX_ALU|Mux4~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux4~1 .lut_mask = 16'hFE40;
defparam \EX_ALU|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y37_N31
dffeas \EX_MEM_Pipeline_Stage|ALU_Result_MEM[27] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\EX_ALU|Mux4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [27]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[27] .is_wysiwyg = "true";
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y41_N4
cycloneive_lcell_comb \MEM_Data_Memory|always0~8 (
// Equation(s):
// \MEM_Data_Memory|always0~8_combout  = (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [25]) # ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [27]) # ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [26]) # (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [28])))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [25]),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [27]),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [26]),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [28]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|always0~8_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|always0~8 .lut_mask = 16'hFFFE;
defparam \MEM_Data_Memory|always0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N8
cycloneive_lcell_comb \MEM_Data_Memory|always0~9 (
// Equation(s):
// \MEM_Data_Memory|always0~9_combout  = (\MEM_Data_Memory|always0~7_combout ) # ((\MEM_Data_Memory|always0~5_combout ) # ((\MEM_Data_Memory|always0~6_combout ) # (\MEM_Data_Memory|always0~8_combout )))

	.dataa(\MEM_Data_Memory|always0~7_combout ),
	.datab(\MEM_Data_Memory|always0~5_combout ),
	.datac(\MEM_Data_Memory|always0~6_combout ),
	.datad(\MEM_Data_Memory|always0~8_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|always0~9_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|always0~9 .lut_mask = 16'hFFFE;
defparam \MEM_Data_Memory|always0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N22
cycloneive_lcell_comb \MEM_Data_Memory|always0~1 (
// Equation(s):
// \MEM_Data_Memory|always0~1_combout  = (!\EX_MEM_Pipeline_Stage|ALU_Result_MEM [4] & (!\EX_MEM_Pipeline_Stage|ALU_Result_MEM [6] & (!\EX_MEM_Pipeline_Stage|ALU_Result_MEM [5] & !\EX_MEM_Pipeline_Stage|ALU_Result_MEM [7])))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [4]),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [6]),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [5]),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [7]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|always0~1 .lut_mask = 16'h0001;
defparam \MEM_Data_Memory|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N12
cycloneive_lcell_comb \MEM_Data_Memory|always0~2 (
// Equation(s):
// \MEM_Data_Memory|always0~2_combout  = (\MEM_Data_Memory|always0~0_combout  & (!\EX_MEM_Pipeline_Stage|ALU_Result_MEM [8] & \MEM_Data_Memory|always0~1_combout ))

	.dataa(\MEM_Data_Memory|always0~0_combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [8]),
	.datac(gnd),
	.datad(\MEM_Data_Memory|always0~1_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|always0~2 .lut_mask = 16'h2200;
defparam \MEM_Data_Memory|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N2
cycloneive_lcell_comb \MEM_Data_Memory|always0~4 (
// Equation(s):
// \MEM_Data_Memory|always0~4_combout  = (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [30]) # ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [29]) # (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [31]))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [30]),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [29]),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [31]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM_Data_Memory|always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|always0~4 .lut_mask = 16'hFEFE;
defparam \MEM_Data_Memory|always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N26
cycloneive_lcell_comb \MEM_Data_Memory|always0~10 (
// Equation(s):
// \MEM_Data_Memory|always0~10_combout  = (\MEM_Data_Memory|always0~3_combout ) # ((\MEM_Data_Memory|always0~9_combout ) # ((\MEM_Data_Memory|always0~2_combout ) # (\MEM_Data_Memory|always0~4_combout )))

	.dataa(\MEM_Data_Memory|always0~3_combout ),
	.datab(\MEM_Data_Memory|always0~9_combout ),
	.datac(\MEM_Data_Memory|always0~2_combout ),
	.datad(\MEM_Data_Memory|always0~4_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|always0~10_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|always0~10 .lut_mask = 16'hFFFE;
defparam \MEM_Data_Memory|always0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N12
cycloneive_lcell_comb \MEM_Data_Memory|Read_Data_MEM~27 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~27_combout  = (!\MEM_Data_Memory|always0~10_combout  & ((\MEM_Data_Memory|Read_Data_MEM~26_combout  & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a13 )) # (!\MEM_Data_Memory|Read_Data_MEM~26_combout  & 
// ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [45])))))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a13 ),
	.datab(\MEM_Data_Memory|Read_Data_MEM~26_combout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [45]),
	.datad(\MEM_Data_Memory|always0~10_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~27_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~27 .lut_mask = 16'h00B8;
defparam \MEM_Data_Memory|Read_Data_MEM~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N30
cycloneive_lcell_comb \MEM_Data_Memory|Read_Data_MEM[13] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [13] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~27_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [13])))

	.dataa(gnd),
	.datab(\MEM_Data_Memory|Read_Data_MEM~27_combout ),
	.datac(\MEM_Data_Memory|Read_Data_MEM [13]),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [13]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[13] .lut_mask = 16'hCCF0;
defparam \MEM_Data_Memory|Read_Data_MEM[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y37_N29
dffeas \MEM_WB_Pipeline_Stage|Read_Data_WB[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MEM_Data_Memory|Read_Data_MEM [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB_Pipeline_Stage|Read_Data_WB [13]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[13] .is_wysiwyg = "true";
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N8
cycloneive_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[13]~13 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~q  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [13]))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~q  & (\MEM_WB_Pipeline_Stage|ALU_Result_WB [13]))

	.dataa(\MEM_WB_Pipeline_Stage|ALU_Result_WB [13]),
	.datab(\MEM_WB_Pipeline_Stage|Read_Data_WB [13]),
	.datac(gnd),
	.datad(\MEM_WB_Pipeline_Stage|MemtoReg_WB~q ),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[13]~13 .lut_mask = 16'hCCAA;
defparam \WB_MemtoReg_Mux|Write_Data_WB[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N14
cycloneive_lcell_comb \ID_Registers|Read_Data_2_ID[11]~20 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[11]~20_combout  = (\ID_Registers|register_rtl_1_bypass [34] & ((\ID_Registers|register~7_combout  & (\ID_Registers|register_rtl_1_bypass [33])) # (!\ID_Registers|register~7_combout  & 
// ((\ID_Registers|register_rtl_1|auto_generated|ram_block1a11 ))))) # (!\ID_Registers|register_rtl_1_bypass [34] & (((\ID_Registers|register_rtl_1_bypass [33]))))

	.dataa(\ID_Registers|register_rtl_1_bypass [34]),
	.datab(\ID_Registers|register~7_combout ),
	.datac(\ID_Registers|register_rtl_1_bypass [33]),
	.datad(\ID_Registers|register_rtl_1|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[11]~20_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[11]~20 .lut_mask = 16'hF2D0;
defparam \ID_Registers|Read_Data_2_ID[11]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N2
cycloneive_lcell_comb \ID_Registers|Read_Data_2_ID[11]~21 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[11]~21_combout  = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & (\ID_Registers|Read_Data_2_ID[11]~20_combout )) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & 
// ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout ))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & (\ID_Registers|Read_Data_2_ID[11]~20_combout ))))

	.dataa(\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout ),
	.datab(\ID_Registers|Read_Data_2_ID[11]~20_combout ),
	.datac(\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[11]~21_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[11]~21 .lut_mask = 16'hDC8C;
defparam \ID_Registers|Read_Data_2_ID[11]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y41_N7
dffeas \ID_EX_Pipeline_Stage|Read_Data_2_EX[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ID_Registers|Read_Data_2_ID[11]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Read_Data_2_EX [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[11] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N6
cycloneive_lcell_comb \Data_forwarding_mux_B|Mux20~0 (
// Equation(s):
// \Data_forwarding_mux_B|Mux20~0_combout  = (\Data_Forwarding_unit|Forward_C~0_combout  & ((\Data_Forwarding_unit|Equal8~2_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [11])) # (!\Data_Forwarding_unit|Equal8~2_combout  & 
// ((\ID_EX_Pipeline_Stage|Read_Data_2_EX [11]))))) # (!\Data_Forwarding_unit|Forward_C~0_combout  & (((\ID_EX_Pipeline_Stage|Read_Data_2_EX [11]))))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [11]),
	.datab(\Data_Forwarding_unit|Forward_C~0_combout ),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_2_EX [11]),
	.datad(\Data_Forwarding_unit|Equal8~2_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_B|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_B|Mux20~0 .lut_mask = 16'hB8F0;
defparam \Data_forwarding_mux_B|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N28
cycloneive_lcell_comb \Data_forwarding_mux_B|Mux20~1 (
// Equation(s):
// \Data_forwarding_mux_B|Mux20~1_combout  = (\Data_forwarding_mux_B|Mux31~1_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout )) # (!\Data_forwarding_mux_B|Mux31~1_combout  & ((\Data_forwarding_mux_B|Mux20~0_combout )))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout ),
	.datab(gnd),
	.datac(\Data_forwarding_mux_B|Mux31~1_combout ),
	.datad(\Data_forwarding_mux_B|Mux20~0_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_B|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_B|Mux20~1 .lut_mask = 16'hAFA0;
defparam \Data_forwarding_mux_B|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y41_N23
dffeas \EX_MEM_Pipeline_Stage|Write_Data_MEM[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data_forwarding_mux_B|Mux20~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM_Pipeline_Stage|Write_Data_MEM [11]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[11] .is_wysiwyg = "true";
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N2
cycloneive_lcell_comb \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[11]~11 (
// Equation(s):
// \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[11]~11_combout  = (\Data_Forwarding_unit|Forward_MEM~3_combout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [11])) # (!\Data_Forwarding_unit|Forward_MEM~3_combout  & ((\EX_MEM_Pipeline_Stage|Write_Data_MEM 
// [11])))

	.dataa(gnd),
	.datab(\Data_Forwarding_unit|Forward_MEM~3_combout ),
	.datac(\MEM_WB_Pipeline_Stage|Read_Data_WB [11]),
	.datad(\EX_MEM_Pipeline_Stage|Write_Data_MEM [11]),
	.cin(gnd),
	.combout(\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[11]~11 .lut_mask = 16'hF3C0;
defparam \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y38_N21
dffeas \MEM_Data_Memory|Data_Memory_rtl_0_bypass[37] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [37]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[37] .is_wysiwyg = "true";
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N28
cycloneive_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[38]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[38]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[38]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[38]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[38]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y38_N29
dffeas \MEM_Data_Memory|Data_Memory_rtl_0_bypass[38] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [38]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[38] .is_wysiwyg = "true";
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N18
cycloneive_lcell_comb \MEM_Data_Memory|Read_Data_MEM~18 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~18_combout  = (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [38] & (((\MEM_Data_Memory|Data_Memory~0_combout ) # (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0])) # (!\MEM_Data_Memory|Data_Memory~5_combout )))

	.dataa(\MEM_Data_Memory|Data_Memory~5_combout ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [38]),
	.datac(\MEM_Data_Memory|Data_Memory~0_combout ),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~18_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~18 .lut_mask = 16'hC4CC;
defparam \MEM_Data_Memory|Read_Data_MEM~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N20
cycloneive_lcell_comb \MEM_Data_Memory|Read_Data_MEM~19 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~19_combout  = (!\MEM_Data_Memory|always0~10_combout  & ((\MEM_Data_Memory|Read_Data_MEM~18_combout  & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 )) # (!\MEM_Data_Memory|Read_Data_MEM~18_combout  & 
// ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [37])))))

	.dataa(\MEM_Data_Memory|always0~10_combout ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [37]),
	.datad(\MEM_Data_Memory|Read_Data_MEM~18_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~19_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~19 .lut_mask = 16'h4450;
defparam \MEM_Data_Memory|Read_Data_MEM~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N14
cycloneive_lcell_comb \MEM_Data_Memory|Read_Data_MEM[9] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [9] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~19_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [9])))

	.dataa(gnd),
	.datab(\MEM_Data_Memory|Read_Data_MEM~19_combout ),
	.datac(\MEM_Data_Memory|Read_Data_MEM [9]),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [9]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[9] .lut_mask = 16'hCCF0;
defparam \MEM_Data_Memory|Read_Data_MEM[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y38_N31
dffeas \MEM_WB_Pipeline_Stage|Read_Data_WB[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MEM_Data_Memory|Read_Data_MEM [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB_Pipeline_Stage|Read_Data_WB [9]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[9] .is_wysiwyg = "true";
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N24
cycloneive_lcell_comb \EX_MEM_Pipeline_Stage|Write_Data_MEM[9]~feeder (
// Equation(s):
// \EX_MEM_Pipeline_Stage|Write_Data_MEM[9]~feeder_combout  = \Data_forwarding_mux_B|Mux22~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data_forwarding_mux_B|Mux22~1_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Pipeline_Stage|Write_Data_MEM[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[9]~feeder .lut_mask = 16'hFF00;
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y38_N25
dffeas \EX_MEM_Pipeline_Stage|Write_Data_MEM[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\EX_MEM_Pipeline_Stage|Write_Data_MEM[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM_Pipeline_Stage|Write_Data_MEM [9]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[9] .is_wysiwyg = "true";
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N30
cycloneive_lcell_comb \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[9]~9 (
// Equation(s):
// \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[9]~9_combout  = (\Data_Forwarding_unit|Forward_MEM~3_combout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [9])) # (!\Data_Forwarding_unit|Forward_MEM~3_combout  & ((\EX_MEM_Pipeline_Stage|Write_Data_MEM [9])))

	.dataa(\Data_Forwarding_unit|Forward_MEM~3_combout ),
	.datab(gnd),
	.datac(\MEM_WB_Pipeline_Stage|Read_Data_WB [9]),
	.datad(\EX_MEM_Pipeline_Stage|Write_Data_MEM [9]),
	.cin(gnd),
	.combout(\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[9]~9 .lut_mask = 16'hF5A0;
defparam \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y38_N9
dffeas \MEM_Data_Memory|Data_Memory_rtl_0_bypass[35] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [35]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[35] .is_wysiwyg = "true";
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N28
cycloneive_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[36]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[36]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[36]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y38_N29
dffeas \MEM_Data_Memory|Data_Memory_rtl_0_bypass[36] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [36]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[36] .is_wysiwyg = "true";
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N10
cycloneive_lcell_comb \MEM_Data_Memory|Read_Data_MEM~16 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~16_combout  = (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [36] & (((\MEM_Data_Memory|Data_Memory~0_combout ) # (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0])) # (!\MEM_Data_Memory|Data_Memory~5_combout )))

	.dataa(\MEM_Data_Memory|Data_Memory~5_combout ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [36]),
	.datac(\MEM_Data_Memory|Data_Memory~0_combout ),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~16_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~16 .lut_mask = 16'hC4CC;
defparam \MEM_Data_Memory|Read_Data_MEM~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N8
cycloneive_lcell_comb \MEM_Data_Memory|Read_Data_MEM~17 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~17_combout  = (!\MEM_Data_Memory|always0~10_combout  & ((\MEM_Data_Memory|Read_Data_MEM~16_combout  & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a8 )) # (!\MEM_Data_Memory|Read_Data_MEM~16_combout  & 
// ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [35])))))

	.dataa(\MEM_Data_Memory|always0~10_combout ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a8 ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [35]),
	.datad(\MEM_Data_Memory|Read_Data_MEM~16_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~17_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~17 .lut_mask = 16'h4450;
defparam \MEM_Data_Memory|Read_Data_MEM~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N4
cycloneive_lcell_comb \MEM_Data_Memory|Read_Data_MEM[8] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [8] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~17_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [8])))

	.dataa(gnd),
	.datab(\MEM_Data_Memory|Read_Data_MEM~17_combout ),
	.datac(\MEM_Data_Memory|Read_Data_MEM [8]),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [8]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[8] .lut_mask = 16'hCCF0;
defparam \MEM_Data_Memory|Read_Data_MEM[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y38_N13
dffeas \MEM_WB_Pipeline_Stage|Read_Data_WB[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MEM_Data_Memory|Read_Data_MEM [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB_Pipeline_Stage|Read_Data_WB [8]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[8] .is_wysiwyg = "true";
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N2
cycloneive_lcell_comb \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[8]~8 (
// Equation(s):
// \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[8]~8_combout  = (\Data_Forwarding_unit|Forward_MEM~3_combout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [8]))) # (!\Data_Forwarding_unit|Forward_MEM~3_combout  & (\EX_MEM_Pipeline_Stage|Write_Data_MEM [8]))

	.dataa(\Data_Forwarding_unit|Forward_MEM~3_combout ),
	.datab(\EX_MEM_Pipeline_Stage|Write_Data_MEM [8]),
	.datac(gnd),
	.datad(\MEM_WB_Pipeline_Stage|Read_Data_WB [8]),
	.cin(gnd),
	.combout(\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[8]~8 .lut_mask = 16'hEE44;
defparam \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y40_N5
dffeas \MEM_Data_Memory|Data_Memory_rtl_0_bypass[29] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [29]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N4
cycloneive_lcell_comb \MEM_Data_Memory|Read_Data_MEM~11 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~11_combout  = (!\MEM_Data_Memory|always0~10_combout  & ((\MEM_Data_Memory|Read_Data_MEM~10_combout  & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a5 )) # (!\MEM_Data_Memory|Read_Data_MEM~10_combout  & 
// ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [29])))))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~10_combout ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a5 ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [29]),
	.datad(\MEM_Data_Memory|always0~10_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~11_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~11 .lut_mask = 16'h00D8;
defparam \MEM_Data_Memory|Read_Data_MEM~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y40_N20
cycloneive_lcell_comb \MEM_Data_Memory|Read_Data_MEM[5] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [5] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~11_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [5])))

	.dataa(gnd),
	.datab(\MEM_Data_Memory|Read_Data_MEM~11_combout ),
	.datac(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.datad(\MEM_Data_Memory|Read_Data_MEM [5]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [5]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[5] .lut_mask = 16'hCFC0;
defparam \MEM_Data_Memory|Read_Data_MEM[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y40_N31
dffeas \MEM_WB_Pipeline_Stage|Read_Data_WB[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MEM_Data_Memory|Read_Data_MEM [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB_Pipeline_Stage|Read_Data_WB [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[5] .is_wysiwyg = "true";
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N14
cycloneive_lcell_comb \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[5]~5 (
// Equation(s):
// \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[5]~5_combout  = (\Data_Forwarding_unit|Forward_MEM~3_combout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [5]))) # (!\Data_Forwarding_unit|Forward_MEM~3_combout  & (\EX_MEM_Pipeline_Stage|Write_Data_MEM [5]))

	.dataa(\Data_Forwarding_unit|Forward_MEM~3_combout ),
	.datab(gnd),
	.datac(\EX_MEM_Pipeline_Stage|Write_Data_MEM [5]),
	.datad(\MEM_WB_Pipeline_Stage|Read_Data_WB [5]),
	.cin(gnd),
	.combout(\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[5]~5 .lut_mask = 16'hFA50;
defparam \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y41_N1
dffeas \MEM_Data_Memory|Data_Memory_rtl_0_bypass[43] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [43]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[43] .is_wysiwyg = "true";
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y41_N0
cycloneive_lcell_comb \MEM_Data_Memory|Read_Data_MEM~25 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~25_combout  = (!\MEM_Data_Memory|always0~10_combout  & ((\MEM_Data_Memory|Read_Data_MEM~24_combout  & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a12 )) # (!\MEM_Data_Memory|Read_Data_MEM~24_combout  & 
// ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [43])))))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~24_combout ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a12 ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [43]),
	.datad(\MEM_Data_Memory|always0~10_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~25_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~25 .lut_mask = 16'h00D8;
defparam \MEM_Data_Memory|Read_Data_MEM~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y41_N22
cycloneive_lcell_comb \MEM_Data_Memory|Read_Data_MEM[12] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [12] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~25_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [12])))

	.dataa(gnd),
	.datab(\MEM_Data_Memory|Read_Data_MEM~25_combout ),
	.datac(\MEM_Data_Memory|Read_Data_MEM [12]),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [12]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[12] .lut_mask = 16'hCCF0;
defparam \MEM_Data_Memory|Read_Data_MEM[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N2
cycloneive_lcell_comb \MEM_WB_Pipeline_Stage|Read_Data_WB[12]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|Read_Data_WB[12]~feeder_combout  = \MEM_Data_Memory|Read_Data_MEM [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MEM_Data_Memory|Read_Data_MEM [12]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|Read_Data_WB[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[12]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y38_N3
dffeas \MEM_WB_Pipeline_Stage|Read_Data_WB[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\MEM_WB_Pipeline_Stage|Read_Data_WB[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB_Pipeline_Stage|Read_Data_WB [12]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[12] .is_wysiwyg = "true";
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y38_N15
dffeas \MEM_WB_Pipeline_Stage|ALU_Result_WB[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB_Pipeline_Stage|ALU_Result_WB [12]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[12] .is_wysiwyg = "true";
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N22
cycloneive_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[12]~12 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~q  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [12])) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~q  & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB [12])))

	.dataa(gnd),
	.datab(\MEM_WB_Pipeline_Stage|Read_Data_WB [12]),
	.datac(\MEM_WB_Pipeline_Stage|ALU_Result_WB [12]),
	.datad(\MEM_WB_Pipeline_Stage|MemtoReg_WB~q ),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[12]~12 .lut_mask = 16'hCCF0;
defparam \WB_MemtoReg_Mux|Write_Data_WB[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y38_N31
dffeas \ID_Registers|register_rtl_1_bypass[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_1_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[13] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_1_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N12
cycloneive_lcell_comb \ID_Registers|register_rtl_1_bypass[14]~feeder (
// Equation(s):
// \ID_Registers|register_rtl_1_bypass[14]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID_Registers|register_rtl_1_bypass[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[14]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|register_rtl_1_bypass[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y38_N13
dffeas \ID_Registers|register_rtl_1_bypass[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|register_rtl_1_bypass[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_1_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[14] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_1_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N30
cycloneive_lcell_comb \ID_Registers|Read_Data_2_ID[1]~0 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[1]~0_combout  = (\ID_Registers|register~7_combout  & (((\ID_Registers|register_rtl_1_bypass [13])))) # (!\ID_Registers|register~7_combout  & ((\ID_Registers|register_rtl_1_bypass [14] & 
// (\ID_Registers|register_rtl_1|auto_generated|ram_block1a1 )) # (!\ID_Registers|register_rtl_1_bypass [14] & ((\ID_Registers|register_rtl_1_bypass [13])))))

	.dataa(\ID_Registers|register~7_combout ),
	.datab(\ID_Registers|register_rtl_1|auto_generated|ram_block1a1 ),
	.datac(\ID_Registers|register_rtl_1_bypass [13]),
	.datad(\ID_Registers|register_rtl_1_bypass [14]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[1]~0 .lut_mask = 16'hE4F0;
defparam \ID_Registers|Read_Data_2_ID[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N26
cycloneive_lcell_comb \ID_Registers|Read_Data_2_ID[1]~1 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[1]~1_combout  = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & (((\ID_Registers|Read_Data_2_ID[1]~0_combout )))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & 
// ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout ))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & (\ID_Registers|Read_Data_2_ID[1]~0_combout ))))

	.dataa(\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout ),
	.datab(\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout ),
	.datac(\ID_Registers|Read_Data_2_ID[1]~0_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[1]~1 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_2_ID[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y36_N5
dffeas \ID_EX_Pipeline_Stage|Read_Data_2_EX[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ID_Registers|Read_Data_2_ID[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Read_Data_2_EX [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[1] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N2
cycloneive_lcell_comb \Data_forwarding_mux_B|Mux30~0 (
// Equation(s):
// \Data_forwarding_mux_B|Mux30~0_combout  = (\Data_Forwarding_unit|Forward_C~0_combout  & ((\Data_Forwarding_unit|Equal8~2_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [1]))) # (!\Data_Forwarding_unit|Equal8~2_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_2_EX [1])))) # (!\Data_Forwarding_unit|Forward_C~0_combout  & (\ID_EX_Pipeline_Stage|Read_Data_2_EX [1]))

	.dataa(\Data_Forwarding_unit|Forward_C~0_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_2_EX [1]),
	.datac(\Data_Forwarding_unit|Equal8~2_combout ),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [1]),
	.cin(gnd),
	.combout(\Data_forwarding_mux_B|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_B|Mux30~0 .lut_mask = 16'hEC4C;
defparam \Data_forwarding_mux_B|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N0
cycloneive_lcell_comb \Data_forwarding_mux_B|Mux30~1 (
// Equation(s):
// \Data_forwarding_mux_B|Mux30~1_combout  = (\Data_forwarding_mux_B|Mux31~1_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout )) # (!\Data_forwarding_mux_B|Mux31~1_combout  & ((\Data_forwarding_mux_B|Mux30~0_combout )))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout ),
	.datab(\Data_forwarding_mux_B|Mux30~0_combout ),
	.datac(gnd),
	.datad(\Data_forwarding_mux_B|Mux31~1_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_B|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_B|Mux30~1 .lut_mask = 16'hAACC;
defparam \Data_forwarding_mux_B|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y36_N31
dffeas \EX_MEM_Pipeline_Stage|Write_Data_MEM[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data_forwarding_mux_B|Mux30~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM_Pipeline_Stage|Write_Data_MEM [1]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[1] .is_wysiwyg = "true";
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N2
cycloneive_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[22]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[22]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[22]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y39_N3
dffeas \MEM_Data_Memory|Data_Memory_rtl_0_bypass[22] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N0
cycloneive_lcell_comb \MEM_Data_Memory|Read_Data_MEM~2 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~2_combout  = (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [22] & (((\MEM_Data_Memory|Data_Memory~0_combout ) # (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0])) # (!\MEM_Data_Memory|Data_Memory~5_combout )))

	.dataa(\MEM_Data_Memory|Data_Memory~5_combout ),
	.datab(\MEM_Data_Memory|Data_Memory~0_combout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [22]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~2_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~2 .lut_mask = 16'hDF00;
defparam \MEM_Data_Memory|Read_Data_MEM~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y39_N21
dffeas \MEM_Data_Memory|Data_Memory_rtl_0_bypass[21] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N20
cycloneive_lcell_comb \MEM_Data_Memory|Read_Data_MEM~3 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~3_combout  = (!\MEM_Data_Memory|always0~10_combout  & ((\MEM_Data_Memory|Read_Data_MEM~2_combout  & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a1 )) # (!\MEM_Data_Memory|Read_Data_MEM~2_combout  & 
// ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [21])))))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a1 ),
	.datab(\MEM_Data_Memory|Read_Data_MEM~2_combout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [21]),
	.datad(\MEM_Data_Memory|always0~10_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~3_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~3 .lut_mask = 16'h00B8;
defparam \MEM_Data_Memory|Read_Data_MEM~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N4
cycloneive_lcell_comb \MEM_Data_Memory|Read_Data_MEM[1] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [1] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~3_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [1])))

	.dataa(gnd),
	.datab(\MEM_Data_Memory|Read_Data_MEM~3_combout ),
	.datac(\MEM_Data_Memory|Read_Data_MEM [1]),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [1]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[1] .lut_mask = 16'hCCF0;
defparam \MEM_Data_Memory|Read_Data_MEM[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N12
cycloneive_lcell_comb \MEM_WB_Pipeline_Stage|Read_Data_WB[1]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|Read_Data_WB[1]~feeder_combout  = \MEM_Data_Memory|Read_Data_MEM [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MEM_Data_Memory|Read_Data_MEM [1]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|Read_Data_WB[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[1]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y36_N13
dffeas \MEM_WB_Pipeline_Stage|Read_Data_WB[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\MEM_WB_Pipeline_Stage|Read_Data_WB[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB_Pipeline_Stage|Read_Data_WB [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[1] .is_wysiwyg = "true";
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N8
cycloneive_lcell_comb \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[1]~1 (
// Equation(s):
// \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[1]~1_combout  = (\Data_Forwarding_unit|Forward_MEM~3_combout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [1]))) # (!\Data_Forwarding_unit|Forward_MEM~3_combout  & (\EX_MEM_Pipeline_Stage|Write_Data_MEM [1]))

	.dataa(\Data_Forwarding_unit|Forward_MEM~3_combout ),
	.datab(gnd),
	.datac(\EX_MEM_Pipeline_Stage|Write_Data_MEM [1]),
	.datad(\MEM_WB_Pipeline_Stage|Read_Data_WB [1]),
	.cin(gnd),
	.combout(\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[1]~1 .lut_mask = 16'hFA50;
defparam \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y41_N1
dffeas \MEM_Data_Memory|Data_Memory_rtl_0_bypass[41] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [41]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[41] .is_wysiwyg = "true";
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N0
cycloneive_lcell_comb \MEM_Data_Memory|Read_Data_MEM~23 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~23_combout  = (!\MEM_Data_Memory|always0~10_combout  & ((\MEM_Data_Memory|Read_Data_MEM~22_combout  & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a11 )) # (!\MEM_Data_Memory|Read_Data_MEM~22_combout  & 
// ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [41])))))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~22_combout ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a11 ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [41]),
	.datad(\MEM_Data_Memory|always0~10_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~23_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~23 .lut_mask = 16'h00D8;
defparam \MEM_Data_Memory|Read_Data_MEM~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N30
cycloneive_lcell_comb \MEM_Data_Memory|Read_Data_MEM[11] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [11] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~23_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [11])))

	.dataa(gnd),
	.datab(\MEM_Data_Memory|Read_Data_MEM~23_combout ),
	.datac(\MEM_Data_Memory|Read_Data_MEM [11]),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [11]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[11] .lut_mask = 16'hCCF0;
defparam \MEM_Data_Memory|Read_Data_MEM[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y41_N3
dffeas \MEM_WB_Pipeline_Stage|Read_Data_WB[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MEM_Data_Memory|Read_Data_MEM [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB_Pipeline_Stage|Read_Data_WB [11]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[11] .is_wysiwyg = "true";
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N22
cycloneive_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[11]~11 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~q  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [11]))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~q  & (\MEM_WB_Pipeline_Stage|ALU_Result_WB [11]))

	.dataa(\MEM_WB_Pipeline_Stage|ALU_Result_WB [11]),
	.datab(\MEM_WB_Pipeline_Stage|Read_Data_WB [11]),
	.datac(gnd),
	.datad(\MEM_WB_Pipeline_Stage|MemtoReg_WB~q ),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[11]~11 .lut_mask = 16'hCCAA;
defparam \WB_MemtoReg_Mux|Write_Data_WB[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N28
cycloneive_lcell_comb \ID_Registers|Read_Data_1_ID[10]~20 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[10]~20_combout  = (\ID_Registers|register~3_combout  & (((\ID_Registers|register_rtl_0_bypass [31])))) # (!\ID_Registers|register~3_combout  & ((\ID_Registers|register_rtl_0_bypass [32] & 
// ((\ID_Registers|register_rtl_0|auto_generated|ram_block1a10 ))) # (!\ID_Registers|register_rtl_0_bypass [32] & (\ID_Registers|register_rtl_0_bypass [31]))))

	.dataa(\ID_Registers|register~3_combout ),
	.datab(\ID_Registers|register_rtl_0_bypass [32]),
	.datac(\ID_Registers|register_rtl_0_bypass [31]),
	.datad(\ID_Registers|register_rtl_0|auto_generated|ram_block1a10 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[10]~20_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[10]~20 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_1_ID[10]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N20
cycloneive_lcell_comb \ID_Registers|Read_Data_1_ID[10]~21 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[10]~21_combout  = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & ((\ID_Registers|Read_Data_1_ID[10]~20_combout ))) # 
// (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout )))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & (((\ID_Registers|Read_Data_1_ID[10]~20_combout ))))

	.dataa(\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout ),
	.datac(\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[10]~20_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[10]~21 .lut_mask = 16'hFD08;
defparam \ID_Registers|Read_Data_1_ID[10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y37_N21
dffeas \ID_EX_Pipeline_Stage|Read_Data_1_EX[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|Read_Data_1_ID[10]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Read_Data_1_EX [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Read_Data_1_EX[10] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Read_Data_1_EX[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N16
cycloneive_lcell_comb \Data_forwarding_mux_A|Mux21~0 (
// Equation(s):
// \Data_forwarding_mux_A|Mux21~0_combout  = (\Data_Forwarding_unit|Equal4~2_combout  & ((\Data_Forwarding_unit|Forward_C~0_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [10])) # (!\Data_Forwarding_unit|Forward_C~0_combout  & 
// ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [10]))))) # (!\Data_Forwarding_unit|Equal4~2_combout  & (((\ID_EX_Pipeline_Stage|Read_Data_1_EX [10]))))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [10]),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [10]),
	.datac(\Data_Forwarding_unit|Equal4~2_combout ),
	.datad(\Data_Forwarding_unit|Forward_C~0_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_A|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_A|Mux21~0 .lut_mask = 16'hACCC;
defparam \Data_forwarding_mux_A|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N6
cycloneive_lcell_comb \Data_forwarding_mux_A|Mux21~1 (
// Equation(s):
// \Data_forwarding_mux_A|Mux21~1_combout  = (\Data_forwarding_mux_A|Mux31~1_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout ))) # (!\Data_forwarding_mux_A|Mux31~1_combout  & (\Data_forwarding_mux_A|Mux21~0_combout ))

	.dataa(\Data_forwarding_mux_A|Mux31~1_combout ),
	.datab(\Data_forwarding_mux_A|Mux21~0_combout ),
	.datac(gnd),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_A|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_A|Mux21~1 .lut_mask = 16'hEE44;
defparam \Data_forwarding_mux_A|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N18
cycloneive_lcell_comb \EX_ALU|Mux21~0 (
// Equation(s):
// \EX_ALU|Mux21~0_combout  = (\EX_ALU|Mux28~1_combout  & (((\EX_ALU|Mult0|auto_generated|w513w [10]) # (!\EX_ALU|Mux28~0_combout )))) # (!\EX_ALU|Mux28~1_combout  & (\EX_ALU|Add0~34_combout  & ((\EX_ALU|Mux28~0_combout ))))

	.dataa(\EX_ALU|Add0~34_combout ),
	.datab(\EX_ALU|Mux28~1_combout ),
	.datac(\EX_ALU|Mult0|auto_generated|w513w [10]),
	.datad(\EX_ALU|Mux28~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux21~0 .lut_mask = 16'hE2CC;
defparam \EX_ALU|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N26
cycloneive_lcell_comb \EX_ALU|Mux21~1 (
// Equation(s):
// \EX_ALU|Mux21~1_combout  = (\EX_ALU_Control|ALU_Control_EX[1]~3_combout  & (((\EX_ALU|Mux21~0_combout )))) # (!\EX_ALU_Control|ALU_Control_EX[1]~3_combout  & ((\Data_forwarding_mux_A|Mux21~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[10]~10_combout ) # 
// (\EX_ALU|Mux21~0_combout ))) # (!\Data_forwarding_mux_A|Mux21~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[10]~10_combout  & \EX_ALU|Mux21~0_combout ))))

	.dataa(\EX_ALU_Control|ALU_Control_EX[1]~3_combout ),
	.datab(\Data_forwarding_mux_A|Mux21~1_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[10]~10_combout ),
	.datad(\EX_ALU|Mux21~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux21~1 .lut_mask = 16'hFE40;
defparam \EX_ALU|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y37_N27
dffeas \EX_MEM_Pipeline_Stage|ALU_Result_MEM[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\EX_ALU|Mux21~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [10]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[10] .is_wysiwyg = "true";
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y37_N9
dffeas \MEM_WB_Pipeline_Stage|ALU_Result_WB[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB_Pipeline_Stage|ALU_Result_WB [10]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[10] .is_wysiwyg = "true";
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N0
cycloneive_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[10]~10 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~q  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [10])) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~q  & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB [10])))

	.dataa(\MEM_WB_Pipeline_Stage|Read_Data_WB [10]),
	.datab(gnd),
	.datac(\MEM_WB_Pipeline_Stage|ALU_Result_WB [10]),
	.datad(\MEM_WB_Pipeline_Stage|MemtoReg_WB~q ),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[10]~10 .lut_mask = 16'hAAF0;
defparam \WB_MemtoReg_Mux|Write_Data_WB[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N18
cycloneive_lcell_comb \ID_Registers|Read_Data_2_ID[9]~16 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[9]~16_combout  = (\ID_Registers|register~7_combout  & (((\ID_Registers|register_rtl_1_bypass [29])))) # (!\ID_Registers|register~7_combout  & ((\ID_Registers|register_rtl_1_bypass [30] & 
// ((\ID_Registers|register_rtl_1|auto_generated|ram_block1a9 ))) # (!\ID_Registers|register_rtl_1_bypass [30] & (\ID_Registers|register_rtl_1_bypass [29]))))

	.dataa(\ID_Registers|register~7_combout ),
	.datab(\ID_Registers|register_rtl_1_bypass [30]),
	.datac(\ID_Registers|register_rtl_1_bypass [29]),
	.datad(\ID_Registers|register_rtl_1|auto_generated|ram_block1a9 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[9]~16_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[9]~16 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_2_ID[9]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N26
cycloneive_lcell_comb \ID_Registers|Read_Data_2_ID[9]~17 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[9]~17_combout  = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & (((\ID_Registers|Read_Data_2_ID[9]~16_combout )))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & 
// ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout )) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & ((\ID_Registers|Read_Data_2_ID[9]~16_combout )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout ),
	.datab(\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout ),
	.datac(\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[9]~16_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[9]~17_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[9]~17 .lut_mask = 16'hEF20;
defparam \ID_Registers|Read_Data_2_ID[9]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y38_N19
dffeas \ID_EX_Pipeline_Stage|Read_Data_2_EX[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ID_Registers|Read_Data_2_ID[9]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Read_Data_2_EX [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[9] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N8
cycloneive_lcell_comb \Data_forwarding_mux_B|Mux22~0 (
// Equation(s):
// \Data_forwarding_mux_B|Mux22~0_combout  = (\Data_Forwarding_unit|Forward_C~0_combout  & ((\Data_Forwarding_unit|Equal8~2_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [9]))) # (!\Data_Forwarding_unit|Equal8~2_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_2_EX [9])))) # (!\Data_Forwarding_unit|Forward_C~0_combout  & (((\ID_EX_Pipeline_Stage|Read_Data_2_EX [9]))))

	.dataa(\Data_Forwarding_unit|Forward_C~0_combout ),
	.datab(\Data_Forwarding_unit|Equal8~2_combout ),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_2_EX [9]),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [9]),
	.cin(gnd),
	.combout(\Data_forwarding_mux_B|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_B|Mux22~0 .lut_mask = 16'hF870;
defparam \Data_forwarding_mux_B|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N2
cycloneive_lcell_comb \Data_forwarding_mux_B|Mux22~1 (
// Equation(s):
// \Data_forwarding_mux_B|Mux22~1_combout  = (\Data_forwarding_mux_B|Mux31~1_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout )) # (!\Data_forwarding_mux_B|Mux31~1_combout  & ((\Data_forwarding_mux_B|Mux22~0_combout )))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout ),
	.datab(\Data_forwarding_mux_B|Mux22~0_combout ),
	.datac(\Data_forwarding_mux_B|Mux31~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Data_forwarding_mux_B|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_B|Mux22~1 .lut_mask = 16'hACAC;
defparam \Data_forwarding_mux_B|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N12
cycloneive_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[9]~9 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[9]~9_combout  = (\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & (\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [8])) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & ((\Data_forwarding_mux_B|Mux22~1_combout )))

	.dataa(\ID_EX_Pipeline_Stage|ALUSrc_EX~q ),
	.datab(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [8]),
	.datac(gnd),
	.datad(\Data_forwarding_mux_B|Mux22~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[9]~9 .lut_mask = 16'hDD88;
defparam \EX_ALU_Mux|ALU_Data_2_EX[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N16
cycloneive_lcell_comb \EX_ALU|Mux22~0 (
// Equation(s):
// \EX_ALU|Mux22~0_combout  = (\EX_ALU|Mux28~0_combout  & ((\EX_ALU|Mux28~1_combout  & (\EX_ALU|Mult0|auto_generated|w513w [9])) # (!\EX_ALU|Mux28~1_combout  & ((\EX_ALU|Add0~31_combout ))))) # (!\EX_ALU|Mux28~0_combout  & (\EX_ALU|Mux28~1_combout ))

	.dataa(\EX_ALU|Mux28~0_combout ),
	.datab(\EX_ALU|Mux28~1_combout ),
	.datac(\EX_ALU|Mult0|auto_generated|w513w [9]),
	.datad(\EX_ALU|Add0~31_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux22~0 .lut_mask = 16'hE6C4;
defparam \EX_ALU|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N22
cycloneive_lcell_comb \EX_ALU|Mux22~1 (
// Equation(s):
// \EX_ALU|Mux22~1_combout  = (\EX_ALU_Control|ALU_Control_EX[1]~3_combout  & (((\EX_ALU|Mux22~0_combout )))) # (!\EX_ALU_Control|ALU_Control_EX[1]~3_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[9]~9_combout  & ((\Data_forwarding_mux_A|Mux22~1_combout ) # 
// (\EX_ALU|Mux22~0_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[9]~9_combout  & (\Data_forwarding_mux_A|Mux22~1_combout  & \EX_ALU|Mux22~0_combout ))))

	.dataa(\EX_ALU_Control|ALU_Control_EX[1]~3_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[9]~9_combout ),
	.datac(\Data_forwarding_mux_A|Mux22~1_combout ),
	.datad(\EX_ALU|Mux22~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux22~1 .lut_mask = 16'hFE40;
defparam \EX_ALU|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y35_N11
dffeas \EX_MEM_Pipeline_Stage|ALU_Result_MEM[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_ALU|Mux22~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [9]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[9] .is_wysiwyg = "true";
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y38_N1
dffeas \MEM_WB_Pipeline_Stage|ALU_Result_WB[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB_Pipeline_Stage|ALU_Result_WB [9]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[9] .is_wysiwyg = "true";
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N6
cycloneive_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[9]~9 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~q  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [9]))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~q  & (\MEM_WB_Pipeline_Stage|ALU_Result_WB [9]))

	.dataa(gnd),
	.datab(\MEM_WB_Pipeline_Stage|ALU_Result_WB [9]),
	.datac(\MEM_WB_Pipeline_Stage|Read_Data_WB [9]),
	.datad(\MEM_WB_Pipeline_Stage|MemtoReg_WB~q ),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[9]~9 .lut_mask = 16'hF0CC;
defparam \WB_MemtoReg_Mux|Write_Data_WB[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y37_N1
dffeas \ID_Registers|register_rtl_0_bypass[29] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_0_bypass [29]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N0
cycloneive_lcell_comb \ID_Registers|Read_Data_1_ID[9]~18 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[9]~18_combout  = (\ID_Registers|register_rtl_0_bypass [30] & ((\ID_Registers|register~3_combout  & (\ID_Registers|register_rtl_0_bypass [29])) # (!\ID_Registers|register~3_combout  & 
// ((\ID_Registers|register_rtl_0|auto_generated|ram_block1a9 ))))) # (!\ID_Registers|register_rtl_0_bypass [30] & (((\ID_Registers|register_rtl_0_bypass [29]))))

	.dataa(\ID_Registers|register_rtl_0_bypass [30]),
	.datab(\ID_Registers|register~3_combout ),
	.datac(\ID_Registers|register_rtl_0_bypass [29]),
	.datad(\ID_Registers|register_rtl_0|auto_generated|ram_block1a9 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[9]~18 .lut_mask = 16'hF2D0;
defparam \ID_Registers|Read_Data_1_ID[9]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N12
cycloneive_lcell_comb \ID_Registers|Read_Data_1_ID[9]~19 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[9]~19_combout  = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & ((\ID_Registers|Read_Data_1_ID[9]~18_combout ))) # 
// (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout )))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & (((\ID_Registers|Read_Data_1_ID[9]~18_combout ))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout ),
	.datab(\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout ),
	.datac(\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[9]~18_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[9]~19_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[9]~19 .lut_mask = 16'hFB08;
defparam \ID_Registers|Read_Data_1_ID[9]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y38_N17
dffeas \ID_EX_Pipeline_Stage|Read_Data_1_EX[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ID_Registers|Read_Data_1_ID[9]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Read_Data_1_EX [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Read_Data_1_EX[9] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Read_Data_1_EX[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N16
cycloneive_lcell_comb \Data_forwarding_mux_A|Mux22~0 (
// Equation(s):
// \Data_forwarding_mux_A|Mux22~0_combout  = (\Data_Forwarding_unit|Equal4~2_combout  & ((\Data_Forwarding_unit|Forward_C~0_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [9]))) # (!\Data_Forwarding_unit|Forward_C~0_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_1_EX [9])))) # (!\Data_Forwarding_unit|Equal4~2_combout  & (((\ID_EX_Pipeline_Stage|Read_Data_1_EX [9]))))

	.dataa(\Data_Forwarding_unit|Equal4~2_combout ),
	.datab(\Data_Forwarding_unit|Forward_C~0_combout ),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_1_EX [9]),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [9]),
	.cin(gnd),
	.combout(\Data_forwarding_mux_A|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_A|Mux22~0 .lut_mask = 16'hF870;
defparam \Data_forwarding_mux_A|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N14
cycloneive_lcell_comb \Data_forwarding_mux_A|Mux22~1 (
// Equation(s):
// \Data_forwarding_mux_A|Mux22~1_combout  = (\Data_forwarding_mux_A|Mux31~1_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout )) # (!\Data_forwarding_mux_A|Mux31~1_combout  & ((\Data_forwarding_mux_A|Mux22~0_combout )))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout ),
	.datab(gnd),
	.datac(\Data_forwarding_mux_A|Mux31~1_combout ),
	.datad(\Data_forwarding_mux_A|Mux22~0_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_A|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_A|Mux22~1 .lut_mask = 16'hAFA0;
defparam \Data_forwarding_mux_A|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N28
cycloneive_lcell_comb \EX_ALU|Mux23~0 (
// Equation(s):
// \EX_ALU|Mux23~0_combout  = (\EX_ALU|Mux28~0_combout  & ((\EX_ALU|Mux28~1_combout  & (\EX_ALU|Mult0|auto_generated|w513w [8])) # (!\EX_ALU|Mux28~1_combout  & ((\EX_ALU|Add0~28_combout ))))) # (!\EX_ALU|Mux28~0_combout  & (((\EX_ALU|Mux28~1_combout ))))

	.dataa(\EX_ALU|Mux28~0_combout ),
	.datab(\EX_ALU|Mult0|auto_generated|w513w [8]),
	.datac(\EX_ALU|Add0~28_combout ),
	.datad(\EX_ALU|Mux28~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux23~0 .lut_mask = 16'hDDA0;
defparam \EX_ALU|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N6
cycloneive_lcell_comb \EX_ALU|Mux23~1 (
// Equation(s):
// \EX_ALU|Mux23~1_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[8]~8_combout  & ((\EX_ALU|Mux23~0_combout ) # ((\Data_forwarding_mux_A|Mux23~1_combout  & !\EX_ALU_Control|ALU_Control_EX[1]~3_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[8]~8_combout  & 
// (\EX_ALU|Mux23~0_combout  & ((\Data_forwarding_mux_A|Mux23~1_combout ) # (\EX_ALU_Control|ALU_Control_EX[1]~3_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[8]~8_combout ),
	.datab(\Data_forwarding_mux_A|Mux23~1_combout ),
	.datac(\EX_ALU_Control|ALU_Control_EX[1]~3_combout ),
	.datad(\EX_ALU|Mux23~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux23~1 .lut_mask = 16'hFE08;
defparam \EX_ALU|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N4
cycloneive_lcell_comb \EX_MEM_Pipeline_Stage|ALU_Result_MEM[8]~feeder (
// Equation(s):
// \EX_MEM_Pipeline_Stage|ALU_Result_MEM[8]~feeder_combout  = \EX_ALU|Mux23~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\EX_ALU|Mux23~1_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[8]~feeder .lut_mask = 16'hFF00;
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y35_N5
dffeas \EX_MEM_Pipeline_Stage|ALU_Result_MEM[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\EX_MEM_Pipeline_Stage|ALU_Result_MEM[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [8]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[8] .is_wysiwyg = "true";
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y38_N3
dffeas \MEM_WB_Pipeline_Stage|ALU_Result_WB[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB_Pipeline_Stage|ALU_Result_WB [8]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[8] .is_wysiwyg = "true";
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N28
cycloneive_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[8]~8 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~q  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [8])) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~q  & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB [8])))

	.dataa(\MEM_WB_Pipeline_Stage|Read_Data_WB [8]),
	.datab(\MEM_WB_Pipeline_Stage|ALU_Result_WB [8]),
	.datac(gnd),
	.datad(\MEM_WB_Pipeline_Stage|MemtoReg_WB~q ),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[8]~8 .lut_mask = 16'hAACC;
defparam \WB_MemtoReg_Mux|Write_Data_WB[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y41_N29
dffeas \ID_Registers|register_rtl_0_bypass[27] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_0_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N28
cycloneive_lcell_comb \ID_Registers|Read_Data_1_ID[8]~16 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[8]~16_combout  = (\ID_Registers|register_rtl_0_bypass [28] & ((\ID_Registers|register~3_combout  & (\ID_Registers|register_rtl_0_bypass [27])) # (!\ID_Registers|register~3_combout  & 
// ((\ID_Registers|register_rtl_0|auto_generated|ram_block1a8 ))))) # (!\ID_Registers|register_rtl_0_bypass [28] & (((\ID_Registers|register_rtl_0_bypass [27]))))

	.dataa(\ID_Registers|register_rtl_0_bypass [28]),
	.datab(\ID_Registers|register~3_combout ),
	.datac(\ID_Registers|register_rtl_0_bypass [27]),
	.datad(\ID_Registers|register_rtl_0|auto_generated|ram_block1a8 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[8]~16 .lut_mask = 16'hF2D0;
defparam \ID_Registers|Read_Data_1_ID[8]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N24
cycloneive_lcell_comb \ID_Registers|Read_Data_1_ID[8]~17 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[8]~17_combout  = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & ((\ID_Registers|Read_Data_1_ID[8]~16_combout ))) # 
// (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout )))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & (((\ID_Registers|Read_Data_1_ID[8]~16_combout ))))

	.dataa(\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout ),
	.datac(\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[8]~16_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[8]~17_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[8]~17 .lut_mask = 16'hFD08;
defparam \ID_Registers|Read_Data_1_ID[8]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N6
cycloneive_lcell_comb \ID_EX_Pipeline_Stage|Read_Data_1_EX[8]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Read_Data_1_EX[8]~feeder_combout  = \ID_Registers|Read_Data_1_ID[8]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ID_Registers|Read_Data_1_ID[8]~17_combout ),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Read_Data_1_EX[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Read_Data_1_EX[8]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Read_Data_1_EX[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y41_N7
dffeas \ID_EX_Pipeline_Stage|Read_Data_1_EX[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_EX_Pipeline_Stage|Read_Data_1_EX[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Read_Data_1_EX [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Read_Data_1_EX[8] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Read_Data_1_EX[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N4
cycloneive_lcell_comb \Data_forwarding_mux_A|Mux23~0 (
// Equation(s):
// \Data_forwarding_mux_A|Mux23~0_combout  = (\Data_Forwarding_unit|Equal4~2_combout  & ((\Data_Forwarding_unit|Forward_C~0_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [8])) # (!\Data_Forwarding_unit|Forward_C~0_combout  & 
// ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [8]))))) # (!\Data_Forwarding_unit|Equal4~2_combout  & (((\ID_EX_Pipeline_Stage|Read_Data_1_EX [8]))))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [8]),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [8]),
	.datac(\Data_Forwarding_unit|Equal4~2_combout ),
	.datad(\Data_Forwarding_unit|Forward_C~0_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_A|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_A|Mux23~0 .lut_mask = 16'hACCC;
defparam \Data_forwarding_mux_A|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N30
cycloneive_lcell_comb \Data_forwarding_mux_A|Mux23~1 (
// Equation(s):
// \Data_forwarding_mux_A|Mux23~1_combout  = (\Data_forwarding_mux_A|Mux31~1_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout ))) # (!\Data_forwarding_mux_A|Mux31~1_combout  & (\Data_forwarding_mux_A|Mux23~0_combout ))

	.dataa(gnd),
	.datab(\Data_forwarding_mux_A|Mux23~0_combout ),
	.datac(\Data_forwarding_mux_A|Mux31~1_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_A|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_A|Mux23~1 .lut_mask = 16'hFC0C;
defparam \Data_forwarding_mux_A|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N30
cycloneive_lcell_comb \EX_ALU|Mult0|auto_generated|op_2~26 (
// Equation(s):
// \EX_ALU|Mult0|auto_generated|op_2~26_combout  = \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT13  $ (\EX_ALU|Mult0|auto_generated|op_2~25  $ (\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT13 ))

	.dataa(\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT13 ),
	.datab(gnd),
	.datac(gnd),
	.datad(\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT13 ),
	.cin(\EX_ALU|Mult0|auto_generated|op_2~25 ),
	.combout(\EX_ALU|Mult0|auto_generated|op_2~26_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|op_2~26 .lut_mask = 16'hA55A;
defparam \EX_ALU|Mult0|auto_generated|op_2~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N30
cycloneive_lcell_comb \EX_ALU|Mult0|auto_generated|op_1~26 (
// Equation(s):
// \EX_ALU|Mult0|auto_generated|op_1~26_combout  = \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT31  $ (\EX_ALU|Mult0|auto_generated|op_1~25  $ (\EX_ALU|Mult0|auto_generated|op_2~26_combout ))

	.dataa(gnd),
	.datab(\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT31 ),
	.datac(gnd),
	.datad(\EX_ALU|Mult0|auto_generated|op_2~26_combout ),
	.cin(\EX_ALU|Mult0|auto_generated|op_1~25 ),
	.combout(\EX_ALU|Mult0|auto_generated|op_1~26_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|op_1~26 .lut_mask = 16'hC33C;
defparam \EX_ALU|Mult0|auto_generated|op_1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y42_N14
cycloneive_lcell_comb \EX_ALU|Add0~96 (
// Equation(s):
// \EX_ALU|Add0~96_combout  = \EX_ALU_Control|ALU_Control_EX[2]~4_combout  $ (((\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & (\ID_EX_Pipeline_Stage|Instruction_EX [15])) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & ((\Data_forwarding_mux_B|Mux0~1_combout )))))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.datab(\ID_EX_Pipeline_Stage|ALUSrc_EX~q ),
	.datac(\EX_ALU_Control|ALU_Control_EX[2]~4_combout ),
	.datad(\Data_forwarding_mux_B|Mux0~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Add0~96_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~96 .lut_mask = 16'h4B78;
defparam \EX_ALU|Add0~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N16
cycloneive_lcell_comb \EX_ALU|Add0~97 (
// Equation(s):
// \EX_ALU|Add0~97_combout  = \Data_forwarding_mux_A|Mux0~1_combout  $ (\EX_ALU|Add0~95  $ (!\EX_ALU|Add0~96_combout ))

	.dataa(gnd),
	.datab(\Data_forwarding_mux_A|Mux0~1_combout ),
	.datac(gnd),
	.datad(\EX_ALU|Add0~96_combout ),
	.cin(\EX_ALU|Add0~95 ),
	.combout(\EX_ALU|Add0~97_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~97 .lut_mask = 16'h3CC3;
defparam \EX_ALU|Add0~97 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N0
cycloneive_lcell_comb \EX_ALU|Mux0~0 (
// Equation(s):
// \EX_ALU|Mux0~0_combout  = (\EX_ALU|Mux28~1_combout  & (((\EX_ALU|Mult0|auto_generated|op_1~26_combout )) # (!\EX_ALU|Mux28~0_combout ))) # (!\EX_ALU|Mux28~1_combout  & (\EX_ALU|Mux28~0_combout  & ((\EX_ALU|Add0~97_combout ))))

	.dataa(\EX_ALU|Mux28~1_combout ),
	.datab(\EX_ALU|Mux28~0_combout ),
	.datac(\EX_ALU|Mult0|auto_generated|op_1~26_combout ),
	.datad(\EX_ALU|Add0~97_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux0~0 .lut_mask = 16'hE6A2;
defparam \EX_ALU|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N4
cycloneive_lcell_comb \EX_ALU|Mux0~1 (
// Equation(s):
// \EX_ALU|Mux0~1_combout  = (\EX_ALU_Control|ALU_Control_EX[1]~3_combout  & (((\EX_ALU|Mux0~0_combout )))) # (!\EX_ALU_Control|ALU_Control_EX[1]~3_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[31]~31_combout  & ((\Data_forwarding_mux_A|Mux0~1_combout ) # 
// (\EX_ALU|Mux0~0_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[31]~31_combout  & (\Data_forwarding_mux_A|Mux0~1_combout  & \EX_ALU|Mux0~0_combout ))))

	.dataa(\EX_ALU_Control|ALU_Control_EX[1]~3_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[31]~31_combout ),
	.datac(\Data_forwarding_mux_A|Mux0~1_combout ),
	.datad(\EX_ALU|Mux0~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux0~1 .lut_mask = 16'hFE40;
defparam \EX_ALU|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y38_N3
dffeas \EX_MEM_Pipeline_Stage|ALU_Result_MEM[31] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_ALU|Mux0~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [31]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[31] .is_wysiwyg = "true";
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y42_N23
dffeas \MEM_WB_Pipeline_Stage|ALU_Result_WB[31] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB_Pipeline_Stage|ALU_Result_WB [31]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[31] .is_wysiwyg = "true";
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y42_N28
cycloneive_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[31]~31 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~q  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [31])) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~q  & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB [31])))

	.dataa(gnd),
	.datab(\MEM_WB_Pipeline_Stage|Read_Data_WB [31]),
	.datac(\MEM_WB_Pipeline_Stage|ALU_Result_WB [31]),
	.datad(\MEM_WB_Pipeline_Stage|MemtoReg_WB~q ),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[31]~31 .lut_mask = 16'hCCF0;
defparam \WB_MemtoReg_Mux|Write_Data_WB[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y42_N20
cycloneive_lcell_comb \Data_forwarding_mux_A|Mux0~0 (
// Equation(s):
// \Data_forwarding_mux_A|Mux0~0_combout  = (\Data_Forwarding_unit|Forward_C~0_combout  & ((\Data_Forwarding_unit|Equal4~2_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [31]))) # (!\Data_Forwarding_unit|Equal4~2_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_1_EX [31])))) # (!\Data_Forwarding_unit|Forward_C~0_combout  & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [31]))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [31]),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [31]),
	.datac(\Data_Forwarding_unit|Forward_C~0_combout ),
	.datad(\Data_Forwarding_unit|Equal4~2_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_A|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_A|Mux0~0 .lut_mask = 16'hCAAA;
defparam \Data_forwarding_mux_A|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y42_N2
cycloneive_lcell_comb \Data_forwarding_mux_A|Mux0~1 (
// Equation(s):
// \Data_forwarding_mux_A|Mux0~1_combout  = (\Data_forwarding_mux_A|Mux31~1_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout )) # (!\Data_forwarding_mux_A|Mux31~1_combout  & ((\Data_forwarding_mux_A|Mux0~0_combout )))

	.dataa(gnd),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout ),
	.datac(\Data_forwarding_mux_A|Mux31~1_combout ),
	.datad(\Data_forwarding_mux_A|Mux0~0_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_A|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_A|Mux0~1 .lut_mask = 16'hCFC0;
defparam \Data_forwarding_mux_A|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N0
cycloneive_lcell_comb \EX_ALU|LessThan0~1 (
// Equation(s):
// \EX_ALU|LessThan0~1_cout  = CARRY((!\Data_forwarding_mux_A|Mux31~2_combout  & \EX_ALU_Mux|ALU_Data_2_EX[0]~0_combout ))

	.dataa(\Data_forwarding_mux_A|Mux31~2_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[0]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\EX_ALU|LessThan0~1_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~1 .lut_mask = 16'h0044;
defparam \EX_ALU|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N2
cycloneive_lcell_comb \EX_ALU|LessThan0~3 (
// Equation(s):
// \EX_ALU|LessThan0~3_cout  = CARRY((\Data_forwarding_mux_A|Mux30~1_combout  & ((!\EX_ALU|LessThan0~1_cout ) # (!\EX_ALU_Mux|ALU_Data_2_EX[1]~1_combout ))) # (!\Data_forwarding_mux_A|Mux30~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[1]~1_combout  & 
// !\EX_ALU|LessThan0~1_cout )))

	.dataa(\Data_forwarding_mux_A|Mux30~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[1]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~1_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~3_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~3 .lut_mask = 16'h002B;
defparam \EX_ALU|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N4
cycloneive_lcell_comb \EX_ALU|LessThan0~5 (
// Equation(s):
// \EX_ALU|LessThan0~5_cout  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[2]~2_combout  & ((!\EX_ALU|LessThan0~3_cout ) # (!\Data_forwarding_mux_A|Mux29~1_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[2]~2_combout  & (!\Data_forwarding_mux_A|Mux29~1_combout  & 
// !\EX_ALU|LessThan0~3_cout )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[2]~2_combout ),
	.datab(\Data_forwarding_mux_A|Mux29~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~3_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~5_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~5 .lut_mask = 16'h002B;
defparam \EX_ALU|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N6
cycloneive_lcell_comb \EX_ALU|LessThan0~7 (
// Equation(s):
// \EX_ALU|LessThan0~7_cout  = CARRY((\Data_forwarding_mux_A|Mux28~1_combout  & ((!\EX_ALU|LessThan0~5_cout ) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~3_combout ))) # (!\Data_forwarding_mux_A|Mux28~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[3]~3_combout  & 
// !\EX_ALU|LessThan0~5_cout )))

	.dataa(\Data_forwarding_mux_A|Mux28~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[3]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~5_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~7_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~7 .lut_mask = 16'h002B;
defparam \EX_ALU|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N8
cycloneive_lcell_comb \EX_ALU|LessThan0~9 (
// Equation(s):
// \EX_ALU|LessThan0~9_cout  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[4]~4_combout  & ((!\EX_ALU|LessThan0~7_cout ) # (!\Data_forwarding_mux_A|Mux27~1_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[4]~4_combout  & (!\Data_forwarding_mux_A|Mux27~1_combout  & 
// !\EX_ALU|LessThan0~7_cout )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[4]~4_combout ),
	.datab(\Data_forwarding_mux_A|Mux27~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~7_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~9_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~9 .lut_mask = 16'h002B;
defparam \EX_ALU|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N10
cycloneive_lcell_comb \EX_ALU|LessThan0~11 (
// Equation(s):
// \EX_ALU|LessThan0~11_cout  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[5]~5_combout  & (\Data_forwarding_mux_A|Mux26~1_combout  & !\EX_ALU|LessThan0~9_cout )) # (!\EX_ALU_Mux|ALU_Data_2_EX[5]~5_combout  & ((\Data_forwarding_mux_A|Mux26~1_combout ) # 
// (!\EX_ALU|LessThan0~9_cout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[5]~5_combout ),
	.datab(\Data_forwarding_mux_A|Mux26~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~9_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~11_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~11 .lut_mask = 16'h004D;
defparam \EX_ALU|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N12
cycloneive_lcell_comb \EX_ALU|LessThan0~13 (
// Equation(s):
// \EX_ALU|LessThan0~13_cout  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[6]~6_combout  & ((!\EX_ALU|LessThan0~11_cout ) # (!\Data_forwarding_mux_A|Mux25~1_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[6]~6_combout  & (!\Data_forwarding_mux_A|Mux25~1_combout  & 
// !\EX_ALU|LessThan0~11_cout )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[6]~6_combout ),
	.datab(\Data_forwarding_mux_A|Mux25~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~11_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~13_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~13 .lut_mask = 16'h002B;
defparam \EX_ALU|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N14
cycloneive_lcell_comb \EX_ALU|LessThan0~15 (
// Equation(s):
// \EX_ALU|LessThan0~15_cout  = CARRY((\Data_forwarding_mux_A|Mux24~1_combout  & ((!\EX_ALU|LessThan0~13_cout ) # (!\EX_ALU_Mux|ALU_Data_2_EX[7]~7_combout ))) # (!\Data_forwarding_mux_A|Mux24~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[7]~7_combout  & 
// !\EX_ALU|LessThan0~13_cout )))

	.dataa(\Data_forwarding_mux_A|Mux24~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[7]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~13_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~15_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~15 .lut_mask = 16'h002B;
defparam \EX_ALU|LessThan0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N16
cycloneive_lcell_comb \EX_ALU|LessThan0~17 (
// Equation(s):
// \EX_ALU|LessThan0~17_cout  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[8]~8_combout  & ((!\EX_ALU|LessThan0~15_cout ) # (!\Data_forwarding_mux_A|Mux23~1_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[8]~8_combout  & (!\Data_forwarding_mux_A|Mux23~1_combout  & 
// !\EX_ALU|LessThan0~15_cout )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[8]~8_combout ),
	.datab(\Data_forwarding_mux_A|Mux23~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~15_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~17_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~17 .lut_mask = 16'h002B;
defparam \EX_ALU|LessThan0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N18
cycloneive_lcell_comb \EX_ALU|LessThan0~19 (
// Equation(s):
// \EX_ALU|LessThan0~19_cout  = CARRY((\Data_forwarding_mux_A|Mux22~1_combout  & ((!\EX_ALU|LessThan0~17_cout ) # (!\EX_ALU_Mux|ALU_Data_2_EX[9]~9_combout ))) # (!\Data_forwarding_mux_A|Mux22~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[9]~9_combout  & 
// !\EX_ALU|LessThan0~17_cout )))

	.dataa(\Data_forwarding_mux_A|Mux22~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[9]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~17_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~19_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~19 .lut_mask = 16'h002B;
defparam \EX_ALU|LessThan0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N20
cycloneive_lcell_comb \EX_ALU|LessThan0~21 (
// Equation(s):
// \EX_ALU|LessThan0~21_cout  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[10]~10_combout  & ((!\EX_ALU|LessThan0~19_cout ) # (!\Data_forwarding_mux_A|Mux21~1_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[10]~10_combout  & (!\Data_forwarding_mux_A|Mux21~1_combout  & 
// !\EX_ALU|LessThan0~19_cout )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[10]~10_combout ),
	.datab(\Data_forwarding_mux_A|Mux21~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~19_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~21_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~21 .lut_mask = 16'h002B;
defparam \EX_ALU|LessThan0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N22
cycloneive_lcell_comb \EX_ALU|LessThan0~23 (
// Equation(s):
// \EX_ALU|LessThan0~23_cout  = CARRY((\Data_forwarding_mux_A|Mux20~1_combout  & ((!\EX_ALU|LessThan0~21_cout ) # (!\EX_ALU_Mux|ALU_Data_2_EX[11]~11_combout ))) # (!\Data_forwarding_mux_A|Mux20~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[11]~11_combout  & 
// !\EX_ALU|LessThan0~21_cout )))

	.dataa(\Data_forwarding_mux_A|Mux20~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[11]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~21_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~23_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~23 .lut_mask = 16'h002B;
defparam \EX_ALU|LessThan0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N24
cycloneive_lcell_comb \EX_ALU|LessThan0~25 (
// Equation(s):
// \EX_ALU|LessThan0~25_cout  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[12]~12_combout  & ((!\EX_ALU|LessThan0~23_cout ) # (!\Data_forwarding_mux_A|Mux19~1_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[12]~12_combout  & (!\Data_forwarding_mux_A|Mux19~1_combout  & 
// !\EX_ALU|LessThan0~23_cout )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[12]~12_combout ),
	.datab(\Data_forwarding_mux_A|Mux19~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~23_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~25_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~25 .lut_mask = 16'h002B;
defparam \EX_ALU|LessThan0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N26
cycloneive_lcell_comb \EX_ALU|LessThan0~27 (
// Equation(s):
// \EX_ALU|LessThan0~27_cout  = CARRY((\Data_forwarding_mux_A|Mux18~1_combout  & ((!\EX_ALU|LessThan0~25_cout ) # (!\EX_ALU_Mux|ALU_Data_2_EX[13]~13_combout ))) # (!\Data_forwarding_mux_A|Mux18~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[13]~13_combout  & 
// !\EX_ALU|LessThan0~25_cout )))

	.dataa(\Data_forwarding_mux_A|Mux18~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[13]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~25_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~27_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~27 .lut_mask = 16'h002B;
defparam \EX_ALU|LessThan0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N28
cycloneive_lcell_comb \EX_ALU|LessThan0~29 (
// Equation(s):
// \EX_ALU|LessThan0~29_cout  = CARRY((\Data_forwarding_mux_A|Mux17~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[14]~14_combout  & !\EX_ALU|LessThan0~27_cout )) # (!\Data_forwarding_mux_A|Mux17~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[14]~14_combout ) # 
// (!\EX_ALU|LessThan0~27_cout ))))

	.dataa(\Data_forwarding_mux_A|Mux17~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[14]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~27_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~29_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~29 .lut_mask = 16'h004D;
defparam \EX_ALU|LessThan0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N30
cycloneive_lcell_comb \EX_ALU|LessThan0~31 (
// Equation(s):
// \EX_ALU|LessThan0~31_cout  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[15]~15_combout  & (\Data_forwarding_mux_A|Mux16~1_combout  & !\EX_ALU|LessThan0~29_cout )) # (!\EX_ALU_Mux|ALU_Data_2_EX[15]~15_combout  & ((\Data_forwarding_mux_A|Mux16~1_combout ) # 
// (!\EX_ALU|LessThan0~29_cout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[15]~15_combout ),
	.datab(\Data_forwarding_mux_A|Mux16~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~29_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~31_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~31 .lut_mask = 16'h004D;
defparam \EX_ALU|LessThan0~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N0
cycloneive_lcell_comb \EX_ALU|LessThan0~33 (
// Equation(s):
// \EX_ALU|LessThan0~33_cout  = CARRY((\Data_forwarding_mux_A|Mux15~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[16]~16_combout  & !\EX_ALU|LessThan0~31_cout )) # (!\Data_forwarding_mux_A|Mux15~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[16]~16_combout ) # 
// (!\EX_ALU|LessThan0~31_cout ))))

	.dataa(\Data_forwarding_mux_A|Mux15~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[16]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~31_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~33_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~33 .lut_mask = 16'h004D;
defparam \EX_ALU|LessThan0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N2
cycloneive_lcell_comb \EX_ALU|LessThan0~35 (
// Equation(s):
// \EX_ALU|LessThan0~35_cout  = CARRY((\Data_forwarding_mux_A|Mux14~1_combout  & ((!\EX_ALU|LessThan0~33_cout ) # (!\EX_ALU_Mux|ALU_Data_2_EX[17]~17_combout ))) # (!\Data_forwarding_mux_A|Mux14~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[17]~17_combout  & 
// !\EX_ALU|LessThan0~33_cout )))

	.dataa(\Data_forwarding_mux_A|Mux14~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[17]~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~33_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~35_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~35 .lut_mask = 16'h002B;
defparam \EX_ALU|LessThan0~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N4
cycloneive_lcell_comb \EX_ALU|LessThan0~37 (
// Equation(s):
// \EX_ALU|LessThan0~37_cout  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[18]~18_combout  & ((!\EX_ALU|LessThan0~35_cout ) # (!\Data_forwarding_mux_A|Mux13~1_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[18]~18_combout  & (!\Data_forwarding_mux_A|Mux13~1_combout  & 
// !\EX_ALU|LessThan0~35_cout )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[18]~18_combout ),
	.datab(\Data_forwarding_mux_A|Mux13~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~35_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~37_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~37 .lut_mask = 16'h002B;
defparam \EX_ALU|LessThan0~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N6
cycloneive_lcell_comb \EX_ALU|LessThan0~39 (
// Equation(s):
// \EX_ALU|LessThan0~39_cout  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[19]~19_combout  & (\Data_forwarding_mux_A|Mux12~1_combout  & !\EX_ALU|LessThan0~37_cout )) # (!\EX_ALU_Mux|ALU_Data_2_EX[19]~19_combout  & ((\Data_forwarding_mux_A|Mux12~1_combout ) # 
// (!\EX_ALU|LessThan0~37_cout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[19]~19_combout ),
	.datab(\Data_forwarding_mux_A|Mux12~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~37_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~39_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~39 .lut_mask = 16'h004D;
defparam \EX_ALU|LessThan0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N8
cycloneive_lcell_comb \EX_ALU|LessThan0~41 (
// Equation(s):
// \EX_ALU|LessThan0~41_cout  = CARRY((\Data_forwarding_mux_A|Mux11~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[20]~20_combout  & !\EX_ALU|LessThan0~39_cout )) # (!\Data_forwarding_mux_A|Mux11~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[20]~20_combout ) # 
// (!\EX_ALU|LessThan0~39_cout ))))

	.dataa(\Data_forwarding_mux_A|Mux11~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[20]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~39_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~41_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~41 .lut_mask = 16'h004D;
defparam \EX_ALU|LessThan0~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N10
cycloneive_lcell_comb \EX_ALU|LessThan0~43 (
// Equation(s):
// \EX_ALU|LessThan0~43_cout  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[21]~21_combout  & (\Data_forwarding_mux_A|Mux10~1_combout  & !\EX_ALU|LessThan0~41_cout )) # (!\EX_ALU_Mux|ALU_Data_2_EX[21]~21_combout  & ((\Data_forwarding_mux_A|Mux10~1_combout ) # 
// (!\EX_ALU|LessThan0~41_cout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[21]~21_combout ),
	.datab(\Data_forwarding_mux_A|Mux10~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~41_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~43_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~43 .lut_mask = 16'h004D;
defparam \EX_ALU|LessThan0~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N12
cycloneive_lcell_comb \EX_ALU|LessThan0~45 (
// Equation(s):
// \EX_ALU|LessThan0~45_cout  = CARRY((\Data_forwarding_mux_A|Mux9~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[22]~22_combout  & !\EX_ALU|LessThan0~43_cout )) # (!\Data_forwarding_mux_A|Mux9~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[22]~22_combout ) # 
// (!\EX_ALU|LessThan0~43_cout ))))

	.dataa(\Data_forwarding_mux_A|Mux9~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[22]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~43_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~45_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~45 .lut_mask = 16'h004D;
defparam \EX_ALU|LessThan0~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N14
cycloneive_lcell_comb \EX_ALU|LessThan0~47 (
// Equation(s):
// \EX_ALU|LessThan0~47_cout  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[23]~23_combout  & (\Data_forwarding_mux_A|Mux8~1_combout  & !\EX_ALU|LessThan0~45_cout )) # (!\EX_ALU_Mux|ALU_Data_2_EX[23]~23_combout  & ((\Data_forwarding_mux_A|Mux8~1_combout ) # 
// (!\EX_ALU|LessThan0~45_cout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[23]~23_combout ),
	.datab(\Data_forwarding_mux_A|Mux8~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~45_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~47_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~47 .lut_mask = 16'h004D;
defparam \EX_ALU|LessThan0~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N16
cycloneive_lcell_comb \EX_ALU|LessThan0~49 (
// Equation(s):
// \EX_ALU|LessThan0~49_cout  = CARRY((\Data_forwarding_mux_A|Mux7~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[24]~24_combout  & !\EX_ALU|LessThan0~47_cout )) # (!\Data_forwarding_mux_A|Mux7~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[24]~24_combout ) # 
// (!\EX_ALU|LessThan0~47_cout ))))

	.dataa(\Data_forwarding_mux_A|Mux7~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[24]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~47_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~49_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~49 .lut_mask = 16'h004D;
defparam \EX_ALU|LessThan0~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N18
cycloneive_lcell_comb \EX_ALU|LessThan0~51 (
// Equation(s):
// \EX_ALU|LessThan0~51_cout  = CARRY((\Data_forwarding_mux_A|Mux6~1_combout  & ((!\EX_ALU|LessThan0~49_cout ) # (!\EX_ALU_Mux|ALU_Data_2_EX[25]~25_combout ))) # (!\Data_forwarding_mux_A|Mux6~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[25]~25_combout  & 
// !\EX_ALU|LessThan0~49_cout )))

	.dataa(\Data_forwarding_mux_A|Mux6~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[25]~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~49_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~51_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~51 .lut_mask = 16'h002B;
defparam \EX_ALU|LessThan0~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N20
cycloneive_lcell_comb \EX_ALU|LessThan0~53 (
// Equation(s):
// \EX_ALU|LessThan0~53_cout  = CARRY((\Data_forwarding_mux_A|Mux5~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[26]~26_combout  & !\EX_ALU|LessThan0~51_cout )) # (!\Data_forwarding_mux_A|Mux5~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[26]~26_combout ) # 
// (!\EX_ALU|LessThan0~51_cout ))))

	.dataa(\Data_forwarding_mux_A|Mux5~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[26]~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~51_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~53_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~53 .lut_mask = 16'h004D;
defparam \EX_ALU|LessThan0~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N22
cycloneive_lcell_comb \EX_ALU|LessThan0~55 (
// Equation(s):
// \EX_ALU|LessThan0~55_cout  = CARRY((\Data_forwarding_mux_A|Mux4~1_combout  & ((!\EX_ALU|LessThan0~53_cout ) # (!\EX_ALU_Mux|ALU_Data_2_EX[27]~27_combout ))) # (!\Data_forwarding_mux_A|Mux4~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[27]~27_combout  & 
// !\EX_ALU|LessThan0~53_cout )))

	.dataa(\Data_forwarding_mux_A|Mux4~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[27]~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~53_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~55_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~55 .lut_mask = 16'h002B;
defparam \EX_ALU|LessThan0~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N24
cycloneive_lcell_comb \EX_ALU|LessThan0~57 (
// Equation(s):
// \EX_ALU|LessThan0~57_cout  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[28]~28_combout  & ((!\EX_ALU|LessThan0~55_cout ) # (!\Data_forwarding_mux_A|Mux3~1_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[28]~28_combout  & (!\Data_forwarding_mux_A|Mux3~1_combout  & 
// !\EX_ALU|LessThan0~55_cout )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[28]~28_combout ),
	.datab(\Data_forwarding_mux_A|Mux3~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~55_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~57_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~57 .lut_mask = 16'h002B;
defparam \EX_ALU|LessThan0~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N26
cycloneive_lcell_comb \EX_ALU|LessThan0~59 (
// Equation(s):
// \EX_ALU|LessThan0~59_cout  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[29]~29_combout  & (\Data_forwarding_mux_A|Mux2~1_combout  & !\EX_ALU|LessThan0~57_cout )) # (!\EX_ALU_Mux|ALU_Data_2_EX[29]~29_combout  & ((\Data_forwarding_mux_A|Mux2~1_combout ) # 
// (!\EX_ALU|LessThan0~57_cout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[29]~29_combout ),
	.datab(\Data_forwarding_mux_A|Mux2~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~57_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~59_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~59 .lut_mask = 16'h004D;
defparam \EX_ALU|LessThan0~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N28
cycloneive_lcell_comb \EX_ALU|LessThan0~61 (
// Equation(s):
// \EX_ALU|LessThan0~61_cout  = CARRY((\Data_forwarding_mux_A|Mux1~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[30]~30_combout  & !\EX_ALU|LessThan0~59_cout )) # (!\Data_forwarding_mux_A|Mux1~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[30]~30_combout ) # 
// (!\EX_ALU|LessThan0~59_cout ))))

	.dataa(\Data_forwarding_mux_A|Mux1~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[30]~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~59_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~61_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~61 .lut_mask = 16'h004D;
defparam \EX_ALU|LessThan0~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N30
cycloneive_lcell_comb \EX_ALU|LessThan0~62 (
// Equation(s):
// \EX_ALU|LessThan0~62_combout  = (\Data_forwarding_mux_A|Mux0~1_combout  & (\EX_ALU|LessThan0~61_cout  & \EX_ALU_Mux|ALU_Data_2_EX[31]~31_combout )) # (!\Data_forwarding_mux_A|Mux0~1_combout  & ((\EX_ALU|LessThan0~61_cout ) # 
// (\EX_ALU_Mux|ALU_Data_2_EX[31]~31_combout )))

	.dataa(gnd),
	.datab(\Data_forwarding_mux_A|Mux0~1_combout ),
	.datac(gnd),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[31]~31_combout ),
	.cin(\EX_ALU|LessThan0~61_cout ),
	.combout(\EX_ALU|LessThan0~62_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|LessThan0~62 .lut_mask = 16'hF330;
defparam \EX_ALU|LessThan0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N26
cycloneive_lcell_comb \EX_ALU|Mux31~0 (
// Equation(s):
// \EX_ALU|Mux31~0_combout  = \Data_forwarding_mux_A|Mux0~1_combout  $ (\EX_ALU_Mux|ALU_Data_2_EX[31]~31_combout  $ (\EX_ALU|LessThan0~62_combout ))

	.dataa(gnd),
	.datab(\Data_forwarding_mux_A|Mux0~1_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[31]~31_combout ),
	.datad(\EX_ALU|LessThan0~62_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux31~0 .lut_mask = 16'hC33C;
defparam \EX_ALU|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N26
cycloneive_lcell_comb \EX_ALU_Control|ALU_Control_EX[2]~8 (
// Equation(s):
// \EX_ALU_Control|ALU_Control_EX[2]~8_combout  = (!\ID_EX_Pipeline_Stage|ALUOp_EX [1] & \ID_EX_Pipeline_Stage|ALUOp_EX [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.datad(\ID_EX_Pipeline_Stage|ALUOp_EX [0]),
	.cin(gnd),
	.combout(\EX_ALU_Control|ALU_Control_EX[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Control|ALU_Control_EX[2]~8 .lut_mask = 16'h0F00;
defparam \EX_ALU_Control|ALU_Control_EX[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N16
cycloneive_lcell_comb \EX_ALU|Add0~3 (
// Equation(s):
// \EX_ALU|Add0~3_cout  = CARRY((\EX_ALU_Control|ALU_Control_EX[2]~7_combout ) # (\EX_ALU_Control|ALU_Control_EX[2]~8_combout ))

	.dataa(\EX_ALU_Control|ALU_Control_EX[2]~7_combout ),
	.datab(\EX_ALU_Control|ALU_Control_EX[2]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\EX_ALU|Add0~3_cout ));
// synopsys translate_off
defparam \EX_ALU|Add0~3 .lut_mask = 16'h00EE;
defparam \EX_ALU|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N18
cycloneive_lcell_comb \EX_ALU|Add0~4 (
// Equation(s):
// \EX_ALU|Add0~4_combout  = (\EX_ALU|Add0~1_combout  & ((\Data_forwarding_mux_A|Mux31~2_combout  & (\EX_ALU|Add0~3_cout  & VCC)) # (!\Data_forwarding_mux_A|Mux31~2_combout  & (!\EX_ALU|Add0~3_cout )))) # (!\EX_ALU|Add0~1_combout  & 
// ((\Data_forwarding_mux_A|Mux31~2_combout  & (!\EX_ALU|Add0~3_cout )) # (!\Data_forwarding_mux_A|Mux31~2_combout  & ((\EX_ALU|Add0~3_cout ) # (GND)))))
// \EX_ALU|Add0~5  = CARRY((\EX_ALU|Add0~1_combout  & (!\Data_forwarding_mux_A|Mux31~2_combout  & !\EX_ALU|Add0~3_cout )) # (!\EX_ALU|Add0~1_combout  & ((!\EX_ALU|Add0~3_cout ) # (!\Data_forwarding_mux_A|Mux31~2_combout ))))

	.dataa(\EX_ALU|Add0~1_combout ),
	.datab(\Data_forwarding_mux_A|Mux31~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EX_ALU|Add0~3_cout ),
	.combout(\EX_ALU|Add0~4_combout ),
	.cout(\EX_ALU|Add0~5 ));
// synopsys translate_off
defparam \EX_ALU|Add0~4 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N22
cycloneive_lcell_comb \EX_ALU|Mux31~3 (
// Equation(s):
// \EX_ALU|Mux31~3_combout  = (\EX_ALU|Mux31~2_combout  & (((!\EX_ALU|Mux31~0_combout )) # (!\EX_ALU_Control|ALU_Control_EX[1]~3_combout ))) # (!\EX_ALU|Mux31~2_combout  & (\EX_ALU_Control|ALU_Control_EX[1]~3_combout  & ((\EX_ALU|Add0~4_combout ))))

	.dataa(\EX_ALU|Mux31~2_combout ),
	.datab(\EX_ALU_Control|ALU_Control_EX[1]~3_combout ),
	.datac(\EX_ALU|Mux31~0_combout ),
	.datad(\EX_ALU|Add0~4_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux31~3_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux31~3 .lut_mask = 16'h6E2A;
defparam \EX_ALU|Mux31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N28
cycloneive_lcell_comb \EX_ALU|Mux31~4 (
// Equation(s):
// \EX_ALU|Mux31~4_combout  = (\EX_ALU_Control|ALU_Control_EX[3]~6_combout  & ((\EX_ALU|Mult0|auto_generated|w513w [0]))) # (!\EX_ALU_Control|ALU_Control_EX[3]~6_combout  & (\EX_ALU|Mux31~3_combout ))

	.dataa(\EX_ALU_Control|ALU_Control_EX[3]~6_combout ),
	.datab(gnd),
	.datac(\EX_ALU|Mux31~3_combout ),
	.datad(\EX_ALU|Mult0|auto_generated|w513w [0]),
	.cin(gnd),
	.combout(\EX_ALU|Mux31~4_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux31~4 .lut_mask = 16'hFA50;
defparam \EX_ALU|Mux31~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y39_N9
dffeas \EX_MEM_Pipeline_Stage|ALU_Result_MEM[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_ALU|Mux31~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [0]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[0] .is_wysiwyg = "true";
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y38_N27
dffeas \MEM_Data_Memory|Data_Memory_rtl_0_bypass[33] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [33]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[33] .is_wysiwyg = "true";
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N26
cycloneive_lcell_comb \MEM_Data_Memory|Read_Data_MEM~15 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~15_combout  = (!\MEM_Data_Memory|always0~10_combout  & ((\MEM_Data_Memory|Read_Data_MEM~14_combout  & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a7 )) # (!\MEM_Data_Memory|Read_Data_MEM~14_combout  & 
// ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [33])))))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~14_combout ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a7 ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [33]),
	.datad(\MEM_Data_Memory|always0~10_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~15_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~15 .lut_mask = 16'h00D8;
defparam \MEM_Data_Memory|Read_Data_MEM~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N14
cycloneive_lcell_comb \MEM_Data_Memory|Read_Data_MEM[7] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [7] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~15_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [7])))

	.dataa(gnd),
	.datab(\MEM_Data_Memory|Read_Data_MEM~15_combout ),
	.datac(\MEM_Data_Memory|Read_Data_MEM [7]),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [7]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[7] .lut_mask = 16'hCCF0;
defparam \MEM_Data_Memory|Read_Data_MEM[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y38_N17
dffeas \MEM_WB_Pipeline_Stage|Read_Data_WB[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MEM_Data_Memory|Read_Data_MEM [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB_Pipeline_Stage|Read_Data_WB [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[7] .is_wysiwyg = "true";
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N12
cycloneive_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[7]~7 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~q  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [7]))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~q  & (\MEM_WB_Pipeline_Stage|ALU_Result_WB [7]))

	.dataa(\MEM_WB_Pipeline_Stage|ALU_Result_WB [7]),
	.datab(\MEM_WB_Pipeline_Stage|Read_Data_WB [7]),
	.datac(gnd),
	.datad(\MEM_WB_Pipeline_Stage|MemtoReg_WB~q ),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[7]~7 .lut_mask = 16'hCCAA;
defparam \WB_MemtoReg_Mux|Write_Data_WB[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N2
cycloneive_lcell_comb \Data_forwarding_mux_B|Mux24~1 (
// Equation(s):
// \Data_forwarding_mux_B|Mux24~1_combout  = (\Data_forwarding_mux_B|Mux31~1_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout ))) # (!\Data_forwarding_mux_B|Mux31~1_combout  & (\Data_forwarding_mux_B|Mux24~0_combout ))

	.dataa(\Data_forwarding_mux_B|Mux24~0_combout ),
	.datab(gnd),
	.datac(\Data_forwarding_mux_B|Mux31~1_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_B|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_B|Mux24~1 .lut_mask = 16'hFA0A;
defparam \Data_forwarding_mux_B|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N4
cycloneive_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[7]~7 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[7]~7_combout  = (\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & (\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [3])) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & ((\Data_forwarding_mux_B|Mux24~1_combout )))

	.dataa(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [3]),
	.datab(\ID_EX_Pipeline_Stage|ALUSrc_EX~q ),
	.datac(gnd),
	.datad(\Data_forwarding_mux_B|Mux24~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[7]~7 .lut_mask = 16'hBB88;
defparam \EX_ALU_Mux|ALU_Data_2_EX[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N8
cycloneive_lcell_comb \EX_ALU|Mux24~0 (
// Equation(s):
// \EX_ALU|Mux24~0_combout  = (\EX_ALU|Mux28~1_combout  & (((\EX_ALU|Mult0|auto_generated|w513w [7])) # (!\EX_ALU|Mux28~0_combout ))) # (!\EX_ALU|Mux28~1_combout  & (\EX_ALU|Mux28~0_combout  & ((\EX_ALU|Add0~25_combout ))))

	.dataa(\EX_ALU|Mux28~1_combout ),
	.datab(\EX_ALU|Mux28~0_combout ),
	.datac(\EX_ALU|Mult0|auto_generated|w513w [7]),
	.datad(\EX_ALU|Add0~25_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux24~0 .lut_mask = 16'hE6A2;
defparam \EX_ALU|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N10
cycloneive_lcell_comb \EX_ALU|Mux24~1 (
// Equation(s):
// \EX_ALU|Mux24~1_combout  = (\Data_forwarding_mux_A|Mux24~1_combout  & ((\EX_ALU|Mux24~0_combout ) # ((\EX_ALU_Mux|ALU_Data_2_EX[7]~7_combout  & !\EX_ALU_Control|ALU_Control_EX[1]~3_combout )))) # (!\Data_forwarding_mux_A|Mux24~1_combout  & 
// (\EX_ALU|Mux24~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[7]~7_combout ) # (\EX_ALU_Control|ALU_Control_EX[1]~3_combout ))))

	.dataa(\Data_forwarding_mux_A|Mux24~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[7]~7_combout ),
	.datac(\EX_ALU|Mux24~0_combout ),
	.datad(\EX_ALU_Control|ALU_Control_EX[1]~3_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux24~1 .lut_mask = 16'hF0E8;
defparam \EX_ALU|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y37_N27
dffeas \EX_MEM_Pipeline_Stage|ALU_Result_MEM[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_ALU|Mux24~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [7]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[7] .is_wysiwyg = "true";
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N16
cycloneive_lcell_comb \ID_Registers|register_rtl_0_bypass[26]~feeder (
// Equation(s):
// \ID_Registers|register_rtl_0_bypass[26]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID_Registers|register_rtl_0_bypass[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[26]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|register_rtl_0_bypass[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N17
dffeas \ID_Registers|register_rtl_0_bypass[26] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|register_rtl_0_bypass[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_0_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y37_N15
dffeas \ID_Registers|register_rtl_0_bypass[25] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_0_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N14
cycloneive_lcell_comb \ID_Registers|Read_Data_1_ID[7]~14 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[7]~14_combout  = (\ID_Registers|register~3_combout  & (((\ID_Registers|register_rtl_0_bypass [25])))) # (!\ID_Registers|register~3_combout  & ((\ID_Registers|register_rtl_0_bypass [26] & 
// ((\ID_Registers|register_rtl_0|auto_generated|ram_block1a7 ))) # (!\ID_Registers|register_rtl_0_bypass [26] & (\ID_Registers|register_rtl_0_bypass [25]))))

	.dataa(\ID_Registers|register~3_combout ),
	.datab(\ID_Registers|register_rtl_0_bypass [26]),
	.datac(\ID_Registers|register_rtl_0_bypass [25]),
	.datad(\ID_Registers|register_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[7]~14 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_1_ID[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N2
cycloneive_lcell_comb \ID_Registers|Read_Data_1_ID[7]~15 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[7]~15_combout  = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & ((\ID_Registers|Read_Data_1_ID[7]~14_combout ))) # 
// (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout )))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & (((\ID_Registers|Read_Data_1_ID[7]~14_combout ))))

	.dataa(\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout ),
	.datac(\ID_Registers|Read_Data_1_ID[7]~14_combout ),
	.datad(\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[7]~15 .lut_mask = 16'hF0D8;
defparam \ID_Registers|Read_Data_1_ID[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N3
dffeas \ID_EX_Pipeline_Stage|Read_Data_1_EX[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|Read_Data_1_ID[7]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Read_Data_1_EX [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Read_Data_1_EX[7] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Read_Data_1_EX[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N20
cycloneive_lcell_comb \Data_forwarding_mux_A|Mux24~0 (
// Equation(s):
// \Data_forwarding_mux_A|Mux24~0_combout  = (\Data_Forwarding_unit|Forward_C~0_combout  & ((\Data_Forwarding_unit|Equal4~2_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [7])) # (!\Data_Forwarding_unit|Equal4~2_combout  & 
// ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [7]))))) # (!\Data_Forwarding_unit|Forward_C~0_combout  & (((\ID_EX_Pipeline_Stage|Read_Data_1_EX [7]))))

	.dataa(\Data_Forwarding_unit|Forward_C~0_combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [7]),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_1_EX [7]),
	.datad(\Data_Forwarding_unit|Equal4~2_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_A|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_A|Mux24~0 .lut_mask = 16'hD8F0;
defparam \Data_forwarding_mux_A|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N14
cycloneive_lcell_comb \Data_forwarding_mux_A|Mux24~1 (
// Equation(s):
// \Data_forwarding_mux_A|Mux24~1_combout  = (\Data_forwarding_mux_A|Mux31~1_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout ))) # (!\Data_forwarding_mux_A|Mux31~1_combout  & (\Data_forwarding_mux_A|Mux24~0_combout ))

	.dataa(gnd),
	.datab(\Data_forwarding_mux_A|Mux24~0_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout ),
	.datad(\Data_forwarding_mux_A|Mux31~1_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_A|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_A|Mux24~1 .lut_mask = 16'hF0CC;
defparam \Data_forwarding_mux_A|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N12
cycloneive_lcell_comb \EX_ALU|Mux25~0 (
// Equation(s):
// \EX_ALU|Mux25~0_combout  = (\EX_ALU|Mux28~1_combout  & (((\EX_ALU|Mult0|auto_generated|w513w [6])) # (!\EX_ALU|Mux28~0_combout ))) # (!\EX_ALU|Mux28~1_combout  & (\EX_ALU|Mux28~0_combout  & ((\EX_ALU|Add0~22_combout ))))

	.dataa(\EX_ALU|Mux28~1_combout ),
	.datab(\EX_ALU|Mux28~0_combout ),
	.datac(\EX_ALU|Mult0|auto_generated|w513w [6]),
	.datad(\EX_ALU|Add0~22_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux25~0 .lut_mask = 16'hE6A2;
defparam \EX_ALU|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N26
cycloneive_lcell_comb \EX_ALU|Mux25~1 (
// Equation(s):
// \EX_ALU|Mux25~1_combout  = (\EX_ALU_Control|ALU_Control_EX[1]~3_combout  & (((\EX_ALU|Mux25~0_combout )))) # (!\EX_ALU_Control|ALU_Control_EX[1]~3_combout  & ((\Data_forwarding_mux_A|Mux25~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[6]~6_combout ) # 
// (\EX_ALU|Mux25~0_combout ))) # (!\Data_forwarding_mux_A|Mux25~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[6]~6_combout  & \EX_ALU|Mux25~0_combout ))))

	.dataa(\EX_ALU_Control|ALU_Control_EX[1]~3_combout ),
	.datab(\Data_forwarding_mux_A|Mux25~1_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[6]~6_combout ),
	.datad(\EX_ALU|Mux25~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux25~1 .lut_mask = 16'hFE40;
defparam \EX_ALU|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y37_N9
dffeas \EX_MEM_Pipeline_Stage|ALU_Result_MEM[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_ALU|Mux25~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [6]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[6] .is_wysiwyg = "true";
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N20
cycloneive_lcell_comb \MEM_WB_Pipeline_Stage|ALU_Result_WB[6]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|ALU_Result_WB[6]~feeder_combout  = \EX_MEM_Pipeline_Stage|ALU_Result_MEM [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [6]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|ALU_Result_WB[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[6]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y37_N21
dffeas \MEM_WB_Pipeline_Stage|ALU_Result_WB[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\MEM_WB_Pipeline_Stage|ALU_Result_WB[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB_Pipeline_Stage|ALU_Result_WB [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[6] .is_wysiwyg = "true";
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N10
cycloneive_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[6]~6 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~q  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [6]))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~q  & (\MEM_WB_Pipeline_Stage|ALU_Result_WB [6]))

	.dataa(gnd),
	.datab(\MEM_WB_Pipeline_Stage|ALU_Result_WB [6]),
	.datac(\MEM_WB_Pipeline_Stage|Read_Data_WB [6]),
	.datad(\MEM_WB_Pipeline_Stage|MemtoReg_WB~q ),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[6]~6 .lut_mask = 16'hF0CC;
defparam \WB_MemtoReg_Mux|Write_Data_WB[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N22
cycloneive_lcell_comb \ID_Registers|Read_Data_1_ID[4]~8 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[4]~8_combout  = (\ID_Registers|register~3_combout  & (((\ID_Registers|register_rtl_0_bypass [19])))) # (!\ID_Registers|register~3_combout  & ((\ID_Registers|register_rtl_0_bypass [20] & 
// ((\ID_Registers|register_rtl_0|auto_generated|ram_block1a4 ))) # (!\ID_Registers|register_rtl_0_bypass [20] & (\ID_Registers|register_rtl_0_bypass [19]))))

	.dataa(\ID_Registers|register~3_combout ),
	.datab(\ID_Registers|register_rtl_0_bypass [20]),
	.datac(\ID_Registers|register_rtl_0_bypass [19]),
	.datad(\ID_Registers|register_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[4]~8 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_1_ID[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N28
cycloneive_lcell_comb \ID_Registers|Read_Data_1_ID[4]~9 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[4]~9_combout  = (\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & (((\ID_Registers|Read_Data_1_ID[4]~8_combout )))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & 
// ((\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout )) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & ((\ID_Registers|Read_Data_1_ID[4]~8_combout )))))

	.dataa(\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout ),
	.datab(\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[4]~8_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[4]~9 .lut_mask = 16'hFB40;
defparam \ID_Registers|Read_Data_1_ID[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y40_N25
dffeas \ID_EX_Pipeline_Stage|Read_Data_1_EX[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ID_Registers|Read_Data_1_ID[4]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Read_Data_1_EX [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Read_Data_1_EX[4] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Read_Data_1_EX[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N24
cycloneive_lcell_comb \Data_forwarding_mux_A|Mux27~0 (
// Equation(s):
// \Data_forwarding_mux_A|Mux27~0_combout  = (\Data_Forwarding_unit|Forward_C~0_combout  & ((\Data_Forwarding_unit|Equal4~2_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [4])) # (!\Data_Forwarding_unit|Equal4~2_combout  & 
// ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [4]))))) # (!\Data_Forwarding_unit|Forward_C~0_combout  & (((\ID_EX_Pipeline_Stage|Read_Data_1_EX [4]))))

	.dataa(\Data_Forwarding_unit|Forward_C~0_combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [4]),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_1_EX [4]),
	.datad(\Data_Forwarding_unit|Equal4~2_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_A|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_A|Mux27~0 .lut_mask = 16'hD8F0;
defparam \Data_forwarding_mux_A|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N2
cycloneive_lcell_comb \Data_forwarding_mux_A|Mux27~1 (
// Equation(s):
// \Data_forwarding_mux_A|Mux27~1_combout  = (\Data_forwarding_mux_A|Mux31~1_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout )) # (!\Data_forwarding_mux_A|Mux31~1_combout  & ((\Data_forwarding_mux_A|Mux27~0_combout )))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout ),
	.datab(\Data_forwarding_mux_A|Mux27~0_combout ),
	.datac(gnd),
	.datad(\Data_forwarding_mux_A|Mux31~1_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_A|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_A|Mux27~1 .lut_mask = 16'hAACC;
defparam \Data_forwarding_mux_A|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N18
cycloneive_lcell_comb \EX_ALU|Add0~12 (
// Equation(s):
// \EX_ALU|Add0~12_combout  = \EX_ALU_Control|ALU_Control_EX[2]~4_combout  $ (((\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & (\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [3])) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & ((\Data_forwarding_mux_B|Mux28~1_combout 
// )))))

	.dataa(\EX_ALU_Control|ALU_Control_EX[2]~4_combout ),
	.datab(\ID_EX_Pipeline_Stage|ALUSrc_EX~q ),
	.datac(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [3]),
	.datad(\Data_forwarding_mux_B|Mux28~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~12 .lut_mask = 16'h596A;
defparam \EX_ALU|Add0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N22
cycloneive_lcell_comb \EX_ALU|Add0~10 (
// Equation(s):
// \EX_ALU|Add0~10_combout  = (\Data_forwarding_mux_A|Mux29~1_combout  & ((\EX_ALU|Add0~9_combout  & (\EX_ALU|Add0~8  & VCC)) # (!\EX_ALU|Add0~9_combout  & (!\EX_ALU|Add0~8 )))) # (!\Data_forwarding_mux_A|Mux29~1_combout  & ((\EX_ALU|Add0~9_combout  & 
// (!\EX_ALU|Add0~8 )) # (!\EX_ALU|Add0~9_combout  & ((\EX_ALU|Add0~8 ) # (GND)))))
// \EX_ALU|Add0~11  = CARRY((\Data_forwarding_mux_A|Mux29~1_combout  & (!\EX_ALU|Add0~9_combout  & !\EX_ALU|Add0~8 )) # (!\Data_forwarding_mux_A|Mux29~1_combout  & ((!\EX_ALU|Add0~8 ) # (!\EX_ALU|Add0~9_combout ))))

	.dataa(\Data_forwarding_mux_A|Mux29~1_combout ),
	.datab(\EX_ALU|Add0~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EX_ALU|Add0~8 ),
	.combout(\EX_ALU|Add0~10_combout ),
	.cout(\EX_ALU|Add0~11 ));
// synopsys translate_off
defparam \EX_ALU|Add0~10 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N26
cycloneive_lcell_comb \EX_ALU|Add0~16 (
// Equation(s):
// \EX_ALU|Add0~16_combout  = (\EX_ALU|Add0~15_combout  & ((\Data_forwarding_mux_A|Mux27~1_combout  & (\EX_ALU|Add0~14  & VCC)) # (!\Data_forwarding_mux_A|Mux27~1_combout  & (!\EX_ALU|Add0~14 )))) # (!\EX_ALU|Add0~15_combout  & 
// ((\Data_forwarding_mux_A|Mux27~1_combout  & (!\EX_ALU|Add0~14 )) # (!\Data_forwarding_mux_A|Mux27~1_combout  & ((\EX_ALU|Add0~14 ) # (GND)))))
// \EX_ALU|Add0~17  = CARRY((\EX_ALU|Add0~15_combout  & (!\Data_forwarding_mux_A|Mux27~1_combout  & !\EX_ALU|Add0~14 )) # (!\EX_ALU|Add0~15_combout  & ((!\EX_ALU|Add0~14 ) # (!\Data_forwarding_mux_A|Mux27~1_combout ))))

	.dataa(\EX_ALU|Add0~15_combout ),
	.datab(\Data_forwarding_mux_A|Mux27~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EX_ALU|Add0~14 ),
	.combout(\EX_ALU|Add0~16_combout ),
	.cout(\EX_ALU|Add0~17 ));
// synopsys translate_off
defparam \EX_ALU|Add0~16 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y40_N18
cycloneive_lcell_comb \EX_ALU|Mux26~0 (
// Equation(s):
// \EX_ALU|Mux26~0_combout  = (\EX_ALU|Mux28~1_combout  & (((\EX_ALU|Mult0|auto_generated|w513w [5])) # (!\EX_ALU|Mux28~0_combout ))) # (!\EX_ALU|Mux28~1_combout  & (\EX_ALU|Mux28~0_combout  & (\EX_ALU|Add0~19_combout )))

	.dataa(\EX_ALU|Mux28~1_combout ),
	.datab(\EX_ALU|Mux28~0_combout ),
	.datac(\EX_ALU|Add0~19_combout ),
	.datad(\EX_ALU|Mult0|auto_generated|w513w [5]),
	.cin(gnd),
	.combout(\EX_ALU|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux26~0 .lut_mask = 16'hEA62;
defparam \EX_ALU|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y40_N4
cycloneive_lcell_comb \EX_ALU|Mux26~1 (
// Equation(s):
// \EX_ALU|Mux26~1_combout  = (\Data_forwarding_mux_A|Mux26~1_combout  & ((\EX_ALU|Mux26~0_combout ) # ((!\EX_ALU_Control|ALU_Control_EX[1]~3_combout  & \EX_ALU_Mux|ALU_Data_2_EX[5]~5_combout )))) # (!\Data_forwarding_mux_A|Mux26~1_combout  & 
// (\EX_ALU|Mux26~0_combout  & ((\EX_ALU_Control|ALU_Control_EX[1]~3_combout ) # (\EX_ALU_Mux|ALU_Data_2_EX[5]~5_combout ))))

	.dataa(\Data_forwarding_mux_A|Mux26~1_combout ),
	.datab(\EX_ALU_Control|ALU_Control_EX[1]~3_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[5]~5_combout ),
	.datad(\EX_ALU|Mux26~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux26~1 .lut_mask = 16'hFE20;
defparam \EX_ALU|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y40_N9
dffeas \EX_MEM_Pipeline_Stage|ALU_Result_MEM[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_ALU|Mux26~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [5]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[5] .is_wysiwyg = "true";
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y40_N15
dffeas \MEM_WB_Pipeline_Stage|ALU_Result_WB[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB_Pipeline_Stage|ALU_Result_WB [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[5] .is_wysiwyg = "true";
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y40_N14
cycloneive_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[5]~5 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~q  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [5])) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~q  & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB [5])))

	.dataa(\MEM_WB_Pipeline_Stage|Read_Data_WB [5]),
	.datab(gnd),
	.datac(\MEM_WB_Pipeline_Stage|ALU_Result_WB [5]),
	.datad(\MEM_WB_Pipeline_Stage|MemtoReg_WB~q ),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[5]~5 .lut_mask = 16'hAAF0;
defparam \WB_MemtoReg_Mux|Write_Data_WB[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N18
cycloneive_lcell_comb \ID_Registers|Read_Data_2_ID[4]~10 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[4]~10_combout  = (\ID_Registers|register~7_combout  & (((\ID_Registers|register_rtl_1_bypass [19])))) # (!\ID_Registers|register~7_combout  & ((\ID_Registers|register_rtl_1_bypass [20] & 
// ((\ID_Registers|register_rtl_1|auto_generated|ram_block1a4 ))) # (!\ID_Registers|register_rtl_1_bypass [20] & (\ID_Registers|register_rtl_1_bypass [19]))))

	.dataa(\ID_Registers|register~7_combout ),
	.datab(\ID_Registers|register_rtl_1_bypass [20]),
	.datac(\ID_Registers|register_rtl_1_bypass [19]),
	.datad(\ID_Registers|register_rtl_1|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[4]~10 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_2_ID[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N14
cycloneive_lcell_comb \ID_Registers|Read_Data_2_ID[4]~11 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[4]~11_combout  = (\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & ((\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & ((\ID_Registers|Read_Data_2_ID[4]~10_combout ))) # 
// (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout )))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & (((\ID_Registers|Read_Data_2_ID[4]~10_combout ))))

	.dataa(\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout ),
	.datab(\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[4]~10_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[4]~11 .lut_mask = 16'hFD20;
defparam \ID_Registers|Read_Data_2_ID[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y40_N9
dffeas \ID_EX_Pipeline_Stage|Read_Data_2_EX[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ID_Registers|Read_Data_2_ID[4]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Read_Data_2_EX [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[4] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N0
cycloneive_lcell_comb \Data_forwarding_mux_B|Mux27~0 (
// Equation(s):
// \Data_forwarding_mux_B|Mux27~0_combout  = (\Data_Forwarding_unit|Equal8~2_combout  & ((\Data_Forwarding_unit|Forward_C~0_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [4]))) # (!\Data_Forwarding_unit|Forward_C~0_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_2_EX [4])))) # (!\Data_Forwarding_unit|Equal8~2_combout  & (\ID_EX_Pipeline_Stage|Read_Data_2_EX [4]))

	.dataa(\Data_Forwarding_unit|Equal8~2_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_2_EX [4]),
	.datac(\Data_Forwarding_unit|Forward_C~0_combout ),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [4]),
	.cin(gnd),
	.combout(\Data_forwarding_mux_B|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_B|Mux27~0 .lut_mask = 16'hEC4C;
defparam \Data_forwarding_mux_B|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N6
cycloneive_lcell_comb \Data_forwarding_mux_B|Mux27~1 (
// Equation(s):
// \Data_forwarding_mux_B|Mux27~1_combout  = (\Data_forwarding_mux_B|Mux31~1_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout )) # (!\Data_forwarding_mux_B|Mux31~1_combout  & ((\Data_forwarding_mux_B|Mux27~0_combout )))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout ),
	.datab(\Data_forwarding_mux_B|Mux27~0_combout ),
	.datac(gnd),
	.datad(\Data_forwarding_mux_B|Mux31~1_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_B|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_B|Mux27~1 .lut_mask = 16'hAACC;
defparam \Data_forwarding_mux_B|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N20
cycloneive_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[4]~4 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[4]~4_combout  = (\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & (\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [4])) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & ((\Data_forwarding_mux_B|Mux27~1_combout )))

	.dataa(gnd),
	.datab(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [4]),
	.datac(\ID_EX_Pipeline_Stage|ALUSrc_EX~q ),
	.datad(\Data_forwarding_mux_B|Mux27~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[4]~4 .lut_mask = 16'hCFC0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N12
cycloneive_lcell_comb \EX_ALU|Mux27~0 (
// Equation(s):
// \EX_ALU|Mux27~0_combout  = (\EX_ALU|Mux28~0_combout  & ((\EX_ALU|Mux28~1_combout  & (\EX_ALU|Mult0|auto_generated|w513w [4])) # (!\EX_ALU|Mux28~1_combout  & ((\EX_ALU|Add0~16_combout ))))) # (!\EX_ALU|Mux28~0_combout  & (\EX_ALU|Mux28~1_combout ))

	.dataa(\EX_ALU|Mux28~0_combout ),
	.datab(\EX_ALU|Mux28~1_combout ),
	.datac(\EX_ALU|Mult0|auto_generated|w513w [4]),
	.datad(\EX_ALU|Add0~16_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux27~0 .lut_mask = 16'hE6C4;
defparam \EX_ALU|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N22
cycloneive_lcell_comb \EX_ALU|Mux27~1 (
// Equation(s):
// \EX_ALU|Mux27~1_combout  = (\Data_forwarding_mux_A|Mux27~1_combout  & ((\EX_ALU|Mux27~0_combout ) # ((\EX_ALU_Mux|ALU_Data_2_EX[4]~4_combout  & !\EX_ALU_Control|ALU_Control_EX[1]~3_combout )))) # (!\Data_forwarding_mux_A|Mux27~1_combout  & 
// (\EX_ALU|Mux27~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[4]~4_combout ) # (\EX_ALU_Control|ALU_Control_EX[1]~3_combout ))))

	.dataa(\Data_forwarding_mux_A|Mux27~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[4]~4_combout ),
	.datac(\EX_ALU_Control|ALU_Control_EX[1]~3_combout ),
	.datad(\EX_ALU|Mux27~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux27~1 .lut_mask = 16'hFE08;
defparam \EX_ALU|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y40_N23
dffeas \EX_MEM_Pipeline_Stage|ALU_Result_MEM[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\EX_ALU|Mux27~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [4]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[4] .is_wysiwyg = "true";
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y40_N11
dffeas \MEM_WB_Pipeline_Stage|ALU_Result_WB[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB_Pipeline_Stage|ALU_Result_WB [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[4] .is_wysiwyg = "true";
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N30
cycloneive_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[4]~4 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~q  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [4])) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~q  & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB [4])))

	.dataa(gnd),
	.datab(\MEM_WB_Pipeline_Stage|MemtoReg_WB~q ),
	.datac(\MEM_WB_Pipeline_Stage|Read_Data_WB [4]),
	.datad(\MEM_WB_Pipeline_Stage|ALU_Result_WB [4]),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[4]~4 .lut_mask = 16'hF3C0;
defparam \WB_MemtoReg_Mux|Write_Data_WB[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N24
cycloneive_lcell_comb \ID_Registers|Read_Data_2_ID[3]~4 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[3]~4_combout  = (\ID_Registers|register~7_combout  & (((\ID_Registers|register_rtl_1_bypass [17])))) # (!\ID_Registers|register~7_combout  & ((\ID_Registers|register_rtl_1_bypass [18] & 
// ((\ID_Registers|register_rtl_1|auto_generated|ram_block1a3 ))) # (!\ID_Registers|register_rtl_1_bypass [18] & (\ID_Registers|register_rtl_1_bypass [17]))))

	.dataa(\ID_Registers|register~7_combout ),
	.datab(\ID_Registers|register_rtl_1_bypass [18]),
	.datac(\ID_Registers|register_rtl_1_bypass [17]),
	.datad(\ID_Registers|register_rtl_1|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[3]~4 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_2_ID[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N8
cycloneive_lcell_comb \ID_Registers|Read_Data_2_ID[3]~5 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[3]~5_combout  = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & (((\ID_Registers|Read_Data_2_ID[3]~4_combout )))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & 
// ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout )) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & ((\ID_Registers|Read_Data_2_ID[3]~4_combout )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout ),
	.datab(\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout ),
	.datac(\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[3]~4_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[3]~5 .lut_mask = 16'hEF20;
defparam \ID_Registers|Read_Data_2_ID[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y37_N5
dffeas \ID_EX_Pipeline_Stage|Read_Data_2_EX[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ID_Registers|Read_Data_2_ID[3]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Read_Data_2_EX [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[3] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N18
cycloneive_lcell_comb \Data_forwarding_mux_B|Mux28~0 (
// Equation(s):
// \Data_forwarding_mux_B|Mux28~0_combout  = (\Data_Forwarding_unit|Equal8~2_combout  & ((\Data_Forwarding_unit|Forward_C~0_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [3])) # (!\Data_Forwarding_unit|Forward_C~0_combout  & 
// ((\ID_EX_Pipeline_Stage|Read_Data_2_EX [3]))))) # (!\Data_Forwarding_unit|Equal8~2_combout  & (((\ID_EX_Pipeline_Stage|Read_Data_2_EX [3]))))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [3]),
	.datab(\Data_Forwarding_unit|Equal8~2_combout ),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_2_EX [3]),
	.datad(\Data_Forwarding_unit|Forward_C~0_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_B|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_B|Mux28~0 .lut_mask = 16'hB8F0;
defparam \Data_forwarding_mux_B|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N28
cycloneive_lcell_comb \Data_forwarding_mux_B|Mux28~1 (
// Equation(s):
// \Data_forwarding_mux_B|Mux28~1_combout  = (\Data_forwarding_mux_B|Mux31~1_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout ))) # (!\Data_forwarding_mux_B|Mux31~1_combout  & (\Data_forwarding_mux_B|Mux28~0_combout ))

	.dataa(gnd),
	.datab(\Data_forwarding_mux_B|Mux28~0_combout ),
	.datac(\Data_forwarding_mux_B|Mux31~1_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_B|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_B|Mux28~1 .lut_mask = 16'hFC0C;
defparam \Data_forwarding_mux_B|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N10
cycloneive_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[3]~3 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[3]~3_combout  = (\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & (\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [3])) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~q  & ((\Data_forwarding_mux_B|Mux28~1_combout )))

	.dataa(\ID_EX_Pipeline_Stage|ALUSrc_EX~q ),
	.datab(gnd),
	.datac(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [3]),
	.datad(\Data_forwarding_mux_B|Mux28~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[3]~3 .lut_mask = 16'hF5A0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N10
cycloneive_lcell_comb \EX_ALU|Mux28~2 (
// Equation(s):
// \EX_ALU|Mux28~2_combout  = (\EX_ALU|Mux28~0_combout  & ((\EX_ALU|Mux28~1_combout  & ((\EX_ALU|Mult0|auto_generated|w513w [3]))) # (!\EX_ALU|Mux28~1_combout  & (\EX_ALU|Add0~13_combout )))) # (!\EX_ALU|Mux28~0_combout  & (((\EX_ALU|Mux28~1_combout ))))

	.dataa(\EX_ALU|Add0~13_combout ),
	.datab(\EX_ALU|Mux28~0_combout ),
	.datac(\EX_ALU|Mult0|auto_generated|w513w [3]),
	.datad(\EX_ALU|Mux28~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux28~2 .lut_mask = 16'hF388;
defparam \EX_ALU|Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N14
cycloneive_lcell_comb \EX_ALU|Mux28~3 (
// Equation(s):
// \EX_ALU|Mux28~3_combout  = (\EX_ALU_Control|ALU_Control_EX[1]~3_combout  & (((\EX_ALU|Mux28~2_combout )))) # (!\EX_ALU_Control|ALU_Control_EX[1]~3_combout  & ((\Data_forwarding_mux_A|Mux28~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[3]~3_combout ) # 
// (\EX_ALU|Mux28~2_combout ))) # (!\Data_forwarding_mux_A|Mux28~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[3]~3_combout  & \EX_ALU|Mux28~2_combout ))))

	.dataa(\EX_ALU_Control|ALU_Control_EX[1]~3_combout ),
	.datab(\Data_forwarding_mux_A|Mux28~1_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[3]~3_combout ),
	.datad(\EX_ALU|Mux28~2_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux28~3_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux28~3 .lut_mask = 16'hFE40;
defparam \EX_ALU|Mux28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y37_N15
dffeas \EX_MEM_Pipeline_Stage|ALU_Result_MEM[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\EX_ALU|Mux28~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [3]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[3] .is_wysiwyg = "true";
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y37_N3
dffeas \MEM_WB_Pipeline_Stage|ALU_Result_WB[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB_Pipeline_Stage|ALU_Result_WB [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[3] .is_wysiwyg = "true";
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N28
cycloneive_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[3]~3 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~q  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [3]))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~q  & (\MEM_WB_Pipeline_Stage|ALU_Result_WB [3]))

	.dataa(gnd),
	.datab(\MEM_WB_Pipeline_Stage|ALU_Result_WB [3]),
	.datac(\MEM_WB_Pipeline_Stage|Read_Data_WB [3]),
	.datad(\MEM_WB_Pipeline_Stage|MemtoReg_WB~q ),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[3]~3 .lut_mask = 16'hF0CC;
defparam \WB_MemtoReg_Mux|Write_Data_WB[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N16
cycloneive_lcell_comb \ID_Registers|Read_Data_1_ID[0]~0 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[0]~0_combout  = (\ID_Registers|register_rtl_0_bypass [12] & ((\ID_Registers|register~3_combout  & (\ID_Registers|register_rtl_0_bypass [11])) # (!\ID_Registers|register~3_combout  & 
// ((\ID_Registers|register_rtl_0|auto_generated|ram_block1a0~portbdataout ))))) # (!\ID_Registers|register_rtl_0_bypass [12] & (((\ID_Registers|register_rtl_0_bypass [11]))))

	.dataa(\ID_Registers|register_rtl_0_bypass [12]),
	.datab(\ID_Registers|register~3_combout ),
	.datac(\ID_Registers|register_rtl_0_bypass [11]),
	.datad(\ID_Registers|register_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[0]~0 .lut_mask = 16'hF2D0;
defparam \ID_Registers|Read_Data_1_ID[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N18
cycloneive_lcell_comb \ID_Registers|Read_Data_1_ID[0]~1 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[0]~1_combout  = (\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & (((\ID_Registers|Read_Data_1_ID[0]~0_combout )))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & 
// ((\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout )) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & ((\ID_Registers|Read_Data_1_ID[0]~0_combout )))))

	.dataa(\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout ),
	.datab(\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[0]~0_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[0]~1 .lut_mask = 16'hFB40;
defparam \ID_Registers|Read_Data_1_ID[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y39_N17
dffeas \ID_EX_Pipeline_Stage|Read_Data_1_EX[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ID_Registers|Read_Data_1_ID[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Read_Data_1_EX [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Read_Data_1_EX[0] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Read_Data_1_EX[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N16
cycloneive_lcell_comb \Data_forwarding_mux_A|Mux31~0 (
// Equation(s):
// \Data_forwarding_mux_A|Mux31~0_combout  = (\Data_Forwarding_unit|Forward_C~0_combout  & ((\Data_Forwarding_unit|Equal4~2_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [0])) # (!\Data_Forwarding_unit|Equal4~2_combout  & 
// ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [0]))))) # (!\Data_Forwarding_unit|Forward_C~0_combout  & (((\ID_EX_Pipeline_Stage|Read_Data_1_EX [0]))))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [0]),
	.datab(\Data_Forwarding_unit|Forward_C~0_combout ),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_1_EX [0]),
	.datad(\Data_Forwarding_unit|Equal4~2_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_A|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_A|Mux31~0 .lut_mask = 16'hB8F0;
defparam \Data_forwarding_mux_A|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N2
cycloneive_lcell_comb \Data_forwarding_mux_A|Mux31~2 (
// Equation(s):
// \Data_forwarding_mux_A|Mux31~2_combout  = (\Data_forwarding_mux_A|Mux31~1_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout )) # (!\Data_forwarding_mux_A|Mux31~1_combout  & ((\Data_forwarding_mux_A|Mux31~0_combout )))

	.dataa(gnd),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout ),
	.datac(\Data_forwarding_mux_A|Mux31~1_combout ),
	.datad(\Data_forwarding_mux_A|Mux31~0_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_A|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_A|Mux31~2 .lut_mask = 16'hCFC0;
defparam \Data_forwarding_mux_A|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N24
cycloneive_lcell_comb \EX_ALU|Mux29~0 (
// Equation(s):
// \EX_ALU|Mux29~0_combout  = (\EX_ALU|Mux28~1_combout  & (((\EX_ALU|Mult0|auto_generated|w513w [2])) # (!\EX_ALU|Mux28~0_combout ))) # (!\EX_ALU|Mux28~1_combout  & (\EX_ALU|Mux28~0_combout  & (\EX_ALU|Add0~10_combout )))

	.dataa(\EX_ALU|Mux28~1_combout ),
	.datab(\EX_ALU|Mux28~0_combout ),
	.datac(\EX_ALU|Add0~10_combout ),
	.datad(\EX_ALU|Mult0|auto_generated|w513w [2]),
	.cin(gnd),
	.combout(\EX_ALU|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux29~0 .lut_mask = 16'hEA62;
defparam \EX_ALU|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N22
cycloneive_lcell_comb \EX_ALU|Mux29~1 (
// Equation(s):
// \EX_ALU|Mux29~1_combout  = (\EX_ALU_Control|ALU_Control_EX[1]~3_combout  & (((\EX_ALU|Mux29~0_combout )))) # (!\EX_ALU_Control|ALU_Control_EX[1]~3_combout  & ((\Data_forwarding_mux_A|Mux29~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[2]~2_combout ) # 
// (\EX_ALU|Mux29~0_combout ))) # (!\Data_forwarding_mux_A|Mux29~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[2]~2_combout  & \EX_ALU|Mux29~0_combout ))))

	.dataa(\EX_ALU_Control|ALU_Control_EX[1]~3_combout ),
	.datab(\Data_forwarding_mux_A|Mux29~1_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[2]~2_combout ),
	.datad(\EX_ALU|Mux29~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux29~1 .lut_mask = 16'hFE40;
defparam \EX_ALU|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y37_N5
dffeas \EX_MEM_Pipeline_Stage|ALU_Result_MEM[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_ALU|Mux29~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [2]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[2] .is_wysiwyg = "true";
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y39_N3
dffeas \MEM_WB_Pipeline_Stage|ALU_Result_WB[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB_Pipeline_Stage|ALU_Result_WB [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[2] .is_wysiwyg = "true";
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N14
cycloneive_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[2]~2 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~q  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [2]))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~q  & (\MEM_WB_Pipeline_Stage|ALU_Result_WB [2]))

	.dataa(\MEM_WB_Pipeline_Stage|MemtoReg_WB~q ),
	.datab(\MEM_WB_Pipeline_Stage|ALU_Result_WB [2]),
	.datac(gnd),
	.datad(\MEM_WB_Pipeline_Stage|Read_Data_WB [2]),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[2]~2 .lut_mask = 16'hEE44;
defparam \WB_MemtoReg_Mux|Write_Data_WB[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N24
cycloneive_lcell_comb \ID_Registers|Read_Data_1_ID[1]~2 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[1]~2_combout  = (\ID_Registers|register~3_combout  & (((\ID_Registers|register_rtl_0_bypass [13])))) # (!\ID_Registers|register~3_combout  & ((\ID_Registers|register_rtl_0_bypass [14] & 
// ((\ID_Registers|register_rtl_0|auto_generated|ram_block1a1 ))) # (!\ID_Registers|register_rtl_0_bypass [14] & (\ID_Registers|register_rtl_0_bypass [13]))))

	.dataa(\ID_Registers|register~3_combout ),
	.datab(\ID_Registers|register_rtl_0_bypass [14]),
	.datac(\ID_Registers|register_rtl_0_bypass [13]),
	.datad(\ID_Registers|register_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[1]~2 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_1_ID[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N4
cycloneive_lcell_comb \ID_Registers|Read_Data_1_ID[1]~3 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[1]~3_combout  = (\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & (((\ID_Registers|Read_Data_1_ID[1]~2_combout )))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & 
// ((\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout )) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & ((\ID_Registers|Read_Data_1_ID[1]~2_combout )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout ),
	.datab(\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout ),
	.datac(\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[1]~2_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[1]~3 .lut_mask = 16'hEF20;
defparam \ID_Registers|Read_Data_1_ID[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y36_N11
dffeas \ID_EX_Pipeline_Stage|Read_Data_1_EX[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ID_Registers|Read_Data_1_ID[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Read_Data_1_EX [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Read_Data_1_EX[1] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Read_Data_1_EX[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N10
cycloneive_lcell_comb \Data_forwarding_mux_A|Mux30~0 (
// Equation(s):
// \Data_forwarding_mux_A|Mux30~0_combout  = (\Data_Forwarding_unit|Equal4~2_combout  & ((\Data_Forwarding_unit|Forward_C~0_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [1]))) # (!\Data_Forwarding_unit|Forward_C~0_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_1_EX [1])))) # (!\Data_Forwarding_unit|Equal4~2_combout  & (((\ID_EX_Pipeline_Stage|Read_Data_1_EX [1]))))

	.dataa(\Data_Forwarding_unit|Equal4~2_combout ),
	.datab(\Data_Forwarding_unit|Forward_C~0_combout ),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_1_EX [1]),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [1]),
	.cin(gnd),
	.combout(\Data_forwarding_mux_A|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_A|Mux30~0 .lut_mask = 16'hF870;
defparam \Data_forwarding_mux_A|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N8
cycloneive_lcell_comb \Data_forwarding_mux_A|Mux30~1 (
// Equation(s):
// \Data_forwarding_mux_A|Mux30~1_combout  = (\Data_forwarding_mux_A|Mux31~1_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout )) # (!\Data_forwarding_mux_A|Mux31~1_combout  & ((\Data_forwarding_mux_A|Mux30~0_combout )))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout ),
	.datab(gnd),
	.datac(\Data_forwarding_mux_A|Mux31~1_combout ),
	.datad(\Data_forwarding_mux_A|Mux30~0_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_A|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_A|Mux30~1 .lut_mask = 16'hAFA0;
defparam \Data_forwarding_mux_A|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N12
cycloneive_lcell_comb \EX_ALU|Mux30~1 (
// Equation(s):
// \EX_ALU|Mux30~1_combout  = (\EX_ALU|Mux30~0_combout  & ((\Data_forwarding_mux_A|Mux30~1_combout ) # ((\EX_ALU_Control|ALU_Control_EX[1]~3_combout ) # (\EX_ALU_Mux|ALU_Data_2_EX[1]~1_combout )))) # (!\EX_ALU|Mux30~0_combout  & 
// (\Data_forwarding_mux_A|Mux30~1_combout  & (!\EX_ALU_Control|ALU_Control_EX[1]~3_combout  & \EX_ALU_Mux|ALU_Data_2_EX[1]~1_combout )))

	.dataa(\EX_ALU|Mux30~0_combout ),
	.datab(\Data_forwarding_mux_A|Mux30~1_combout ),
	.datac(\EX_ALU_Control|ALU_Control_EX[1]~3_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[1]~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux30~1 .lut_mask = 16'hAEA8;
defparam \EX_ALU|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y36_N13
dffeas \EX_MEM_Pipeline_Stage|ALU_Result_MEM[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\EX_ALU|Mux30~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [1]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[1] .is_wysiwyg = "true";
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N10
cycloneive_lcell_comb \MEM_WB_Pipeline_Stage|ALU_Result_WB[1]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|ALU_Result_WB[1]~feeder_combout  = \EX_MEM_Pipeline_Stage|ALU_Result_MEM [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [1]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|ALU_Result_WB[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[1]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y36_N11
dffeas \MEM_WB_Pipeline_Stage|ALU_Result_WB[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\MEM_WB_Pipeline_Stage|ALU_Result_WB[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB_Pipeline_Stage|ALU_Result_WB [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[1] .is_wysiwyg = "true";
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N28
cycloneive_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[1]~1 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~q  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [1])) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~q  & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB [1])))

	.dataa(\MEM_WB_Pipeline_Stage|Read_Data_WB [1]),
	.datab(gnd),
	.datac(\MEM_WB_Pipeline_Stage|MemtoReg_WB~q ),
	.datad(\MEM_WB_Pipeline_Stage|ALU_Result_WB [1]),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[1]~1 .lut_mask = 16'hAFA0;
defparam \WB_MemtoReg_Mux|Write_Data_WB[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N0
cycloneive_lcell_comb \ID_Registers|Read_Data_2_ID[0]~2 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[0]~2_combout  = (\ID_Registers|register_rtl_1_bypass [12] & ((\ID_Registers|register~7_combout  & (\ID_Registers|register_rtl_1_bypass [11])) # (!\ID_Registers|register~7_combout  & 
// ((\ID_Registers|register_rtl_1|auto_generated|ram_block1a0~portbdataout ))))) # (!\ID_Registers|register_rtl_1_bypass [12] & (((\ID_Registers|register_rtl_1_bypass [11]))))

	.dataa(\ID_Registers|register_rtl_1_bypass [12]),
	.datab(\ID_Registers|register~7_combout ),
	.datac(\ID_Registers|register_rtl_1_bypass [11]),
	.datad(\ID_Registers|register_rtl_1|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[0]~2 .lut_mask = 16'hF2D0;
defparam \ID_Registers|Read_Data_2_ID[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N4
cycloneive_lcell_comb \ID_Registers|Read_Data_2_ID[0]~3 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[0]~3_combout  = (\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & ((\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & ((\ID_Registers|Read_Data_2_ID[0]~2_combout ))) # 
// (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout )))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & (((\ID_Registers|Read_Data_2_ID[0]~2_combout ))))

	.dataa(\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout ),
	.datab(\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[0]~2_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[0]~3 .lut_mask = 16'hFD20;
defparam \ID_Registers|Read_Data_2_ID[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y39_N21
dffeas \ID_EX_Pipeline_Stage|Read_Data_2_EX[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ID_Registers|Read_Data_2_ID[0]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Read_Data_2_EX [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[0] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N6
cycloneive_lcell_comb \Data_forwarding_mux_B|Mux31~0 (
// Equation(s):
// \Data_forwarding_mux_B|Mux31~0_combout  = (\Data_Forwarding_unit|Forward_C~0_combout  & ((\Data_Forwarding_unit|Equal8~2_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [0]))) # (!\Data_Forwarding_unit|Equal8~2_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_2_EX [0])))) # (!\Data_Forwarding_unit|Forward_C~0_combout  & (\ID_EX_Pipeline_Stage|Read_Data_2_EX [0]))

	.dataa(\Data_Forwarding_unit|Forward_C~0_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_2_EX [0]),
	.datac(\Data_Forwarding_unit|Equal8~2_combout ),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [0]),
	.cin(gnd),
	.combout(\Data_forwarding_mux_B|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_B|Mux31~0 .lut_mask = 16'hEC4C;
defparam \Data_forwarding_mux_B|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N28
cycloneive_lcell_comb \Data_forwarding_mux_B|Mux31~2 (
// Equation(s):
// \Data_forwarding_mux_B|Mux31~2_combout  = (\Data_forwarding_mux_B|Mux31~1_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout )) # (!\Data_forwarding_mux_B|Mux31~1_combout  & ((\Data_forwarding_mux_B|Mux31~0_combout )))

	.dataa(gnd),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout ),
	.datac(\Data_forwarding_mux_B|Mux31~1_combout ),
	.datad(\Data_forwarding_mux_B|Mux31~0_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_B|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_B|Mux31~2 .lut_mask = 16'hCFC0;
defparam \Data_forwarding_mux_B|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y39_N29
dffeas \EX_MEM_Pipeline_Stage|Write_Data_MEM[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Data_forwarding_mux_B|Mux31~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM_Pipeline_Stage|Write_Data_MEM [0]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[0] .is_wysiwyg = "true";
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N18
cycloneive_lcell_comb \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[0]~0 (
// Equation(s):
// \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[0]~0_combout  = (\Data_Forwarding_unit|Forward_MEM~3_combout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [0])) # (!\Data_Forwarding_unit|Forward_MEM~3_combout  & ((\EX_MEM_Pipeline_Stage|Write_Data_MEM [0])))

	.dataa(gnd),
	.datab(\MEM_WB_Pipeline_Stage|Read_Data_WB [0]),
	.datac(\EX_MEM_Pipeline_Stage|Write_Data_MEM [0]),
	.datad(\Data_Forwarding_unit|Forward_MEM~3_combout ),
	.cin(gnd),
	.combout(\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[0]~0 .lut_mask = 16'hCCF0;
defparam \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y39_N5
dffeas \MEM_Data_Memory|Data_Memory_rtl_0_bypass[19] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N4
cycloneive_lcell_comb \MEM_Data_Memory|Read_Data_MEM~1 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~1_combout  = (!\MEM_Data_Memory|always0~10_combout  & ((\MEM_Data_Memory|Read_Data_MEM~0_combout  & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0~portbdataout )) # (!\MEM_Data_Memory|Read_Data_MEM~0_combout 
//  & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [19])))))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~0_combout ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [19]),
	.datad(\MEM_Data_Memory|always0~10_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~1 .lut_mask = 16'h00D8;
defparam \MEM_Data_Memory|Read_Data_MEM~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N12
cycloneive_lcell_comb \MEM_Data_Memory|Read_Data_MEM[0] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [0] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~1_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [0])))

	.dataa(gnd),
	.datab(\MEM_Data_Memory|Read_Data_MEM~1_combout ),
	.datac(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.datad(\MEM_Data_Memory|Read_Data_MEM [0]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [0]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[0] .lut_mask = 16'hCFC0;
defparam \MEM_Data_Memory|Read_Data_MEM[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N24
cycloneive_lcell_comb \MEM_WB_Pipeline_Stage|Read_Data_WB[0]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|Read_Data_WB[0]~feeder_combout  = \MEM_Data_Memory|Read_Data_MEM [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MEM_Data_Memory|Read_Data_MEM [0]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|Read_Data_WB[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[0]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y39_N25
dffeas \MEM_WB_Pipeline_Stage|Read_Data_WB[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\MEM_WB_Pipeline_Stage|Read_Data_WB[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB_Pipeline_Stage|Read_Data_WB [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[0] .is_wysiwyg = "true";
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N28
cycloneive_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[0]~0 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~q  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [0]))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~q  & (\MEM_WB_Pipeline_Stage|ALU_Result_WB [0]))

	.dataa(\MEM_WB_Pipeline_Stage|ALU_Result_WB [0]),
	.datab(\MEM_WB_Pipeline_Stage|Read_Data_WB [0]),
	.datac(gnd),
	.datad(\MEM_WB_Pipeline_Stage|MemtoReg_WB~q ),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[0]~0 .lut_mask = 16'hCCAA;
defparam \WB_MemtoReg_Mux|Write_Data_WB[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N10
cycloneive_lcell_comb \ID_Registers|Read_Data_1_ID[30]~60 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[30]~60_combout  = (\ID_Registers|register~3_combout  & (((\ID_Registers|register_rtl_0_bypass [71])))) # (!\ID_Registers|register~3_combout  & ((\ID_Registers|register_rtl_0_bypass [72] & 
// ((\ID_Registers|register_rtl_0|auto_generated|ram_block1a30 ))) # (!\ID_Registers|register_rtl_0_bypass [72] & (\ID_Registers|register_rtl_0_bypass [71]))))

	.dataa(\ID_Registers|register~3_combout ),
	.datab(\ID_Registers|register_rtl_0_bypass [72]),
	.datac(\ID_Registers|register_rtl_0_bypass [71]),
	.datad(\ID_Registers|register_rtl_0|auto_generated|ram_block1a30 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[30]~60_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[30]~60 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_1_ID[30]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N6
cycloneive_lcell_comb \ID_Registers|Read_Data_1_ID[30]~61 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[30]~61_combout  = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & ((\ID_Registers|Read_Data_1_ID[30]~60_combout ))) # 
// (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout )))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & (((\ID_Registers|Read_Data_1_ID[30]~60_combout ))))

	.dataa(\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout ),
	.datac(\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[30]~60_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[30]~61_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[30]~61 .lut_mask = 16'hFD08;
defparam \ID_Registers|Read_Data_1_ID[30]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N4
cycloneive_lcell_comb \Data_Forwarding_unit|Forward_C~1 (
// Equation(s):
// \Data_Forwarding_unit|Forward_C~1_combout  = (\EX_MEM_Pipeline_Stage|Instruction_MEM [12] & (\IF_ID_Pipeline_Stage|Instruction_ID [22] & (\IF_ID_Pipeline_Stage|Instruction_ID [21] $ (!\EX_MEM_Pipeline_Stage|Instruction_MEM [11])))) # 
// (!\EX_MEM_Pipeline_Stage|Instruction_MEM [12] & (!\IF_ID_Pipeline_Stage|Instruction_ID [22] & (\IF_ID_Pipeline_Stage|Instruction_ID [21] $ (!\EX_MEM_Pipeline_Stage|Instruction_MEM [11]))))

	.dataa(\EX_MEM_Pipeline_Stage|Instruction_MEM [12]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datac(\EX_MEM_Pipeline_Stage|Instruction_MEM [11]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.cin(gnd),
	.combout(\Data_Forwarding_unit|Forward_C~1_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Forwarding_unit|Forward_C~1 .lut_mask = 16'h8241;
defparam \Data_Forwarding_unit|Forward_C~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N22
cycloneive_lcell_comb \Data_Forwarding_unit|Forward_C~2 (
// Equation(s):
// \Data_Forwarding_unit|Forward_C~2_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [23] & (\EX_MEM_Pipeline_Stage|Instruction_MEM [13] & (\IF_ID_Pipeline_Stage|Instruction_ID [24] $ (!\EX_MEM_Pipeline_Stage|Instruction_MEM [14])))) # 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [23] & (!\EX_MEM_Pipeline_Stage|Instruction_MEM [13] & (\IF_ID_Pipeline_Stage|Instruction_ID [24] $ (!\EX_MEM_Pipeline_Stage|Instruction_MEM [14]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.datab(\EX_MEM_Pipeline_Stage|Instruction_MEM [13]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [24]),
	.datad(\EX_MEM_Pipeline_Stage|Instruction_MEM [14]),
	.cin(gnd),
	.combout(\Data_Forwarding_unit|Forward_C~2_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Forwarding_unit|Forward_C~2 .lut_mask = 16'h9009;
defparam \Data_Forwarding_unit|Forward_C~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N16
cycloneive_lcell_comb \Data_Forwarding_unit|Forward_C~3 (
// Equation(s):
// \Data_Forwarding_unit|Forward_C~3_combout  = (\Data_Forwarding_unit|Forward_C~2_combout  & (\EX_MEM_Pipeline_Stage|Instruction_MEM [15] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [25])))

	.dataa(\EX_MEM_Pipeline_Stage|Instruction_MEM [15]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datac(\Data_Forwarding_unit|Forward_C~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Data_Forwarding_unit|Forward_C~3_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Forwarding_unit|Forward_C~3 .lut_mask = 16'h9090;
defparam \Data_Forwarding_unit|Forward_C~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N2
cycloneive_lcell_comb \Data_Forwarding_unit|Forward_C~4 (
// Equation(s):
// \Data_Forwarding_unit|Forward_C~4_combout  = (\Data_Forwarding_unit|Forward_C~0_combout  & (\ID_Control|Equal0~0_combout  & (\Data_Forwarding_unit|Forward_C~1_combout  & \Data_Forwarding_unit|Forward_C~3_combout )))

	.dataa(\Data_Forwarding_unit|Forward_C~0_combout ),
	.datab(\ID_Control|Equal0~0_combout ),
	.datac(\Data_Forwarding_unit|Forward_C~1_combout ),
	.datad(\Data_Forwarding_unit|Forward_C~3_combout ),
	.cin(gnd),
	.combout(\Data_Forwarding_unit|Forward_C~4_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Forwarding_unit|Forward_C~4 .lut_mask = 16'h8000;
defparam \Data_Forwarding_unit|Forward_C~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N0
cycloneive_lcell_comb \Forward_C_mux|Forward_C_out[30]~30 (
// Equation(s):
// \Forward_C_mux|Forward_C_out[30]~30_combout  = (\Data_Forwarding_unit|Forward_C~4_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [30]))) # (!\Data_Forwarding_unit|Forward_C~4_combout  & (\ID_Registers|Read_Data_1_ID[30]~61_combout ))

	.dataa(gnd),
	.datab(\ID_Registers|Read_Data_1_ID[30]~61_combout ),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [30]),
	.datad(\Data_Forwarding_unit|Forward_C~4_combout ),
	.cin(gnd),
	.combout(\Forward_C_mux|Forward_C_out[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \Forward_C_mux|Forward_C_out[30]~30 .lut_mask = 16'hF0CC;
defparam \Forward_C_mux|Forward_C_out[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N0
cycloneive_lcell_comb \ID_Registers|register_rtl_1_bypass[72]~feeder (
// Equation(s):
// \ID_Registers|register_rtl_1_bypass[72]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID_Registers|register_rtl_1_bypass[72]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[72]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|register_rtl_1_bypass[72]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N1
dffeas \ID_Registers|register_rtl_1_bypass[72] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|register_rtl_1_bypass[72]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_1_bypass [72]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[72] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_1_bypass[72] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y39_N27
dffeas \ID_Registers|register_rtl_1_bypass[71] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_1_bypass [71]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[71] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_1_bypass[71] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N26
cycloneive_lcell_comb \ID_Registers|Read_Data_2_ID[30]~62 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[30]~62_combout  = (\ID_Registers|register~7_combout  & (((\ID_Registers|register_rtl_1_bypass [71])))) # (!\ID_Registers|register~7_combout  & ((\ID_Registers|register_rtl_1_bypass [72] & 
// ((\ID_Registers|register_rtl_1|auto_generated|ram_block1a30 ))) # (!\ID_Registers|register_rtl_1_bypass [72] & (\ID_Registers|register_rtl_1_bypass [71]))))

	.dataa(\ID_Registers|register~7_combout ),
	.datab(\ID_Registers|register_rtl_1_bypass [72]),
	.datac(\ID_Registers|register_rtl_1_bypass [71]),
	.datad(\ID_Registers|register_rtl_1|auto_generated|ram_block1a30 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[30]~62_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[30]~62 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_2_ID[30]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N18
cycloneive_lcell_comb \ID_Registers|Read_Data_2_ID[30]~63 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[30]~63_combout  = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & (((\ID_Registers|Read_Data_2_ID[30]~62_combout )))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & 
// ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout )) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & ((\ID_Registers|Read_Data_2_ID[30]~62_combout )))))

	.dataa(\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout ),
	.datac(\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[30]~62_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[30]~63_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[30]~63 .lut_mask = 16'hEF40;
defparam \ID_Registers|Read_Data_2_ID[30]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N4
cycloneive_lcell_comb \Forward_D_mux|Forward_D_out[30]~31 (
// Equation(s):
// \Forward_D_mux|Forward_D_out[30]~31_combout  = (\Data_Forwarding_unit|Forward_D~3_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [30])) # (!\Data_Forwarding_unit|Forward_D~3_combout  & ((\ID_Registers|Read_Data_2_ID[30]~63_combout )))

	.dataa(\Data_Forwarding_unit|Forward_D~3_combout ),
	.datab(gnd),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [30]),
	.datad(\ID_Registers|Read_Data_2_ID[30]~63_combout ),
	.cin(gnd),
	.combout(\Forward_D_mux|Forward_D_out[30]~31_combout ),
	.cout());
// synopsys translate_off
defparam \Forward_D_mux|Forward_D_out[30]~31 .lut_mask = 16'hF5A0;
defparam \Forward_D_mux|Forward_D_out[30]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y42_N25
dffeas \ID_Registers|register_rtl_0_bypass[73] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_0_bypass [73]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[73] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_0_bypass[73] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y42_N24
cycloneive_lcell_comb \ID_Registers|Read_Data_1_ID[31]~62 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[31]~62_combout  = (\ID_Registers|register_rtl_0_bypass [74] & ((\ID_Registers|register~3_combout  & (\ID_Registers|register_rtl_0_bypass [73])) # (!\ID_Registers|register~3_combout  & 
// ((\ID_Registers|register_rtl_0|auto_generated|ram_block1a31 ))))) # (!\ID_Registers|register_rtl_0_bypass [74] & (((\ID_Registers|register_rtl_0_bypass [73]))))

	.dataa(\ID_Registers|register_rtl_0_bypass [74]),
	.datab(\ID_Registers|register~3_combout ),
	.datac(\ID_Registers|register_rtl_0_bypass [73]),
	.datad(\ID_Registers|register_rtl_0|auto_generated|ram_block1a31 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[31]~62_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[31]~62 .lut_mask = 16'hF2D0;
defparam \ID_Registers|Read_Data_1_ID[31]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y42_N30
cycloneive_lcell_comb \ID_Registers|Read_Data_1_ID[31]~63 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[31]~63_combout  = (\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & (((\ID_Registers|Read_Data_1_ID[31]~62_combout )))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & 
// ((\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout )) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & ((\ID_Registers|Read_Data_1_ID[31]~62_combout )))))

	.dataa(\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout ),
	.datac(\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[31]~62_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[31]~63_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[31]~63 .lut_mask = 16'hEF40;
defparam \ID_Registers|Read_Data_1_ID[31]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N2
cycloneive_lcell_comb \Forward_C_mux|Forward_C_out[31]~31 (
// Equation(s):
// \Forward_C_mux|Forward_C_out[31]~31_combout  = (\Data_Forwarding_unit|Forward_C~4_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [31])) # (!\Data_Forwarding_unit|Forward_C~4_combout  & ((\ID_Registers|Read_Data_1_ID[31]~63_combout )))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [31]),
	.datab(\Data_Forwarding_unit|Forward_C~4_combout ),
	.datac(gnd),
	.datad(\ID_Registers|Read_Data_1_ID[31]~63_combout ),
	.cin(gnd),
	.combout(\Forward_C_mux|Forward_C_out[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \Forward_C_mux|Forward_C_out[31]~31 .lut_mask = 16'hBB88;
defparam \Forward_C_mux|Forward_C_out[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N22
cycloneive_lcell_comb \ID_Comparator|Equal0~18 (
// Equation(s):
// \ID_Comparator|Equal0~18_combout  = (\Forward_D_mux|Forward_D_out[31]~30_combout  & (\Forward_C_mux|Forward_C_out[31]~31_combout  & (\Forward_C_mux|Forward_C_out[30]~30_combout  $ (!\Forward_D_mux|Forward_D_out[30]~31_combout )))) # 
// (!\Forward_D_mux|Forward_D_out[31]~30_combout  & (!\Forward_C_mux|Forward_C_out[31]~31_combout  & (\Forward_C_mux|Forward_C_out[30]~30_combout  $ (!\Forward_D_mux|Forward_D_out[30]~31_combout ))))

	.dataa(\Forward_D_mux|Forward_D_out[31]~30_combout ),
	.datab(\Forward_C_mux|Forward_C_out[30]~30_combout ),
	.datac(\Forward_D_mux|Forward_D_out[30]~31_combout ),
	.datad(\Forward_C_mux|Forward_C_out[31]~31_combout ),
	.cin(gnd),
	.combout(\ID_Comparator|Equal0~18_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Comparator|Equal0~18 .lut_mask = 16'h8241;
defparam \ID_Comparator|Equal0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y40_N8
cycloneive_lcell_comb \Forward_D_mux|Forward_D_out[26]~27 (
// Equation(s):
// \Forward_D_mux|Forward_D_out[26]~27_combout  = (\Data_Forwarding_unit|Forward_D~3_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [26])) # (!\Data_Forwarding_unit|Forward_D~3_combout  & ((\ID_Registers|Read_Data_2_ID[26]~55_combout )))

	.dataa(\Data_Forwarding_unit|Forward_D~3_combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [26]),
	.datac(gnd),
	.datad(\ID_Registers|Read_Data_2_ID[26]~55_combout ),
	.cin(gnd),
	.combout(\Forward_D_mux|Forward_D_out[26]~27_combout ),
	.cout());
// synopsys translate_off
defparam \Forward_D_mux|Forward_D_out[26]~27 .lut_mask = 16'hDD88;
defparam \Forward_D_mux|Forward_D_out[26]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y40_N26
cycloneive_lcell_comb \Forward_C_mux|Forward_C_out[27]~27 (
// Equation(s):
// \Forward_C_mux|Forward_C_out[27]~27_combout  = (\Data_Forwarding_unit|Forward_C~4_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [27])) # (!\Data_Forwarding_unit|Forward_C~4_combout  & ((\ID_Registers|Read_Data_1_ID[27]~55_combout )))

	.dataa(gnd),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [27]),
	.datac(\Data_Forwarding_unit|Forward_C~4_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[27]~55_combout ),
	.cin(gnd),
	.combout(\Forward_C_mux|Forward_C_out[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \Forward_C_mux|Forward_C_out[27]~27 .lut_mask = 16'hCFC0;
defparam \Forward_C_mux|Forward_C_out[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N4
cycloneive_lcell_comb \ID_Registers|register_rtl_0_bypass[64]~feeder (
// Equation(s):
// \ID_Registers|register_rtl_0_bypass[64]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID_Registers|register_rtl_0_bypass[64]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[64]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|register_rtl_0_bypass[64]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y40_N5
dffeas \ID_Registers|register_rtl_0_bypass[64] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|register_rtl_0_bypass[64]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_0_bypass [64]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[64] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_0_bypass[64] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y40_N31
dffeas \ID_Registers|register_rtl_0_bypass[63] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_0_bypass [63]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[63] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_0_bypass[63] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N30
cycloneive_lcell_comb \ID_Registers|Read_Data_1_ID[26]~52 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[26]~52_combout  = (\ID_Registers|register~3_combout  & (((\ID_Registers|register_rtl_0_bypass [63])))) # (!\ID_Registers|register~3_combout  & ((\ID_Registers|register_rtl_0_bypass [64] & 
// ((\ID_Registers|register_rtl_0|auto_generated|ram_block1a26 ))) # (!\ID_Registers|register_rtl_0_bypass [64] & (\ID_Registers|register_rtl_0_bypass [63]))))

	.dataa(\ID_Registers|register~3_combout ),
	.datab(\ID_Registers|register_rtl_0_bypass [64]),
	.datac(\ID_Registers|register_rtl_0_bypass [63]),
	.datad(\ID_Registers|register_rtl_0|auto_generated|ram_block1a26 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[26]~52_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[26]~52 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_1_ID[26]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y40_N18
cycloneive_lcell_comb \ID_Registers|Read_Data_1_ID[26]~53 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[26]~53_combout  = (\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & (((\ID_Registers|Read_Data_1_ID[26]~52_combout )))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & 
// ((\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout )) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & ((\ID_Registers|Read_Data_1_ID[26]~52_combout )))))

	.dataa(\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout ),
	.datab(\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[26]~52_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[26]~53_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[26]~53 .lut_mask = 16'hFB40;
defparam \ID_Registers|Read_Data_1_ID[26]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y40_N12
cycloneive_lcell_comb \Forward_C_mux|Forward_C_out[26]~26 (
// Equation(s):
// \Forward_C_mux|Forward_C_out[26]~26_combout  = (\Data_Forwarding_unit|Forward_C~4_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [26])) # (!\Data_Forwarding_unit|Forward_C~4_combout  & ((\ID_Registers|Read_Data_1_ID[26]~53_combout )))

	.dataa(gnd),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [26]),
	.datac(\Data_Forwarding_unit|Forward_C~4_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[26]~53_combout ),
	.cin(gnd),
	.combout(\Forward_C_mux|Forward_C_out[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \Forward_C_mux|Forward_C_out[26]~26 .lut_mask = 16'hCFC0;
defparam \Forward_C_mux|Forward_C_out[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y40_N24
cycloneive_lcell_comb \ID_Comparator|Equal0~16 (
// Equation(s):
// \ID_Comparator|Equal0~16_combout  = (\Forward_D_mux|Forward_D_out[27]~26_combout  & (\Forward_C_mux|Forward_C_out[27]~27_combout  & (\Forward_D_mux|Forward_D_out[26]~27_combout  $ (!\Forward_C_mux|Forward_C_out[26]~26_combout )))) # 
// (!\Forward_D_mux|Forward_D_out[27]~26_combout  & (!\Forward_C_mux|Forward_C_out[27]~27_combout  & (\Forward_D_mux|Forward_D_out[26]~27_combout  $ (!\Forward_C_mux|Forward_C_out[26]~26_combout ))))

	.dataa(\Forward_D_mux|Forward_D_out[27]~26_combout ),
	.datab(\Forward_D_mux|Forward_D_out[26]~27_combout ),
	.datac(\Forward_C_mux|Forward_C_out[27]~27_combout ),
	.datad(\Forward_C_mux|Forward_C_out[26]~26_combout ),
	.cin(gnd),
	.combout(\ID_Comparator|Equal0~16_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Comparator|Equal0~16 .lut_mask = 16'h8421;
defparam \ID_Comparator|Equal0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N20
cycloneive_lcell_comb \Data_Forwarding_unit|Forward_D~1 (
// Equation(s):
// \Data_Forwarding_unit|Forward_D~1_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [18] & (\EX_MEM_Pipeline_Stage|Instruction_MEM [13] & (\IF_ID_Pipeline_Stage|Instruction_ID [19] $ (!\EX_MEM_Pipeline_Stage|Instruction_MEM [14])))) # 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & (!\EX_MEM_Pipeline_Stage|Instruction_MEM [13] & (\IF_ID_Pipeline_Stage|Instruction_ID [19] $ (!\EX_MEM_Pipeline_Stage|Instruction_MEM [14]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datac(\EX_MEM_Pipeline_Stage|Instruction_MEM [13]),
	.datad(\EX_MEM_Pipeline_Stage|Instruction_MEM [14]),
	.cin(gnd),
	.combout(\Data_Forwarding_unit|Forward_D~1_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Forwarding_unit|Forward_D~1 .lut_mask = 16'h8421;
defparam \Data_Forwarding_unit|Forward_D~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N8
cycloneive_lcell_comb \Data_Forwarding_unit|Forward_D~2 (
// Equation(s):
// \Data_Forwarding_unit|Forward_D~2_combout  = (\Data_Forwarding_unit|Forward_D~1_combout  & (\EX_MEM_Pipeline_Stage|Instruction_MEM [15] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [20])))

	.dataa(\EX_MEM_Pipeline_Stage|Instruction_MEM [15]),
	.datab(gnd),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [20]),
	.datad(\Data_Forwarding_unit|Forward_D~1_combout ),
	.cin(gnd),
	.combout(\Data_Forwarding_unit|Forward_D~2_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Forwarding_unit|Forward_D~2 .lut_mask = 16'hA500;
defparam \Data_Forwarding_unit|Forward_D~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N30
cycloneive_lcell_comb \Data_Forwarding_unit|Forward_D~3 (
// Equation(s):
// \Data_Forwarding_unit|Forward_D~3_combout  = (\Data_Forwarding_unit|Forward_D~0_combout  & (\Data_Forwarding_unit|Forward_C~0_combout  & (\Data_Forwarding_unit|Forward_D~2_combout  & \ID_Control|Equal0~0_combout )))

	.dataa(\Data_Forwarding_unit|Forward_D~0_combout ),
	.datab(\Data_Forwarding_unit|Forward_C~0_combout ),
	.datac(\Data_Forwarding_unit|Forward_D~2_combout ),
	.datad(\ID_Control|Equal0~0_combout ),
	.cin(gnd),
	.combout(\Data_Forwarding_unit|Forward_D~3_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Forwarding_unit|Forward_D~3 .lut_mask = 16'h8000;
defparam \Data_Forwarding_unit|Forward_D~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N20
cycloneive_lcell_comb \ID_Registers|register_rtl_1_bypass[60]~feeder (
// Equation(s):
// \ID_Registers|register_rtl_1_bypass[60]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID_Registers|register_rtl_1_bypass[60]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[60]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|register_rtl_1_bypass[60]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y41_N21
dffeas \ID_Registers|register_rtl_1_bypass[60] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|register_rtl_1_bypass[60]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_1_bypass [60]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[60] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_1_bypass[60] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y41_N7
dffeas \ID_Registers|register_rtl_1_bypass[59] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_1_bypass [59]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[59] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_1_bypass[59] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N6
cycloneive_lcell_comb \ID_Registers|Read_Data_2_ID[24]~50 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[24]~50_combout  = (\ID_Registers|register~7_combout  & (((\ID_Registers|register_rtl_1_bypass [59])))) # (!\ID_Registers|register~7_combout  & ((\ID_Registers|register_rtl_1_bypass [60] & 
// ((\ID_Registers|register_rtl_1|auto_generated|ram_block1a24 ))) # (!\ID_Registers|register_rtl_1_bypass [60] & (\ID_Registers|register_rtl_1_bypass [59]))))

	.dataa(\ID_Registers|register~7_combout ),
	.datab(\ID_Registers|register_rtl_1_bypass [60]),
	.datac(\ID_Registers|register_rtl_1_bypass [59]),
	.datad(\ID_Registers|register_rtl_1|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[24]~50_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[24]~50 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_2_ID[24]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N26
cycloneive_lcell_comb \ID_Registers|Read_Data_2_ID[24]~51 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[24]~51_combout  = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & (((\ID_Registers|Read_Data_2_ID[24]~50_combout )))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & 
// ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout )) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & ((\ID_Registers|Read_Data_2_ID[24]~50_combout )))))

	.dataa(\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout ),
	.datac(\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[24]~50_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[24]~51_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[24]~51 .lut_mask = 16'hEF40;
defparam \ID_Registers|Read_Data_2_ID[24]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N20
cycloneive_lcell_comb \Forward_D_mux|Forward_D_out[24]~25 (
// Equation(s):
// \Forward_D_mux|Forward_D_out[24]~25_combout  = (\Data_Forwarding_unit|Forward_D~3_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [24])) # (!\Data_Forwarding_unit|Forward_D~3_combout  & ((\ID_Registers|Read_Data_2_ID[24]~51_combout )))

	.dataa(gnd),
	.datab(\Data_Forwarding_unit|Forward_D~3_combout ),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [24]),
	.datad(\ID_Registers|Read_Data_2_ID[24]~51_combout ),
	.cin(gnd),
	.combout(\Forward_D_mux|Forward_D_out[24]~25_combout ),
	.cout());
// synopsys translate_off
defparam \Forward_D_mux|Forward_D_out[24]~25 .lut_mask = 16'hF3C0;
defparam \Forward_D_mux|Forward_D_out[24]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N20
cycloneive_lcell_comb \ID_Registers|register_rtl_0_bypass[62]~feeder (
// Equation(s):
// \ID_Registers|register_rtl_0_bypass[62]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID_Registers|register_rtl_0_bypass[62]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[62]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|register_rtl_0_bypass[62]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y42_N21
dffeas \ID_Registers|register_rtl_0_bypass[62] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|register_rtl_0_bypass[62]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_0_bypass [62]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[62] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_0_bypass[62] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y42_N15
dffeas \ID_Registers|register_rtl_0_bypass[61] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_0_bypass [61]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[61] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_0_bypass[61] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N14
cycloneive_lcell_comb \ID_Registers|Read_Data_1_ID[25]~50 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[25]~50_combout  = (\ID_Registers|register~3_combout  & (((\ID_Registers|register_rtl_0_bypass [61])))) # (!\ID_Registers|register~3_combout  & ((\ID_Registers|register_rtl_0_bypass [62] & 
// ((\ID_Registers|register_rtl_0|auto_generated|ram_block1a25 ))) # (!\ID_Registers|register_rtl_0_bypass [62] & (\ID_Registers|register_rtl_0_bypass [61]))))

	.dataa(\ID_Registers|register~3_combout ),
	.datab(\ID_Registers|register_rtl_0_bypass [62]),
	.datac(\ID_Registers|register_rtl_0_bypass [61]),
	.datad(\ID_Registers|register_rtl_0|auto_generated|ram_block1a25 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[25]~50_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[25]~50 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_1_ID[25]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N12
cycloneive_lcell_comb \ID_Registers|Read_Data_1_ID[25]~51 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[25]~51_combout  = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & ((\ID_Registers|Read_Data_1_ID[25]~50_combout ))) # 
// (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout )))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & (((\ID_Registers|Read_Data_1_ID[25]~50_combout ))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout ),
	.datab(\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout ),
	.datac(\ID_Registers|Read_Data_1_ID[25]~50_combout ),
	.datad(\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[25]~51_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[25]~51 .lut_mask = 16'hF0B8;
defparam \ID_Registers|Read_Data_1_ID[25]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N4
cycloneive_lcell_comb \Forward_C_mux|Forward_C_out[25]~25 (
// Equation(s):
// \Forward_C_mux|Forward_C_out[25]~25_combout  = (\Data_Forwarding_unit|Forward_C~4_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [25])) # (!\Data_Forwarding_unit|Forward_C~4_combout  & ((\ID_Registers|Read_Data_1_ID[25]~51_combout )))

	.dataa(gnd),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [25]),
	.datac(\Data_Forwarding_unit|Forward_C~4_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[25]~51_combout ),
	.cin(gnd),
	.combout(\Forward_C_mux|Forward_C_out[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \Forward_C_mux|Forward_C_out[25]~25 .lut_mask = 16'hCFC0;
defparam \Forward_C_mux|Forward_C_out[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y41_N3
dffeas \ID_Registers|register_rtl_0_bypass[59] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_0_bypass [59]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[59] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_0_bypass[59] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N2
cycloneive_lcell_comb \ID_Registers|Read_Data_1_ID[24]~48 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[24]~48_combout  = (\ID_Registers|register_rtl_0_bypass [60] & ((\ID_Registers|register~3_combout  & (\ID_Registers|register_rtl_0_bypass [59])) # (!\ID_Registers|register~3_combout  & 
// ((\ID_Registers|register_rtl_0|auto_generated|ram_block1a24 ))))) # (!\ID_Registers|register_rtl_0_bypass [60] & (((\ID_Registers|register_rtl_0_bypass [59]))))

	.dataa(\ID_Registers|register_rtl_0_bypass [60]),
	.datab(\ID_Registers|register~3_combout ),
	.datac(\ID_Registers|register_rtl_0_bypass [59]),
	.datad(\ID_Registers|register_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[24]~48_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[24]~48 .lut_mask = 16'hF2D0;
defparam \ID_Registers|Read_Data_1_ID[24]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N10
cycloneive_lcell_comb \ID_Registers|Read_Data_1_ID[24]~49 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[24]~49_combout  = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & ((\ID_Registers|Read_Data_1_ID[24]~48_combout ))) # 
// (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout )))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & (((\ID_Registers|Read_Data_1_ID[24]~48_combout ))))

	.dataa(\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout ),
	.datac(\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[24]~48_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[24]~49_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[24]~49 .lut_mask = 16'hFD08;
defparam \ID_Registers|Read_Data_1_ID[24]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N2
cycloneive_lcell_comb \Forward_C_mux|Forward_C_out[24]~24 (
// Equation(s):
// \Forward_C_mux|Forward_C_out[24]~24_combout  = (\Data_Forwarding_unit|Forward_C~4_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [24])) # (!\Data_Forwarding_unit|Forward_C~4_combout  & ((\ID_Registers|Read_Data_1_ID[24]~49_combout )))

	.dataa(gnd),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [24]),
	.datac(\Data_Forwarding_unit|Forward_C~4_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[24]~49_combout ),
	.cin(gnd),
	.combout(\Forward_C_mux|Forward_C_out[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \Forward_C_mux|Forward_C_out[24]~24 .lut_mask = 16'hCFC0;
defparam \Forward_C_mux|Forward_C_out[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N18
cycloneive_lcell_comb \ID_Comparator|Equal0~15 (
// Equation(s):
// \ID_Comparator|Equal0~15_combout  = (\Forward_D_mux|Forward_D_out[25]~24_combout  & (\Forward_C_mux|Forward_C_out[25]~25_combout  & (\Forward_D_mux|Forward_D_out[24]~25_combout  $ (!\Forward_C_mux|Forward_C_out[24]~24_combout )))) # 
// (!\Forward_D_mux|Forward_D_out[25]~24_combout  & (!\Forward_C_mux|Forward_C_out[25]~25_combout  & (\Forward_D_mux|Forward_D_out[24]~25_combout  $ (!\Forward_C_mux|Forward_C_out[24]~24_combout ))))

	.dataa(\Forward_D_mux|Forward_D_out[25]~24_combout ),
	.datab(\Forward_D_mux|Forward_D_out[24]~25_combout ),
	.datac(\Forward_C_mux|Forward_C_out[25]~25_combout ),
	.datad(\Forward_C_mux|Forward_C_out[24]~24_combout ),
	.cin(gnd),
	.combout(\ID_Comparator|Equal0~15_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Comparator|Equal0~15 .lut_mask = 16'h8421;
defparam \ID_Comparator|Equal0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N8
cycloneive_lcell_comb \ID_Comparator|Equal0~19 (
// Equation(s):
// \ID_Comparator|Equal0~19_combout  = (\ID_Comparator|Equal0~17_combout  & (\ID_Comparator|Equal0~18_combout  & (\ID_Comparator|Equal0~16_combout  & \ID_Comparator|Equal0~15_combout )))

	.dataa(\ID_Comparator|Equal0~17_combout ),
	.datab(\ID_Comparator|Equal0~18_combout ),
	.datac(\ID_Comparator|Equal0~16_combout ),
	.datad(\ID_Comparator|Equal0~15_combout ),
	.cin(gnd),
	.combout(\ID_Comparator|Equal0~19_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Comparator|Equal0~19 .lut_mask = 16'h8000;
defparam \ID_Comparator|Equal0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N16
cycloneive_lcell_comb \Forward_D_mux|Forward_D_out[3]~2 (
// Equation(s):
// \Forward_D_mux|Forward_D_out[3]~2_combout  = (\Data_Forwarding_unit|Forward_D~3_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [3])) # (!\Data_Forwarding_unit|Forward_D~3_combout  & ((\ID_Registers|Read_Data_2_ID[3]~5_combout )))

	.dataa(gnd),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [3]),
	.datac(\Data_Forwarding_unit|Forward_D~3_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[3]~5_combout ),
	.cin(gnd),
	.combout(\Forward_D_mux|Forward_D_out[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Forward_D_mux|Forward_D_out[3]~2 .lut_mask = 16'hCFC0;
defparam \Forward_D_mux|Forward_D_out[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y37_N29
dffeas \ID_Registers|register_rtl_0_bypass[17] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N28
cycloneive_lcell_comb \ID_Registers|Read_Data_1_ID[3]~6 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[3]~6_combout  = (\ID_Registers|register_rtl_0_bypass [18] & ((\ID_Registers|register~3_combout  & (\ID_Registers|register_rtl_0_bypass [17])) # (!\ID_Registers|register~3_combout  & 
// ((\ID_Registers|register_rtl_0|auto_generated|ram_block1a3 ))))) # (!\ID_Registers|register_rtl_0_bypass [18] & (((\ID_Registers|register_rtl_0_bypass [17]))))

	.dataa(\ID_Registers|register_rtl_0_bypass [18]),
	.datab(\ID_Registers|register~3_combout ),
	.datac(\ID_Registers|register_rtl_0_bypass [17]),
	.datad(\ID_Registers|register_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[3]~6 .lut_mask = 16'hF2D0;
defparam \ID_Registers|Read_Data_1_ID[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N10
cycloneive_lcell_comb \ID_Registers|Read_Data_1_ID[3]~7 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[3]~7_combout  = (\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & (((\ID_Registers|Read_Data_1_ID[3]~6_combout )))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & 
// ((\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout ))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & (\ID_Registers|Read_Data_1_ID[3]~6_combout ))))

	.dataa(\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout ),
	.datab(\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout ),
	.datac(\ID_Registers|Read_Data_1_ID[3]~6_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[3]~7 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_1_ID[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N4
cycloneive_lcell_comb \Forward_C_mux|Forward_C_out[3]~3 (
// Equation(s):
// \Forward_C_mux|Forward_C_out[3]~3_combout  = (\Data_Forwarding_unit|Forward_C~4_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [3])) # (!\Data_Forwarding_unit|Forward_C~4_combout  & ((\ID_Registers|Read_Data_1_ID[3]~7_combout )))

	.dataa(\Data_Forwarding_unit|Forward_C~4_combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [3]),
	.datac(gnd),
	.datad(\ID_Registers|Read_Data_1_ID[3]~7_combout ),
	.cin(gnd),
	.combout(\Forward_C_mux|Forward_C_out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Forward_C_mux|Forward_C_out[3]~3 .lut_mask = 16'hDD88;
defparam \Forward_C_mux|Forward_C_out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N20
cycloneive_lcell_comb \Forward_D_mux|Forward_D_out[2]~3 (
// Equation(s):
// \Forward_D_mux|Forward_D_out[2]~3_combout  = (\Data_Forwarding_unit|Forward_D~3_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [2])) # (!\Data_Forwarding_unit|Forward_D~3_combout  & ((\ID_Registers|Read_Data_2_ID[2]~7_combout )))

	.dataa(\Data_Forwarding_unit|Forward_D~3_combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [2]),
	.datac(\ID_Registers|Read_Data_2_ID[2]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Forward_D_mux|Forward_D_out[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Forward_D_mux|Forward_D_out[2]~3 .lut_mask = 16'hD8D8;
defparam \Forward_D_mux|Forward_D_out[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N2
cycloneive_lcell_comb \ID_Comparator|Equal0~1 (
// Equation(s):
// \ID_Comparator|Equal0~1_combout  = (\Forward_C_mux|Forward_C_out[2]~2_combout  & (\Forward_D_mux|Forward_D_out[2]~3_combout  & (\Forward_D_mux|Forward_D_out[3]~2_combout  $ (!\Forward_C_mux|Forward_C_out[3]~3_combout )))) # 
// (!\Forward_C_mux|Forward_C_out[2]~2_combout  & (!\Forward_D_mux|Forward_D_out[2]~3_combout  & (\Forward_D_mux|Forward_D_out[3]~2_combout  $ (!\Forward_C_mux|Forward_C_out[3]~3_combout ))))

	.dataa(\Forward_C_mux|Forward_C_out[2]~2_combout ),
	.datab(\Forward_D_mux|Forward_D_out[3]~2_combout ),
	.datac(\Forward_C_mux|Forward_C_out[3]~3_combout ),
	.datad(\Forward_D_mux|Forward_D_out[2]~3_combout ),
	.cin(gnd),
	.combout(\ID_Comparator|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Comparator|Equal0~1 .lut_mask = 16'h8241;
defparam \ID_Comparator|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y40_N16
cycloneive_lcell_comb \ID_Registers|register_rtl_0_bypass[22]~feeder (
// Equation(s):
// \ID_Registers|register_rtl_0_bypass[22]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID_Registers|register_rtl_0_bypass[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[22]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|register_rtl_0_bypass[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y40_N17
dffeas \ID_Registers|register_rtl_0_bypass[22] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|register_rtl_0_bypass[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_0_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y40_N1
dffeas \ID_Registers|register_rtl_0_bypass[21] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_0_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y40_N0
cycloneive_lcell_comb \ID_Registers|Read_Data_1_ID[5]~10 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[5]~10_combout  = (\ID_Registers|register~3_combout  & (((\ID_Registers|register_rtl_0_bypass [21])))) # (!\ID_Registers|register~3_combout  & ((\ID_Registers|register_rtl_0_bypass [22] & 
// ((\ID_Registers|register_rtl_0|auto_generated|ram_block1a5 ))) # (!\ID_Registers|register_rtl_0_bypass [22] & (\ID_Registers|register_rtl_0_bypass [21]))))

	.dataa(\ID_Registers|register~3_combout ),
	.datab(\ID_Registers|register_rtl_0_bypass [22]),
	.datac(\ID_Registers|register_rtl_0_bypass [21]),
	.datad(\ID_Registers|register_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[5]~10 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_1_ID[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y40_N12
cycloneive_lcell_comb \ID_Registers|Read_Data_1_ID[5]~11 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[5]~11_combout  = (\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & (((\ID_Registers|Read_Data_1_ID[5]~10_combout )))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & 
// ((\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout )) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & ((\ID_Registers|Read_Data_1_ID[5]~10_combout )))))

	.dataa(\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout ),
	.datac(\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[5]~10_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[5]~11 .lut_mask = 16'hEF40;
defparam \ID_Registers|Read_Data_1_ID[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y40_N10
cycloneive_lcell_comb \Forward_C_mux|Forward_C_out[5]~5 (
// Equation(s):
// \Forward_C_mux|Forward_C_out[5]~5_combout  = (\Data_Forwarding_unit|Forward_C~4_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [5])) # (!\Data_Forwarding_unit|Forward_C~4_combout  & ((\ID_Registers|Read_Data_1_ID[5]~11_combout )))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [5]),
	.datab(gnd),
	.datac(\Data_Forwarding_unit|Forward_C~4_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[5]~11_combout ),
	.cin(gnd),
	.combout(\Forward_C_mux|Forward_C_out[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Forward_C_mux|Forward_C_out[5]~5 .lut_mask = 16'hAFA0;
defparam \Forward_C_mux|Forward_C_out[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y40_N29
dffeas \ID_Registers|register_rtl_1_bypass[21] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_1_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[21] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_1_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y40_N28
cycloneive_lcell_comb \ID_Registers|Read_Data_2_ID[5]~8 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[5]~8_combout  = (\ID_Registers|register_rtl_1_bypass [22] & ((\ID_Registers|register~7_combout  & (\ID_Registers|register_rtl_1_bypass [21])) # (!\ID_Registers|register~7_combout  & 
// ((\ID_Registers|register_rtl_1|auto_generated|ram_block1a5 ))))) # (!\ID_Registers|register_rtl_1_bypass [22] & (((\ID_Registers|register_rtl_1_bypass [21]))))

	.dataa(\ID_Registers|register_rtl_1_bypass [22]),
	.datab(\ID_Registers|register~7_combout ),
	.datac(\ID_Registers|register_rtl_1_bypass [21]),
	.datad(\ID_Registers|register_rtl_1|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[5]~8 .lut_mask = 16'hF2D0;
defparam \ID_Registers|Read_Data_2_ID[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y40_N24
cycloneive_lcell_comb \ID_Registers|Read_Data_2_ID[5]~9 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[5]~9_combout  = (\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & ((\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & ((\ID_Registers|Read_Data_2_ID[5]~8_combout ))) # 
// (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout )))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & (((\ID_Registers|Read_Data_2_ID[5]~8_combout ))))

	.dataa(\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout ),
	.datac(\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[5]~8_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[5]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[5]~9 .lut_mask = 16'hFD08;
defparam \ID_Registers|Read_Data_2_ID[5]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N26
cycloneive_lcell_comb \Forward_D_mux|Forward_D_out[5]~4 (
// Equation(s):
// \Forward_D_mux|Forward_D_out[5]~4_combout  = (\Data_Forwarding_unit|Forward_D~3_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [5])) # (!\Data_Forwarding_unit|Forward_D~3_combout  & ((\ID_Registers|Read_Data_2_ID[5]~9_combout )))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [5]),
	.datab(gnd),
	.datac(\Data_Forwarding_unit|Forward_D~3_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[5]~9_combout ),
	.cin(gnd),
	.combout(\Forward_D_mux|Forward_D_out[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Forward_D_mux|Forward_D_out[5]~4 .lut_mask = 16'hAFA0;
defparam \Forward_D_mux|Forward_D_out[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N8
cycloneive_lcell_comb \Forward_C_mux|Forward_C_out[4]~4 (
// Equation(s):
// \Forward_C_mux|Forward_C_out[4]~4_combout  = (\Data_Forwarding_unit|Forward_C~4_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [4])) # (!\Data_Forwarding_unit|Forward_C~4_combout  & ((\ID_Registers|Read_Data_1_ID[4]~9_combout )))

	.dataa(\Data_Forwarding_unit|Forward_C~4_combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [4]),
	.datac(gnd),
	.datad(\ID_Registers|Read_Data_1_ID[4]~9_combout ),
	.cin(gnd),
	.combout(\Forward_C_mux|Forward_C_out[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Forward_C_mux|Forward_C_out[4]~4 .lut_mask = 16'hDD88;
defparam \Forward_C_mux|Forward_C_out[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N4
cycloneive_lcell_comb \ID_Comparator|Equal0~2 (
// Equation(s):
// \ID_Comparator|Equal0~2_combout  = (\Forward_D_mux|Forward_D_out[4]~5_combout  & (\Forward_C_mux|Forward_C_out[4]~4_combout  & (\Forward_C_mux|Forward_C_out[5]~5_combout  $ (!\Forward_D_mux|Forward_D_out[5]~4_combout )))) # 
// (!\Forward_D_mux|Forward_D_out[4]~5_combout  & (!\Forward_C_mux|Forward_C_out[4]~4_combout  & (\Forward_C_mux|Forward_C_out[5]~5_combout  $ (!\Forward_D_mux|Forward_D_out[5]~4_combout ))))

	.dataa(\Forward_D_mux|Forward_D_out[4]~5_combout ),
	.datab(\Forward_C_mux|Forward_C_out[5]~5_combout ),
	.datac(\Forward_D_mux|Forward_D_out[5]~4_combout ),
	.datad(\Forward_C_mux|Forward_C_out[4]~4_combout ),
	.cin(gnd),
	.combout(\ID_Comparator|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Comparator|Equal0~2 .lut_mask = 16'h8241;
defparam \ID_Comparator|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N18
cycloneive_lcell_comb \ID_Registers|Read_Data_2_ID[7]~13 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[7]~13_combout  = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & (\ID_Registers|Read_Data_2_ID[7]~12_combout )) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & 
// ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout ))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & (\ID_Registers|Read_Data_2_ID[7]~12_combout ))))

	.dataa(\ID_Registers|Read_Data_2_ID[7]~12_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout ),
	.datac(\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout ),
	.datad(\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[7]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[7]~13 .lut_mask = 16'hACAA;
defparam \ID_Registers|Read_Data_2_ID[7]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N8
cycloneive_lcell_comb \Forward_D_mux|Forward_D_out[7]~6 (
// Equation(s):
// \Forward_D_mux|Forward_D_out[7]~6_combout  = (\Data_Forwarding_unit|Forward_D~3_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [7])) # (!\Data_Forwarding_unit|Forward_D~3_combout  & ((\ID_Registers|Read_Data_2_ID[7]~13_combout )))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [7]),
	.datab(\Data_Forwarding_unit|Forward_D~3_combout ),
	.datac(gnd),
	.datad(\ID_Registers|Read_Data_2_ID[7]~13_combout ),
	.cin(gnd),
	.combout(\Forward_D_mux|Forward_D_out[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Forward_D_mux|Forward_D_out[7]~6 .lut_mask = 16'hBB88;
defparam \Forward_D_mux|Forward_D_out[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N4
cycloneive_lcell_comb \Forward_C_mux|Forward_C_out[6]~6 (
// Equation(s):
// \Forward_C_mux|Forward_C_out[6]~6_combout  = (\Data_Forwarding_unit|Forward_C~4_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [6])) # (!\Data_Forwarding_unit|Forward_C~4_combout  & ((\ID_Registers|Read_Data_1_ID[6]~13_combout )))

	.dataa(\Data_Forwarding_unit|Forward_C~4_combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [6]),
	.datac(gnd),
	.datad(\ID_Registers|Read_Data_1_ID[6]~13_combout ),
	.cin(gnd),
	.combout(\Forward_C_mux|Forward_C_out[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Forward_C_mux|Forward_C_out[6]~6 .lut_mask = 16'hDD88;
defparam \Forward_C_mux|Forward_C_out[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N28
cycloneive_lcell_comb \Forward_C_mux|Forward_C_out[7]~7 (
// Equation(s):
// \Forward_C_mux|Forward_C_out[7]~7_combout  = (\Data_Forwarding_unit|Forward_C~4_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [7])) # (!\Data_Forwarding_unit|Forward_C~4_combout  & ((\ID_Registers|Read_Data_1_ID[7]~15_combout )))

	.dataa(\Data_Forwarding_unit|Forward_C~4_combout ),
	.datab(gnd),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [7]),
	.datad(\ID_Registers|Read_Data_1_ID[7]~15_combout ),
	.cin(gnd),
	.combout(\Forward_C_mux|Forward_C_out[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Forward_C_mux|Forward_C_out[7]~7 .lut_mask = 16'hF5A0;
defparam \Forward_C_mux|Forward_C_out[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N26
cycloneive_lcell_comb \ID_Comparator|Equal0~3 (
// Equation(s):
// \ID_Comparator|Equal0~3_combout  = (\Forward_D_mux|Forward_D_out[6]~7_combout  & (\Forward_C_mux|Forward_C_out[6]~6_combout  & (\Forward_D_mux|Forward_D_out[7]~6_combout  $ (!\Forward_C_mux|Forward_C_out[7]~7_combout )))) # 
// (!\Forward_D_mux|Forward_D_out[6]~7_combout  & (!\Forward_C_mux|Forward_C_out[6]~6_combout  & (\Forward_D_mux|Forward_D_out[7]~6_combout  $ (!\Forward_C_mux|Forward_C_out[7]~7_combout ))))

	.dataa(\Forward_D_mux|Forward_D_out[6]~7_combout ),
	.datab(\Forward_D_mux|Forward_D_out[7]~6_combout ),
	.datac(\Forward_C_mux|Forward_C_out[6]~6_combout ),
	.datad(\Forward_C_mux|Forward_C_out[7]~7_combout ),
	.cin(gnd),
	.combout(\ID_Comparator|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Comparator|Equal0~3 .lut_mask = 16'h8421;
defparam \ID_Comparator|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N4
cycloneive_lcell_comb \ID_Comparator|Equal0~4 (
// Equation(s):
// \ID_Comparator|Equal0~4_combout  = (\ID_Comparator|Equal0~0_combout  & (\ID_Comparator|Equal0~1_combout  & (\ID_Comparator|Equal0~2_combout  & \ID_Comparator|Equal0~3_combout )))

	.dataa(\ID_Comparator|Equal0~0_combout ),
	.datab(\ID_Comparator|Equal0~1_combout ),
	.datac(\ID_Comparator|Equal0~2_combout ),
	.datad(\ID_Comparator|Equal0~3_combout ),
	.cin(gnd),
	.combout(\ID_Comparator|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Comparator|Equal0~4 .lut_mask = 16'h8000;
defparam \ID_Comparator|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y38_N13
dffeas \ID_Registers|register_rtl_1_bypass[45] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_1_bypass [45]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[45] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_1_bypass[45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N12
cycloneive_lcell_comb \ID_Registers|Read_Data_2_ID[17]~32 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[17]~32_combout  = (\ID_Registers|register_rtl_1_bypass [46] & ((\ID_Registers|register~7_combout  & (\ID_Registers|register_rtl_1_bypass [45])) # (!\ID_Registers|register~7_combout  & 
// ((\ID_Registers|register_rtl_1|auto_generated|ram_block1a17 ))))) # (!\ID_Registers|register_rtl_1_bypass [46] & (((\ID_Registers|register_rtl_1_bypass [45]))))

	.dataa(\ID_Registers|register_rtl_1_bypass [46]),
	.datab(\ID_Registers|register~7_combout ),
	.datac(\ID_Registers|register_rtl_1_bypass [45]),
	.datad(\ID_Registers|register_rtl_1|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[17]~32_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[17]~32 .lut_mask = 16'hF2D0;
defparam \ID_Registers|Read_Data_2_ID[17]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N6
cycloneive_lcell_comb \ID_Registers|Read_Data_2_ID[17]~33 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[17]~33_combout  = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & (((\ID_Registers|Read_Data_2_ID[17]~32_combout )))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & 
// ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout )) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & ((\ID_Registers|Read_Data_2_ID[17]~32_combout )))))

	.dataa(\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout ),
	.datab(\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[17]~32_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[17]~33_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[17]~33 .lut_mask = 16'hFB40;
defparam \ID_Registers|Read_Data_2_ID[17]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N24
cycloneive_lcell_comb \Forward_D_mux|Forward_D_out[17]~16 (
// Equation(s):
// \Forward_D_mux|Forward_D_out[17]~16_combout  = (\Data_Forwarding_unit|Forward_D~3_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [17])) # (!\Data_Forwarding_unit|Forward_D~3_combout  & ((\ID_Registers|Read_Data_2_ID[17]~33_combout )))

	.dataa(\Data_Forwarding_unit|Forward_D~3_combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [17]),
	.datac(gnd),
	.datad(\ID_Registers|Read_Data_2_ID[17]~33_combout ),
	.cin(gnd),
	.combout(\Forward_D_mux|Forward_D_out[17]~16_combout ),
	.cout());
// synopsys translate_off
defparam \Forward_D_mux|Forward_D_out[17]~16 .lut_mask = 16'hDD88;
defparam \Forward_D_mux|Forward_D_out[17]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N30
cycloneive_lcell_comb \Forward_D_mux|Forward_D_out[16]~17 (
// Equation(s):
// \Forward_D_mux|Forward_D_out[16]~17_combout  = (\Data_Forwarding_unit|Forward_D~3_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [16])) # (!\Data_Forwarding_unit|Forward_D~3_combout  & ((\ID_Registers|Read_Data_2_ID[16]~35_combout )))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [16]),
	.datab(gnd),
	.datac(\ID_Registers|Read_Data_2_ID[16]~35_combout ),
	.datad(\Data_Forwarding_unit|Forward_D~3_combout ),
	.cin(gnd),
	.combout(\Forward_D_mux|Forward_D_out[16]~17_combout ),
	.cout());
// synopsys translate_off
defparam \Forward_D_mux|Forward_D_out[16]~17 .lut_mask = 16'hAAF0;
defparam \Forward_D_mux|Forward_D_out[16]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y38_N17
dffeas \ID_Registers|register_rtl_0_bypass[43] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_0_bypass [43]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[43] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_0_bypass[43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N16
cycloneive_lcell_comb \ID_Registers|Read_Data_1_ID[16]~32 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[16]~32_combout  = (\ID_Registers|register_rtl_0_bypass [44] & ((\ID_Registers|register~3_combout  & (\ID_Registers|register_rtl_0_bypass [43])) # (!\ID_Registers|register~3_combout  & 
// ((\ID_Registers|register_rtl_0|auto_generated|ram_block1a16 ))))) # (!\ID_Registers|register_rtl_0_bypass [44] & (((\ID_Registers|register_rtl_0_bypass [43]))))

	.dataa(\ID_Registers|register_rtl_0_bypass [44]),
	.datab(\ID_Registers|register~3_combout ),
	.datac(\ID_Registers|register_rtl_0_bypass [43]),
	.datad(\ID_Registers|register_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[16]~32_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[16]~32 .lut_mask = 16'hF2D0;
defparam \ID_Registers|Read_Data_1_ID[16]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N2
cycloneive_lcell_comb \ID_Registers|Read_Data_1_ID[16]~33 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[16]~33_combout  = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & ((\ID_Registers|Read_Data_1_ID[16]~32_combout ))) # 
// (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout )))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & (((\ID_Registers|Read_Data_1_ID[16]~32_combout ))))

	.dataa(\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout ),
	.datab(\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[16]~32_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[16]~33_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[16]~33 .lut_mask = 16'hFD20;
defparam \ID_Registers|Read_Data_1_ID[16]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N0
cycloneive_lcell_comb \Forward_C_mux|Forward_C_out[16]~16 (
// Equation(s):
// \Forward_C_mux|Forward_C_out[16]~16_combout  = (\Data_Forwarding_unit|Forward_C~4_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [16])) # (!\Data_Forwarding_unit|Forward_C~4_combout  & ((\ID_Registers|Read_Data_1_ID[16]~33_combout )))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [16]),
	.datab(gnd),
	.datac(\Data_Forwarding_unit|Forward_C~4_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[16]~33_combout ),
	.cin(gnd),
	.combout(\Forward_C_mux|Forward_C_out[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \Forward_C_mux|Forward_C_out[16]~16 .lut_mask = 16'hAFA0;
defparam \Forward_C_mux|Forward_C_out[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N8
cycloneive_lcell_comb \ID_Comparator|Equal0~10 (
// Equation(s):
// \ID_Comparator|Equal0~10_combout  = (\Forward_C_mux|Forward_C_out[17]~17_combout  & (\Forward_D_mux|Forward_D_out[17]~16_combout  & (\Forward_D_mux|Forward_D_out[16]~17_combout  $ (!\Forward_C_mux|Forward_C_out[16]~16_combout )))) # 
// (!\Forward_C_mux|Forward_C_out[17]~17_combout  & (!\Forward_D_mux|Forward_D_out[17]~16_combout  & (\Forward_D_mux|Forward_D_out[16]~17_combout  $ (!\Forward_C_mux|Forward_C_out[16]~16_combout ))))

	.dataa(\Forward_C_mux|Forward_C_out[17]~17_combout ),
	.datab(\Forward_D_mux|Forward_D_out[17]~16_combout ),
	.datac(\Forward_D_mux|Forward_D_out[16]~17_combout ),
	.datad(\Forward_C_mux|Forward_C_out[16]~16_combout ),
	.cin(gnd),
	.combout(\ID_Comparator|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Comparator|Equal0~10 .lut_mask = 16'h9009;
defparam \ID_Comparator|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N22
cycloneive_lcell_comb \Forward_C_mux|Forward_C_out[21]~21 (
// Equation(s):
// \Forward_C_mux|Forward_C_out[21]~21_combout  = (\Data_Forwarding_unit|Forward_C~4_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [21])) # (!\Data_Forwarding_unit|Forward_C~4_combout  & ((\ID_Registers|Read_Data_1_ID[21]~43_combout )))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [21]),
	.datab(\Data_Forwarding_unit|Forward_C~4_combout ),
	.datac(\ID_Registers|Read_Data_1_ID[21]~43_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Forward_C_mux|Forward_C_out[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \Forward_C_mux|Forward_C_out[21]~21 .lut_mask = 16'hB8B8;
defparam \Forward_C_mux|Forward_C_out[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N18
cycloneive_lcell_comb \ID_Registers|register_rtl_1_bypass[54]~feeder (
// Equation(s):
// \ID_Registers|register_rtl_1_bypass[54]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID_Registers|register_rtl_1_bypass[54]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[54]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|register_rtl_1_bypass[54]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y36_N19
dffeas \ID_Registers|register_rtl_1_bypass[54] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|register_rtl_1_bypass[54]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_1_bypass [54]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[54] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_1_bypass[54] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y36_N17
dffeas \ID_Registers|register_rtl_1_bypass[53] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_1_bypass [53]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[53] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_1_bypass[53] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N16
cycloneive_lcell_comb \ID_Registers|Read_Data_2_ID[21]~40 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[21]~40_combout  = (\ID_Registers|register~7_combout  & (((\ID_Registers|register_rtl_1_bypass [53])))) # (!\ID_Registers|register~7_combout  & ((\ID_Registers|register_rtl_1_bypass [54] & 
// ((\ID_Registers|register_rtl_1|auto_generated|ram_block1a21 ))) # (!\ID_Registers|register_rtl_1_bypass [54] & (\ID_Registers|register_rtl_1_bypass [53]))))

	.dataa(\ID_Registers|register~7_combout ),
	.datab(\ID_Registers|register_rtl_1_bypass [54]),
	.datac(\ID_Registers|register_rtl_1_bypass [53]),
	.datad(\ID_Registers|register_rtl_1|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[21]~40_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[21]~40 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_2_ID[21]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N10
cycloneive_lcell_comb \ID_Registers|Read_Data_2_ID[21]~41 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[21]~41_combout  = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & (((\ID_Registers|Read_Data_2_ID[21]~40_combout )))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & 
// ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout )) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & ((\ID_Registers|Read_Data_2_ID[21]~40_combout )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout ),
	.datab(\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout ),
	.datac(\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[21]~40_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[21]~41_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[21]~41 .lut_mask = 16'hEF20;
defparam \ID_Registers|Read_Data_2_ID[21]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N26
cycloneive_lcell_comb \Forward_D_mux|Forward_D_out[21]~20 (
// Equation(s):
// \Forward_D_mux|Forward_D_out[21]~20_combout  = (\Data_Forwarding_unit|Forward_D~3_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [21])) # (!\Data_Forwarding_unit|Forward_D~3_combout  & ((\ID_Registers|Read_Data_2_ID[21]~41_combout )))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [21]),
	.datab(\Data_Forwarding_unit|Forward_D~3_combout ),
	.datac(gnd),
	.datad(\ID_Registers|Read_Data_2_ID[21]~41_combout ),
	.cin(gnd),
	.combout(\Forward_D_mux|Forward_D_out[21]~20_combout ),
	.cout());
// synopsys translate_off
defparam \Forward_D_mux|Forward_D_out[21]~20 .lut_mask = 16'hBB88;
defparam \Forward_D_mux|Forward_D_out[21]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N6
cycloneive_lcell_comb \Forward_D_mux|Forward_D_out[20]~21 (
// Equation(s):
// \Forward_D_mux|Forward_D_out[20]~21_combout  = (\Data_Forwarding_unit|Forward_D~3_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [20])) # (!\Data_Forwarding_unit|Forward_D~3_combout  & ((\ID_Registers|Read_Data_2_ID[20]~43_combout )))

	.dataa(gnd),
	.datab(\Data_Forwarding_unit|Forward_D~3_combout ),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [20]),
	.datad(\ID_Registers|Read_Data_2_ID[20]~43_combout ),
	.cin(gnd),
	.combout(\Forward_D_mux|Forward_D_out[20]~21_combout ),
	.cout());
// synopsys translate_off
defparam \Forward_D_mux|Forward_D_out[20]~21 .lut_mask = 16'hF3C0;
defparam \Forward_D_mux|Forward_D_out[20]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N2
cycloneive_lcell_comb \ID_Comparator|Equal0~12 (
// Equation(s):
// \ID_Comparator|Equal0~12_combout  = (\Forward_C_mux|Forward_C_out[20]~20_combout  & (\Forward_D_mux|Forward_D_out[20]~21_combout  & (\Forward_C_mux|Forward_C_out[21]~21_combout  $ (!\Forward_D_mux|Forward_D_out[21]~20_combout )))) # 
// (!\Forward_C_mux|Forward_C_out[20]~20_combout  & (!\Forward_D_mux|Forward_D_out[20]~21_combout  & (\Forward_C_mux|Forward_C_out[21]~21_combout  $ (!\Forward_D_mux|Forward_D_out[21]~20_combout ))))

	.dataa(\Forward_C_mux|Forward_C_out[20]~20_combout ),
	.datab(\Forward_C_mux|Forward_C_out[21]~21_combout ),
	.datac(\Forward_D_mux|Forward_D_out[21]~20_combout ),
	.datad(\Forward_D_mux|Forward_D_out[20]~21_combout ),
	.cin(gnd),
	.combout(\ID_Comparator|Equal0~12_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Comparator|Equal0~12 .lut_mask = 16'h8241;
defparam \ID_Comparator|Equal0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N24
cycloneive_lcell_comb \ID_Registers|register_rtl_1_bypass[56]~feeder (
// Equation(s):
// \ID_Registers|register_rtl_1_bypass[56]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID_Registers|register_rtl_1_bypass[56]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[56]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|register_rtl_1_bypass[56]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y40_N25
dffeas \ID_Registers|register_rtl_1_bypass[56] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|register_rtl_1_bypass[56]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_1_bypass [56]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[56] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_1_bypass[56] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y40_N27
dffeas \ID_Registers|register_rtl_1_bypass[55] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_1_bypass [55]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_1_bypass[55] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_1_bypass[55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N26
cycloneive_lcell_comb \ID_Registers|Read_Data_2_ID[22]~46 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[22]~46_combout  = (\ID_Registers|register~7_combout  & (((\ID_Registers|register_rtl_1_bypass [55])))) # (!\ID_Registers|register~7_combout  & ((\ID_Registers|register_rtl_1_bypass [56] & 
// ((\ID_Registers|register_rtl_1|auto_generated|ram_block1a22 ))) # (!\ID_Registers|register_rtl_1_bypass [56] & (\ID_Registers|register_rtl_1_bypass [55]))))

	.dataa(\ID_Registers|register~7_combout ),
	.datab(\ID_Registers|register_rtl_1_bypass [56]),
	.datac(\ID_Registers|register_rtl_1_bypass [55]),
	.datad(\ID_Registers|register_rtl_1|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[22]~46_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[22]~46 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_2_ID[22]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y40_N20
cycloneive_lcell_comb \ID_Registers|Read_Data_2_ID[22]~47 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[22]~47_combout  = (\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & ((\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & ((\ID_Registers|Read_Data_2_ID[22]~46_combout ))) # 
// (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout )))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & (((\ID_Registers|Read_Data_2_ID[22]~46_combout ))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout ),
	.datab(\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout ),
	.datac(\ID_Registers|Read_Data_2_ID[22]~46_combout ),
	.datad(\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[22]~47_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[22]~47 .lut_mask = 16'hF0B8;
defparam \ID_Registers|Read_Data_2_ID[22]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y40_N18
cycloneive_lcell_comb \Forward_D_mux|Forward_D_out[22]~23 (
// Equation(s):
// \Forward_D_mux|Forward_D_out[22]~23_combout  = (\Data_Forwarding_unit|Forward_D~3_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [22])) # (!\Data_Forwarding_unit|Forward_D~3_combout  & ((\ID_Registers|Read_Data_2_ID[22]~47_combout )))

	.dataa(gnd),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [22]),
	.datac(\Data_Forwarding_unit|Forward_D~3_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[22]~47_combout ),
	.cin(gnd),
	.combout(\Forward_D_mux|Forward_D_out[22]~23_combout ),
	.cout());
// synopsys translate_off
defparam \Forward_D_mux|Forward_D_out[22]~23 .lut_mask = 16'hCFC0;
defparam \Forward_D_mux|Forward_D_out[22]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N16
cycloneive_lcell_comb \ID_Registers|register_rtl_0_bypass[56]~feeder (
// Equation(s):
// \ID_Registers|register_rtl_0_bypass[56]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID_Registers|register_rtl_0_bypass[56]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[56]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|register_rtl_0_bypass[56]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y40_N17
dffeas \ID_Registers|register_rtl_0_bypass[56] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|register_rtl_0_bypass[56]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_0_bypass [56]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[56] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_0_bypass[56] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y40_N11
dffeas \ID_Registers|register_rtl_0_bypass[55] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_0_bypass [55]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[55] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_0_bypass[55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N10
cycloneive_lcell_comb \ID_Registers|Read_Data_1_ID[22]~44 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[22]~44_combout  = (\ID_Registers|register~3_combout  & (((\ID_Registers|register_rtl_0_bypass [55])))) # (!\ID_Registers|register~3_combout  & ((\ID_Registers|register_rtl_0_bypass [56] & 
// ((\ID_Registers|register_rtl_0|auto_generated|ram_block1a22 ))) # (!\ID_Registers|register_rtl_0_bypass [56] & (\ID_Registers|register_rtl_0_bypass [55]))))

	.dataa(\ID_Registers|register~3_combout ),
	.datab(\ID_Registers|register_rtl_0_bypass [56]),
	.datac(\ID_Registers|register_rtl_0_bypass [55]),
	.datad(\ID_Registers|register_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[22]~44_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[22]~44 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_1_ID[22]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y40_N16
cycloneive_lcell_comb \ID_Registers|Read_Data_1_ID[22]~45 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[22]~45_combout  = (\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & (((\ID_Registers|Read_Data_1_ID[22]~44_combout )))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & 
// ((\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout )) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & ((\ID_Registers|Read_Data_1_ID[22]~44_combout )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout ),
	.datab(\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout ),
	.datac(\ID_Registers|Read_Data_1_ID[22]~44_combout ),
	.datad(\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[22]~45_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[22]~45 .lut_mask = 16'hE2F0;
defparam \ID_Registers|Read_Data_1_ID[22]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y40_N14
cycloneive_lcell_comb \Forward_C_mux|Forward_C_out[22]~22 (
// Equation(s):
// \Forward_C_mux|Forward_C_out[22]~22_combout  = (\Data_Forwarding_unit|Forward_C~4_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [22])) # (!\Data_Forwarding_unit|Forward_C~4_combout  & ((\ID_Registers|Read_Data_1_ID[22]~45_combout )))

	.dataa(\Data_Forwarding_unit|Forward_C~4_combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [22]),
	.datac(gnd),
	.datad(\ID_Registers|Read_Data_1_ID[22]~45_combout ),
	.cin(gnd),
	.combout(\Forward_C_mux|Forward_C_out[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \Forward_C_mux|Forward_C_out[22]~22 .lut_mask = 16'hDD88;
defparam \Forward_C_mux|Forward_C_out[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y40_N24
cycloneive_lcell_comb \Forward_D_mux|Forward_D_out[23]~22 (
// Equation(s):
// \Forward_D_mux|Forward_D_out[23]~22_combout  = (\Data_Forwarding_unit|Forward_D~3_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [23])) # (!\Data_Forwarding_unit|Forward_D~3_combout  & ((\ID_Registers|Read_Data_2_ID[23]~45_combout )))

	.dataa(gnd),
	.datab(\Data_Forwarding_unit|Forward_D~3_combout ),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [23]),
	.datad(\ID_Registers|Read_Data_2_ID[23]~45_combout ),
	.cin(gnd),
	.combout(\Forward_D_mux|Forward_D_out[23]~22_combout ),
	.cout());
// synopsys translate_off
defparam \Forward_D_mux|Forward_D_out[23]~22 .lut_mask = 16'hF3C0;
defparam \Forward_D_mux|Forward_D_out[23]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y40_N28
cycloneive_lcell_comb \ID_Comparator|Equal0~13 (
// Equation(s):
// \ID_Comparator|Equal0~13_combout  = (\Forward_C_mux|Forward_C_out[23]~23_combout  & (\Forward_D_mux|Forward_D_out[23]~22_combout  & (\Forward_D_mux|Forward_D_out[22]~23_combout  $ (!\Forward_C_mux|Forward_C_out[22]~22_combout )))) # 
// (!\Forward_C_mux|Forward_C_out[23]~23_combout  & (!\Forward_D_mux|Forward_D_out[23]~22_combout  & (\Forward_D_mux|Forward_D_out[22]~23_combout  $ (!\Forward_C_mux|Forward_C_out[22]~22_combout ))))

	.dataa(\Forward_C_mux|Forward_C_out[23]~23_combout ),
	.datab(\Forward_D_mux|Forward_D_out[22]~23_combout ),
	.datac(\Forward_C_mux|Forward_C_out[22]~22_combout ),
	.datad(\Forward_D_mux|Forward_D_out[23]~22_combout ),
	.cin(gnd),
	.combout(\ID_Comparator|Equal0~13_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Comparator|Equal0~13 .lut_mask = 16'h8241;
defparam \ID_Comparator|Equal0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N24
cycloneive_lcell_comb \ID_Comparator|Equal0~14 (
// Equation(s):
// \ID_Comparator|Equal0~14_combout  = (\ID_Comparator|Equal0~11_combout  & (\ID_Comparator|Equal0~10_combout  & (\ID_Comparator|Equal0~12_combout  & \ID_Comparator|Equal0~13_combout )))

	.dataa(\ID_Comparator|Equal0~11_combout ),
	.datab(\ID_Comparator|Equal0~10_combout ),
	.datac(\ID_Comparator|Equal0~12_combout ),
	.datad(\ID_Comparator|Equal0~13_combout ),
	.cin(gnd),
	.combout(\ID_Comparator|Equal0~14_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Comparator|Equal0~14 .lut_mask = 16'h8000;
defparam \ID_Comparator|Equal0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N2
cycloneive_lcell_comb \ID_Comparator|Equal0~20 (
// Equation(s):
// \ID_Comparator|Equal0~20_combout  = (\ID_Comparator|Equal0~9_combout  & (\ID_Comparator|Equal0~19_combout  & (\ID_Comparator|Equal0~4_combout  & \ID_Comparator|Equal0~14_combout )))

	.dataa(\ID_Comparator|Equal0~9_combout ),
	.datab(\ID_Comparator|Equal0~19_combout ),
	.datac(\ID_Comparator|Equal0~4_combout ),
	.datad(\ID_Comparator|Equal0~14_combout ),
	.cin(gnd),
	.combout(\ID_Comparator|Equal0~20_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Comparator|Equal0~20 .lut_mask = 16'h8000;
defparam \ID_Comparator|Equal0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N8
cycloneive_lcell_comb \ID_Branch_AND|PCSrc_ID (
// Equation(s):
// \ID_Branch_AND|PCSrc_ID~combout  = (\ID_Control|Equal0~0_combout  & \ID_Comparator|Equal0~20_combout )

	.dataa(\ID_Control|Equal0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\ID_Comparator|Equal0~20_combout ),
	.cin(gnd),
	.combout(\ID_Branch_AND|PCSrc_ID~combout ),
	.cout());
// synopsys translate_off
defparam \ID_Branch_AND|PCSrc_ID .lut_mask = 16'hAA00;
defparam \ID_Branch_AND|PCSrc_ID .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N0
cycloneive_lcell_comb \IF_PC_Mux|Next_PC_IF[0]~0 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[0]~0_combout  = (!\ID_Control|Decoder0~1_combout  & ((\ID_Branch_AND|PCSrc_ID~combout  & (\IF_ID_Pipeline_Stage|PC_Plus_4_ID [0])) # (!\ID_Branch_AND|PCSrc_ID~combout  & ((\IF_PC_Reg|PC_IF [0])))))

	.dataa(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [0]),
	.datab(\ID_Control|Decoder0~1_combout ),
	.datac(\IF_PC_Reg|PC_IF [0]),
	.datad(\ID_Branch_AND|PCSrc_ID~combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[0]~0 .lut_mask = 16'h2230;
defparam \IF_PC_Mux|Next_PC_IF[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y37_N1
dffeas \IF_PC_Reg|PC_IF[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\IF_PC_Mux|Next_PC_IF[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_PC_Reg|PC_IF [0]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_PC_Reg|PC_IF[0] .is_wysiwyg = "true";
defparam \IF_PC_Reg|PC_IF[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N4
cycloneive_lcell_comb \IF_Flush_mux|Instruction_IF[27]~46 (
// Equation(s):
// \IF_Flush_mux|Instruction_IF[27]~46_combout  = (\IF_Flush_mux|Instruction_IF[27]~45_combout  & (!\IF_PC_Reg|PC_IF [0] & (\IF_Flush_mux|Instruction_IF[0]~0_combout  & !\ID_Branch_AND|PCSrc_ID~combout )))

	.dataa(\IF_Flush_mux|Instruction_IF[27]~45_combout ),
	.datab(\IF_PC_Reg|PC_IF [0]),
	.datac(\IF_Flush_mux|Instruction_IF[0]~0_combout ),
	.datad(\ID_Branch_AND|PCSrc_ID~combout ),
	.cin(gnd),
	.combout(\IF_Flush_mux|Instruction_IF[27]~46_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Flush_mux|Instruction_IF[27]~46 .lut_mask = 16'h0020;
defparam \IF_Flush_mux|Instruction_IF[27]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N25
dffeas \IF_ID_Pipeline_Stage|Instruction_ID[27] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IF_Flush_mux|Instruction_IF[27]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_ID_Pipeline_Stage|Instruction_ID [27]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|Instruction_ID[27] .is_wysiwyg = "true";
defparam \IF_ID_Pipeline_Stage|Instruction_ID[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N8
cycloneive_lcell_comb \ID_Control|Decoder0~1 (
// Equation(s):
// \ID_Control|Decoder0~1_combout  = (!\IF_ID_Pipeline_Stage|Instruction_ID [29] & (\IF_ID_Pipeline_Stage|Instruction_ID [27] & (!\IF_ID_Pipeline_Stage|Instruction_ID [31] & \ID_Control|Decoder0~0_combout )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [29]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [27]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [31]),
	.datad(\ID_Control|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\ID_Control|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Control|Decoder0~1 .lut_mask = 16'h0400;
defparam \ID_Control|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N10
cycloneive_lcell_comb \ID_PC_Add|Add0~4 (
// Equation(s):
// \ID_PC_Add|Add0~4_combout  = (\ID_Control|Equal0~0_combout  & ((\ID_Comparator|Equal0~20_combout  & ((\ID_PC_Add|Branch_Dest_ID[4]~4_combout ))) # (!\ID_Comparator|Equal0~20_combout  & (\IF_PC_Add|PC_Plus_4_IF[4]~4_combout )))) # 
// (!\ID_Control|Equal0~0_combout  & (\IF_PC_Add|PC_Plus_4_IF[4]~4_combout ))

	.dataa(\IF_PC_Add|PC_Plus_4_IF[4]~4_combout ),
	.datab(\ID_PC_Add|Branch_Dest_ID[4]~4_combout ),
	.datac(\ID_Control|Equal0~0_combout ),
	.datad(\ID_Comparator|Equal0~20_combout ),
	.cin(gnd),
	.combout(\ID_PC_Add|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ID_PC_Add|Add0~4 .lut_mask = 16'hCAAA;
defparam \ID_PC_Add|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N12
cycloneive_lcell_comb \ID_PC_Add|Add0~5 (
// Equation(s):
// \ID_PC_Add|Add0~5_combout  = (\ID_Control|Decoder0~1_combout  & (\IF_ID_Pipeline_Stage|Instruction_ID [2])) # (!\ID_Control|Decoder0~1_combout  & ((\ID_PC_Add|Add0~4_combout )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [2]),
	.datab(\ID_Control|Decoder0~1_combout ),
	.datac(gnd),
	.datad(\ID_PC_Add|Add0~4_combout ),
	.cin(gnd),
	.combout(\ID_PC_Add|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \ID_PC_Add|Add0~5 .lut_mask = 16'hBB88;
defparam \ID_PC_Add|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y40_N13
dffeas \IF_PC_Reg|PC_IF[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_PC_Add|Add0~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_PC_Reg|PC_IF [4]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_PC_Reg|PC_IF[4] .is_wysiwyg = "true";
defparam \IF_PC_Reg|PC_IF[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N14
cycloneive_lcell_comb \IF_Flush_mux|Instruction_IF[3]~14 (
// Equation(s):
// \IF_Flush_mux|Instruction_IF[3]~14_combout  = (\IF_Instruction_Memory|memory~3_combout  & (\IF_PC_Reg|PC_IF [4] & (\IF_Flush_mux|Instruction_IF[25]~13_combout  & \IF_Flush_mux|Instruction_IF[0]~1_combout )))

	.dataa(\IF_Instruction_Memory|memory~3_combout ),
	.datab(\IF_PC_Reg|PC_IF [4]),
	.datac(\IF_Flush_mux|Instruction_IF[25]~13_combout ),
	.datad(\IF_Flush_mux|Instruction_IF[0]~1_combout ),
	.cin(gnd),
	.combout(\IF_Flush_mux|Instruction_IF[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Flush_mux|Instruction_IF[3]~14 .lut_mask = 16'h8000;
defparam \IF_Flush_mux|Instruction_IF[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N15
dffeas \IF_ID_Pipeline_Stage|Instruction_ID[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\IF_Flush_mux|Instruction_IF[3]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_ID_Pipeline_Stage|Instruction_ID [7]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|Instruction_ID[7] .is_wysiwyg = "true";
defparam \IF_ID_Pipeline_Stage|Instruction_ID[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N22
cycloneive_lcell_comb \ID_PC_Add|Add0~6 (
// Equation(s):
// \ID_PC_Add|Add0~6_combout  = (\ID_Control|Equal0~0_combout  & ((\ID_Comparator|Equal0~20_combout  & (\ID_PC_Add|Branch_Dest_ID[5]~6_combout )) # (!\ID_Comparator|Equal0~20_combout  & ((\IF_PC_Add|PC_Plus_4_IF[5]~6_combout ))))) # 
// (!\ID_Control|Equal0~0_combout  & (((\IF_PC_Add|PC_Plus_4_IF[5]~6_combout ))))

	.dataa(\ID_PC_Add|Branch_Dest_ID[5]~6_combout ),
	.datab(\ID_Control|Equal0~0_combout ),
	.datac(\IF_PC_Add|PC_Plus_4_IF[5]~6_combout ),
	.datad(\ID_Comparator|Equal0~20_combout ),
	.cin(gnd),
	.combout(\ID_PC_Add|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \ID_PC_Add|Add0~6 .lut_mask = 16'hB8F0;
defparam \ID_PC_Add|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N4
cycloneive_lcell_comb \ID_PC_Add|Add0~7 (
// Equation(s):
// \ID_PC_Add|Add0~7_combout  = (\ID_Control|Decoder0~1_combout  & (\IF_ID_Pipeline_Stage|Instruction_ID [7])) # (!\ID_Control|Decoder0~1_combout  & ((\ID_PC_Add|Add0~6_combout )))

	.dataa(gnd),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [7]),
	.datac(\ID_PC_Add|Add0~6_combout ),
	.datad(\ID_Control|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\ID_PC_Add|Add0~7_combout ),
	.cout());
// synopsys translate_off
defparam \ID_PC_Add|Add0~7 .lut_mask = 16'hCCF0;
defparam \ID_PC_Add|Add0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N5
dffeas \IF_PC_Reg|PC_IF[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_PC_Add|Add0~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_PC_Reg|PC_IF [5]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_PC_Reg|PC_IF[5] .is_wysiwyg = "true";
defparam \IF_PC_Reg|PC_IF[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N20
cycloneive_lcell_comb \IF_Flush_mux|Instruction_IF[0]~3 (
// Equation(s):
// \IF_Flush_mux|Instruction_IF[0]~3_combout  = (\IF_PC_Reg|PC_IF [6] & (\IF_PC_Reg|PC_IF [7] & ((!\IF_PC_Reg|PC_IF [3]) # (!\IF_PC_Reg|PC_IF [2])))) # (!\IF_PC_Reg|PC_IF [6] & (\IF_PC_Reg|PC_IF [2] & (\IF_PC_Reg|PC_IF [3])))

	.dataa(\IF_PC_Reg|PC_IF [2]),
	.datab(\IF_PC_Reg|PC_IF [3]),
	.datac(\IF_PC_Reg|PC_IF [6]),
	.datad(\IF_PC_Reg|PC_IF [7]),
	.cin(gnd),
	.combout(\IF_Flush_mux|Instruction_IF[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Flush_mux|Instruction_IF[0]~3 .lut_mask = 16'h7808;
defparam \IF_Flush_mux|Instruction_IF[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N26
cycloneive_lcell_comb \IF_Flush_mux|Instruction_IF[0]~4 (
// Equation(s):
// \IF_Flush_mux|Instruction_IF[0]~4_combout  = (\IF_Flush_mux|Instruction_IF[0]~2_combout  & (!\IF_PC_Reg|PC_IF [5] & (\IF_PC_Reg|PC_IF [4] & \IF_Flush_mux|Instruction_IF[0]~3_combout ))) # (!\IF_Flush_mux|Instruction_IF[0]~2_combout  & (!\IF_PC_Reg|PC_IF 
// [4] & (\IF_PC_Reg|PC_IF [5] $ (\IF_Flush_mux|Instruction_IF[0]~3_combout ))))

	.dataa(\IF_Flush_mux|Instruction_IF[0]~2_combout ),
	.datab(\IF_PC_Reg|PC_IF [5]),
	.datac(\IF_PC_Reg|PC_IF [4]),
	.datad(\IF_Flush_mux|Instruction_IF[0]~3_combout ),
	.cin(gnd),
	.combout(\IF_Flush_mux|Instruction_IF[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Flush_mux|Instruction_IF[0]~4 .lut_mask = 16'h2104;
defparam \IF_Flush_mux|Instruction_IF[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N4
cycloneive_lcell_comb \IF_Flush_mux|Instruction_IF[0]~5 (
// Equation(s):
// \IF_Flush_mux|Instruction_IF[0]~5_combout  = (\IF_Flush_mux|Instruction_IF[0]~4_combout  & (!\IF_PC_Reg|PC_IF [0] & \IF_Flush_mux|Instruction_IF[0]~1_combout ))

	.dataa(\IF_Flush_mux|Instruction_IF[0]~4_combout ),
	.datab(\IF_PC_Reg|PC_IF [0]),
	.datac(gnd),
	.datad(\IF_Flush_mux|Instruction_IF[0]~1_combout ),
	.cin(gnd),
	.combout(\IF_Flush_mux|Instruction_IF[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Flush_mux|Instruction_IF[0]~5 .lut_mask = 16'h2200;
defparam \IF_Flush_mux|Instruction_IF[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N20
cycloneive_lcell_comb \IF_PC_Add|PC_Plus_4_IF[11]~18 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[11]~18_combout  = (\IF_PC_Reg|PC_IF [11] & (!\IF_PC_Add|PC_Plus_4_IF[10]~17 )) # (!\IF_PC_Reg|PC_IF [11] & ((\IF_PC_Add|PC_Plus_4_IF[10]~17 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[11]~19  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[10]~17 ) # (!\IF_PC_Reg|PC_IF [11]))

	.dataa(\IF_PC_Reg|PC_IF [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[10]~17 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[11]~18_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[11]~19 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[11]~18 .lut_mask = 16'h5A5F;
defparam \IF_PC_Add|PC_Plus_4_IF[11]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N20
cycloneive_lcell_comb \ID_PC_Add|Add0~18 (
// Equation(s):
// \ID_PC_Add|Add0~18_combout  = (\ID_Control|Equal0~0_combout  & ((\ID_Comparator|Equal0~20_combout  & (\ID_PC_Add|Branch_Dest_ID[11]~18_combout )) # (!\ID_Comparator|Equal0~20_combout  & ((\IF_PC_Add|PC_Plus_4_IF[11]~18_combout ))))) # 
// (!\ID_Control|Equal0~0_combout  & (((\IF_PC_Add|PC_Plus_4_IF[11]~18_combout ))))

	.dataa(\ID_PC_Add|Branch_Dest_ID[11]~18_combout ),
	.datab(\ID_Control|Equal0~0_combout ),
	.datac(\IF_PC_Add|PC_Plus_4_IF[11]~18_combout ),
	.datad(\ID_Comparator|Equal0~20_combout ),
	.cin(gnd),
	.combout(\ID_PC_Add|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \ID_PC_Add|Add0~18 .lut_mask = 16'hB8F0;
defparam \ID_PC_Add|Add0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N14
cycloneive_lcell_comb \ID_PC_Add|Add0~19 (
// Equation(s):
// \ID_PC_Add|Add0~19_combout  = (\ID_Control|Decoder0~1_combout  & (\IF_ID_Pipeline_Stage|Instruction_ID [10])) # (!\ID_Control|Decoder0~1_combout  & ((\ID_PC_Add|Add0~18_combout )))

	.dataa(\ID_Control|Decoder0~1_combout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [10]),
	.datac(gnd),
	.datad(\ID_PC_Add|Add0~18_combout ),
	.cin(gnd),
	.combout(\ID_PC_Add|Add0~19_combout ),
	.cout());
// synopsys translate_off
defparam \ID_PC_Add|Add0~19 .lut_mask = 16'hDD88;
defparam \ID_PC_Add|Add0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N19
dffeas \IF_PC_Reg|PC_IF[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_PC_Add|Add0~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_PC_Reg|PC_IF [12]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_PC_Reg|PC_IF[12] .is_wysiwyg = "true";
defparam \IF_PC_Reg|PC_IF[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N22
cycloneive_lcell_comb \IF_PC_Add|PC_Plus_4_IF[12]~20 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[12]~20_combout  = (\IF_PC_Reg|PC_IF [12] & (\IF_PC_Add|PC_Plus_4_IF[11]~19  $ (GND))) # (!\IF_PC_Reg|PC_IF [12] & (!\IF_PC_Add|PC_Plus_4_IF[11]~19  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[12]~21  = CARRY((\IF_PC_Reg|PC_IF [12] & !\IF_PC_Add|PC_Plus_4_IF[11]~19 ))

	.dataa(gnd),
	.datab(\IF_PC_Reg|PC_IF [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[11]~19 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[12]~20_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[12]~21 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[12]~20 .lut_mask = 16'hC30C;
defparam \IF_PC_Add|PC_Plus_4_IF[12]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y40_N23
dffeas \IF_ID_Pipeline_Stage|PC_Plus_4_ID[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\IF_PC_Add|PC_Plus_4_IF[12]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [12]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[12] .is_wysiwyg = "true";
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y40_N21
dffeas \IF_ID_Pipeline_Stage|PC_Plus_4_ID[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\IF_PC_Add|PC_Plus_4_IF[11]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [11]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[11] .is_wysiwyg = "true";
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y40_N19
dffeas \IF_ID_Pipeline_Stage|PC_Plus_4_ID[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\IF_PC_Add|PC_Plus_4_IF[10]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [10]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[10] .is_wysiwyg = "true";
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N22
cycloneive_lcell_comb \ID_PC_Add|Branch_Dest_ID[12]~20 (
// Equation(s):
// \ID_PC_Add|Branch_Dest_ID[12]~20_combout  = ((\IF_ID_Pipeline_Stage|Instruction_ID [10] $ (\IF_ID_Pipeline_Stage|PC_Plus_4_ID [12] $ (!\ID_PC_Add|Branch_Dest_ID[11]~19 )))) # (GND)
// \ID_PC_Add|Branch_Dest_ID[12]~21  = CARRY((\IF_ID_Pipeline_Stage|Instruction_ID [10] & ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [12]) # (!\ID_PC_Add|Branch_Dest_ID[11]~19 ))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [10] & (\IF_ID_Pipeline_Stage|PC_Plus_4_ID 
// [12] & !\ID_PC_Add|Branch_Dest_ID[11]~19 )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [10]),
	.datab(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ID_PC_Add|Branch_Dest_ID[11]~19 ),
	.combout(\ID_PC_Add|Branch_Dest_ID[12]~20_combout ),
	.cout(\ID_PC_Add|Branch_Dest_ID[12]~21 ));
// synopsys translate_off
defparam \ID_PC_Add|Branch_Dest_ID[12]~20 .lut_mask = 16'h698E;
defparam \ID_PC_Add|Branch_Dest_ID[12]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N0
cycloneive_lcell_comb \ID_PC_Add|Add0~20 (
// Equation(s):
// \ID_PC_Add|Add0~20_combout  = (\ID_Comparator|Equal0~20_combout  & ((\ID_Control|Equal0~0_combout  & (\ID_PC_Add|Branch_Dest_ID[12]~20_combout )) # (!\ID_Control|Equal0~0_combout  & ((\IF_PC_Add|PC_Plus_4_IF[12]~20_combout ))))) # 
// (!\ID_Comparator|Equal0~20_combout  & (((\IF_PC_Add|PC_Plus_4_IF[12]~20_combout ))))

	.dataa(\ID_Comparator|Equal0~20_combout ),
	.datab(\ID_Control|Equal0~0_combout ),
	.datac(\ID_PC_Add|Branch_Dest_ID[12]~20_combout ),
	.datad(\IF_PC_Add|PC_Plus_4_IF[12]~20_combout ),
	.cin(gnd),
	.combout(\ID_PC_Add|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \ID_PC_Add|Add0~20 .lut_mask = 16'hF780;
defparam \ID_PC_Add|Add0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N18
cycloneive_lcell_comb \ID_PC_Add|Add0~21 (
// Equation(s):
// \ID_PC_Add|Add0~21_combout  = (\ID_Control|Decoder0~1_combout  & (\IF_ID_Pipeline_Stage|Instruction_ID [10])) # (!\ID_Control|Decoder0~1_combout  & ((\ID_PC_Add|Add0~20_combout )))

	.dataa(\ID_Control|Decoder0~1_combout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [10]),
	.datac(gnd),
	.datad(\ID_PC_Add|Add0~20_combout ),
	.cin(gnd),
	.combout(\ID_PC_Add|Add0~21_combout ),
	.cout());
// synopsys translate_off
defparam \ID_PC_Add|Add0~21 .lut_mask = 16'hDD88;
defparam \ID_PC_Add|Add0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N24
cycloneive_lcell_comb \IF_PC_Add|PC_Plus_4_IF[13]~22 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[13]~22_combout  = (\IF_PC_Reg|PC_IF [13] & (!\IF_PC_Add|PC_Plus_4_IF[12]~21 )) # (!\IF_PC_Reg|PC_IF [13] & ((\IF_PC_Add|PC_Plus_4_IF[12]~21 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[13]~23  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[12]~21 ) # (!\IF_PC_Reg|PC_IF [13]))

	.dataa(\IF_PC_Reg|PC_IF [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[12]~21 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[13]~22_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[13]~23 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[13]~22 .lut_mask = 16'h5A5F;
defparam \IF_PC_Add|PC_Plus_4_IF[13]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N2
cycloneive_lcell_comb \ID_PC_Add|Add0~22 (
// Equation(s):
// \ID_PC_Add|Add0~22_combout  = (\ID_Control|Equal0~0_combout  & ((\ID_Comparator|Equal0~20_combout  & (\ID_PC_Add|Branch_Dest_ID[13]~22_combout )) # (!\ID_Comparator|Equal0~20_combout  & ((\IF_PC_Add|PC_Plus_4_IF[13]~22_combout ))))) # 
// (!\ID_Control|Equal0~0_combout  & (((\IF_PC_Add|PC_Plus_4_IF[13]~22_combout ))))

	.dataa(\ID_PC_Add|Branch_Dest_ID[13]~22_combout ),
	.datab(\IF_PC_Add|PC_Plus_4_IF[13]~22_combout ),
	.datac(\ID_Control|Equal0~0_combout ),
	.datad(\ID_Comparator|Equal0~20_combout ),
	.cin(gnd),
	.combout(\ID_PC_Add|Add0~22_combout ),
	.cout());
// synopsys translate_off
defparam \ID_PC_Add|Add0~22 .lut_mask = 16'hACCC;
defparam \ID_PC_Add|Add0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N12
cycloneive_lcell_comb \ID_PC_Add|Add0~23 (
// Equation(s):
// \ID_PC_Add|Add0~23_combout  = (\ID_Control|Decoder0~1_combout  & (\IF_ID_Pipeline_Stage|Instruction_ID [11])) # (!\ID_Control|Decoder0~1_combout  & ((\ID_PC_Add|Add0~22_combout )))

	.dataa(gnd),
	.datab(\ID_Control|Decoder0~1_combout ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [11]),
	.datad(\ID_PC_Add|Add0~22_combout ),
	.cin(gnd),
	.combout(\ID_PC_Add|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \ID_PC_Add|Add0~23 .lut_mask = 16'hF3C0;
defparam \ID_PC_Add|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N26
cycloneive_lcell_comb \IF_PC_Add|PC_Plus_4_IF[14]~24 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[14]~24_combout  = (\IF_PC_Reg|PC_IF [14] & (\IF_PC_Add|PC_Plus_4_IF[13]~23  $ (GND))) # (!\IF_PC_Reg|PC_IF [14] & (!\IF_PC_Add|PC_Plus_4_IF[13]~23  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[14]~25  = CARRY((\IF_PC_Reg|PC_IF [14] & !\IF_PC_Add|PC_Plus_4_IF[13]~23 ))

	.dataa(\IF_PC_Reg|PC_IF [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[13]~23 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[14]~24_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[14]~25 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[14]~24 .lut_mask = 16'hA50A;
defparam \IF_PC_Add|PC_Plus_4_IF[14]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y40_N25
dffeas \IF_ID_Pipeline_Stage|PC_Plus_4_ID[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\IF_PC_Add|PC_Plus_4_IF[13]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [13]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[13] .is_wysiwyg = "true";
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N26
cycloneive_lcell_comb \ID_PC_Add|Branch_Dest_ID[14]~24 (
// Equation(s):
// \ID_PC_Add|Branch_Dest_ID[14]~24_combout  = ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [14] $ (\IF_ID_Pipeline_Stage|Instruction_ID [12] $ (!\ID_PC_Add|Branch_Dest_ID[13]~23 )))) # (GND)
// \ID_PC_Add|Branch_Dest_ID[14]~25  = CARRY((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [14] & ((\IF_ID_Pipeline_Stage|Instruction_ID [12]) # (!\ID_PC_Add|Branch_Dest_ID[13]~23 ))) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [14] & (\IF_ID_Pipeline_Stage|Instruction_ID 
// [12] & !\ID_PC_Add|Branch_Dest_ID[13]~23 )))

	.dataa(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [14]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ID_PC_Add|Branch_Dest_ID[13]~23 ),
	.combout(\ID_PC_Add|Branch_Dest_ID[14]~24_combout ),
	.cout(\ID_PC_Add|Branch_Dest_ID[14]~25 ));
// synopsys translate_off
defparam \ID_PC_Add|Branch_Dest_ID[14]~24 .lut_mask = 16'h698E;
defparam \ID_PC_Add|Branch_Dest_ID[14]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N6
cycloneive_lcell_comb \ID_PC_Add|Add0~24 (
// Equation(s):
// \ID_PC_Add|Add0~24_combout  = (\ID_Control|Equal0~0_combout  & ((\ID_Comparator|Equal0~20_combout  & ((\ID_PC_Add|Branch_Dest_ID[14]~24_combout ))) # (!\ID_Comparator|Equal0~20_combout  & (\IF_PC_Add|PC_Plus_4_IF[14]~24_combout )))) # 
// (!\ID_Control|Equal0~0_combout  & (\IF_PC_Add|PC_Plus_4_IF[14]~24_combout ))

	.dataa(\ID_Control|Equal0~0_combout ),
	.datab(\IF_PC_Add|PC_Plus_4_IF[14]~24_combout ),
	.datac(\ID_PC_Add|Branch_Dest_ID[14]~24_combout ),
	.datad(\ID_Comparator|Equal0~20_combout ),
	.cin(gnd),
	.combout(\ID_PC_Add|Add0~24_combout ),
	.cout());
// synopsys translate_off
defparam \ID_PC_Add|Add0~24 .lut_mask = 16'hE4CC;
defparam \ID_PC_Add|Add0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N24
cycloneive_lcell_comb \ID_PC_Add|Add0~25 (
// Equation(s):
// \ID_PC_Add|Add0~25_combout  = (\ID_Control|Decoder0~1_combout  & (\IF_ID_Pipeline_Stage|Instruction_ID [12])) # (!\ID_Control|Decoder0~1_combout  & ((\ID_PC_Add|Add0~24_combout )))

	.dataa(gnd),
	.datab(\ID_Control|Decoder0~1_combout ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [12]),
	.datad(\ID_PC_Add|Add0~24_combout ),
	.cin(gnd),
	.combout(\ID_PC_Add|Add0~25_combout ),
	.cout());
// synopsys translate_off
defparam \ID_PC_Add|Add0~25 .lut_mask = 16'hF3C0;
defparam \ID_PC_Add|Add0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N28
cycloneive_lcell_comb \IF_PC_Add|PC_Plus_4_IF[15]~26 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[15]~26_combout  = (\IF_PC_Reg|PC_IF [15] & (!\IF_PC_Add|PC_Plus_4_IF[14]~25 )) # (!\IF_PC_Reg|PC_IF [15] & ((\IF_PC_Add|PC_Plus_4_IF[14]~25 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[15]~27  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[14]~25 ) # (!\IF_PC_Reg|PC_IF [15]))

	.dataa(\IF_PC_Reg|PC_IF [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[14]~25 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[15]~26_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[15]~27 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[15]~26 .lut_mask = 16'h5A5F;
defparam \IF_PC_Add|PC_Plus_4_IF[15]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y40_N29
dffeas \IF_ID_Pipeline_Stage|PC_Plus_4_ID[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\IF_PC_Add|PC_Plus_4_IF[15]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [15]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[15] .is_wysiwyg = "true";
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N28
cycloneive_lcell_comb \ID_PC_Add|Branch_Dest_ID[15]~26 (
// Equation(s):
// \ID_PC_Add|Branch_Dest_ID[15]~26_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [13] & ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [15] & (\ID_PC_Add|Branch_Dest_ID[14]~25  & VCC)) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [15] & 
// (!\ID_PC_Add|Branch_Dest_ID[14]~25 )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [13] & ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [15] & (!\ID_PC_Add|Branch_Dest_ID[14]~25 )) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [15] & ((\ID_PC_Add|Branch_Dest_ID[14]~25 ) # 
// (GND)))))
// \ID_PC_Add|Branch_Dest_ID[15]~27  = CARRY((\IF_ID_Pipeline_Stage|Instruction_ID [13] & (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [15] & !\ID_PC_Add|Branch_Dest_ID[14]~25 )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [13] & ((!\ID_PC_Add|Branch_Dest_ID[14]~25 ) # 
// (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [15]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [13]),
	.datab(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ID_PC_Add|Branch_Dest_ID[14]~25 ),
	.combout(\ID_PC_Add|Branch_Dest_ID[15]~26_combout ),
	.cout(\ID_PC_Add|Branch_Dest_ID[15]~27 ));
// synopsys translate_off
defparam \ID_PC_Add|Branch_Dest_ID[15]~26 .lut_mask = 16'h9617;
defparam \ID_PC_Add|Branch_Dest_ID[15]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N14
cycloneive_lcell_comb \ID_PC_Add|Add0~26 (
// Equation(s):
// \ID_PC_Add|Add0~26_combout  = (\ID_Control|Equal0~0_combout  & ((\ID_Comparator|Equal0~20_combout  & ((\ID_PC_Add|Branch_Dest_ID[15]~26_combout ))) # (!\ID_Comparator|Equal0~20_combout  & (\IF_PC_Add|PC_Plus_4_IF[15]~26_combout )))) # 
// (!\ID_Control|Equal0~0_combout  & (\IF_PC_Add|PC_Plus_4_IF[15]~26_combout ))

	.dataa(\IF_PC_Add|PC_Plus_4_IF[15]~26_combout ),
	.datab(\ID_PC_Add|Branch_Dest_ID[15]~26_combout ),
	.datac(\ID_Control|Equal0~0_combout ),
	.datad(\ID_Comparator|Equal0~20_combout ),
	.cin(gnd),
	.combout(\ID_PC_Add|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \ID_PC_Add|Add0~26 .lut_mask = 16'hCAAA;
defparam \ID_PC_Add|Add0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N16
cycloneive_lcell_comb \ID_PC_Add|Add0~27 (
// Equation(s):
// \ID_PC_Add|Add0~27_combout  = (\ID_Control|Decoder0~1_combout  & (\IF_ID_Pipeline_Stage|Instruction_ID [13])) # (!\ID_Control|Decoder0~1_combout  & ((\ID_PC_Add|Add0~26_combout )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [13]),
	.datab(\ID_Control|Decoder0~1_combout ),
	.datac(\ID_PC_Add|Add0~26_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID_PC_Add|Add0~27_combout ),
	.cout());
// synopsys translate_off
defparam \ID_PC_Add|Add0~27 .lut_mask = 16'hB8B8;
defparam \ID_PC_Add|Add0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N30
cycloneive_lcell_comb \IF_PC_Add|PC_Plus_4_IF[16]~28 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[16]~28_combout  = (\IF_PC_Reg|PC_IF [16] & (\IF_PC_Add|PC_Plus_4_IF[15]~27  $ (GND))) # (!\IF_PC_Reg|PC_IF [16] & (!\IF_PC_Add|PC_Plus_4_IF[15]~27  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[16]~29  = CARRY((\IF_PC_Reg|PC_IF [16] & !\IF_PC_Add|PC_Plus_4_IF[15]~27 ))

	.dataa(\IF_PC_Reg|PC_IF [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[15]~27 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[16]~28_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[16]~29 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[16]~28 .lut_mask = 16'hA50A;
defparam \IF_PC_Add|PC_Plus_4_IF[16]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y40_N31
dffeas \IF_ID_Pipeline_Stage|PC_Plus_4_ID[16] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\IF_PC_Add|PC_Plus_4_IF[16]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [16]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[16] .is_wysiwyg = "true";
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N30
cycloneive_lcell_comb \ID_PC_Add|Branch_Dest_ID[16]~28 (
// Equation(s):
// \ID_PC_Add|Branch_Dest_ID[16]~28_combout  = ((\IF_ID_Pipeline_Stage|Instruction_ID [14] $ (\IF_ID_Pipeline_Stage|PC_Plus_4_ID [16] $ (!\ID_PC_Add|Branch_Dest_ID[15]~27 )))) # (GND)
// \ID_PC_Add|Branch_Dest_ID[16]~29  = CARRY((\IF_ID_Pipeline_Stage|Instruction_ID [14] & ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [16]) # (!\ID_PC_Add|Branch_Dest_ID[15]~27 ))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [14] & (\IF_ID_Pipeline_Stage|PC_Plus_4_ID 
// [16] & !\ID_PC_Add|Branch_Dest_ID[15]~27 )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [14]),
	.datab(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ID_PC_Add|Branch_Dest_ID[15]~27 ),
	.combout(\ID_PC_Add|Branch_Dest_ID[16]~28_combout ),
	.cout(\ID_PC_Add|Branch_Dest_ID[16]~29 ));
// synopsys translate_off
defparam \ID_PC_Add|Branch_Dest_ID[16]~28 .lut_mask = 16'h698E;
defparam \ID_PC_Add|Branch_Dest_ID[16]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N26
cycloneive_lcell_comb \ID_PC_Add|Add0~28 (
// Equation(s):
// \ID_PC_Add|Add0~28_combout  = (\ID_Comparator|Equal0~20_combout  & ((\ID_Control|Equal0~0_combout  & ((\ID_PC_Add|Branch_Dest_ID[16]~28_combout ))) # (!\ID_Control|Equal0~0_combout  & (\IF_PC_Add|PC_Plus_4_IF[16]~28_combout )))) # 
// (!\ID_Comparator|Equal0~20_combout  & (\IF_PC_Add|PC_Plus_4_IF[16]~28_combout ))

	.dataa(\IF_PC_Add|PC_Plus_4_IF[16]~28_combout ),
	.datab(\ID_PC_Add|Branch_Dest_ID[16]~28_combout ),
	.datac(\ID_Comparator|Equal0~20_combout ),
	.datad(\ID_Control|Equal0~0_combout ),
	.cin(gnd),
	.combout(\ID_PC_Add|Add0~28_combout ),
	.cout());
// synopsys translate_off
defparam \ID_PC_Add|Add0~28 .lut_mask = 16'hCAAA;
defparam \ID_PC_Add|Add0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N4
cycloneive_lcell_comb \ID_PC_Add|Add0~29 (
// Equation(s):
// \ID_PC_Add|Add0~29_combout  = (\ID_Control|Decoder0~1_combout  & ((\IF_ID_Pipeline_Stage|Instruction_ID [14]))) # (!\ID_Control|Decoder0~1_combout  & (\ID_PC_Add|Add0~28_combout ))

	.dataa(\ID_PC_Add|Add0~28_combout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [14]),
	.datac(gnd),
	.datad(\ID_Control|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\ID_PC_Add|Add0~29_combout ),
	.cout());
// synopsys translate_off
defparam \ID_PC_Add|Add0~29 .lut_mask = 16'hCCAA;
defparam \ID_PC_Add|Add0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N0
cycloneive_lcell_comb \IF_PC_Add|PC_Plus_4_IF[17]~30 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[17]~30_combout  = (\IF_PC_Reg|PC_IF [17] & (!\IF_PC_Add|PC_Plus_4_IF[16]~29 )) # (!\IF_PC_Reg|PC_IF [17] & ((\IF_PC_Add|PC_Plus_4_IF[16]~29 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[17]~31  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[16]~29 ) # (!\IF_PC_Reg|PC_IF [17]))

	.dataa(\IF_PC_Reg|PC_IF [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[16]~29 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[17]~30_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[17]~31 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[17]~30 .lut_mask = 16'h5A5F;
defparam \IF_PC_Add|PC_Plus_4_IF[17]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N16
cycloneive_lcell_comb \ID_PC_Add|Add0~30 (
// Equation(s):
// \ID_PC_Add|Add0~30_combout  = (\ID_Control|Equal0~0_combout  & ((\ID_Comparator|Equal0~20_combout  & (\ID_PC_Add|Branch_Dest_ID[17]~30_combout )) # (!\ID_Comparator|Equal0~20_combout  & ((\IF_PC_Add|PC_Plus_4_IF[17]~30_combout ))))) # 
// (!\ID_Control|Equal0~0_combout  & (((\IF_PC_Add|PC_Plus_4_IF[17]~30_combout ))))

	.dataa(\ID_PC_Add|Branch_Dest_ID[17]~30_combout ),
	.datab(\ID_Control|Equal0~0_combout ),
	.datac(\IF_PC_Add|PC_Plus_4_IF[17]~30_combout ),
	.datad(\ID_Comparator|Equal0~20_combout ),
	.cin(gnd),
	.combout(\ID_PC_Add|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \ID_PC_Add|Add0~30 .lut_mask = 16'hB8F0;
defparam \ID_PC_Add|Add0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N30
cycloneive_lcell_comb \ID_PC_Add|Add0~31 (
// Equation(s):
// \ID_PC_Add|Add0~31_combout  = (\ID_Control|Decoder0~1_combout  & (\IF_ID_Pipeline_Stage|Instruction_ID [15])) # (!\ID_Control|Decoder0~1_combout  & ((\ID_PC_Add|Add0~30_combout )))

	.dataa(gnd),
	.datab(\ID_Control|Decoder0~1_combout ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [15]),
	.datad(\ID_PC_Add|Add0~30_combout ),
	.cin(gnd),
	.combout(\ID_PC_Add|Add0~31_combout ),
	.cout());
// synopsys translate_off
defparam \ID_PC_Add|Add0~31 .lut_mask = 16'hF3C0;
defparam \ID_PC_Add|Add0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N29
dffeas \IF_PC_Reg|PC_IF[18] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_PC_Add|Add0~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_PC_Reg|PC_IF [18]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_PC_Reg|PC_IF[18] .is_wysiwyg = "true";
defparam \IF_PC_Reg|PC_IF[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N2
cycloneive_lcell_comb \IF_PC_Add|PC_Plus_4_IF[18]~32 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[18]~32_combout  = (\IF_PC_Reg|PC_IF [18] & (\IF_PC_Add|PC_Plus_4_IF[17]~31  $ (GND))) # (!\IF_PC_Reg|PC_IF [18] & (!\IF_PC_Add|PC_Plus_4_IF[17]~31  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[18]~33  = CARRY((\IF_PC_Reg|PC_IF [18] & !\IF_PC_Add|PC_Plus_4_IF[17]~31 ))

	.dataa(gnd),
	.datab(\IF_PC_Reg|PC_IF [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[17]~31 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[18]~32_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[18]~33 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[18]~32 .lut_mask = 16'hC30C;
defparam \IF_PC_Add|PC_Plus_4_IF[18]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N30
cycloneive_lcell_comb \IF_ID_Pipeline_Stage|PC_Plus_4_ID[18]~feeder (
// Equation(s):
// \IF_ID_Pipeline_Stage|PC_Plus_4_ID[18]~feeder_combout  = \IF_PC_Add|PC_Plus_4_IF[18]~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IF_PC_Add|PC_Plus_4_IF[18]~32_combout ),
	.cin(gnd),
	.combout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[18]~feeder .lut_mask = 16'hFF00;
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y39_N31
dffeas \IF_ID_Pipeline_Stage|PC_Plus_4_ID[18] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\IF_ID_Pipeline_Stage|PC_Plus_4_ID[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [18]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[18] .is_wysiwyg = "true";
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y39_N25
dffeas \IF_ID_Pipeline_Stage|PC_Plus_4_ID[17] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IF_PC_Add|PC_Plus_4_IF[17]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [17]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[17] .is_wysiwyg = "true";
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N2
cycloneive_lcell_comb \ID_PC_Add|Branch_Dest_ID[18]~32 (
// Equation(s):
// \ID_PC_Add|Branch_Dest_ID[18]~32_combout  = ((\IF_ID_Pipeline_Stage|Instruction_ID [15] $ (\IF_ID_Pipeline_Stage|PC_Plus_4_ID [18] $ (!\ID_PC_Add|Branch_Dest_ID[17]~31 )))) # (GND)
// \ID_PC_Add|Branch_Dest_ID[18]~33  = CARRY((\IF_ID_Pipeline_Stage|Instruction_ID [15] & ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [18]) # (!\ID_PC_Add|Branch_Dest_ID[17]~31 ))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [15] & (\IF_ID_Pipeline_Stage|PC_Plus_4_ID 
// [18] & !\ID_PC_Add|Branch_Dest_ID[17]~31 )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [15]),
	.datab(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ID_PC_Add|Branch_Dest_ID[17]~31 ),
	.combout(\ID_PC_Add|Branch_Dest_ID[18]~32_combout ),
	.cout(\ID_PC_Add|Branch_Dest_ID[18]~33 ));
// synopsys translate_off
defparam \ID_PC_Add|Branch_Dest_ID[18]~32 .lut_mask = 16'h698E;
defparam \ID_PC_Add|Branch_Dest_ID[18]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N28
cycloneive_lcell_comb \ID_PC_Add|Add0~32 (
// Equation(s):
// \ID_PC_Add|Add0~32_combout  = (\ID_Control|Equal0~0_combout  & ((\ID_Comparator|Equal0~20_combout  & (\ID_PC_Add|Branch_Dest_ID[18]~32_combout )) # (!\ID_Comparator|Equal0~20_combout  & ((\IF_PC_Add|PC_Plus_4_IF[18]~32_combout ))))) # 
// (!\ID_Control|Equal0~0_combout  & (((\IF_PC_Add|PC_Plus_4_IF[18]~32_combout ))))

	.dataa(\ID_Control|Equal0~0_combout ),
	.datab(\ID_PC_Add|Branch_Dest_ID[18]~32_combout ),
	.datac(\IF_PC_Add|PC_Plus_4_IF[18]~32_combout ),
	.datad(\ID_Comparator|Equal0~20_combout ),
	.cin(gnd),
	.combout(\ID_PC_Add|Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \ID_PC_Add|Add0~32 .lut_mask = 16'hD8F0;
defparam \ID_PC_Add|Add0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N28
cycloneive_lcell_comb \ID_PC_Add|Add0~33 (
// Equation(s):
// \ID_PC_Add|Add0~33_combout  = (\ID_Control|Decoder0~1_combout  & (\IF_ID_Pipeline_Stage|Instruction_ID [16])) # (!\ID_Control|Decoder0~1_combout  & ((\ID_PC_Add|Add0~32_combout )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datab(gnd),
	.datac(\ID_Control|Decoder0~1_combout ),
	.datad(\ID_PC_Add|Add0~32_combout ),
	.cin(gnd),
	.combout(\ID_PC_Add|Add0~33_combout ),
	.cout());
// synopsys translate_off
defparam \ID_PC_Add|Add0~33 .lut_mask = 16'hAFA0;
defparam \ID_PC_Add|Add0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N4
cycloneive_lcell_comb \IF_PC_Add|PC_Plus_4_IF[19]~34 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[19]~34_combout  = (\IF_PC_Reg|PC_IF [19] & (!\IF_PC_Add|PC_Plus_4_IF[18]~33 )) # (!\IF_PC_Reg|PC_IF [19] & ((\IF_PC_Add|PC_Plus_4_IF[18]~33 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[19]~35  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[18]~33 ) # (!\IF_PC_Reg|PC_IF [19]))

	.dataa(\IF_PC_Reg|PC_IF [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[18]~33 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[19]~34_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[19]~35 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[19]~34 .lut_mask = 16'h5A5F;
defparam \IF_PC_Add|PC_Plus_4_IF[19]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y39_N5
dffeas \IF_ID_Pipeline_Stage|PC_Plus_4_ID[19] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\IF_PC_Add|PC_Plus_4_IF[19]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [19]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[19] .is_wysiwyg = "true";
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N4
cycloneive_lcell_comb \ID_PC_Add|Branch_Dest_ID[19]~34 (
// Equation(s):
// \ID_PC_Add|Branch_Dest_ID[19]~34_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [15] & ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [19] & (\ID_PC_Add|Branch_Dest_ID[18]~33  & VCC)) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [19] & 
// (!\ID_PC_Add|Branch_Dest_ID[18]~33 )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [15] & ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [19] & (!\ID_PC_Add|Branch_Dest_ID[18]~33 )) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [19] & ((\ID_PC_Add|Branch_Dest_ID[18]~33 ) # 
// (GND)))))
// \ID_PC_Add|Branch_Dest_ID[19]~35  = CARRY((\IF_ID_Pipeline_Stage|Instruction_ID [15] & (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [19] & !\ID_PC_Add|Branch_Dest_ID[18]~33 )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [15] & ((!\ID_PC_Add|Branch_Dest_ID[18]~33 ) # 
// (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [19]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [15]),
	.datab(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ID_PC_Add|Branch_Dest_ID[18]~33 ),
	.combout(\ID_PC_Add|Branch_Dest_ID[19]~34_combout ),
	.cout(\ID_PC_Add|Branch_Dest_ID[19]~35 ));
// synopsys translate_off
defparam \ID_PC_Add|Branch_Dest_ID[19]~34 .lut_mask = 16'h9617;
defparam \ID_PC_Add|Branch_Dest_ID[19]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N30
cycloneive_lcell_comb \ID_PC_Add|Add0~34 (
// Equation(s):
// \ID_PC_Add|Add0~34_combout  = (\ID_Comparator|Equal0~20_combout  & ((\ID_Control|Equal0~0_combout  & ((\ID_PC_Add|Branch_Dest_ID[19]~34_combout ))) # (!\ID_Control|Equal0~0_combout  & (\IF_PC_Add|PC_Plus_4_IF[19]~34_combout )))) # 
// (!\ID_Comparator|Equal0~20_combout  & (\IF_PC_Add|PC_Plus_4_IF[19]~34_combout ))

	.dataa(\IF_PC_Add|PC_Plus_4_IF[19]~34_combout ),
	.datab(\ID_PC_Add|Branch_Dest_ID[19]~34_combout ),
	.datac(\ID_Comparator|Equal0~20_combout ),
	.datad(\ID_Control|Equal0~0_combout ),
	.cin(gnd),
	.combout(\ID_PC_Add|Add0~34_combout ),
	.cout());
// synopsys translate_off
defparam \ID_PC_Add|Add0~34 .lut_mask = 16'hCAAA;
defparam \ID_PC_Add|Add0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N8
cycloneive_lcell_comb \ID_PC_Add|Add0~35 (
// Equation(s):
// \ID_PC_Add|Add0~35_combout  = (\ID_Control|Decoder0~1_combout  & (\IF_ID_Pipeline_Stage|Instruction_ID [17])) # (!\ID_Control|Decoder0~1_combout  & ((\ID_PC_Add|Add0~34_combout )))

	.dataa(gnd),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datac(\ID_PC_Add|Add0~34_combout ),
	.datad(\ID_Control|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\ID_PC_Add|Add0~35_combout ),
	.cout());
// synopsys translate_off
defparam \ID_PC_Add|Add0~35 .lut_mask = 16'hCCF0;
defparam \ID_PC_Add|Add0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N6
cycloneive_lcell_comb \IF_PC_Add|PC_Plus_4_IF[20]~36 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[20]~36_combout  = (\IF_PC_Reg|PC_IF [20] & (\IF_PC_Add|PC_Plus_4_IF[19]~35  $ (GND))) # (!\IF_PC_Reg|PC_IF [20] & (!\IF_PC_Add|PC_Plus_4_IF[19]~35  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[20]~37  = CARRY((\IF_PC_Reg|PC_IF [20] & !\IF_PC_Add|PC_Plus_4_IF[19]~35 ))

	.dataa(\IF_PC_Reg|PC_IF [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[19]~35 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[20]~36_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[20]~37 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[20]~36 .lut_mask = 16'hA50A;
defparam \IF_PC_Add|PC_Plus_4_IF[20]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y39_N7
dffeas \IF_ID_Pipeline_Stage|PC_Plus_4_ID[20] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\IF_PC_Add|PC_Plus_4_IF[20]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [20]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[20] .is_wysiwyg = "true";
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N6
cycloneive_lcell_comb \ID_PC_Add|Branch_Dest_ID[20]~36 (
// Equation(s):
// \ID_PC_Add|Branch_Dest_ID[20]~36_combout  = ((\IF_ID_Pipeline_Stage|Instruction_ID [15] $ (\IF_ID_Pipeline_Stage|PC_Plus_4_ID [20] $ (!\ID_PC_Add|Branch_Dest_ID[19]~35 )))) # (GND)
// \ID_PC_Add|Branch_Dest_ID[20]~37  = CARRY((\IF_ID_Pipeline_Stage|Instruction_ID [15] & ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [20]) # (!\ID_PC_Add|Branch_Dest_ID[19]~35 ))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [15] & (\IF_ID_Pipeline_Stage|PC_Plus_4_ID 
// [20] & !\ID_PC_Add|Branch_Dest_ID[19]~35 )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [15]),
	.datab(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ID_PC_Add|Branch_Dest_ID[19]~35 ),
	.combout(\ID_PC_Add|Branch_Dest_ID[20]~36_combout ),
	.cout(\ID_PC_Add|Branch_Dest_ID[20]~37 ));
// synopsys translate_off
defparam \ID_PC_Add|Branch_Dest_ID[20]~36 .lut_mask = 16'h698E;
defparam \ID_PC_Add|Branch_Dest_ID[20]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N22
cycloneive_lcell_comb \ID_PC_Add|Add0~36 (
// Equation(s):
// \ID_PC_Add|Add0~36_combout  = (\ID_Control|Equal0~0_combout  & ((\ID_Comparator|Equal0~20_combout  & (\ID_PC_Add|Branch_Dest_ID[20]~36_combout )) # (!\ID_Comparator|Equal0~20_combout  & ((\IF_PC_Add|PC_Plus_4_IF[20]~36_combout ))))) # 
// (!\ID_Control|Equal0~0_combout  & (((\IF_PC_Add|PC_Plus_4_IF[20]~36_combout ))))

	.dataa(\ID_Control|Equal0~0_combout ),
	.datab(\ID_PC_Add|Branch_Dest_ID[20]~36_combout ),
	.datac(\IF_PC_Add|PC_Plus_4_IF[20]~36_combout ),
	.datad(\ID_Comparator|Equal0~20_combout ),
	.cin(gnd),
	.combout(\ID_PC_Add|Add0~36_combout ),
	.cout());
// synopsys translate_off
defparam \ID_PC_Add|Add0~36 .lut_mask = 16'hD8F0;
defparam \ID_PC_Add|Add0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N26
cycloneive_lcell_comb \ID_PC_Add|Add0~37 (
// Equation(s):
// \ID_PC_Add|Add0~37_combout  = (\ID_Control|Decoder0~1_combout  & (\IF_ID_Pipeline_Stage|Instruction_ID [18])) # (!\ID_Control|Decoder0~1_combout  & ((\ID_PC_Add|Add0~36_combout )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datab(gnd),
	.datac(\ID_Control|Decoder0~1_combout ),
	.datad(\ID_PC_Add|Add0~36_combout ),
	.cin(gnd),
	.combout(\ID_PC_Add|Add0~37_combout ),
	.cout());
// synopsys translate_off
defparam \ID_PC_Add|Add0~37 .lut_mask = 16'hAFA0;
defparam \ID_PC_Add|Add0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N21
dffeas \IF_PC_Reg|PC_IF[21] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_PC_Add|Add0~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_PC_Reg|PC_IF [21]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_PC_Reg|PC_IF[21] .is_wysiwyg = "true";
defparam \IF_PC_Reg|PC_IF[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N8
cycloneive_lcell_comb \IF_PC_Add|PC_Plus_4_IF[21]~38 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[21]~38_combout  = (\IF_PC_Reg|PC_IF [21] & (!\IF_PC_Add|PC_Plus_4_IF[20]~37 )) # (!\IF_PC_Reg|PC_IF [21] & ((\IF_PC_Add|PC_Plus_4_IF[20]~37 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[21]~39  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[20]~37 ) # (!\IF_PC_Reg|PC_IF [21]))

	.dataa(gnd),
	.datab(\IF_PC_Reg|PC_IF [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[20]~37 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[21]~38_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[21]~39 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[21]~38 .lut_mask = 16'h3C3F;
defparam \IF_PC_Add|PC_Plus_4_IF[21]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N14
cycloneive_lcell_comb \ID_PC_Add|Add0~38 (
// Equation(s):
// \ID_PC_Add|Add0~38_combout  = (\ID_Comparator|Equal0~20_combout  & ((\ID_Control|Equal0~0_combout  & (\ID_PC_Add|Branch_Dest_ID[21]~38_combout )) # (!\ID_Control|Equal0~0_combout  & ((\IF_PC_Add|PC_Plus_4_IF[21]~38_combout ))))) # 
// (!\ID_Comparator|Equal0~20_combout  & (((\IF_PC_Add|PC_Plus_4_IF[21]~38_combout ))))

	.dataa(\ID_PC_Add|Branch_Dest_ID[21]~38_combout ),
	.datab(\IF_PC_Add|PC_Plus_4_IF[21]~38_combout ),
	.datac(\ID_Comparator|Equal0~20_combout ),
	.datad(\ID_Control|Equal0~0_combout ),
	.cin(gnd),
	.combout(\ID_PC_Add|Add0~38_combout ),
	.cout());
// synopsys translate_off
defparam \ID_PC_Add|Add0~38 .lut_mask = 16'hACCC;
defparam \ID_PC_Add|Add0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N20
cycloneive_lcell_comb \ID_PC_Add|Add0~39 (
// Equation(s):
// \ID_PC_Add|Add0~39_combout  = (\ID_Control|Decoder0~1_combout  & (\IF_ID_Pipeline_Stage|Instruction_ID [19])) # (!\ID_Control|Decoder0~1_combout  & ((\ID_PC_Add|Add0~38_combout )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datab(gnd),
	.datac(\ID_PC_Add|Add0~38_combout ),
	.datad(\ID_Control|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\ID_PC_Add|Add0~39_combout ),
	.cout());
// synopsys translate_off
defparam \ID_PC_Add|Add0~39 .lut_mask = 16'hAAF0;
defparam \ID_PC_Add|Add0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N10
cycloneive_lcell_comb \IF_PC_Add|PC_Plus_4_IF[22]~40 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[22]~40_combout  = (\IF_PC_Reg|PC_IF [22] & (\IF_PC_Add|PC_Plus_4_IF[21]~39  $ (GND))) # (!\IF_PC_Reg|PC_IF [22] & (!\IF_PC_Add|PC_Plus_4_IF[21]~39  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[22]~41  = CARRY((\IF_PC_Reg|PC_IF [22] & !\IF_PC_Add|PC_Plus_4_IF[21]~39 ))

	.dataa(\IF_PC_Reg|PC_IF [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[21]~39 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[22]~40_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[22]~41 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[22]~40 .lut_mask = 16'hA50A;
defparam \IF_PC_Add|PC_Plus_4_IF[22]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N2
cycloneive_lcell_comb \ID_PC_Add|Add0~40 (
// Equation(s):
// \ID_PC_Add|Add0~40_combout  = (\ID_Comparator|Equal0~20_combout  & ((\ID_Control|Equal0~0_combout  & (\ID_PC_Add|Branch_Dest_ID[22]~40_combout )) # (!\ID_Control|Equal0~0_combout  & ((\IF_PC_Add|PC_Plus_4_IF[22]~40_combout ))))) # 
// (!\ID_Comparator|Equal0~20_combout  & (((\IF_PC_Add|PC_Plus_4_IF[22]~40_combout ))))

	.dataa(\ID_PC_Add|Branch_Dest_ID[22]~40_combout ),
	.datab(\IF_PC_Add|PC_Plus_4_IF[22]~40_combout ),
	.datac(\ID_Comparator|Equal0~20_combout ),
	.datad(\ID_Control|Equal0~0_combout ),
	.cin(gnd),
	.combout(\ID_PC_Add|Add0~40_combout ),
	.cout());
// synopsys translate_off
defparam \ID_PC_Add|Add0~40 .lut_mask = 16'hACCC;
defparam \ID_PC_Add|Add0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N16
cycloneive_lcell_comb \ID_PC_Add|Add0~41 (
// Equation(s):
// \ID_PC_Add|Add0~41_combout  = (\ID_Control|Decoder0~1_combout  & (\IF_ID_Pipeline_Stage|Instruction_ID [20])) # (!\ID_Control|Decoder0~1_combout  & ((\ID_PC_Add|Add0~40_combout )))

	.dataa(\ID_Control|Decoder0~1_combout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [20]),
	.datac(gnd),
	.datad(\ID_PC_Add|Add0~40_combout ),
	.cin(gnd),
	.combout(\ID_PC_Add|Add0~41_combout ),
	.cout());
// synopsys translate_off
defparam \ID_PC_Add|Add0~41 .lut_mask = 16'hDD88;
defparam \ID_PC_Add|Add0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N29
dffeas \IF_PC_Reg|PC_IF[23] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_PC_Add|Add0~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_PC_Reg|PC_IF [23]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_PC_Reg|PC_IF[23] .is_wysiwyg = "true";
defparam \IF_PC_Reg|PC_IF[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N12
cycloneive_lcell_comb \IF_PC_Add|PC_Plus_4_IF[23]~42 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[23]~42_combout  = (\IF_PC_Reg|PC_IF [23] & (!\IF_PC_Add|PC_Plus_4_IF[22]~41 )) # (!\IF_PC_Reg|PC_IF [23] & ((\IF_PC_Add|PC_Plus_4_IF[22]~41 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[23]~43  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[22]~41 ) # (!\IF_PC_Reg|PC_IF [23]))

	.dataa(gnd),
	.datab(\IF_PC_Reg|PC_IF [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[22]~41 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[23]~42_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[23]~43 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[23]~42 .lut_mask = 16'h3C3F;
defparam \IF_PC_Add|PC_Plus_4_IF[23]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N22
cycloneive_lcell_comb \ID_PC_Add|Add0~42 (
// Equation(s):
// \ID_PC_Add|Add0~42_combout  = (\ID_Comparator|Equal0~20_combout  & ((\ID_Control|Equal0~0_combout  & (\ID_PC_Add|Branch_Dest_ID[23]~42_combout )) # (!\ID_Control|Equal0~0_combout  & ((\IF_PC_Add|PC_Plus_4_IF[23]~42_combout ))))) # 
// (!\ID_Comparator|Equal0~20_combout  & (((\IF_PC_Add|PC_Plus_4_IF[23]~42_combout ))))

	.dataa(\ID_PC_Add|Branch_Dest_ID[23]~42_combout ),
	.datab(\IF_PC_Add|PC_Plus_4_IF[23]~42_combout ),
	.datac(\ID_Comparator|Equal0~20_combout ),
	.datad(\ID_Control|Equal0~0_combout ),
	.cin(gnd),
	.combout(\ID_PC_Add|Add0~42_combout ),
	.cout());
// synopsys translate_off
defparam \ID_PC_Add|Add0~42 .lut_mask = 16'hACCC;
defparam \ID_PC_Add|Add0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N28
cycloneive_lcell_comb \ID_PC_Add|Add0~43 (
// Equation(s):
// \ID_PC_Add|Add0~43_combout  = (\ID_Control|Decoder0~1_combout  & (\IF_ID_Pipeline_Stage|Instruction_ID [21])) # (!\ID_Control|Decoder0~1_combout  & ((\ID_PC_Add|Add0~42_combout )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datab(gnd),
	.datac(\ID_PC_Add|Add0~42_combout ),
	.datad(\ID_Control|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\ID_PC_Add|Add0~43_combout ),
	.cout());
// synopsys translate_off
defparam \ID_PC_Add|Add0~43 .lut_mask = 16'hAAF0;
defparam \ID_PC_Add|Add0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N31
dffeas \IF_PC_Reg|PC_IF[24] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_PC_Add|Add0~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_PC_Reg|PC_IF [24]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_PC_Reg|PC_IF[24] .is_wysiwyg = "true";
defparam \IF_PC_Reg|PC_IF[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N14
cycloneive_lcell_comb \IF_PC_Add|PC_Plus_4_IF[24]~44 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[24]~44_combout  = (\IF_PC_Reg|PC_IF [24] & (\IF_PC_Add|PC_Plus_4_IF[23]~43  $ (GND))) # (!\IF_PC_Reg|PC_IF [24] & (!\IF_PC_Add|PC_Plus_4_IF[23]~43  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[24]~45  = CARRY((\IF_PC_Reg|PC_IF [24] & !\IF_PC_Add|PC_Plus_4_IF[23]~43 ))

	.dataa(gnd),
	.datab(\IF_PC_Reg|PC_IF [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[23]~43 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[24]~44_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[24]~45 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[24]~44 .lut_mask = 16'hC30C;
defparam \IF_PC_Add|PC_Plus_4_IF[24]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N28
cycloneive_lcell_comb \ID_PC_Add|Add0~44 (
// Equation(s):
// \ID_PC_Add|Add0~44_combout  = (\ID_Control|Equal0~0_combout  & ((\ID_Comparator|Equal0~20_combout  & (\ID_PC_Add|Branch_Dest_ID[24]~44_combout )) # (!\ID_Comparator|Equal0~20_combout  & ((\IF_PC_Add|PC_Plus_4_IF[24]~44_combout ))))) # 
// (!\ID_Control|Equal0~0_combout  & (((\IF_PC_Add|PC_Plus_4_IF[24]~44_combout ))))

	.dataa(\ID_PC_Add|Branch_Dest_ID[24]~44_combout ),
	.datab(\ID_Control|Equal0~0_combout ),
	.datac(\IF_PC_Add|PC_Plus_4_IF[24]~44_combout ),
	.datad(\ID_Comparator|Equal0~20_combout ),
	.cin(gnd),
	.combout(\ID_PC_Add|Add0~44_combout ),
	.cout());
// synopsys translate_off
defparam \ID_PC_Add|Add0~44 .lut_mask = 16'hB8F0;
defparam \ID_PC_Add|Add0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N30
cycloneive_lcell_comb \ID_PC_Add|Add0~45 (
// Equation(s):
// \ID_PC_Add|Add0~45_combout  = (\ID_Control|Decoder0~1_combout  & (\IF_ID_Pipeline_Stage|Instruction_ID [22])) # (!\ID_Control|Decoder0~1_combout  & ((\ID_PC_Add|Add0~44_combout )))

	.dataa(\ID_Control|Decoder0~1_combout ),
	.datab(gnd),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.datad(\ID_PC_Add|Add0~44_combout ),
	.cin(gnd),
	.combout(\ID_PC_Add|Add0~45_combout ),
	.cout());
// synopsys translate_off
defparam \ID_PC_Add|Add0~45 .lut_mask = 16'hF5A0;
defparam \ID_PC_Add|Add0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N16
cycloneive_lcell_comb \IF_PC_Add|PC_Plus_4_IF[25]~46 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[25]~46_combout  = (\IF_PC_Reg|PC_IF [25] & (!\IF_PC_Add|PC_Plus_4_IF[24]~45 )) # (!\IF_PC_Reg|PC_IF [25] & ((\IF_PC_Add|PC_Plus_4_IF[24]~45 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[25]~47  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[24]~45 ) # (!\IF_PC_Reg|PC_IF [25]))

	.dataa(\IF_PC_Reg|PC_IF [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[24]~45 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[25]~46_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[25]~47 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[25]~46 .lut_mask = 16'h5A5F;
defparam \IF_PC_Add|PC_Plus_4_IF[25]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N6
cycloneive_lcell_comb \ID_PC_Add|Add0~46 (
// Equation(s):
// \ID_PC_Add|Add0~46_combout  = (\ID_Comparator|Equal0~20_combout  & ((\ID_Control|Equal0~0_combout  & (\ID_PC_Add|Branch_Dest_ID[25]~46_combout )) # (!\ID_Control|Equal0~0_combout  & ((\IF_PC_Add|PC_Plus_4_IF[25]~46_combout ))))) # 
// (!\ID_Comparator|Equal0~20_combout  & (((\IF_PC_Add|PC_Plus_4_IF[25]~46_combout ))))

	.dataa(\ID_PC_Add|Branch_Dest_ID[25]~46_combout ),
	.datab(\IF_PC_Add|PC_Plus_4_IF[25]~46_combout ),
	.datac(\ID_Comparator|Equal0~20_combout ),
	.datad(\ID_Control|Equal0~0_combout ),
	.cin(gnd),
	.combout(\ID_PC_Add|Add0~46_combout ),
	.cout());
// synopsys translate_off
defparam \ID_PC_Add|Add0~46 .lut_mask = 16'hACCC;
defparam \ID_PC_Add|Add0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N12
cycloneive_lcell_comb \ID_PC_Add|Add0~47 (
// Equation(s):
// \ID_PC_Add|Add0~47_combout  = (\ID_Control|Decoder0~1_combout  & (\IF_ID_Pipeline_Stage|Instruction_ID [23])) # (!\ID_Control|Decoder0~1_combout  & ((\ID_PC_Add|Add0~46_combout )))

	.dataa(\ID_Control|Decoder0~1_combout ),
	.datab(gnd),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.datad(\ID_PC_Add|Add0~46_combout ),
	.cin(gnd),
	.combout(\ID_PC_Add|Add0~47_combout ),
	.cout());
// synopsys translate_off
defparam \ID_PC_Add|Add0~47 .lut_mask = 16'hF5A0;
defparam \ID_PC_Add|Add0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N25
dffeas \IF_PC_Reg|PC_IF[26] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_PC_Add|Add0~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_PC_Reg|PC_IF [26]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_PC_Reg|PC_IF[26] .is_wysiwyg = "true";
defparam \IF_PC_Reg|PC_IF[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N18
cycloneive_lcell_comb \IF_PC_Add|PC_Plus_4_IF[26]~48 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[26]~48_combout  = (\IF_PC_Reg|PC_IF [26] & (\IF_PC_Add|PC_Plus_4_IF[25]~47  $ (GND))) # (!\IF_PC_Reg|PC_IF [26] & (!\IF_PC_Add|PC_Plus_4_IF[25]~47  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[26]~49  = CARRY((\IF_PC_Reg|PC_IF [26] & !\IF_PC_Add|PC_Plus_4_IF[25]~47 ))

	.dataa(gnd),
	.datab(\IF_PC_Reg|PC_IF [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[25]~47 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[26]~48_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[26]~49 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[26]~48 .lut_mask = 16'hC30C;
defparam \IF_PC_Add|PC_Plus_4_IF[26]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N10
cycloneive_lcell_comb \ID_PC_Add|Add0~48 (
// Equation(s):
// \ID_PC_Add|Add0~48_combout  = (\ID_Comparator|Equal0~20_combout  & ((\ID_Control|Equal0~0_combout  & (\ID_PC_Add|Branch_Dest_ID[26]~48_combout )) # (!\ID_Control|Equal0~0_combout  & ((\IF_PC_Add|PC_Plus_4_IF[26]~48_combout ))))) # 
// (!\ID_Comparator|Equal0~20_combout  & (((\IF_PC_Add|PC_Plus_4_IF[26]~48_combout ))))

	.dataa(\ID_PC_Add|Branch_Dest_ID[26]~48_combout ),
	.datab(\IF_PC_Add|PC_Plus_4_IF[26]~48_combout ),
	.datac(\ID_Comparator|Equal0~20_combout ),
	.datad(\ID_Control|Equal0~0_combout ),
	.cin(gnd),
	.combout(\ID_PC_Add|Add0~48_combout ),
	.cout());
// synopsys translate_off
defparam \ID_PC_Add|Add0~48 .lut_mask = 16'hACCC;
defparam \ID_PC_Add|Add0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N24
cycloneive_lcell_comb \ID_PC_Add|Add0~49 (
// Equation(s):
// \ID_PC_Add|Add0~49_combout  = (\ID_Control|Decoder0~1_combout  & (\IF_ID_Pipeline_Stage|Instruction_ID [24])) # (!\ID_Control|Decoder0~1_combout  & ((\ID_PC_Add|Add0~48_combout )))

	.dataa(\ID_Control|Decoder0~1_combout ),
	.datab(gnd),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [24]),
	.datad(\ID_PC_Add|Add0~48_combout ),
	.cin(gnd),
	.combout(\ID_PC_Add|Add0~49_combout ),
	.cout());
// synopsys translate_off
defparam \ID_PC_Add|Add0~49 .lut_mask = 16'hF5A0;
defparam \ID_PC_Add|Add0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N20
cycloneive_lcell_comb \IF_PC_Add|PC_Plus_4_IF[27]~50 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[27]~50_combout  = (\IF_PC_Reg|PC_IF [27] & (!\IF_PC_Add|PC_Plus_4_IF[26]~49 )) # (!\IF_PC_Reg|PC_IF [27] & ((\IF_PC_Add|PC_Plus_4_IF[26]~49 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[27]~51  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[26]~49 ) # (!\IF_PC_Reg|PC_IF [27]))

	.dataa(\IF_PC_Reg|PC_IF [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[26]~49 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[27]~50_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[27]~51 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[27]~50 .lut_mask = 16'h5A5F;
defparam \IF_PC_Add|PC_Plus_4_IF[27]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y39_N21
dffeas \IF_ID_Pipeline_Stage|PC_Plus_4_ID[27] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\IF_PC_Add|PC_Plus_4_IF[27]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [27]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[27] .is_wysiwyg = "true";
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y39_N19
dffeas \IF_ID_Pipeline_Stage|PC_Plus_4_ID[26] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\IF_PC_Add|PC_Plus_4_IF[26]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [26]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[26] .is_wysiwyg = "true";
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N20
cycloneive_lcell_comb \ID_PC_Add|Branch_Dest_ID[27]~50 (
// Equation(s):
// \ID_PC_Add|Branch_Dest_ID[27]~50_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [15] & ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [27] & (\ID_PC_Add|Branch_Dest_ID[26]~49  & VCC)) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [27] & 
// (!\ID_PC_Add|Branch_Dest_ID[26]~49 )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [15] & ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [27] & (!\ID_PC_Add|Branch_Dest_ID[26]~49 )) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [27] & ((\ID_PC_Add|Branch_Dest_ID[26]~49 ) # 
// (GND)))))
// \ID_PC_Add|Branch_Dest_ID[27]~51  = CARRY((\IF_ID_Pipeline_Stage|Instruction_ID [15] & (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [27] & !\ID_PC_Add|Branch_Dest_ID[26]~49 )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [15] & ((!\ID_PC_Add|Branch_Dest_ID[26]~49 ) # 
// (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [27]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [15]),
	.datab(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ID_PC_Add|Branch_Dest_ID[26]~49 ),
	.combout(\ID_PC_Add|Branch_Dest_ID[27]~50_combout ),
	.cout(\ID_PC_Add|Branch_Dest_ID[27]~51 ));
// synopsys translate_off
defparam \ID_PC_Add|Branch_Dest_ID[27]~50 .lut_mask = 16'h9617;
defparam \ID_PC_Add|Branch_Dest_ID[27]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N18
cycloneive_lcell_comb \ID_PC_Add|Add0~50 (
// Equation(s):
// \ID_PC_Add|Add0~50_combout  = (\ID_Control|Equal0~0_combout  & ((\ID_Comparator|Equal0~20_combout  & ((\ID_PC_Add|Branch_Dest_ID[27]~50_combout ))) # (!\ID_Comparator|Equal0~20_combout  & (\IF_PC_Add|PC_Plus_4_IF[27]~50_combout )))) # 
// (!\ID_Control|Equal0~0_combout  & (\IF_PC_Add|PC_Plus_4_IF[27]~50_combout ))

	.dataa(\IF_PC_Add|PC_Plus_4_IF[27]~50_combout ),
	.datab(\ID_Control|Equal0~0_combout ),
	.datac(\ID_Comparator|Equal0~20_combout ),
	.datad(\ID_PC_Add|Branch_Dest_ID[27]~50_combout ),
	.cin(gnd),
	.combout(\ID_PC_Add|Add0~50_combout ),
	.cout());
// synopsys translate_off
defparam \ID_PC_Add|Add0~50 .lut_mask = 16'hEA2A;
defparam \ID_PC_Add|Add0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N0
cycloneive_lcell_comb \ID_PC_Add|Add0~51 (
// Equation(s):
// \ID_PC_Add|Add0~51_combout  = (\ID_Control|Decoder0~1_combout  & (\IF_ID_Pipeline_Stage|Instruction_ID [25])) # (!\ID_Control|Decoder0~1_combout  & ((\ID_PC_Add|Add0~50_combout )))

	.dataa(\ID_Control|Decoder0~1_combout ),
	.datab(gnd),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datad(\ID_PC_Add|Add0~50_combout ),
	.cin(gnd),
	.combout(\ID_PC_Add|Add0~51_combout ),
	.cout());
// synopsys translate_off
defparam \ID_PC_Add|Add0~51 .lut_mask = 16'hF5A0;
defparam \ID_PC_Add|Add0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N25
dffeas \IF_PC_Reg|PC_IF[28] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_PC_Add|Add0~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_PC_Reg|PC_IF [28]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_PC_Reg|PC_IF[28] .is_wysiwyg = "true";
defparam \IF_PC_Reg|PC_IF[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N22
cycloneive_lcell_comb \IF_PC_Add|PC_Plus_4_IF[28]~52 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[28]~52_combout  = (\IF_PC_Reg|PC_IF [28] & (\IF_PC_Add|PC_Plus_4_IF[27]~51  $ (GND))) # (!\IF_PC_Reg|PC_IF [28] & (!\IF_PC_Add|PC_Plus_4_IF[27]~51  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[28]~53  = CARRY((\IF_PC_Reg|PC_IF [28] & !\IF_PC_Add|PC_Plus_4_IF[27]~51 ))

	.dataa(gnd),
	.datab(\IF_PC_Reg|PC_IF [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[27]~51 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[28]~52_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[28]~53 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[28]~52 .lut_mask = 16'hC30C;
defparam \IF_PC_Add|PC_Plus_4_IF[28]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N6
cycloneive_lcell_comb \IF_ID_Pipeline_Stage|PC_Plus_4_ID[28]~feeder (
// Equation(s):
// \IF_ID_Pipeline_Stage|PC_Plus_4_ID[28]~feeder_combout  = \IF_PC_Add|PC_Plus_4_IF[28]~52_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\IF_PC_Add|PC_Plus_4_IF[28]~52_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[28]~feeder .lut_mask = 16'hF0F0;
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N7
dffeas \IF_ID_Pipeline_Stage|PC_Plus_4_ID[28] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\IF_ID_Pipeline_Stage|PC_Plus_4_ID[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [28]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[28] .is_wysiwyg = "true";
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N22
cycloneive_lcell_comb \ID_PC_Add|Branch_Dest_ID[28]~52 (
// Equation(s):
// \ID_PC_Add|Branch_Dest_ID[28]~52_combout  = ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [28] $ (\IF_ID_Pipeline_Stage|Instruction_ID [15] $ (!\ID_PC_Add|Branch_Dest_ID[27]~51 )))) # (GND)
// \ID_PC_Add|Branch_Dest_ID[28]~53  = CARRY((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [28] & ((\IF_ID_Pipeline_Stage|Instruction_ID [15]) # (!\ID_PC_Add|Branch_Dest_ID[27]~51 ))) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [28] & (\IF_ID_Pipeline_Stage|Instruction_ID 
// [15] & !\ID_PC_Add|Branch_Dest_ID[27]~51 )))

	.dataa(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [28]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ID_PC_Add|Branch_Dest_ID[27]~51 ),
	.combout(\ID_PC_Add|Branch_Dest_ID[28]~52_combout ),
	.cout(\ID_PC_Add|Branch_Dest_ID[28]~53 ));
// synopsys translate_off
defparam \ID_PC_Add|Branch_Dest_ID[28]~52 .lut_mask = 16'h698E;
defparam \ID_PC_Add|Branch_Dest_ID[28]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N30
cycloneive_lcell_comb \ID_PC_Add|Add0~52 (
// Equation(s):
// \ID_PC_Add|Add0~52_combout  = (\ID_Control|Equal0~0_combout  & ((\ID_Comparator|Equal0~20_combout  & ((\ID_PC_Add|Branch_Dest_ID[28]~52_combout ))) # (!\ID_Comparator|Equal0~20_combout  & (\IF_PC_Add|PC_Plus_4_IF[28]~52_combout )))) # 
// (!\ID_Control|Equal0~0_combout  & (\IF_PC_Add|PC_Plus_4_IF[28]~52_combout ))

	.dataa(\IF_PC_Add|PC_Plus_4_IF[28]~52_combout ),
	.datab(\ID_PC_Add|Branch_Dest_ID[28]~52_combout ),
	.datac(\ID_Control|Equal0~0_combout ),
	.datad(\ID_Comparator|Equal0~20_combout ),
	.cin(gnd),
	.combout(\ID_PC_Add|Add0~52_combout ),
	.cout());
// synopsys translate_off
defparam \ID_PC_Add|Add0~52 .lut_mask = 16'hCAAA;
defparam \ID_PC_Add|Add0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N24
cycloneive_lcell_comb \ID_PC_Add|Add0~53 (
// Equation(s):
// \ID_PC_Add|Add0~53_combout  = (\ID_Control|Decoder0~1_combout  & (\IF_ID_Pipeline_Stage|PC_Plus_4_ID [28])) # (!\ID_Control|Decoder0~1_combout  & ((\ID_PC_Add|Add0~52_combout )))

	.dataa(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [28]),
	.datab(\ID_Control|Decoder0~1_combout ),
	.datac(\ID_PC_Add|Add0~52_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID_PC_Add|Add0~53_combout ),
	.cout());
// synopsys translate_off
defparam \ID_PC_Add|Add0~53 .lut_mask = 16'hB8B8;
defparam \ID_PC_Add|Add0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N5
dffeas \IF_PC_Reg|PC_IF[29] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_PC_Add|Add0~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_PC_Reg|PC_IF [29]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_PC_Reg|PC_IF[29] .is_wysiwyg = "true";
defparam \IF_PC_Reg|PC_IF[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N24
cycloneive_lcell_comb \IF_PC_Add|PC_Plus_4_IF[29]~54 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[29]~54_combout  = (\IF_PC_Reg|PC_IF [29] & (!\IF_PC_Add|PC_Plus_4_IF[28]~53 )) # (!\IF_PC_Reg|PC_IF [29] & ((\IF_PC_Add|PC_Plus_4_IF[28]~53 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[29]~55  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[28]~53 ) # (!\IF_PC_Reg|PC_IF [29]))

	.dataa(gnd),
	.datab(\IF_PC_Reg|PC_IF [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[28]~53 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[29]~54_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[29]~55 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[29]~54 .lut_mask = 16'h3C3F;
defparam \IF_PC_Add|PC_Plus_4_IF[29]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y39_N23
dffeas \IF_ID_Pipeline_Stage|PC_Plus_4_ID[29] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IF_PC_Add|PC_Plus_4_IF[29]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [29]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[29] .is_wysiwyg = "true";
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N24
cycloneive_lcell_comb \ID_PC_Add|Branch_Dest_ID[29]~54 (
// Equation(s):
// \ID_PC_Add|Branch_Dest_ID[29]~54_combout  = (\IF_ID_Pipeline_Stage|PC_Plus_4_ID [29] & ((\IF_ID_Pipeline_Stage|Instruction_ID [15] & (\ID_PC_Add|Branch_Dest_ID[28]~53  & VCC)) # (!\IF_ID_Pipeline_Stage|Instruction_ID [15] & 
// (!\ID_PC_Add|Branch_Dest_ID[28]~53 )))) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [29] & ((\IF_ID_Pipeline_Stage|Instruction_ID [15] & (!\ID_PC_Add|Branch_Dest_ID[28]~53 )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [15] & ((\ID_PC_Add|Branch_Dest_ID[28]~53 ) 
// # (GND)))))
// \ID_PC_Add|Branch_Dest_ID[29]~55  = CARRY((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [29] & (!\IF_ID_Pipeline_Stage|Instruction_ID [15] & !\ID_PC_Add|Branch_Dest_ID[28]~53 )) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [29] & ((!\ID_PC_Add|Branch_Dest_ID[28]~53 ) # 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [15]))))

	.dataa(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [29]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ID_PC_Add|Branch_Dest_ID[28]~53 ),
	.combout(\ID_PC_Add|Branch_Dest_ID[29]~54_combout ),
	.cout(\ID_PC_Add|Branch_Dest_ID[29]~55 ));
// synopsys translate_off
defparam \ID_PC_Add|Branch_Dest_ID[29]~54 .lut_mask = 16'h9617;
defparam \ID_PC_Add|Branch_Dest_ID[29]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N10
cycloneive_lcell_comb \ID_PC_Add|Add0~54 (
// Equation(s):
// \ID_PC_Add|Add0~54_combout  = (\ID_Control|Equal0~0_combout  & ((\ID_Comparator|Equal0~20_combout  & ((\ID_PC_Add|Branch_Dest_ID[29]~54_combout ))) # (!\ID_Comparator|Equal0~20_combout  & (\IF_PC_Add|PC_Plus_4_IF[29]~54_combout )))) # 
// (!\ID_Control|Equal0~0_combout  & (\IF_PC_Add|PC_Plus_4_IF[29]~54_combout ))

	.dataa(\IF_PC_Add|PC_Plus_4_IF[29]~54_combout ),
	.datab(\ID_PC_Add|Branch_Dest_ID[29]~54_combout ),
	.datac(\ID_Control|Equal0~0_combout ),
	.datad(\ID_Comparator|Equal0~20_combout ),
	.cin(gnd),
	.combout(\ID_PC_Add|Add0~54_combout ),
	.cout());
// synopsys translate_off
defparam \ID_PC_Add|Add0~54 .lut_mask = 16'hCAAA;
defparam \ID_PC_Add|Add0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N4
cycloneive_lcell_comb \ID_PC_Add|Add0~55 (
// Equation(s):
// \ID_PC_Add|Add0~55_combout  = (\ID_Control|Decoder0~1_combout  & (\IF_ID_Pipeline_Stage|PC_Plus_4_ID [29])) # (!\ID_Control|Decoder0~1_combout  & ((\ID_PC_Add|Add0~54_combout )))

	.dataa(gnd),
	.datab(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [29]),
	.datac(\ID_Control|Decoder0~1_combout ),
	.datad(\ID_PC_Add|Add0~54_combout ),
	.cin(gnd),
	.combout(\ID_PC_Add|Add0~55_combout ),
	.cout());
// synopsys translate_off
defparam \ID_PC_Add|Add0~55 .lut_mask = 16'hCFC0;
defparam \ID_PC_Add|Add0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N23
dffeas \IF_PC_Reg|PC_IF[30] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_PC_Add|Add0~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_PC_Reg|PC_IF [30]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_PC_Reg|PC_IF[30] .is_wysiwyg = "true";
defparam \IF_PC_Reg|PC_IF[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N26
cycloneive_lcell_comb \IF_PC_Add|PC_Plus_4_IF[30]~56 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[30]~56_combout  = (\IF_PC_Reg|PC_IF [30] & (\IF_PC_Add|PC_Plus_4_IF[29]~55  $ (GND))) # (!\IF_PC_Reg|PC_IF [30] & (!\IF_PC_Add|PC_Plus_4_IF[29]~55  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[30]~57  = CARRY((\IF_PC_Reg|PC_IF [30] & !\IF_PC_Add|PC_Plus_4_IF[29]~55 ))

	.dataa(gnd),
	.datab(\IF_PC_Reg|PC_IF [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[29]~55 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[30]~56_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[30]~57 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[30]~56 .lut_mask = 16'hC30C;
defparam \IF_PC_Add|PC_Plus_4_IF[30]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N12
cycloneive_lcell_comb \IF_ID_Pipeline_Stage|PC_Plus_4_ID[30]~feeder (
// Equation(s):
// \IF_ID_Pipeline_Stage|PC_Plus_4_ID[30]~feeder_combout  = \IF_PC_Add|PC_Plus_4_IF[30]~56_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IF_PC_Add|PC_Plus_4_IF[30]~56_combout ),
	.cin(gnd),
	.combout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[30]~feeder .lut_mask = 16'hFF00;
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N13
dffeas \IF_ID_Pipeline_Stage|PC_Plus_4_ID[30] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\IF_ID_Pipeline_Stage|PC_Plus_4_ID[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [30]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[30] .is_wysiwyg = "true";
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N28
cycloneive_lcell_comb \ID_PC_Add|Add0~56 (
// Equation(s):
// \ID_PC_Add|Add0~56_combout  = (\ID_Control|Equal0~0_combout  & ((\ID_Comparator|Equal0~20_combout  & (\ID_PC_Add|Branch_Dest_ID[30]~56_combout )) # (!\ID_Comparator|Equal0~20_combout  & ((\IF_PC_Add|PC_Plus_4_IF[30]~56_combout ))))) # 
// (!\ID_Control|Equal0~0_combout  & (((\IF_PC_Add|PC_Plus_4_IF[30]~56_combout ))))

	.dataa(\ID_PC_Add|Branch_Dest_ID[30]~56_combout ),
	.datab(\IF_PC_Add|PC_Plus_4_IF[30]~56_combout ),
	.datac(\ID_Control|Equal0~0_combout ),
	.datad(\ID_Comparator|Equal0~20_combout ),
	.cin(gnd),
	.combout(\ID_PC_Add|Add0~56_combout ),
	.cout());
// synopsys translate_off
defparam \ID_PC_Add|Add0~56 .lut_mask = 16'hACCC;
defparam \ID_PC_Add|Add0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N22
cycloneive_lcell_comb \ID_PC_Add|Add0~57 (
// Equation(s):
// \ID_PC_Add|Add0~57_combout  = (\ID_Control|Decoder0~1_combout  & (\IF_ID_Pipeline_Stage|PC_Plus_4_ID [30])) # (!\ID_Control|Decoder0~1_combout  & ((\ID_PC_Add|Add0~56_combout )))

	.dataa(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [30]),
	.datab(gnd),
	.datac(\ID_Control|Decoder0~1_combout ),
	.datad(\ID_PC_Add|Add0~56_combout ),
	.cin(gnd),
	.combout(\ID_PC_Add|Add0~57_combout ),
	.cout());
// synopsys translate_off
defparam \ID_PC_Add|Add0~57 .lut_mask = 16'hAFA0;
defparam \ID_PC_Add|Add0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N21
dffeas \IF_PC_Reg|PC_IF[31] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_PC_Add|Add0~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_PC_Reg|PC_IF [31]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_PC_Reg|PC_IF[31] .is_wysiwyg = "true";
defparam \IF_PC_Reg|PC_IF[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N28
cycloneive_lcell_comb \IF_PC_Add|PC_Plus_4_IF[31]~58 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[31]~58_combout  = \IF_PC_Add|PC_Plus_4_IF[30]~57  $ (\IF_PC_Reg|PC_IF [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IF_PC_Reg|PC_IF [31]),
	.cin(\IF_PC_Add|PC_Plus_4_IF[30]~57 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[31]~58_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[31]~58 .lut_mask = 16'h0FF0;
defparam \IF_PC_Add|PC_Plus_4_IF[31]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N2
cycloneive_lcell_comb \IF_ID_Pipeline_Stage|PC_Plus_4_ID[31]~feeder (
// Equation(s):
// \IF_ID_Pipeline_Stage|PC_Plus_4_ID[31]~feeder_combout  = \IF_PC_Add|PC_Plus_4_IF[31]~58_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\IF_PC_Add|PC_Plus_4_IF[31]~58_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[31]~feeder .lut_mask = 16'hF0F0;
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N3
dffeas \IF_ID_Pipeline_Stage|PC_Plus_4_ID[31] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\IF_ID_Pipeline_Stage|PC_Plus_4_ID[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Forwarding_unit|ID_Control_Noop~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [31]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[31] .is_wysiwyg = "true";
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N28
cycloneive_lcell_comb \ID_PC_Add|Branch_Dest_ID[31]~58 (
// Equation(s):
// \ID_PC_Add|Branch_Dest_ID[31]~58_combout  = \IF_ID_Pipeline_Stage|Instruction_ID [15] $ (\ID_PC_Add|Branch_Dest_ID[30]~57  $ (\IF_ID_Pipeline_Stage|PC_Plus_4_ID [31]))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [31]),
	.cin(\ID_PC_Add|Branch_Dest_ID[30]~57 ),
	.combout(\ID_PC_Add|Branch_Dest_ID[31]~58_combout ),
	.cout());
// synopsys translate_off
defparam \ID_PC_Add|Branch_Dest_ID[31]~58 .lut_mask = 16'hA55A;
defparam \ID_PC_Add|Branch_Dest_ID[31]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N18
cycloneive_lcell_comb \ID_PC_Add|Add0~58 (
// Equation(s):
// \ID_PC_Add|Add0~58_combout  = (\ID_Control|Equal0~0_combout  & ((\ID_Comparator|Equal0~20_combout  & ((\ID_PC_Add|Branch_Dest_ID[31]~58_combout ))) # (!\ID_Comparator|Equal0~20_combout  & (\IF_PC_Add|PC_Plus_4_IF[31]~58_combout )))) # 
// (!\ID_Control|Equal0~0_combout  & (\IF_PC_Add|PC_Plus_4_IF[31]~58_combout ))

	.dataa(\IF_PC_Add|PC_Plus_4_IF[31]~58_combout ),
	.datab(\ID_Control|Equal0~0_combout ),
	.datac(\ID_PC_Add|Branch_Dest_ID[31]~58_combout ),
	.datad(\ID_Comparator|Equal0~20_combout ),
	.cin(gnd),
	.combout(\ID_PC_Add|Add0~58_combout ),
	.cout());
// synopsys translate_off
defparam \ID_PC_Add|Add0~58 .lut_mask = 16'hE2AA;
defparam \ID_PC_Add|Add0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N20
cycloneive_lcell_comb \ID_PC_Add|Add0~59 (
// Equation(s):
// \ID_PC_Add|Add0~59_combout  = (\ID_Control|Decoder0~1_combout  & (\IF_ID_Pipeline_Stage|PC_Plus_4_ID [31])) # (!\ID_Control|Decoder0~1_combout  & ((\ID_PC_Add|Add0~58_combout )))

	.dataa(gnd),
	.datab(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [31]),
	.datac(\ID_Control|Decoder0~1_combout ),
	.datad(\ID_PC_Add|Add0~58_combout ),
	.cin(gnd),
	.combout(\ID_PC_Add|Add0~59_combout ),
	.cout());
// synopsys translate_off
defparam \ID_PC_Add|Add0~59 .lut_mask = 16'hCFC0;
defparam \ID_PC_Add|Add0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N5
dffeas \ID_Registers|register_rtl_0_bypass[35] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_0_bypass [35]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[35] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_0_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N4
cycloneive_lcell_comb \ID_Registers|Read_Data_1_ID[12]~24 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[12]~24_combout  = (\ID_Registers|register_rtl_0_bypass [36] & ((\ID_Registers|register~3_combout  & (\ID_Registers|register_rtl_0_bypass [35])) # (!\ID_Registers|register~3_combout  & 
// ((\ID_Registers|register_rtl_0|auto_generated|ram_block1a12 ))))) # (!\ID_Registers|register_rtl_0_bypass [36] & (((\ID_Registers|register_rtl_0_bypass [35]))))

	.dataa(\ID_Registers|register_rtl_0_bypass [36]),
	.datab(\ID_Registers|register~3_combout ),
	.datac(\ID_Registers|register_rtl_0_bypass [35]),
	.datad(\ID_Registers|register_rtl_0|auto_generated|ram_block1a12 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[12]~24_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[12]~24 .lut_mask = 16'hF2D0;
defparam \ID_Registers|Read_Data_1_ID[12]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N18
cycloneive_lcell_comb \ID_Registers|Read_Data_1_ID[12]~25 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[12]~25_combout  = (\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & (\ID_Registers|Read_Data_1_ID[12]~24_combout )) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & 
// ((\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout ))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & (\ID_Registers|Read_Data_1_ID[12]~24_combout ))))

	.dataa(\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout ),
	.datab(\ID_Registers|Read_Data_1_ID[12]~24_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout ),
	.datad(\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[12]~25_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[12]~25 .lut_mask = 16'hD8CC;
defparam \ID_Registers|Read_Data_1_ID[12]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y39_N13
dffeas \ID_Registers|register_rtl_0_bypass[37] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_0_bypass [37]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[37] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_0_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N12
cycloneive_lcell_comb \ID_Registers|Read_Data_1_ID[13]~26 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[13]~26_combout  = (\ID_Registers|register_rtl_0_bypass [38] & ((\ID_Registers|register~3_combout  & (\ID_Registers|register_rtl_0_bypass [37])) # (!\ID_Registers|register~3_combout  & 
// ((\ID_Registers|register_rtl_0|auto_generated|ram_block1a13 ))))) # (!\ID_Registers|register_rtl_0_bypass [38] & (((\ID_Registers|register_rtl_0_bypass [37]))))

	.dataa(\ID_Registers|register_rtl_0_bypass [38]),
	.datab(\ID_Registers|register~3_combout ),
	.datac(\ID_Registers|register_rtl_0_bypass [37]),
	.datad(\ID_Registers|register_rtl_0|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[13]~26_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[13]~26 .lut_mask = 16'hF2D0;
defparam \ID_Registers|Read_Data_1_ID[13]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N10
cycloneive_lcell_comb \ID_Registers|Read_Data_1_ID[13]~27 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[13]~27_combout  = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & (\ID_Registers|Read_Data_1_ID[13]~26_combout )) # 
// (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout ))))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & (((\ID_Registers|Read_Data_1_ID[13]~26_combout ))))

	.dataa(\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout ),
	.datab(\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout ),
	.datac(\ID_Registers|Read_Data_1_ID[13]~26_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[13]~27_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[13]~27 .lut_mask = 16'hF2D0;
defparam \ID_Registers|Read_Data_1_ID[13]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N28
cycloneive_lcell_comb \ID_Registers|register_rtl_0_bypass[50]~feeder (
// Equation(s):
// \ID_Registers|register_rtl_0_bypass[50]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID_Registers|register_rtl_0_bypass[50]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[50]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|register_rtl_0_bypass[50]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y36_N29
dffeas \ID_Registers|register_rtl_0_bypass[50] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|register_rtl_0_bypass[50]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_0_bypass [50]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[50] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_0_bypass[50] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y36_N13
dffeas \ID_Registers|register_rtl_0_bypass[49] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_0_bypass [49]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[49] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_0_bypass[49] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N12
cycloneive_lcell_comb \ID_Registers|Read_Data_1_ID[19]~38 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[19]~38_combout  = (\ID_Registers|register~3_combout  & (((\ID_Registers|register_rtl_0_bypass [49])))) # (!\ID_Registers|register~3_combout  & ((\ID_Registers|register_rtl_0_bypass [50] & 
// ((\ID_Registers|register_rtl_0|auto_generated|ram_block1a19 ))) # (!\ID_Registers|register_rtl_0_bypass [50] & (\ID_Registers|register_rtl_0_bypass [49]))))

	.dataa(\ID_Registers|register~3_combout ),
	.datab(\ID_Registers|register_rtl_0_bypass [50]),
	.datac(\ID_Registers|register_rtl_0_bypass [49]),
	.datad(\ID_Registers|register_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[19]~38_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[19]~38 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_1_ID[19]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N6
cycloneive_lcell_comb \ID_Registers|Read_Data_1_ID[19]~39 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[19]~39_combout  = (\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & (((\ID_Registers|Read_Data_1_ID[19]~38_combout )))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & 
// ((\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout )) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & ((\ID_Registers|Read_Data_1_ID[19]~38_combout )))))

	.dataa(\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout ),
	.datab(\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[19]~38_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[19]~39_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[19]~39 .lut_mask = 16'hFB40;
defparam \ID_Registers|Read_Data_1_ID[19]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N20
cycloneive_lcell_comb \ID_Registers|register_rtl_0_bypass[52]~feeder (
// Equation(s):
// \ID_Registers|register_rtl_0_bypass[52]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID_Registers|register_rtl_0_bypass[52]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[52]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|register_rtl_0_bypass[52]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y40_N21
dffeas \ID_Registers|register_rtl_0_bypass[52] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|register_rtl_0_bypass[52]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_0_bypass [52]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[52] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_0_bypass[52] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y40_N15
dffeas \ID_Registers|register_rtl_0_bypass[51] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_0_bypass [51]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[51] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_0_bypass[51] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N14
cycloneive_lcell_comb \ID_Registers|Read_Data_1_ID[20]~40 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[20]~40_combout  = (\ID_Registers|register~3_combout  & (((\ID_Registers|register_rtl_0_bypass [51])))) # (!\ID_Registers|register~3_combout  & ((\ID_Registers|register_rtl_0_bypass [52] & 
// ((\ID_Registers|register_rtl_0|auto_generated|ram_block1a20 ))) # (!\ID_Registers|register_rtl_0_bypass [52] & (\ID_Registers|register_rtl_0_bypass [51]))))

	.dataa(\ID_Registers|register~3_combout ),
	.datab(\ID_Registers|register_rtl_0_bypass [52]),
	.datac(\ID_Registers|register_rtl_0_bypass [51]),
	.datad(\ID_Registers|register_rtl_0|auto_generated|ram_block1a20 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[20]~40_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[20]~40 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_1_ID[20]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N20
cycloneive_lcell_comb \ID_Registers|Read_Data_1_ID[20]~41 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[20]~41_combout  = (\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & (((\ID_Registers|Read_Data_1_ID[20]~40_combout )))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & 
// ((\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout )) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & ((\ID_Registers|Read_Data_1_ID[20]~40_combout )))))

	.dataa(\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout ),
	.datab(\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[20]~40_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[20]~41_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[20]~41 .lut_mask = 16'hFB40;
defparam \ID_Registers|Read_Data_1_ID[20]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N21
dffeas \ID_Registers|register_rtl_0_bypass[67] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_0_bypass [67]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[67] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_0_bypass[67] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N20
cycloneive_lcell_comb \ID_Registers|Read_Data_1_ID[28]~56 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[28]~56_combout  = (\ID_Registers|register_rtl_0_bypass [68] & ((\ID_Registers|register~3_combout  & (\ID_Registers|register_rtl_0_bypass [67])) # (!\ID_Registers|register~3_combout  & 
// ((\ID_Registers|register_rtl_0|auto_generated|ram_block1a28 ))))) # (!\ID_Registers|register_rtl_0_bypass [68] & (((\ID_Registers|register_rtl_0_bypass [67]))))

	.dataa(\ID_Registers|register_rtl_0_bypass [68]),
	.datab(\ID_Registers|register~3_combout ),
	.datac(\ID_Registers|register_rtl_0_bypass [67]),
	.datad(\ID_Registers|register_rtl_0|auto_generated|ram_block1a28 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[28]~56_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[28]~56 .lut_mask = 16'hF2D0;
defparam \ID_Registers|Read_Data_1_ID[28]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N12
cycloneive_lcell_comb \ID_Registers|Read_Data_1_ID[28]~57 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[28]~57_combout  = (\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & (\ID_Registers|Read_Data_1_ID[28]~56_combout )) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & 
// ((\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout ))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & (\ID_Registers|Read_Data_1_ID[28]~56_combout ))))

	.dataa(\ID_Registers|Read_Data_1_ID[28]~56_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout ),
	.datac(\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout ),
	.datad(\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[28]~57_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[28]~57 .lut_mask = 16'hACAA;
defparam \ID_Registers|Read_Data_1_ID[28]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N4
cycloneive_lcell_comb \ID_Registers|register_rtl_0_bypass[70]~feeder (
// Equation(s):
// \ID_Registers|register_rtl_0_bypass[70]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID_Registers|register_rtl_0_bypass[70]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[70]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|register_rtl_0_bypass[70]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y39_N5
dffeas \ID_Registers|register_rtl_0_bypass[70] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_Registers|register_rtl_0_bypass[70]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_0_bypass [70]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[70] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_0_bypass[70] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y39_N3
dffeas \ID_Registers|register_rtl_0_bypass[69] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_Registers|register_rtl_0_bypass [69]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_Registers|register_rtl_0_bypass[69] .is_wysiwyg = "true";
defparam \ID_Registers|register_rtl_0_bypass[69] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N2
cycloneive_lcell_comb \ID_Registers|Read_Data_1_ID[29]~58 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[29]~58_combout  = (\ID_Registers|register~3_combout  & (((\ID_Registers|register_rtl_0_bypass [69])))) # (!\ID_Registers|register~3_combout  & ((\ID_Registers|register_rtl_0_bypass [70] & 
// ((\ID_Registers|register_rtl_0|auto_generated|ram_block1a29 ))) # (!\ID_Registers|register_rtl_0_bypass [70] & (\ID_Registers|register_rtl_0_bypass [69]))))

	.dataa(\ID_Registers|register~3_combout ),
	.datab(\ID_Registers|register_rtl_0_bypass [70]),
	.datac(\ID_Registers|register_rtl_0_bypass [69]),
	.datad(\ID_Registers|register_rtl_0|auto_generated|ram_block1a29 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[29]~58_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[29]~58 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_1_ID[29]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N26
cycloneive_lcell_comb \ID_Registers|Read_Data_1_ID[29]~59 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[29]~59_combout  = (\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & (((\ID_Registers|Read_Data_1_ID[29]~58_combout )))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout  & 
// ((\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout )) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout  & ((\ID_Registers|Read_Data_1_ID[29]~58_combout )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout ),
	.datab(\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout ),
	.datac(\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[29]~58_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[29]~59_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[29]~59 .lut_mask = 16'hEF20;
defparam \ID_Registers|Read_Data_1_ID[29]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y72_N0
cycloneive_lcell_comb \ID_EX_Pipeline_Stage|Instruction_EX[0]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Instruction_EX[0]~feeder_combout  = \IF_ID_Pipeline_Stage|Instruction_ID [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [0]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Instruction_EX[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Instruction_EX[0]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Instruction_EX[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y72_N1
dffeas \ID_EX_Pipeline_Stage|Instruction_EX[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_EX_Pipeline_Stage|Instruction_EX[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Instruction_EX [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Instruction_EX[0] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Instruction_EX[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y21_N16
cycloneive_lcell_comb \ID_EX_Pipeline_Stage|Instruction_EX[1]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Instruction_EX[1]~feeder_combout  = \IF_ID_Pipeline_Stage|Instruction_ID [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [1]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Instruction_EX[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Instruction_EX[1]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Instruction_EX[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y21_N17
dffeas \ID_EX_Pipeline_Stage|Instruction_EX[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_EX_Pipeline_Stage|Instruction_EX[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Instruction_EX [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Instruction_EX[1] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Instruction_EX[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y72_N0
cycloneive_lcell_comb \ID_EX_Pipeline_Stage|Instruction_EX[2]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Instruction_EX[2]~feeder_combout  = \IF_ID_Pipeline_Stage|Instruction_ID [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [2]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Instruction_EX[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Instruction_EX[2]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Instruction_EX[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y72_N1
dffeas \ID_EX_Pipeline_Stage|Instruction_EX[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_EX_Pipeline_Stage|Instruction_EX[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Instruction_EX [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Instruction_EX[2] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Instruction_EX[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y1_N0
cycloneive_lcell_comb \ID_EX_Pipeline_Stage|Instruction_EX[3]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Instruction_EX[3]~feeder_combout  = \IF_ID_Pipeline_Stage|Instruction_ID [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [7]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Instruction_EX[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Instruction_EX[3]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Instruction_EX[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y1_N1
dffeas \ID_EX_Pipeline_Stage|Instruction_EX[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_EX_Pipeline_Stage|Instruction_EX[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Instruction_EX [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Instruction_EX[3] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Instruction_EX[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y12_N16
cycloneive_lcell_comb \ID_EX_Pipeline_Stage|Instruction_EX[4]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Instruction_EX[4]~feeder_combout  = \IF_ID_Pipeline_Stage|Instruction_ID [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [4]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Instruction_EX[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Instruction_EX[4]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Instruction_EX[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y12_N17
dffeas \ID_EX_Pipeline_Stage|Instruction_EX[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_EX_Pipeline_Stage|Instruction_EX[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Instruction_EX [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Instruction_EX[4] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Instruction_EX[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y46_N8
cycloneive_lcell_comb \ID_EX_Pipeline_Stage|Instruction_EX[5]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Instruction_EX[5]~feeder_combout  = \IF_ID_Pipeline_Stage|Instruction_ID [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [5]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Instruction_EX[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Instruction_EX[5]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Instruction_EX[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y46_N9
dffeas \ID_EX_Pipeline_Stage|Instruction_EX[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_EX_Pipeline_Stage|Instruction_EX[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Instruction_EX [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Instruction_EX[5] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Instruction_EX[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y1_N30
cycloneive_lcell_comb \ID_EX_Pipeline_Stage|Instruction_EX[6]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Instruction_EX[6]~feeder_combout  = \IF_ID_Pipeline_Stage|Instruction_ID [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [7]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Instruction_EX[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Instruction_EX[6]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Instruction_EX[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y1_N31
dffeas \ID_EX_Pipeline_Stage|Instruction_EX[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_EX_Pipeline_Stage|Instruction_EX[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Instruction_EX [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Instruction_EX[6] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Instruction_EX[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y1_N28
cycloneive_lcell_comb \ID_EX_Pipeline_Stage|Instruction_EX[7]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Instruction_EX[7]~feeder_combout  = \IF_ID_Pipeline_Stage|Instruction_ID [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [7]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Instruction_EX[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Instruction_EX[7]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Instruction_EX[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y1_N29
dffeas \ID_EX_Pipeline_Stage|Instruction_EX[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_EX_Pipeline_Stage|Instruction_EX[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Instruction_EX [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Instruction_EX[7] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Instruction_EX[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y69_N0
cycloneive_lcell_comb \ID_EX_Pipeline_Stage|Instruction_EX[8]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Instruction_EX[8]~feeder_combout  = \IF_ID_Pipeline_Stage|Instruction_ID [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Instruction_EX[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Instruction_EX[8]~feeder .lut_mask = 16'hF0F0;
defparam \ID_EX_Pipeline_Stage|Instruction_EX[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y69_N1
dffeas \ID_EX_Pipeline_Stage|Instruction_EX[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_EX_Pipeline_Stage|Instruction_EX[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Instruction_EX [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Instruction_EX[8] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Instruction_EX[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y69_N14
cycloneive_lcell_comb \ID_EX_Pipeline_Stage|Instruction_EX[9]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Instruction_EX[9]~feeder_combout  = \IF_ID_Pipeline_Stage|Instruction_ID [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Instruction_EX[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Instruction_EX[9]~feeder .lut_mask = 16'hF0F0;
defparam \ID_EX_Pipeline_Stage|Instruction_EX[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y69_N15
dffeas \ID_EX_Pipeline_Stage|Instruction_EX[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_EX_Pipeline_Stage|Instruction_EX[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Instruction_EX [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Instruction_EX[9] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Instruction_EX[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y69_N4
cycloneive_lcell_comb \ID_EX_Pipeline_Stage|Instruction_EX[10]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Instruction_EX[10]~feeder_combout  = \IF_ID_Pipeline_Stage|Instruction_ID [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Instruction_EX[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Instruction_EX[10]~feeder .lut_mask = 16'hF0F0;
defparam \ID_EX_Pipeline_Stage|Instruction_EX[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y69_N5
dffeas \ID_EX_Pipeline_Stage|Instruction_EX[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_EX_Pipeline_Stage|Instruction_EX[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Instruction_EX [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Instruction_EX[10] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Instruction_EX[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y60_N16
cycloneive_lcell_comb \ID_EX_Pipeline_Stage|Instruction_EX[26]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Instruction_EX[26]~feeder_combout  = \IF_ID_Pipeline_Stage|Instruction_ID [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [31]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Instruction_EX[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Instruction_EX[26]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Instruction_EX[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y60_N17
dffeas \ID_EX_Pipeline_Stage|Instruction_EX[26] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_EX_Pipeline_Stage|Instruction_EX[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Instruction_EX [26]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Instruction_EX[26] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Instruction_EX[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y55_N16
cycloneive_lcell_comb \ID_EX_Pipeline_Stage|Instruction_EX[27]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Instruction_EX[27]~feeder_combout  = \IF_ID_Pipeline_Stage|Instruction_ID [27]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [27]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Instruction_EX[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Instruction_EX[27]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Instruction_EX[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y55_N17
dffeas \ID_EX_Pipeline_Stage|Instruction_EX[27] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_EX_Pipeline_Stage|Instruction_EX[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Instruction_EX [27]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Instruction_EX[27] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Instruction_EX[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y65_N0
cycloneive_lcell_comb \ID_EX_Pipeline_Stage|Instruction_EX[28]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Instruction_EX[28]~feeder_combout  = \IF_ID_Pipeline_Stage|Instruction_ID [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [28]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Instruction_EX[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Instruction_EX[28]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Instruction_EX[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y65_N1
dffeas \ID_EX_Pipeline_Stage|Instruction_EX[28] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_EX_Pipeline_Stage|Instruction_EX[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Instruction_EX [28]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Instruction_EX[28] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Instruction_EX[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N16
cycloneive_lcell_comb \ID_EX_Pipeline_Stage|Instruction_EX[29]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Instruction_EX[29]~feeder_combout  = \IF_ID_Pipeline_Stage|Instruction_ID [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [29]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Instruction_EX[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Instruction_EX[29]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Instruction_EX[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y24_N17
dffeas \ID_EX_Pipeline_Stage|Instruction_EX[29] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_EX_Pipeline_Stage|Instruction_EX[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Instruction_EX [29]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Instruction_EX[29] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Instruction_EX[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N4
cycloneive_lcell_comb \ID_EX_Pipeline_Stage|Instruction_EX[31]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Instruction_EX[31]~feeder_combout  = \IF_ID_Pipeline_Stage|Instruction_ID [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [31]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Instruction_EX[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Instruction_EX[31]~feeder .lut_mask = 16'hF0F0;
defparam \ID_EX_Pipeline_Stage|Instruction_EX[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y36_N5
dffeas \ID_EX_Pipeline_Stage|Instruction_EX[31] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ID_EX_Pipeline_Stage|Instruction_EX[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX_Pipeline_Stage|Instruction_EX [31]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Instruction_EX[31] .is_wysiwyg = "true";
defparam \ID_EX_Pipeline_Stage|Instruction_EX[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N2
cycloneive_lcell_comb \EX_ALU|Mux20~0 (
// Equation(s):
// \EX_ALU|Mux20~0_combout  = (\EX_ALU|Mux28~0_combout  & ((\EX_ALU|Mux28~1_combout  & ((\EX_ALU|Mult0|auto_generated|w513w [11]))) # (!\EX_ALU|Mux28~1_combout  & (\EX_ALU|Add0~37_combout )))) # (!\EX_ALU|Mux28~0_combout  & (((\EX_ALU|Mux28~1_combout ))))

	.dataa(\EX_ALU|Add0~37_combout ),
	.datab(\EX_ALU|Mux28~0_combout ),
	.datac(\EX_ALU|Mult0|auto_generated|w513w [11]),
	.datad(\EX_ALU|Mux28~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux20~0 .lut_mask = 16'hF388;
defparam \EX_ALU|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N12
cycloneive_lcell_comb \EX_ALU|Mux20~1 (
// Equation(s):
// \EX_ALU|Mux20~1_combout  = (\EX_ALU_Control|ALU_Control_EX[1]~3_combout  & (((\EX_ALU|Mux20~0_combout )))) # (!\EX_ALU_Control|ALU_Control_EX[1]~3_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[11]~11_combout  & ((\Data_forwarding_mux_A|Mux20~1_combout ) # 
// (\EX_ALU|Mux20~0_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[11]~11_combout  & (\Data_forwarding_mux_A|Mux20~1_combout  & \EX_ALU|Mux20~0_combout ))))

	.dataa(\EX_ALU_Control|ALU_Control_EX[1]~3_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[11]~11_combout ),
	.datac(\Data_forwarding_mux_A|Mux20~1_combout ),
	.datad(\EX_ALU|Mux20~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux20~1 .lut_mask = 16'hFE40;
defparam \EX_ALU|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N8
cycloneive_lcell_comb \EX_ALU|Equal0~8 (
// Equation(s):
// \EX_ALU|Equal0~8_combout  = (\EX_ALU|Mux9~1_combout ) # ((\EX_ALU|Mux29~1_combout ) # ((\EX_ALU|Mux12~1_combout ) # (\EX_ALU|Mux7~1_combout )))

	.dataa(\EX_ALU|Mux9~1_combout ),
	.datab(\EX_ALU|Mux29~1_combout ),
	.datac(\EX_ALU|Mux12~1_combout ),
	.datad(\EX_ALU|Mux7~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Equal0~8 .lut_mask = 16'hFFFE;
defparam \EX_ALU|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N18
cycloneive_lcell_comb \EX_ALU|Equal0~9 (
// Equation(s):
// \EX_ALU|Equal0~9_combout  = (!\EX_ALU|Mux8~1_combout  & (!\EX_ALU|Mux11~1_combout  & (!\EX_ALU|Mux10~1_combout  & !\EX_ALU|Equal0~8_combout )))

	.dataa(\EX_ALU|Mux8~1_combout ),
	.datab(\EX_ALU|Mux11~1_combout ),
	.datac(\EX_ALU|Mux10~1_combout ),
	.datad(\EX_ALU|Equal0~8_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Equal0~9 .lut_mask = 16'h0001;
defparam \EX_ALU|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N4
cycloneive_lcell_comb \EX_ALU|Equal0~2 (
// Equation(s):
// \EX_ALU|Equal0~2_combout  = (!\EX_ALU|Mux17~1_combout  & (!\EX_ALU|Mux16~1_combout  & (!\EX_ALU|Mux18~1_combout  & !\EX_ALU|Mux15~1_combout )))

	.dataa(\EX_ALU|Mux17~1_combout ),
	.datab(\EX_ALU|Mux16~1_combout ),
	.datac(\EX_ALU|Mux18~1_combout ),
	.datad(\EX_ALU|Mux15~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Equal0~2 .lut_mask = 16'h0001;
defparam \EX_ALU|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N14
cycloneive_lcell_comb \EX_ALU|Equal0~3 (
// Equation(s):
// \EX_ALU|Equal0~3_combout  = (!\EX_ALU|Mux13~1_combout  & (!\EX_ALU|Mux30~1_combout  & (!\EX_ALU|Mux14~1_combout  & !\EX_ALU|Mux27~1_combout )))

	.dataa(\EX_ALU|Mux13~1_combout ),
	.datab(\EX_ALU|Mux30~1_combout ),
	.datac(\EX_ALU|Mux14~1_combout ),
	.datad(\EX_ALU|Mux27~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Equal0~3 .lut_mask = 16'h0001;
defparam \EX_ALU|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N10
cycloneive_lcell_comb \EX_ALU|Equal0~1 (
// Equation(s):
// \EX_ALU|Equal0~1_combout  = (!\EX_ALU|Mux20~1_combout  & (!\EX_ALU|Mux19~1_combout  & (!\EX_ALU|Mux22~1_combout  & !\EX_ALU|Mux23~1_combout )))

	.dataa(\EX_ALU|Mux20~1_combout ),
	.datab(\EX_ALU|Mux19~1_combout ),
	.datac(\EX_ALU|Mux22~1_combout ),
	.datad(\EX_ALU|Mux23~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Equal0~1 .lut_mask = 16'h0001;
defparam \EX_ALU|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N0
cycloneive_lcell_comb \EX_ALU|Equal0~4 (
// Equation(s):
// \EX_ALU|Equal0~4_combout  = (\EX_ALU|Equal0~0_combout  & (\EX_ALU|Equal0~2_combout  & (\EX_ALU|Equal0~3_combout  & \EX_ALU|Equal0~1_combout )))

	.dataa(\EX_ALU|Equal0~0_combout ),
	.datab(\EX_ALU|Equal0~2_combout ),
	.datac(\EX_ALU|Equal0~3_combout ),
	.datad(\EX_ALU|Equal0~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Equal0~4 .lut_mask = 16'h8000;
defparam \EX_ALU|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N18
cycloneive_lcell_comb \EX_ALU|Equal0~5 (
// Equation(s):
// \EX_ALU|Equal0~5_combout  = (!\EX_ALU|Mux1~1_combout  & !\EX_ALU|Mux2~1_combout )

	.dataa(gnd),
	.datab(\EX_ALU|Mux1~1_combout ),
	.datac(gnd),
	.datad(\EX_ALU|Mux2~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Equal0~5 .lut_mask = 16'h0033;
defparam \EX_ALU|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N4
cycloneive_lcell_comb \EX_ALU|Equal0~6 (
// Equation(s):
// \EX_ALU|Equal0~6_combout  = (!\EX_ALU|Mux4~1_combout  & (!\EX_ALU|Mux6~1_combout  & (!\EX_ALU|Mux3~1_combout  & !\EX_ALU|Mux5~1_combout )))

	.dataa(\EX_ALU|Mux4~1_combout ),
	.datab(\EX_ALU|Mux6~1_combout ),
	.datac(\EX_ALU|Mux3~1_combout ),
	.datad(\EX_ALU|Mux5~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Equal0~6 .lut_mask = 16'h0001;
defparam \EX_ALU|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N10
cycloneive_lcell_comb \EX_ALU|Equal0~7 (
// Equation(s):
// \EX_ALU|Equal0~7_combout  = (!\EX_ALU|Mux21~1_combout  & (\EX_ALU|Equal0~5_combout  & (\EX_ALU|Equal0~6_combout  & !\EX_ALU|Mux0~1_combout )))

	.dataa(\EX_ALU|Mux21~1_combout ),
	.datab(\EX_ALU|Equal0~5_combout ),
	.datac(\EX_ALU|Equal0~6_combout ),
	.datad(\EX_ALU|Mux0~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Equal0~7 .lut_mask = 16'h0040;
defparam \EX_ALU|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N8
cycloneive_lcell_comb \EX_ALU|Equal0~10 (
// Equation(s):
// \EX_ALU|Equal0~10_combout  = (\EX_ALU|Equal0~9_combout  & (\EX_ALU|Equal0~4_combout  & (!\EX_ALU|Mux31~4_combout  & \EX_ALU|Equal0~7_combout )))

	.dataa(\EX_ALU|Equal0~9_combout ),
	.datab(\EX_ALU|Equal0~4_combout ),
	.datac(\EX_ALU|Mux31~4_combout ),
	.datad(\EX_ALU|Equal0~7_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Equal0~10 .lut_mask = 16'h0800;
defparam \EX_ALU|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y41_N13
dffeas \EX_MEM_Pipeline_Stage|ALU_Result_MEM[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\EX_ALU|Mux20~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [11]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[11] .is_wysiwyg = "true";
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y37_N9
dffeas \EX_MEM_Pipeline_Stage|Write_Data_MEM[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data_forwarding_mux_B|Mux18~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM_Pipeline_Stage|Write_Data_MEM [13]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[13] .is_wysiwyg = "true";
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y41_N7
dffeas \EX_MEM_Pipeline_Stage|Write_Data_MEM[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data_forwarding_mux_B|Mux17~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM_Pipeline_Stage|Write_Data_MEM [14]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[14] .is_wysiwyg = "true";
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y36_N1
dffeas \EX_MEM_Pipeline_Stage|Write_Data_MEM[18] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data_forwarding_mux_B|Mux13~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM_Pipeline_Stage|Write_Data_MEM [18]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[18] .is_wysiwyg = "true";
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y36_N1
dffeas \EX_MEM_Pipeline_Stage|Write_Data_MEM[21] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Data_forwarding_mux_B|Mux10~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM_Pipeline_Stage|Write_Data_MEM [21]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[21] .is_wysiwyg = "true";
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y41_N25
dffeas \EX_MEM_Pipeline_Stage|Write_Data_MEM[24] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Data_forwarding_mux_B|Mux7~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM_Pipeline_Stage|Write_Data_MEM [24]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[24] .is_wysiwyg = "true";
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y42_N7
dffeas \EX_MEM_Pipeline_Stage|Write_Data_MEM[31] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Data_forwarding_mux_B|Mux0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM_Pipeline_Stage|Write_Data_MEM [31]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[31] .is_wysiwyg = "true";
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y37_N27
dffeas \MEM_Data_Memory|Data_Memory_rtl_0_bypass[39] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [39]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[39] .is_wysiwyg = "true";
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N28
cycloneive_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[40]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[40]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[40]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[40]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[40]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y37_N29
dffeas \MEM_Data_Memory|Data_Memory_rtl_0_bypass[40] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [40]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[40] .is_wysiwyg = "true";
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N14
cycloneive_lcell_comb \MEM_Data_Memory|Read_Data_MEM~20 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~20_combout  = (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [40] & (((\MEM_Data_Memory|Data_Memory~0_combout ) # (!\MEM_Data_Memory|Data_Memory~5_combout )) # (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0])))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0]),
	.datab(\MEM_Data_Memory|Data_Memory~5_combout ),
	.datac(\MEM_Data_Memory|Data_Memory~0_combout ),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [40]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~20_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~20 .lut_mask = 16'hF700;
defparam \MEM_Data_Memory|Read_Data_MEM~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N26
cycloneive_lcell_comb \MEM_Data_Memory|Read_Data_MEM~21 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~21_combout  = (!\MEM_Data_Memory|always0~10_combout  & ((\MEM_Data_Memory|Read_Data_MEM~20_combout  & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a10 )) # (!\MEM_Data_Memory|Read_Data_MEM~20_combout  & 
// ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [39])))))

	.dataa(\MEM_Data_Memory|always0~10_combout ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a10 ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [39]),
	.datad(\MEM_Data_Memory|Read_Data_MEM~20_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~21_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~21 .lut_mask = 16'h4450;
defparam \MEM_Data_Memory|Read_Data_MEM~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N8
cycloneive_lcell_comb \MEM_Data_Memory|Read_Data_MEM[10] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [10] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~21_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [10])))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~21_combout ),
	.datab(gnd),
	.datac(\MEM_Data_Memory|Read_Data_MEM [10]),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [10]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[10] .lut_mask = 16'hAAF0;
defparam \MEM_Data_Memory|Read_Data_MEM[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y36_N15
dffeas \MEM_Data_Memory|Data_Memory_rtl_0_bypass[57] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[19]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [57]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[57] .is_wysiwyg = "true";
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N8
cycloneive_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[58]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[58]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[58]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[58]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[58]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y36_N9
dffeas \MEM_Data_Memory|Data_Memory_rtl_0_bypass[58] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[58]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [58]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[58] .is_wysiwyg = "true";
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N2
cycloneive_lcell_comb \MEM_Data_Memory|Read_Data_MEM~38 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~38_combout  = (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [58] & ((\MEM_Data_Memory|Data_Memory~0_combout ) # ((!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0]) # (!\MEM_Data_Memory|Data_Memory~5_combout ))))

	.dataa(\MEM_Data_Memory|Data_Memory~0_combout ),
	.datab(\MEM_Data_Memory|Data_Memory~5_combout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [58]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~38_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~38 .lut_mask = 16'hB0F0;
defparam \MEM_Data_Memory|Read_Data_MEM~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N4
cycloneive_lcell_comb \MEM_Data_Memory|Read_Data_MEM~39 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~39_combout  = (!\MEM_Data_Memory|always0~10_combout  & ((\MEM_Data_Memory|Read_Data_MEM~38_combout  & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a19 )) # (!\MEM_Data_Memory|Read_Data_MEM~38_combout  & 
// ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [57])))))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [57]),
	.datac(\MEM_Data_Memory|always0~10_combout ),
	.datad(\MEM_Data_Memory|Read_Data_MEM~38_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~39_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~39 .lut_mask = 16'h0A0C;
defparam \MEM_Data_Memory|Read_Data_MEM~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N4
cycloneive_lcell_comb \MEM_Data_Memory|Read_Data_MEM[19] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [19] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~39_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [19])))

	.dataa(gnd),
	.datab(\MEM_Data_Memory|Read_Data_MEM~39_combout ),
	.datac(\MEM_Data_Memory|Read_Data_MEM [19]),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [19]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[19] .lut_mask = 16'hCCF0;
defparam \MEM_Data_Memory|Read_Data_MEM[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y41_N5
dffeas \MEM_Data_Memory|Data_Memory_rtl_0_bypass[65] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[23]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [65]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[65] .is_wysiwyg = "true";
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[65] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y41_N6
cycloneive_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[66]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[66]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[66]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[66]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[66]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y41_N7
dffeas \MEM_Data_Memory|Data_Memory_rtl_0_bypass[66] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[66]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [66]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[66] .is_wysiwyg = "true";
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[66] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y41_N16
cycloneive_lcell_comb \MEM_Data_Memory|Read_Data_MEM~46 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~46_combout  = (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [66] & ((\MEM_Data_Memory|Data_Memory~0_combout ) # ((!\MEM_Data_Memory|Data_Memory~5_combout ) # (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0]))))

	.dataa(\MEM_Data_Memory|Data_Memory~0_combout ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0]),
	.datac(\MEM_Data_Memory|Data_Memory~5_combout ),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [66]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~46_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~46 .lut_mask = 16'hBF00;
defparam \MEM_Data_Memory|Read_Data_MEM~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y41_N4
cycloneive_lcell_comb \MEM_Data_Memory|Read_Data_MEM~47 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~47_combout  = (!\MEM_Data_Memory|always0~10_combout  & ((\MEM_Data_Memory|Read_Data_MEM~46_combout  & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a23 )) # (!\MEM_Data_Memory|Read_Data_MEM~46_combout  & 
// ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [65])))))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\MEM_Data_Memory|always0~10_combout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [65]),
	.datad(\MEM_Data_Memory|Read_Data_MEM~46_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~47_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~47 .lut_mask = 16'h2230;
defparam \MEM_Data_Memory|Read_Data_MEM~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N22
cycloneive_lcell_comb \MEM_Data_Memory|Read_Data_MEM[23] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [23] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~47_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [23])))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~47_combout ),
	.datab(gnd),
	.datac(\MEM_Data_Memory|Read_Data_MEM [23]),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [23]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[23] .lut_mask = 16'hAAF0;
defparam \MEM_Data_Memory|Read_Data_MEM[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y37_N23
dffeas \MEM_WB_Pipeline_Stage|Read_Data_WB[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MEM_Data_Memory|Read_Data_MEM [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB_Pipeline_Stage|Read_Data_WB [10]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[10] .is_wysiwyg = "true";
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y36_N31
dffeas \MEM_WB_Pipeline_Stage|Read_Data_WB[19] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MEM_Data_Memory|Read_Data_MEM [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB_Pipeline_Stage|Read_Data_WB [19]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[19] .is_wysiwyg = "true";
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y36_N31
dffeas \MEM_WB_Pipeline_Stage|Read_Data_WB[23] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MEM_Data_Memory|Read_Data_MEM [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB_Pipeline_Stage|Read_Data_WB [23]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[23] .is_wysiwyg = "true";
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y39_N7
dffeas \MEM_WB_Pipeline_Stage|ALU_Result_WB[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB_Pipeline_Stage|ALU_Result_WB [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[0] .is_wysiwyg = "true";
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N10
cycloneive_lcell_comb \MEM_WB_Pipeline_Stage|ALU_Result_WB[7]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|ALU_Result_WB[7]~feeder_combout  = \EX_MEM_Pipeline_Stage|ALU_Result_MEM [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [7]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|ALU_Result_WB[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[7]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y38_N11
dffeas \MEM_WB_Pipeline_Stage|ALU_Result_WB[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\MEM_WB_Pipeline_Stage|ALU_Result_WB[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB_Pipeline_Stage|ALU_Result_WB [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[7] .is_wysiwyg = "true";
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N20
cycloneive_lcell_comb \MEM_WB_Pipeline_Stage|ALU_Result_WB[11]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|ALU_Result_WB[11]~feeder_combout  = \EX_MEM_Pipeline_Stage|ALU_Result_MEM [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [11]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|ALU_Result_WB[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[11]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y41_N21
dffeas \MEM_WB_Pipeline_Stage|ALU_Result_WB[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\MEM_WB_Pipeline_Stage|ALU_Result_WB[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB_Pipeline_Stage|ALU_Result_WB [11]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[11] .is_wysiwyg = "true";
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y37_N23
dffeas \MEM_WB_Pipeline_Stage|ALU_Result_WB[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB_Pipeline_Stage|ALU_Result_WB [13]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[13] .is_wysiwyg = "true";
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y37_N7
dffeas \MEM_WB_Pipeline_Stage|ALU_Result_WB[27] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB_Pipeline_Stage|ALU_Result_WB [27]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[27] .is_wysiwyg = "true";
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y38_N11
dffeas \MEM_WB_Pipeline_Stage|ALU_Result_WB[28] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB_Pipeline_Stage|ALU_Result_WB [28]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[28] .is_wysiwyg = "true";
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y39_N1
dffeas \MEM_WB_Pipeline_Stage|ALU_Result_WB[30] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB_Pipeline_Stage|ALU_Result_WB [30]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[30] .is_wysiwyg = "true";
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[30] .power_up = "low";
// synopsys translate_on

assign clkout[0] = \clkout[0]~output_o ;

assign clkout[1] = \clkout[1]~output_o ;

assign clkout[2] = \clkout[2]~output_o ;

assign clkout[3] = \clkout[3]~output_o ;

assign clkout[4] = \clkout[4]~output_o ;

assign clkout[5] = \clkout[5]~output_o ;

assign Instruction_IF[0] = \Instruction_IF[0]~output_o ;

assign Instruction_IF[1] = \Instruction_IF[1]~output_o ;

assign Instruction_IF[2] = \Instruction_IF[2]~output_o ;

assign Instruction_IF[3] = \Instruction_IF[3]~output_o ;

assign Instruction_IF[4] = \Instruction_IF[4]~output_o ;

assign Instruction_IF[5] = \Instruction_IF[5]~output_o ;

assign Instruction_IF[6] = \Instruction_IF[6]~output_o ;

assign Instruction_IF[7] = \Instruction_IF[7]~output_o ;

assign Instruction_IF[8] = \Instruction_IF[8]~output_o ;

assign Instruction_IF[9] = \Instruction_IF[9]~output_o ;

assign Instruction_IF[10] = \Instruction_IF[10]~output_o ;

assign Instruction_IF[11] = \Instruction_IF[11]~output_o ;

assign Instruction_IF[12] = \Instruction_IF[12]~output_o ;

assign Instruction_IF[13] = \Instruction_IF[13]~output_o ;

assign Instruction_IF[14] = \Instruction_IF[14]~output_o ;

assign Instruction_IF[15] = \Instruction_IF[15]~output_o ;

assign Instruction_IF[16] = \Instruction_IF[16]~output_o ;

assign Instruction_IF[17] = \Instruction_IF[17]~output_o ;

assign Instruction_IF[18] = \Instruction_IF[18]~output_o ;

assign Instruction_IF[19] = \Instruction_IF[19]~output_o ;

assign Instruction_IF[20] = \Instruction_IF[20]~output_o ;

assign Instruction_IF[21] = \Instruction_IF[21]~output_o ;

assign Instruction_IF[22] = \Instruction_IF[22]~output_o ;

assign Instruction_IF[23] = \Instruction_IF[23]~output_o ;

assign Instruction_IF[24] = \Instruction_IF[24]~output_o ;

assign Instruction_IF[25] = \Instruction_IF[25]~output_o ;

assign Instruction_IF[26] = \Instruction_IF[26]~output_o ;

assign Instruction_IF[27] = \Instruction_IF[27]~output_o ;

assign Instruction_IF[28] = \Instruction_IF[28]~output_o ;

assign Instruction_IF[29] = \Instruction_IF[29]~output_o ;

assign Instruction_IF[30] = \Instruction_IF[30]~output_o ;

assign Instruction_IF[31] = \Instruction_IF[31]~output_o ;

assign Next_PC_IF[0] = \Next_PC_IF[0]~output_o ;

assign Next_PC_IF[1] = \Next_PC_IF[1]~output_o ;

assign Next_PC_IF[2] = \Next_PC_IF[2]~output_o ;

assign Next_PC_IF[3] = \Next_PC_IF[3]~output_o ;

assign Next_PC_IF[4] = \Next_PC_IF[4]~output_o ;

assign Next_PC_IF[5] = \Next_PC_IF[5]~output_o ;

assign Next_PC_IF[6] = \Next_PC_IF[6]~output_o ;

assign Next_PC_IF[7] = \Next_PC_IF[7]~output_o ;

assign Next_PC_IF[8] = \Next_PC_IF[8]~output_o ;

assign Next_PC_IF[9] = \Next_PC_IF[9]~output_o ;

assign Next_PC_IF[10] = \Next_PC_IF[10]~output_o ;

assign Next_PC_IF[11] = \Next_PC_IF[11]~output_o ;

assign Next_PC_IF[12] = \Next_PC_IF[12]~output_o ;

assign Next_PC_IF[13] = \Next_PC_IF[13]~output_o ;

assign Next_PC_IF[14] = \Next_PC_IF[14]~output_o ;

assign Next_PC_IF[15] = \Next_PC_IF[15]~output_o ;

assign Next_PC_IF[16] = \Next_PC_IF[16]~output_o ;

assign Next_PC_IF[17] = \Next_PC_IF[17]~output_o ;

assign Next_PC_IF[18] = \Next_PC_IF[18]~output_o ;

assign Next_PC_IF[19] = \Next_PC_IF[19]~output_o ;

assign Next_PC_IF[20] = \Next_PC_IF[20]~output_o ;

assign Next_PC_IF[21] = \Next_PC_IF[21]~output_o ;

assign Next_PC_IF[22] = \Next_PC_IF[22]~output_o ;

assign Next_PC_IF[23] = \Next_PC_IF[23]~output_o ;

assign Next_PC_IF[24] = \Next_PC_IF[24]~output_o ;

assign Next_PC_IF[25] = \Next_PC_IF[25]~output_o ;

assign Next_PC_IF[26] = \Next_PC_IF[26]~output_o ;

assign Next_PC_IF[27] = \Next_PC_IF[27]~output_o ;

assign Next_PC_IF[28] = \Next_PC_IF[28]~output_o ;

assign Next_PC_IF[29] = \Next_PC_IF[29]~output_o ;

assign Next_PC_IF[30] = \Next_PC_IF[30]~output_o ;

assign Next_PC_IF[31] = \Next_PC_IF[31]~output_o ;

assign Instruction_ID[0] = \Instruction_ID[0]~output_o ;

assign Instruction_ID[1] = \Instruction_ID[1]~output_o ;

assign Instruction_ID[2] = \Instruction_ID[2]~output_o ;

assign Instruction_ID[3] = \Instruction_ID[3]~output_o ;

assign Instruction_ID[4] = \Instruction_ID[4]~output_o ;

assign Instruction_ID[5] = \Instruction_ID[5]~output_o ;

assign Instruction_ID[6] = \Instruction_ID[6]~output_o ;

assign Instruction_ID[7] = \Instruction_ID[7]~output_o ;

assign Instruction_ID[8] = \Instruction_ID[8]~output_o ;

assign Instruction_ID[9] = \Instruction_ID[9]~output_o ;

assign Instruction_ID[10] = \Instruction_ID[10]~output_o ;

assign Instruction_ID[11] = \Instruction_ID[11]~output_o ;

assign Instruction_ID[12] = \Instruction_ID[12]~output_o ;

assign Instruction_ID[13] = \Instruction_ID[13]~output_o ;

assign Instruction_ID[14] = \Instruction_ID[14]~output_o ;

assign Instruction_ID[15] = \Instruction_ID[15]~output_o ;

assign Instruction_ID[16] = \Instruction_ID[16]~output_o ;

assign Instruction_ID[17] = \Instruction_ID[17]~output_o ;

assign Instruction_ID[18] = \Instruction_ID[18]~output_o ;

assign Instruction_ID[19] = \Instruction_ID[19]~output_o ;

assign Instruction_ID[20] = \Instruction_ID[20]~output_o ;

assign Instruction_ID[21] = \Instruction_ID[21]~output_o ;

assign Instruction_ID[22] = \Instruction_ID[22]~output_o ;

assign Instruction_ID[23] = \Instruction_ID[23]~output_o ;

assign Instruction_ID[24] = \Instruction_ID[24]~output_o ;

assign Instruction_ID[25] = \Instruction_ID[25]~output_o ;

assign Instruction_ID[26] = \Instruction_ID[26]~output_o ;

assign Instruction_ID[27] = \Instruction_ID[27]~output_o ;

assign Instruction_ID[28] = \Instruction_ID[28]~output_o ;

assign Instruction_ID[29] = \Instruction_ID[29]~output_o ;

assign Instruction_ID[30] = \Instruction_ID[30]~output_o ;

assign Instruction_ID[31] = \Instruction_ID[31]~output_o ;

assign Read_Address_1_ID[0] = \Read_Address_1_ID[0]~output_o ;

assign Read_Address_1_ID[1] = \Read_Address_1_ID[1]~output_o ;

assign Read_Address_1_ID[2] = \Read_Address_1_ID[2]~output_o ;

assign Read_Address_1_ID[3] = \Read_Address_1_ID[3]~output_o ;

assign Read_Address_1_ID[4] = \Read_Address_1_ID[4]~output_o ;

assign Read_Data_1_ID[0] = \Read_Data_1_ID[0]~output_o ;

assign Read_Data_1_ID[1] = \Read_Data_1_ID[1]~output_o ;

assign Read_Data_1_ID[2] = \Read_Data_1_ID[2]~output_o ;

assign Read_Data_1_ID[3] = \Read_Data_1_ID[3]~output_o ;

assign Read_Data_1_ID[4] = \Read_Data_1_ID[4]~output_o ;

assign Read_Data_1_ID[5] = \Read_Data_1_ID[5]~output_o ;

assign Read_Data_1_ID[6] = \Read_Data_1_ID[6]~output_o ;

assign Read_Data_1_ID[7] = \Read_Data_1_ID[7]~output_o ;

assign Read_Data_1_ID[8] = \Read_Data_1_ID[8]~output_o ;

assign Read_Data_1_ID[9] = \Read_Data_1_ID[9]~output_o ;

assign Read_Data_1_ID[10] = \Read_Data_1_ID[10]~output_o ;

assign Read_Data_1_ID[11] = \Read_Data_1_ID[11]~output_o ;

assign Read_Data_1_ID[12] = \Read_Data_1_ID[12]~output_o ;

assign Read_Data_1_ID[13] = \Read_Data_1_ID[13]~output_o ;

assign Read_Data_1_ID[14] = \Read_Data_1_ID[14]~output_o ;

assign Read_Data_1_ID[15] = \Read_Data_1_ID[15]~output_o ;

assign Read_Data_1_ID[16] = \Read_Data_1_ID[16]~output_o ;

assign Read_Data_1_ID[17] = \Read_Data_1_ID[17]~output_o ;

assign Read_Data_1_ID[18] = \Read_Data_1_ID[18]~output_o ;

assign Read_Data_1_ID[19] = \Read_Data_1_ID[19]~output_o ;

assign Read_Data_1_ID[20] = \Read_Data_1_ID[20]~output_o ;

assign Read_Data_1_ID[21] = \Read_Data_1_ID[21]~output_o ;

assign Read_Data_1_ID[22] = \Read_Data_1_ID[22]~output_o ;

assign Read_Data_1_ID[23] = \Read_Data_1_ID[23]~output_o ;

assign Read_Data_1_ID[24] = \Read_Data_1_ID[24]~output_o ;

assign Read_Data_1_ID[25] = \Read_Data_1_ID[25]~output_o ;

assign Read_Data_1_ID[26] = \Read_Data_1_ID[26]~output_o ;

assign Read_Data_1_ID[27] = \Read_Data_1_ID[27]~output_o ;

assign Read_Data_1_ID[28] = \Read_Data_1_ID[28]~output_o ;

assign Read_Data_1_ID[29] = \Read_Data_1_ID[29]~output_o ;

assign Read_Data_1_ID[30] = \Read_Data_1_ID[30]~output_o ;

assign Read_Data_1_ID[31] = \Read_Data_1_ID[31]~output_o ;

assign ALUOp_ID[0] = \ALUOp_ID[0]~output_o ;

assign ALUOp_ID[1] = \ALUOp_ID[1]~output_o ;

assign ALUSrc_ID = \ALUSrc_ID~output_o ;

assign Branch_ID = \Branch_ID~output_o ;

assign MemRead_ID = \MemRead_ID~output_o ;

assign MemWrite_ID = \MemWrite_ID~output_o ;

assign MemtoReg_ID = \MemtoReg_ID~output_o ;

assign PCSrc_ID = \PCSrc_ID~output_o ;

assign Instruction_EX[0] = \Instruction_EX[0]~output_o ;

assign Instruction_EX[1] = \Instruction_EX[1]~output_o ;

assign Instruction_EX[2] = \Instruction_EX[2]~output_o ;

assign Instruction_EX[3] = \Instruction_EX[3]~output_o ;

assign Instruction_EX[4] = \Instruction_EX[4]~output_o ;

assign Instruction_EX[5] = \Instruction_EX[5]~output_o ;

assign Instruction_EX[6] = \Instruction_EX[6]~output_o ;

assign Instruction_EX[7] = \Instruction_EX[7]~output_o ;

assign Instruction_EX[8] = \Instruction_EX[8]~output_o ;

assign Instruction_EX[9] = \Instruction_EX[9]~output_o ;

assign Instruction_EX[10] = \Instruction_EX[10]~output_o ;

assign Instruction_EX[11] = \Instruction_EX[11]~output_o ;

assign Instruction_EX[12] = \Instruction_EX[12]~output_o ;

assign Instruction_EX[13] = \Instruction_EX[13]~output_o ;

assign Instruction_EX[14] = \Instruction_EX[14]~output_o ;

assign Instruction_EX[15] = \Instruction_EX[15]~output_o ;

assign Instruction_EX[16] = \Instruction_EX[16]~output_o ;

assign Instruction_EX[17] = \Instruction_EX[17]~output_o ;

assign Instruction_EX[18] = \Instruction_EX[18]~output_o ;

assign Instruction_EX[19] = \Instruction_EX[19]~output_o ;

assign Instruction_EX[20] = \Instruction_EX[20]~output_o ;

assign Instruction_EX[21] = \Instruction_EX[21]~output_o ;

assign Instruction_EX[22] = \Instruction_EX[22]~output_o ;

assign Instruction_EX[23] = \Instruction_EX[23]~output_o ;

assign Instruction_EX[24] = \Instruction_EX[24]~output_o ;

assign Instruction_EX[25] = \Instruction_EX[25]~output_o ;

assign Instruction_EX[26] = \Instruction_EX[26]~output_o ;

assign Instruction_EX[27] = \Instruction_EX[27]~output_o ;

assign Instruction_EX[28] = \Instruction_EX[28]~output_o ;

assign Instruction_EX[29] = \Instruction_EX[29]~output_o ;

assign Instruction_EX[30] = \Instruction_EX[30]~output_o ;

assign Instruction_EX[31] = \Instruction_EX[31]~output_o ;

assign ALU_Data_2_EX[0] = \ALU_Data_2_EX[0]~output_o ;

assign ALU_Data_2_EX[1] = \ALU_Data_2_EX[1]~output_o ;

assign ALU_Data_2_EX[2] = \ALU_Data_2_EX[2]~output_o ;

assign ALU_Data_2_EX[3] = \ALU_Data_2_EX[3]~output_o ;

assign ALU_Data_2_EX[4] = \ALU_Data_2_EX[4]~output_o ;

assign ALU_Data_2_EX[5] = \ALU_Data_2_EX[5]~output_o ;

assign ALU_Data_2_EX[6] = \ALU_Data_2_EX[6]~output_o ;

assign ALU_Data_2_EX[7] = \ALU_Data_2_EX[7]~output_o ;

assign ALU_Data_2_EX[8] = \ALU_Data_2_EX[8]~output_o ;

assign ALU_Data_2_EX[9] = \ALU_Data_2_EX[9]~output_o ;

assign ALU_Data_2_EX[10] = \ALU_Data_2_EX[10]~output_o ;

assign ALU_Data_2_EX[11] = \ALU_Data_2_EX[11]~output_o ;

assign ALU_Data_2_EX[12] = \ALU_Data_2_EX[12]~output_o ;

assign ALU_Data_2_EX[13] = \ALU_Data_2_EX[13]~output_o ;

assign ALU_Data_2_EX[14] = \ALU_Data_2_EX[14]~output_o ;

assign ALU_Data_2_EX[15] = \ALU_Data_2_EX[15]~output_o ;

assign ALU_Data_2_EX[16] = \ALU_Data_2_EX[16]~output_o ;

assign ALU_Data_2_EX[17] = \ALU_Data_2_EX[17]~output_o ;

assign ALU_Data_2_EX[18] = \ALU_Data_2_EX[18]~output_o ;

assign ALU_Data_2_EX[19] = \ALU_Data_2_EX[19]~output_o ;

assign ALU_Data_2_EX[20] = \ALU_Data_2_EX[20]~output_o ;

assign ALU_Data_2_EX[21] = \ALU_Data_2_EX[21]~output_o ;

assign ALU_Data_2_EX[22] = \ALU_Data_2_EX[22]~output_o ;

assign ALU_Data_2_EX[23] = \ALU_Data_2_EX[23]~output_o ;

assign ALU_Data_2_EX[24] = \ALU_Data_2_EX[24]~output_o ;

assign ALU_Data_2_EX[25] = \ALU_Data_2_EX[25]~output_o ;

assign ALU_Data_2_EX[26] = \ALU_Data_2_EX[26]~output_o ;

assign ALU_Data_2_EX[27] = \ALU_Data_2_EX[27]~output_o ;

assign ALU_Data_2_EX[28] = \ALU_Data_2_EX[28]~output_o ;

assign ALU_Data_2_EX[29] = \ALU_Data_2_EX[29]~output_o ;

assign ALU_Data_2_EX[30] = \ALU_Data_2_EX[30]~output_o ;

assign ALU_Data_2_EX[31] = \ALU_Data_2_EX[31]~output_o ;

assign ALU_Control_EX[0] = \ALU_Control_EX[0]~output_o ;

assign ALU_Control_EX[1] = \ALU_Control_EX[1]~output_o ;

assign ALU_Control_EX[2] = \ALU_Control_EX[2]~output_o ;

assign ALU_Control_EX[3] = \ALU_Control_EX[3]~output_o ;

assign ALU_Result_EX[0] = \ALU_Result_EX[0]~output_o ;

assign ALU_Result_EX[1] = \ALU_Result_EX[1]~output_o ;

assign ALU_Result_EX[2] = \ALU_Result_EX[2]~output_o ;

assign ALU_Result_EX[3] = \ALU_Result_EX[3]~output_o ;

assign ALU_Result_EX[4] = \ALU_Result_EX[4]~output_o ;

assign ALU_Result_EX[5] = \ALU_Result_EX[5]~output_o ;

assign ALU_Result_EX[6] = \ALU_Result_EX[6]~output_o ;

assign ALU_Result_EX[7] = \ALU_Result_EX[7]~output_o ;

assign ALU_Result_EX[8] = \ALU_Result_EX[8]~output_o ;

assign ALU_Result_EX[9] = \ALU_Result_EX[9]~output_o ;

assign ALU_Result_EX[10] = \ALU_Result_EX[10]~output_o ;

assign ALU_Result_EX[11] = \ALU_Result_EX[11]~output_o ;

assign ALU_Result_EX[12] = \ALU_Result_EX[12]~output_o ;

assign ALU_Result_EX[13] = \ALU_Result_EX[13]~output_o ;

assign ALU_Result_EX[14] = \ALU_Result_EX[14]~output_o ;

assign ALU_Result_EX[15] = \ALU_Result_EX[15]~output_o ;

assign ALU_Result_EX[16] = \ALU_Result_EX[16]~output_o ;

assign ALU_Result_EX[17] = \ALU_Result_EX[17]~output_o ;

assign ALU_Result_EX[18] = \ALU_Result_EX[18]~output_o ;

assign ALU_Result_EX[19] = \ALU_Result_EX[19]~output_o ;

assign ALU_Result_EX[20] = \ALU_Result_EX[20]~output_o ;

assign ALU_Result_EX[21] = \ALU_Result_EX[21]~output_o ;

assign ALU_Result_EX[22] = \ALU_Result_EX[22]~output_o ;

assign ALU_Result_EX[23] = \ALU_Result_EX[23]~output_o ;

assign ALU_Result_EX[24] = \ALU_Result_EX[24]~output_o ;

assign ALU_Result_EX[25] = \ALU_Result_EX[25]~output_o ;

assign ALU_Result_EX[26] = \ALU_Result_EX[26]~output_o ;

assign ALU_Result_EX[27] = \ALU_Result_EX[27]~output_o ;

assign ALU_Result_EX[28] = \ALU_Result_EX[28]~output_o ;

assign ALU_Result_EX[29] = \ALU_Result_EX[29]~output_o ;

assign ALU_Result_EX[30] = \ALU_Result_EX[30]~output_o ;

assign ALU_Result_EX[31] = \ALU_Result_EX[31]~output_o ;

assign Write_Register_EX[0] = \Write_Register_EX[0]~output_o ;

assign Write_Register_EX[1] = \Write_Register_EX[1]~output_o ;

assign Write_Register_EX[2] = \Write_Register_EX[2]~output_o ;

assign Write_Register_EX[3] = \Write_Register_EX[3]~output_o ;

assign Write_Register_EX[4] = \Write_Register_EX[4]~output_o ;

assign Zero_EX = \Zero_EX~output_o ;

assign ALU_Result_MEM[0] = \ALU_Result_MEM[0]~output_o ;

assign ALU_Result_MEM[1] = \ALU_Result_MEM[1]~output_o ;

assign ALU_Result_MEM[2] = \ALU_Result_MEM[2]~output_o ;

assign ALU_Result_MEM[3] = \ALU_Result_MEM[3]~output_o ;

assign ALU_Result_MEM[4] = \ALU_Result_MEM[4]~output_o ;

assign ALU_Result_MEM[5] = \ALU_Result_MEM[5]~output_o ;

assign ALU_Result_MEM[6] = \ALU_Result_MEM[6]~output_o ;

assign ALU_Result_MEM[7] = \ALU_Result_MEM[7]~output_o ;

assign ALU_Result_MEM[8] = \ALU_Result_MEM[8]~output_o ;

assign ALU_Result_MEM[9] = \ALU_Result_MEM[9]~output_o ;

assign ALU_Result_MEM[10] = \ALU_Result_MEM[10]~output_o ;

assign ALU_Result_MEM[11] = \ALU_Result_MEM[11]~output_o ;

assign ALU_Result_MEM[12] = \ALU_Result_MEM[12]~output_o ;

assign ALU_Result_MEM[13] = \ALU_Result_MEM[13]~output_o ;

assign ALU_Result_MEM[14] = \ALU_Result_MEM[14]~output_o ;

assign ALU_Result_MEM[15] = \ALU_Result_MEM[15]~output_o ;

assign ALU_Result_MEM[16] = \ALU_Result_MEM[16]~output_o ;

assign ALU_Result_MEM[17] = \ALU_Result_MEM[17]~output_o ;

assign ALU_Result_MEM[18] = \ALU_Result_MEM[18]~output_o ;

assign ALU_Result_MEM[19] = \ALU_Result_MEM[19]~output_o ;

assign ALU_Result_MEM[20] = \ALU_Result_MEM[20]~output_o ;

assign ALU_Result_MEM[21] = \ALU_Result_MEM[21]~output_o ;

assign ALU_Result_MEM[22] = \ALU_Result_MEM[22]~output_o ;

assign ALU_Result_MEM[23] = \ALU_Result_MEM[23]~output_o ;

assign ALU_Result_MEM[24] = \ALU_Result_MEM[24]~output_o ;

assign ALU_Result_MEM[25] = \ALU_Result_MEM[25]~output_o ;

assign ALU_Result_MEM[26] = \ALU_Result_MEM[26]~output_o ;

assign ALU_Result_MEM[27] = \ALU_Result_MEM[27]~output_o ;

assign ALU_Result_MEM[28] = \ALU_Result_MEM[28]~output_o ;

assign ALU_Result_MEM[29] = \ALU_Result_MEM[29]~output_o ;

assign ALU_Result_MEM[30] = \ALU_Result_MEM[30]~output_o ;

assign ALU_Result_MEM[31] = \ALU_Result_MEM[31]~output_o ;

assign Write_Data_MEM[0] = \Write_Data_MEM[0]~output_o ;

assign Write_Data_MEM[1] = \Write_Data_MEM[1]~output_o ;

assign Write_Data_MEM[2] = \Write_Data_MEM[2]~output_o ;

assign Write_Data_MEM[3] = \Write_Data_MEM[3]~output_o ;

assign Write_Data_MEM[4] = \Write_Data_MEM[4]~output_o ;

assign Write_Data_MEM[5] = \Write_Data_MEM[5]~output_o ;

assign Write_Data_MEM[6] = \Write_Data_MEM[6]~output_o ;

assign Write_Data_MEM[7] = \Write_Data_MEM[7]~output_o ;

assign Write_Data_MEM[8] = \Write_Data_MEM[8]~output_o ;

assign Write_Data_MEM[9] = \Write_Data_MEM[9]~output_o ;

assign Write_Data_MEM[10] = \Write_Data_MEM[10]~output_o ;

assign Write_Data_MEM[11] = \Write_Data_MEM[11]~output_o ;

assign Write_Data_MEM[12] = \Write_Data_MEM[12]~output_o ;

assign Write_Data_MEM[13] = \Write_Data_MEM[13]~output_o ;

assign Write_Data_MEM[14] = \Write_Data_MEM[14]~output_o ;

assign Write_Data_MEM[15] = \Write_Data_MEM[15]~output_o ;

assign Write_Data_MEM[16] = \Write_Data_MEM[16]~output_o ;

assign Write_Data_MEM[17] = \Write_Data_MEM[17]~output_o ;

assign Write_Data_MEM[18] = \Write_Data_MEM[18]~output_o ;

assign Write_Data_MEM[19] = \Write_Data_MEM[19]~output_o ;

assign Write_Data_MEM[20] = \Write_Data_MEM[20]~output_o ;

assign Write_Data_MEM[21] = \Write_Data_MEM[21]~output_o ;

assign Write_Data_MEM[22] = \Write_Data_MEM[22]~output_o ;

assign Write_Data_MEM[23] = \Write_Data_MEM[23]~output_o ;

assign Write_Data_MEM[24] = \Write_Data_MEM[24]~output_o ;

assign Write_Data_MEM[25] = \Write_Data_MEM[25]~output_o ;

assign Write_Data_MEM[26] = \Write_Data_MEM[26]~output_o ;

assign Write_Data_MEM[27] = \Write_Data_MEM[27]~output_o ;

assign Write_Data_MEM[28] = \Write_Data_MEM[28]~output_o ;

assign Write_Data_MEM[29] = \Write_Data_MEM[29]~output_o ;

assign Write_Data_MEM[30] = \Write_Data_MEM[30]~output_o ;

assign Write_Data_MEM[31] = \Write_Data_MEM[31]~output_o ;

assign Read_Data_MEM[0] = \Read_Data_MEM[0]~output_o ;

assign Read_Data_MEM[1] = \Read_Data_MEM[1]~output_o ;

assign Read_Data_MEM[2] = \Read_Data_MEM[2]~output_o ;

assign Read_Data_MEM[3] = \Read_Data_MEM[3]~output_o ;

assign Read_Data_MEM[4] = \Read_Data_MEM[4]~output_o ;

assign Read_Data_MEM[5] = \Read_Data_MEM[5]~output_o ;

assign Read_Data_MEM[6] = \Read_Data_MEM[6]~output_o ;

assign Read_Data_MEM[7] = \Read_Data_MEM[7]~output_o ;

assign Read_Data_MEM[8] = \Read_Data_MEM[8]~output_o ;

assign Read_Data_MEM[9] = \Read_Data_MEM[9]~output_o ;

assign Read_Data_MEM[10] = \Read_Data_MEM[10]~output_o ;

assign Read_Data_MEM[11] = \Read_Data_MEM[11]~output_o ;

assign Read_Data_MEM[12] = \Read_Data_MEM[12]~output_o ;

assign Read_Data_MEM[13] = \Read_Data_MEM[13]~output_o ;

assign Read_Data_MEM[14] = \Read_Data_MEM[14]~output_o ;

assign Read_Data_MEM[15] = \Read_Data_MEM[15]~output_o ;

assign Read_Data_MEM[16] = \Read_Data_MEM[16]~output_o ;

assign Read_Data_MEM[17] = \Read_Data_MEM[17]~output_o ;

assign Read_Data_MEM[18] = \Read_Data_MEM[18]~output_o ;

assign Read_Data_MEM[19] = \Read_Data_MEM[19]~output_o ;

assign Read_Data_MEM[20] = \Read_Data_MEM[20]~output_o ;

assign Read_Data_MEM[21] = \Read_Data_MEM[21]~output_o ;

assign Read_Data_MEM[22] = \Read_Data_MEM[22]~output_o ;

assign Read_Data_MEM[23] = \Read_Data_MEM[23]~output_o ;

assign Read_Data_MEM[24] = \Read_Data_MEM[24]~output_o ;

assign Read_Data_MEM[25] = \Read_Data_MEM[25]~output_o ;

assign Read_Data_MEM[26] = \Read_Data_MEM[26]~output_o ;

assign Read_Data_MEM[27] = \Read_Data_MEM[27]~output_o ;

assign Read_Data_MEM[28] = \Read_Data_MEM[28]~output_o ;

assign Read_Data_MEM[29] = \Read_Data_MEM[29]~output_o ;

assign Read_Data_MEM[30] = \Read_Data_MEM[30]~output_o ;

assign Read_Data_MEM[31] = \Read_Data_MEM[31]~output_o ;

assign Read_Data_WB[0] = \Read_Data_WB[0]~output_o ;

assign Read_Data_WB[1] = \Read_Data_WB[1]~output_o ;

assign Read_Data_WB[2] = \Read_Data_WB[2]~output_o ;

assign Read_Data_WB[3] = \Read_Data_WB[3]~output_o ;

assign Read_Data_WB[4] = \Read_Data_WB[4]~output_o ;

assign Read_Data_WB[5] = \Read_Data_WB[5]~output_o ;

assign Read_Data_WB[6] = \Read_Data_WB[6]~output_o ;

assign Read_Data_WB[7] = \Read_Data_WB[7]~output_o ;

assign Read_Data_WB[8] = \Read_Data_WB[8]~output_o ;

assign Read_Data_WB[9] = \Read_Data_WB[9]~output_o ;

assign Read_Data_WB[10] = \Read_Data_WB[10]~output_o ;

assign Read_Data_WB[11] = \Read_Data_WB[11]~output_o ;

assign Read_Data_WB[12] = \Read_Data_WB[12]~output_o ;

assign Read_Data_WB[13] = \Read_Data_WB[13]~output_o ;

assign Read_Data_WB[14] = \Read_Data_WB[14]~output_o ;

assign Read_Data_WB[15] = \Read_Data_WB[15]~output_o ;

assign Read_Data_WB[16] = \Read_Data_WB[16]~output_o ;

assign Read_Data_WB[17] = \Read_Data_WB[17]~output_o ;

assign Read_Data_WB[18] = \Read_Data_WB[18]~output_o ;

assign Read_Data_WB[19] = \Read_Data_WB[19]~output_o ;

assign Read_Data_WB[20] = \Read_Data_WB[20]~output_o ;

assign Read_Data_WB[21] = \Read_Data_WB[21]~output_o ;

assign Read_Data_WB[22] = \Read_Data_WB[22]~output_o ;

assign Read_Data_WB[23] = \Read_Data_WB[23]~output_o ;

assign Read_Data_WB[24] = \Read_Data_WB[24]~output_o ;

assign Read_Data_WB[25] = \Read_Data_WB[25]~output_o ;

assign Read_Data_WB[26] = \Read_Data_WB[26]~output_o ;

assign Read_Data_WB[27] = \Read_Data_WB[27]~output_o ;

assign Read_Data_WB[28] = \Read_Data_WB[28]~output_o ;

assign Read_Data_WB[29] = \Read_Data_WB[29]~output_o ;

assign Read_Data_WB[30] = \Read_Data_WB[30]~output_o ;

assign Read_Data_WB[31] = \Read_Data_WB[31]~output_o ;

assign ALU_Result_WB[0] = \ALU_Result_WB[0]~output_o ;

assign ALU_Result_WB[1] = \ALU_Result_WB[1]~output_o ;

assign ALU_Result_WB[2] = \ALU_Result_WB[2]~output_o ;

assign ALU_Result_WB[3] = \ALU_Result_WB[3]~output_o ;

assign ALU_Result_WB[4] = \ALU_Result_WB[4]~output_o ;

assign ALU_Result_WB[5] = \ALU_Result_WB[5]~output_o ;

assign ALU_Result_WB[6] = \ALU_Result_WB[6]~output_o ;

assign ALU_Result_WB[7] = \ALU_Result_WB[7]~output_o ;

assign ALU_Result_WB[8] = \ALU_Result_WB[8]~output_o ;

assign ALU_Result_WB[9] = \ALU_Result_WB[9]~output_o ;

assign ALU_Result_WB[10] = \ALU_Result_WB[10]~output_o ;

assign ALU_Result_WB[11] = \ALU_Result_WB[11]~output_o ;

assign ALU_Result_WB[12] = \ALU_Result_WB[12]~output_o ;

assign ALU_Result_WB[13] = \ALU_Result_WB[13]~output_o ;

assign ALU_Result_WB[14] = \ALU_Result_WB[14]~output_o ;

assign ALU_Result_WB[15] = \ALU_Result_WB[15]~output_o ;

assign ALU_Result_WB[16] = \ALU_Result_WB[16]~output_o ;

assign ALU_Result_WB[17] = \ALU_Result_WB[17]~output_o ;

assign ALU_Result_WB[18] = \ALU_Result_WB[18]~output_o ;

assign ALU_Result_WB[19] = \ALU_Result_WB[19]~output_o ;

assign ALU_Result_WB[20] = \ALU_Result_WB[20]~output_o ;

assign ALU_Result_WB[21] = \ALU_Result_WB[21]~output_o ;

assign ALU_Result_WB[22] = \ALU_Result_WB[22]~output_o ;

assign ALU_Result_WB[23] = \ALU_Result_WB[23]~output_o ;

assign ALU_Result_WB[24] = \ALU_Result_WB[24]~output_o ;

assign ALU_Result_WB[25] = \ALU_Result_WB[25]~output_o ;

assign ALU_Result_WB[26] = \ALU_Result_WB[26]~output_o ;

assign ALU_Result_WB[27] = \ALU_Result_WB[27]~output_o ;

assign ALU_Result_WB[28] = \ALU_Result_WB[28]~output_o ;

assign ALU_Result_WB[29] = \ALU_Result_WB[29]~output_o ;

assign ALU_Result_WB[30] = \ALU_Result_WB[30]~output_o ;

assign ALU_Result_WB[31] = \ALU_Result_WB[31]~output_o ;

assign Write_Data_WB[0] = \Write_Data_WB[0]~output_o ;

assign Write_Data_WB[1] = \Write_Data_WB[1]~output_o ;

assign Write_Data_WB[2] = \Write_Data_WB[2]~output_o ;

assign Write_Data_WB[3] = \Write_Data_WB[3]~output_o ;

assign Write_Data_WB[4] = \Write_Data_WB[4]~output_o ;

assign Write_Data_WB[5] = \Write_Data_WB[5]~output_o ;

assign Write_Data_WB[6] = \Write_Data_WB[6]~output_o ;

assign Write_Data_WB[7] = \Write_Data_WB[7]~output_o ;

assign Write_Data_WB[8] = \Write_Data_WB[8]~output_o ;

assign Write_Data_WB[9] = \Write_Data_WB[9]~output_o ;

assign Write_Data_WB[10] = \Write_Data_WB[10]~output_o ;

assign Write_Data_WB[11] = \Write_Data_WB[11]~output_o ;

assign Write_Data_WB[12] = \Write_Data_WB[12]~output_o ;

assign Write_Data_WB[13] = \Write_Data_WB[13]~output_o ;

assign Write_Data_WB[14] = \Write_Data_WB[14]~output_o ;

assign Write_Data_WB[15] = \Write_Data_WB[15]~output_o ;

assign Write_Data_WB[16] = \Write_Data_WB[16]~output_o ;

assign Write_Data_WB[17] = \Write_Data_WB[17]~output_o ;

assign Write_Data_WB[18] = \Write_Data_WB[18]~output_o ;

assign Write_Data_WB[19] = \Write_Data_WB[19]~output_o ;

assign Write_Data_WB[20] = \Write_Data_WB[20]~output_o ;

assign Write_Data_WB[21] = \Write_Data_WB[21]~output_o ;

assign Write_Data_WB[22] = \Write_Data_WB[22]~output_o ;

assign Write_Data_WB[23] = \Write_Data_WB[23]~output_o ;

assign Write_Data_WB[24] = \Write_Data_WB[24]~output_o ;

assign Write_Data_WB[25] = \Write_Data_WB[25]~output_o ;

assign Write_Data_WB[26] = \Write_Data_WB[26]~output_o ;

assign Write_Data_WB[27] = \Write_Data_WB[27]~output_o ;

assign Write_Data_WB[28] = \Write_Data_WB[28]~output_o ;

assign Write_Data_WB[29] = \Write_Data_WB[29]~output_o ;

assign Write_Data_WB[30] = \Write_Data_WB[30]~output_o ;

assign Write_Data_WB[31] = \Write_Data_WB[31]~output_o ;

assign Forward_A[0] = \Forward_A[0]~output_o ;

assign Forward_A[1] = \Forward_A[1]~output_o ;

assign Forward_B[0] = \Forward_B[0]~output_o ;

assign Forward_B[1] = \Forward_B[1]~output_o ;

assign Forward_MEM = \Forward_MEM~output_o ;

assign Read_Data_forward_MEM_MEM[0] = \Read_Data_forward_MEM_MEM[0]~output_o ;

assign Read_Data_forward_MEM_MEM[1] = \Read_Data_forward_MEM_MEM[1]~output_o ;

assign Read_Data_forward_MEM_MEM[2] = \Read_Data_forward_MEM_MEM[2]~output_o ;

assign Read_Data_forward_MEM_MEM[3] = \Read_Data_forward_MEM_MEM[3]~output_o ;

assign Read_Data_forward_MEM_MEM[4] = \Read_Data_forward_MEM_MEM[4]~output_o ;

assign Read_Data_forward_MEM_MEM[5] = \Read_Data_forward_MEM_MEM[5]~output_o ;

assign Read_Data_forward_MEM_MEM[6] = \Read_Data_forward_MEM_MEM[6]~output_o ;

assign Read_Data_forward_MEM_MEM[7] = \Read_Data_forward_MEM_MEM[7]~output_o ;

assign Read_Data_forward_MEM_MEM[8] = \Read_Data_forward_MEM_MEM[8]~output_o ;

assign Read_Data_forward_MEM_MEM[9] = \Read_Data_forward_MEM_MEM[9]~output_o ;

assign Read_Data_forward_MEM_MEM[10] = \Read_Data_forward_MEM_MEM[10]~output_o ;

assign Read_Data_forward_MEM_MEM[11] = \Read_Data_forward_MEM_MEM[11]~output_o ;

assign Read_Data_forward_MEM_MEM[12] = \Read_Data_forward_MEM_MEM[12]~output_o ;

assign Read_Data_forward_MEM_MEM[13] = \Read_Data_forward_MEM_MEM[13]~output_o ;

assign Read_Data_forward_MEM_MEM[14] = \Read_Data_forward_MEM_MEM[14]~output_o ;

assign Read_Data_forward_MEM_MEM[15] = \Read_Data_forward_MEM_MEM[15]~output_o ;

assign Read_Data_forward_MEM_MEM[16] = \Read_Data_forward_MEM_MEM[16]~output_o ;

assign Read_Data_forward_MEM_MEM[17] = \Read_Data_forward_MEM_MEM[17]~output_o ;

assign Read_Data_forward_MEM_MEM[18] = \Read_Data_forward_MEM_MEM[18]~output_o ;

assign Read_Data_forward_MEM_MEM[19] = \Read_Data_forward_MEM_MEM[19]~output_o ;

assign Read_Data_forward_MEM_MEM[20] = \Read_Data_forward_MEM_MEM[20]~output_o ;

assign Read_Data_forward_MEM_MEM[21] = \Read_Data_forward_MEM_MEM[21]~output_o ;

assign Read_Data_forward_MEM_MEM[22] = \Read_Data_forward_MEM_MEM[22]~output_o ;

assign Read_Data_forward_MEM_MEM[23] = \Read_Data_forward_MEM_MEM[23]~output_o ;

assign Read_Data_forward_MEM_MEM[24] = \Read_Data_forward_MEM_MEM[24]~output_o ;

assign Read_Data_forward_MEM_MEM[25] = \Read_Data_forward_MEM_MEM[25]~output_o ;

assign Read_Data_forward_MEM_MEM[26] = \Read_Data_forward_MEM_MEM[26]~output_o ;

assign Read_Data_forward_MEM_MEM[27] = \Read_Data_forward_MEM_MEM[27]~output_o ;

assign Read_Data_forward_MEM_MEM[28] = \Read_Data_forward_MEM_MEM[28]~output_o ;

assign Read_Data_forward_MEM_MEM[29] = \Read_Data_forward_MEM_MEM[29]~output_o ;

assign Read_Data_forward_MEM_MEM[30] = \Read_Data_forward_MEM_MEM[30]~output_o ;

assign Read_Data_forward_MEM_MEM[31] = \Read_Data_forward_MEM_MEM[31]~output_o ;

assign IF_ID_pipeline_stall = \IF_ID_pipeline_stall~output_o ;

assign pc_stall = \pc_stall~output_o ;

assign ID_Control_Noop = \ID_Control_Noop~output_o ;

assign Forward_Reg_Delay[0] = \Forward_Reg_Delay[0]~output_o ;

assign Forward_Reg_Delay[1] = \Forward_Reg_Delay[1]~output_o ;

assign Forward_C = \Forward_C~output_o ;

assign Forward_D = \Forward_D~output_o ;

assign Zero_ID = \Zero_ID~output_o ;

endmodule
