// Seed: 1078781865
`timescale 1 ps / 1ps
module module_0 (
    output logic id_0,
    output id_1,
    input logic id_2,
    input logic id_3,
    output logic id_4,
    input id_5,
    input id_6,
    input id_7,
    input id_8,
    output id_9
);
  assign id_4 = 1'b0 - 1;
  logic id_10;
  type_17 id_11 (
      .id_0(id_0),
      .id_1(id_6)
  );
endmodule
