{
	"finish__design__instance__count__class:antenna_cell": 1,
	"finish__design__instance__area__class:antenna_cell": 5.6448,
	"finish__design__instance__count__class:buffer": 29,
	"finish__design__instance__area__class:buffer": 1241.86,
	"finish__design__instance__count__class:clock_buffer": 3,
	"finish__design__instance__area__class:clock_buffer": 524.966,
	"finish__design__instance__count__class:timing_repair_buffer": 52,
	"finish__design__instance__area__class:timing_repair_buffer": 2334.12,
	"finish__design__instance__count__class:inverter": 16,
	"finish__design__instance__area__class:inverter": 287.885,
	"finish__design__instance__count__class:clock_inverter": 1,
	"finish__design__instance__area__class:clock_inverter": 22.5792,
	"finish__design__instance__count__class:sequential_cell": 23,
	"finish__design__instance__area__class:sequential_cell": 2240.99,
	"finish__design__instance__count__class:multi_input_combinational_cell": 200,
	"finish__design__instance__area__class:multi_input_combinational_cell": 8247.05,
	"finish__design__instance__count": 325,
	"finish__design__instance__area": 14905.1,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 7.56157,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.73819,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.889472,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00844159,
	"finish__power__switching__total": 0.00309882,
	"finish__power__leakage__total": 1.18002e-06,
	"finish__power__total": 0.0115416,
	"finish__design__io": 52,
	"finish__design__die__area": 2.0702e+06,
	"finish__design__core__area": 2.05601e+06,
	"finish__design__instance__count": 2895,
	"finish__design__instance__area": 29412.2,
	"finish__design__instance__count__stdcell": 2895,
	"finish__design__instance__area__stdcell": 29412.2,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0143055,
	"finish__design__instance__utilization__stdcell": 0.0143055,
	"finish__design__rows": 284,
	"finish__design__rows:GF018hv5v_green_sc9": 284,
	"finish__design__sites": 728460,
	"finish__design__sites:GF018hv5v_green_sc9": 728460,
	"finish__flow__warnings__count": 9,
	"finish__flow__errors__count": 0
}