{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649079797168 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649079797173 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 04 10:43:17 2022 " "Processing started: Mon Apr 04 10:43:17 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649079797173 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649079797173 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off placar -c placar " "Command: quartus_map --read_settings_files=on --write_settings_files=off placar -c placar" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649079797173 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1649079797510 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1649079797510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador1bt.v 1 1 " "Found 1 design units, including 1 entities, in source file somador1bt.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador1bt " "Found entity 1: somador1bt" {  } { { "somador1bt.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/somador1bt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649079805582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649079805582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador7bts.v 1 1 " "Found 1 design units, including 1 entities, in source file somador7bts.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador7bts " "Found entity 1: somador7bts" {  } { { "somador7bts.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/somador7bts.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649079805584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649079805584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "btnsentrada.v 1 1 " "Found 1 design units, including 1 entities, in source file btnsentrada.v" { { "Info" "ISGN_ENTITY_NAME" "1 btnsEntrada " "Found entity 1: btnsEntrada" {  } { { "btnsEntrada.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/btnsEntrada.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649079805587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649079805587 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cin somador7bts.v(12) " "Verilog HDL Implicit Net warning at somador7bts.v(12): created implicit net for \"cin\"" {  } { { "somador7bts.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/somador7bts.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649079805587 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "t4 btnsEntrada.v(15) " "Verilog HDL Implicit Net warning at btnsEntrada.v(15): created implicit net for \"t4\"" {  } { { "btnsEntrada.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/btnsEntrada.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649079805587 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "N btnsEntrada.v(1) " "Verilog HDL error at btnsEntrada.v(1): object \"N\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "btnsEntrada.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/btnsEntrada.v" 1 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1649079805588 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "S btnsEntrada.v(3) " "Verilog HDL Module Declaration error at btnsEntrada.v(3): top module port \"S\" is not found in the port list" {  } { { "btnsEntrada.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/btnsEntrada.v" 3 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1649079805588 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "N btnsEntrada.v(11) " "Verilog HDL error at btnsEntrada.v(11): object \"N\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "btnsEntrada.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/btnsEntrada.v" 11 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1649079805588 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "N btnsEntrada.v(15) " "Verilog HDL error at btnsEntrada.v(15): object \"N\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "btnsEntrada.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/btnsEntrada.v" 15 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1649079805588 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4690 " "Peak virtual memory: 4690 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649079805608 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 04 10:43:25 2022 " "Processing ended: Mon Apr 04 10:43:25 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649079805608 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649079805608 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649079805608 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649079805608 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649079806208 ""}
