\hypertarget{struct_s_y_s_c_f_g___type_def}{}\doxysection{SYSCFG\+\_\+\+Type\+Def Struct Reference}
\label{struct_s_y_s_c_f_g___type_def}\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}


System configuration controller.  




{\ttfamily \#include $<$stm32h743xx.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_ac4ac04e673b5b8320d53f7b0947db902}{RESERVED1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a3b33272a8a8521f94fda08d4a66c58fc}{PMCR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a52f7bf8003ba69d66a4e86dea6eeab65}{EXTICR}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a4c9b972a304c0e08ca27cbe57627c496}{RESERVED2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a5b30c7db0f4418362bc847e46678914b}{CCCSR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a34c0748ddd46a299e677ed1ff0b3b3ec}{CCVR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_ade82175f8de1848c6f0f3c7c588c73ea}{CCCR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a6778acfc835e0a747f9ab78015950498}{PWRCR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a0a96bed985c1d60d65eb3ba52334e3c2}{RESERVED3}} \mbox{[}61\mbox{]}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a884946dd22cd51653f346e8f9abf45fe}{PKGR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_aba4fa28708b172171bc2c97e99092b42}{RESERVED4}} \mbox{[}118\mbox{]}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_af33ae45ed8d76cad35d9e2c8b4ba3832}{UR0}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a28e086e0499149123e98c135a78619f5}{UR1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_af8b23d4a8923cf423d580023dc214775}{UR2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a9fd6f212a4a6620937b818a7cfcdf31b}{UR3}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_adec4cf6e02be1ffc00c2e2762c5ac209}{UR4}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_aeedddb5d4f97d0e6778baabf854c4798}{UR5}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a712249b82c978790c4a58cb0b087fdcd}{UR6}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a7e5823b78fc80bc83ea7416b9bfa6157}{UR7}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_add3fd5ac9669afd328c7a70f11eb3f1a}{UR8}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_aff203bdf14913e82c79976e176109657}{UR9}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a5715c8212be533aae951f481087364df}{UR10}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a30dbc4613012f7e6f540b1edc68bf4ae}{UR11}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_aba87b6b0784014fa91021f120493d652}{UR12}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a56c91512cfcfd7a4555fee0acdde3f71}{UR13}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a3aff8ca5f3eff40ff140f811e570ebaa}{UR14}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a55e3ab9901f3553c6d14e82c3de0b401}{UR15}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_aa9900817d9304ed363ae77215cfc89d5}{UR16}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a8ed020062eb44248bbd25ca30531f477}{UR17}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
System configuration controller. 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01055}{1055}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.



\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_s_y_s_c_f_g___type_def_ade82175f8de1848c6f0f3c7c588c73ea}\label{struct_s_y_s_c_f_g___type_def_ade82175f8de1848c6f0f3c7c588c73ea}} 
\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}!CCCR@{CCCR}}
\index{CCCR@{CCCR}!SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CCCR}{CCCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CCCR}

SYSCFG compensation cell code register, Address offset\+: 0x28 ~\newline
 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01064}{1064}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_s_y_s_c_f_g___type_def_a5b30c7db0f4418362bc847e46678914b}\label{struct_s_y_s_c_f_g___type_def_a5b30c7db0f4418362bc847e46678914b}} 
\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}!CCCSR@{CCCSR}}
\index{CCCSR@{CCCSR}!SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CCCSR}{CCCSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CCCSR}

SYSCFG compensation cell control/status register, Address offset\+: 0x20 ~\newline
 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01062}{1062}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_s_y_s_c_f_g___type_def_a34c0748ddd46a299e677ed1ff0b3b3ec}\label{struct_s_y_s_c_f_g___type_def_a34c0748ddd46a299e677ed1ff0b3b3ec}} 
\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}!CCVR@{CCVR}}
\index{CCVR@{CCVR}!SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CCVR}{CCVR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CCVR}

SYSCFG compensation cell value register, Address offset\+: 0x24 ~\newline
 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01063}{1063}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_s_y_s_c_f_g___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}\label{struct_s_y_s_c_f_g___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}} 
\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}!CFGR@{CFGR}}
\index{CFGR@{CFGR}!SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CFGR}{CFGR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CFGR}

SYSCFG configuration registers, Address offset\+: 0x18 ~\newline
 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01060}{1060}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_s_y_s_c_f_g___type_def_a52f7bf8003ba69d66a4e86dea6eeab65}\label{struct_s_y_s_c_f_g___type_def_a52f7bf8003ba69d66a4e86dea6eeab65}} 
\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}!EXTICR@{EXTICR}}
\index{EXTICR@{EXTICR}!SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{EXTICR}{EXTICR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t EXTICR\mbox{[}4\mbox{]}}

SYSCFG external interrupt configuration registers, Address offset\+: 0x08-\/0x14 ~\newline
 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01059}{1059}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_s_y_s_c_f_g___type_def_a884946dd22cd51653f346e8f9abf45fe}\label{struct_s_y_s_c_f_g___type_def_a884946dd22cd51653f346e8f9abf45fe}} 
\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}!PKGR@{PKGR}}
\index{PKGR@{PKGR}!SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PKGR}{PKGR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PKGR}

SYSCFG package register, Address offset\+: 0x124 ~\newline
 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01067}{1067}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_s_y_s_c_f_g___type_def_a3b33272a8a8521f94fda08d4a66c58fc}\label{struct_s_y_s_c_f_g___type_def_a3b33272a8a8521f94fda08d4a66c58fc}} 
\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}!PMCR@{PMCR}}
\index{PMCR@{PMCR}!SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PMCR}{PMCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PMCR}

SYSCFG peripheral mode configuration register, Address offset\+: 0x04 ~\newline
 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01058}{1058}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_s_y_s_c_f_g___type_def_a6778acfc835e0a747f9ab78015950498}\label{struct_s_y_s_c_f_g___type_def_a6778acfc835e0a747f9ab78015950498}} 
\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}!PWRCR@{PWRCR}}
\index{PWRCR@{PWRCR}!SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PWRCR}{PWRCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PWRCR}

PWR control register, Address offset\+: 0x2C ~\newline
 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01065}{1065}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_s_y_s_c_f_g___type_def_ac4ac04e673b5b8320d53f7b0947db902}\label{struct_s_y_s_c_f_g___type_def_ac4ac04e673b5b8320d53f7b0947db902}} 
\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED1}

Reserved, Address offset\+: 0x00 ~\newline
 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01057}{1057}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_s_y_s_c_f_g___type_def_a4c9b972a304c0e08ca27cbe57627c496}\label{struct_s_y_s_c_f_g___type_def_a4c9b972a304c0e08ca27cbe57627c496}} 
\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED2}{RESERVED2}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED2}

Reserved, Address offset\+: 0x1C ~\newline
 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01061}{1061}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_s_y_s_c_f_g___type_def_a0a96bed985c1d60d65eb3ba52334e3c2}\label{struct_s_y_s_c_f_g___type_def_a0a96bed985c1d60d65eb3ba52334e3c2}} 
\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}!RESERVED3@{RESERVED3}}
\index{RESERVED3@{RESERVED3}!SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED3}{RESERVED3}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED3\mbox{[}61\mbox{]}}

Reserved, 0x30-\/0x120 ~\newline
 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01066}{1066}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_s_y_s_c_f_g___type_def_aba4fa28708b172171bc2c97e99092b42}\label{struct_s_y_s_c_f_g___type_def_aba4fa28708b172171bc2c97e99092b42}} 
\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}!RESERVED4@{RESERVED4}}
\index{RESERVED4@{RESERVED4}!SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED4}{RESERVED4}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED4\mbox{[}118\mbox{]}}

Reserved, 0x128-\/0x2\+FC ~\newline
 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01068}{1068}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_s_y_s_c_f_g___type_def_af33ae45ed8d76cad35d9e2c8b4ba3832}\label{struct_s_y_s_c_f_g___type_def_af33ae45ed8d76cad35d9e2c8b4ba3832}} 
\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}!UR0@{UR0}}
\index{UR0@{UR0}!SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{UR0}{UR0}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t UR0}

SYSCFG user register 0, Address offset\+: 0x300 ~\newline
 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01069}{1069}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_s_y_s_c_f_g___type_def_a28e086e0499149123e98c135a78619f5}\label{struct_s_y_s_c_f_g___type_def_a28e086e0499149123e98c135a78619f5}} 
\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}!UR1@{UR1}}
\index{UR1@{UR1}!SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{UR1}{UR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t UR1}

SYSCFG user register 1, Address offset\+: 0x304 ~\newline
 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01070}{1070}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_s_y_s_c_f_g___type_def_a5715c8212be533aae951f481087364df}\label{struct_s_y_s_c_f_g___type_def_a5715c8212be533aae951f481087364df}} 
\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}!UR10@{UR10}}
\index{UR10@{UR10}!SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{UR10}{UR10}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t UR10}

SYSCFG user register 10, Address offset\+: 0x328 ~\newline
 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01079}{1079}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_s_y_s_c_f_g___type_def_a30dbc4613012f7e6f540b1edc68bf4ae}\label{struct_s_y_s_c_f_g___type_def_a30dbc4613012f7e6f540b1edc68bf4ae}} 
\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}!UR11@{UR11}}
\index{UR11@{UR11}!SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{UR11}{UR11}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t UR11}

SYSCFG user register 11, Address offset\+: 0x32C ~\newline
 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01080}{1080}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_s_y_s_c_f_g___type_def_aba87b6b0784014fa91021f120493d652}\label{struct_s_y_s_c_f_g___type_def_aba87b6b0784014fa91021f120493d652}} 
\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}!UR12@{UR12}}
\index{UR12@{UR12}!SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{UR12}{UR12}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t UR12}

SYSCFG user register 12, Address offset\+: 0x330 ~\newline
 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01081}{1081}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_s_y_s_c_f_g___type_def_a56c91512cfcfd7a4555fee0acdde3f71}\label{struct_s_y_s_c_f_g___type_def_a56c91512cfcfd7a4555fee0acdde3f71}} 
\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}!UR13@{UR13}}
\index{UR13@{UR13}!SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{UR13}{UR13}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t UR13}

SYSCFG user register 13, Address offset\+: 0x334 ~\newline
 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01082}{1082}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_s_y_s_c_f_g___type_def_a3aff8ca5f3eff40ff140f811e570ebaa}\label{struct_s_y_s_c_f_g___type_def_a3aff8ca5f3eff40ff140f811e570ebaa}} 
\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}!UR14@{UR14}}
\index{UR14@{UR14}!SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{UR14}{UR14}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t UR14}

SYSCFG user register 14, Address offset\+: 0x338 ~\newline
 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01083}{1083}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_s_y_s_c_f_g___type_def_a55e3ab9901f3553c6d14e82c3de0b401}\label{struct_s_y_s_c_f_g___type_def_a55e3ab9901f3553c6d14e82c3de0b401}} 
\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}!UR15@{UR15}}
\index{UR15@{UR15}!SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{UR15}{UR15}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t UR15}

SYSCFG user register 15, Address offset\+: 0x33C ~\newline
 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01084}{1084}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_s_y_s_c_f_g___type_def_aa9900817d9304ed363ae77215cfc89d5}\label{struct_s_y_s_c_f_g___type_def_aa9900817d9304ed363ae77215cfc89d5}} 
\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}!UR16@{UR16}}
\index{UR16@{UR16}!SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{UR16}{UR16}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t UR16}

SYSCFG user register 16, Address offset\+: 0x340 ~\newline
 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01085}{1085}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_s_y_s_c_f_g___type_def_a8ed020062eb44248bbd25ca30531f477}\label{struct_s_y_s_c_f_g___type_def_a8ed020062eb44248bbd25ca30531f477}} 
\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}!UR17@{UR17}}
\index{UR17@{UR17}!SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{UR17}{UR17}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t UR17}

SYSCFG user register 17, Address offset\+: 0x344 ~\newline
 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01086}{1086}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_s_y_s_c_f_g___type_def_af8b23d4a8923cf423d580023dc214775}\label{struct_s_y_s_c_f_g___type_def_af8b23d4a8923cf423d580023dc214775}} 
\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}!UR2@{UR2}}
\index{UR2@{UR2}!SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{UR2}{UR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t UR2}

SYSCFG user register 2, Address offset\+: 0x308 ~\newline
 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01071}{1071}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_s_y_s_c_f_g___type_def_a9fd6f212a4a6620937b818a7cfcdf31b}\label{struct_s_y_s_c_f_g___type_def_a9fd6f212a4a6620937b818a7cfcdf31b}} 
\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}!UR3@{UR3}}
\index{UR3@{UR3}!SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{UR3}{UR3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t UR3}

SYSCFG user register 3, Address offset\+: 0x30C ~\newline
 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01072}{1072}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_s_y_s_c_f_g___type_def_adec4cf6e02be1ffc00c2e2762c5ac209}\label{struct_s_y_s_c_f_g___type_def_adec4cf6e02be1ffc00c2e2762c5ac209}} 
\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}!UR4@{UR4}}
\index{UR4@{UR4}!SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{UR4}{UR4}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t UR4}

SYSCFG user register 4, Address offset\+: 0x310 ~\newline
 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01073}{1073}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_s_y_s_c_f_g___type_def_aeedddb5d4f97d0e6778baabf854c4798}\label{struct_s_y_s_c_f_g___type_def_aeedddb5d4f97d0e6778baabf854c4798}} 
\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}!UR5@{UR5}}
\index{UR5@{UR5}!SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{UR5}{UR5}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t UR5}

SYSCFG user register 5, Address offset\+: 0x314 ~\newline
 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01074}{1074}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_s_y_s_c_f_g___type_def_a712249b82c978790c4a58cb0b087fdcd}\label{struct_s_y_s_c_f_g___type_def_a712249b82c978790c4a58cb0b087fdcd}} 
\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}!UR6@{UR6}}
\index{UR6@{UR6}!SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{UR6}{UR6}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t UR6}

SYSCFG user register 6, Address offset\+: 0x318 ~\newline
 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01075}{1075}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_s_y_s_c_f_g___type_def_a7e5823b78fc80bc83ea7416b9bfa6157}\label{struct_s_y_s_c_f_g___type_def_a7e5823b78fc80bc83ea7416b9bfa6157}} 
\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}!UR7@{UR7}}
\index{UR7@{UR7}!SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{UR7}{UR7}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t UR7}

SYSCFG user register 7, Address offset\+: 0x31C ~\newline
 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01076}{1076}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_s_y_s_c_f_g___type_def_add3fd5ac9669afd328c7a70f11eb3f1a}\label{struct_s_y_s_c_f_g___type_def_add3fd5ac9669afd328c7a70f11eb3f1a}} 
\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}!UR8@{UR8}}
\index{UR8@{UR8}!SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{UR8}{UR8}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t UR8}

SYSCFG user register 8, Address offset\+: 0x320 ~\newline
 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01077}{1077}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_s_y_s_c_f_g___type_def_aff203bdf14913e82c79976e176109657}\label{struct_s_y_s_c_f_g___type_def_aff203bdf14913e82c79976e176109657}} 
\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}!UR9@{UR9}}
\index{UR9@{UR9}!SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{UR9}{UR9}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t UR9}

SYSCFG user register 9, Address offset\+: 0x324 ~\newline
 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01078}{1078}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Roth/\+STM32\+Cube\+IDE/workspace\+\_\+1.\+11.\+0/\+TRex/lib/hal/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+H7xx/\+Include/\mbox{\hyperlink{stm32h743xx_8h}{stm32h743xx.\+h}}\end{DoxyCompactItemize}
