Script started on 2023-09-25 01:00:26+05:30 [TERM="xterm-256color" TTY="/dev/pts/3" COLUMNS="154" LINES="19"]
WARNING: physical memory size is smaller than virtual memory size.
WARNING: option --warmup_instructions is deprecated. Use --warmup-instructions instead.
WARNING: option --simulation_instructions is deprecated. Use --simulation-instructions instead.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2605371 heartbeat IPC: 3.838 cumulative IPC: 3.838 (Simulation time: 00 hr 00 min 15 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 5105371 heartbeat IPC: 4 cumulative IPC: 3.917 (Simulation time: 00 hr 00 min 30 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5105372 cumulative IPC: 3.917 (Simulation time: 00 hr 00 min 30 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5105372 cumulative IPC: 3.917 (Simulation time: 00 hr 00 min 30 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 10430395 heartbeat IPC: 1.878 cumulative IPC: 1.878 (Simulation time: 00 hr 00 min 59 sec)
Heartbeat CPU 0 instructions: 40000000 cycles: 17945010 heartbeat IPC: 1.331 cumulative IPC: 1.558 (Simulation time: 00 hr 01 min 35 sec)
Heartbeat CPU 0 instructions: 50000000 cycles: 22749786 heartbeat IPC: 2.081 cumulative IPC: 1.7 (Simulation time: 00 hr 02 min 02 sec)
Heartbeat CPU 0 instructions: 60000004 cycles: 29215807 heartbeat IPC: 1.547 cumulative IPC: 1.659 (Simulation time: 00 hr 02 min 34 sec)
Heartbeat CPU 0 instructions: 70000000 cycles: 33488954 heartbeat IPC: 2.34 cumulative IPC: 1.762 (Simulation time: 00 hr 02 min 59 sec)
Simulation finished CPU 0 instructions: 50000000 cycles: 28383583 cumulative IPC: 1.762 (Simulation time: 00 hr 02 min 59 sec)
Simulation complete CPU 0 instructions: 50000000 cycles: 28383583 cumulative IPC: 1.762 (Simulation time: 00 hr 02 min 59 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/sahillathiya/Desktop/Projects/Brach-Predictor/tracer/621.wrf_s-8065B.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.762 instructions: 50000000 cycles: 28383583
CPU 0 Branch Prediction Accuracy: 99.52% MPKI: 0.1531 Average ROB Occupancy at Mispredict: 221.8
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00026
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.151
BRANCH_DIRECT_CALL: 0.00066
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.00068

LLC TOTAL        ACCESS:     723932 HIT:     420286 MISS:     303646
LLC LOAD         ACCESS:     371340 HIT:     165888 MISS:     205452
LLC RFO          ACCESS:     117571 HIT:      19731 MISS:      97840
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     234676 HIT:     234647 MISS:         29
LLC TRANSLATION  ACCESS:        345 HIT:         20 MISS:        325
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 330.9 cycles
cpu0_DTLB TOTAL        ACCESS:   10893129 HIT:   10832872 MISS:      60257
cpu0_DTLB LOAD         ACCESS:   10893129 HIT:   10832872 MISS:      60257
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.403 cycles
cpu0_ITLB TOTAL        ACCESS:       2911 HIT:       2788 MISS:        123
cpu0_ITLB LOAD         ACCESS:       2911 HIT:       2788 MISS:        123
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 70.46 cycles
cpu0_L1D TOTAL        ACCESS:   14157208 HIT:   11549769 MISS:    2607439
cpu0_L1D LOAD         ACCESS:   12107464 HIT:   10110066 MISS:    1997398
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    2046526 HIT:    1437305 MISS:     609221
cpu0_L1D TRANSLATION  ACCESS:       3218 HIT:       2398 MISS:        820
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 37.13 cycles
cpu0_L1I TOTAL        ACCESS:       3695 HIT:        919 MISS:       2776
cpu0_L1I LOAD         ACCESS:       3695 HIT:        919 MISS:       2776
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 147.6 cycles
cpu0_L2C TOTAL        ACCESS:     981153 HIT:     491843 MISS:     489310
cpu0_L2C LOAD         ACCESS:     593147 HIT:     221806 MISS:     371341
cpu0_L2C RFO          ACCESS:     130218 HIT:      12647 MISS:     117571
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     256993 HIT:     256940 MISS:         53
cpu0_L2C TRANSLATION  ACCESS:        795 HIT:        450 MISS:        345
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 226 cycles
cpu0_STLB TOTAL        ACCESS:      35378 HIT:      32175 MISS:       3203
cpu0_STLB LOAD         ACCESS:      35378 HIT:      32175 MISS:       3203
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 164.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     105253
  ROW_BUFFER_MISS:     198306
 AVG DBUS CONGESTED CYCLE: 3.94
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      25260
  FULL:      90506

Script done on 2023-09-25 01:03:25+05:30 [COMMAND_EXIT_CODE="0"]
