INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zi_os/vivado/Lab-14/Lab-14.srcs/sources_1/new/shiftA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftA
INFO: [VRFC 10-311] analyzing module shiftB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zi_os/vivado/Lab-14/Lab-14.srcs/sim_1/new/testshift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testshift
