
;; Function HAL_RCCEx_PeriphCLKConfig (HAL_RCCEx_PeriphCLKConfig, funcdef_no=329, decl_uid=7426, cgraph_uid=333, symbol_order=332)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 71 n_edges 107 count 73 (    1)


HAL_RCCEx_PeriphCLKConfig

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={6d,7u} r1={5d} r2={5d} r3={5d} r7={1d,70u} r12={8d} r13={1d,74u} r14={5d} r15={4d} r16={5d} r17={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={41d,37u} r101={4d} r102={1d,72u} r103={1d,69u} r104={4d} r105={4d} r106={4d} r113={3d,20u} r115={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r125={1d,1u} r127={1d,1u} r128={1d,2u} r129={1d,2u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={1d,1u} r135={1d,1u} r137={1d,1u} r139={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r145={1d,1u} r148={1d,1u} r150={1d,1u} r153={1d,1u} r155={1d,1u} r158={1d,1u} r160={1d,1u} r163={1d,1u} r165={1d,1u} r168={1d,1u} r170={1d,1u} r173={1d,1u} r175={1d,1u} r178={1d,1u} r180={1d,1u} r183={1d,1u} r185={1d,1u} r188={1d,1u} r190={1d,1u} r193={1d,1u} r195={1d,1u} r198={1d,1u} r200={1d,1u} r202={1d,2u} r203={1d,1u} r204={1d,1u} r205={1d,1u} r207={1d,1u} r209={1d,2u} r210={1d,1u} r211={1d,1u} r212={1d,1u} r214={1d,1u} r216={1d,2u} r217={1d,1u} r218={1d,1u} r219={1d,1u} r221={1d,1u} r223={1d,2u} r224={1d,1u} r225={1d,1u} r226={1d,1u} r228={1d,1u} r230={1d,2u} r231={1d,1u} r232={1d,1u} r233={1d,1u} r235={1d,1u} r237={1d,2u} r238={1d,1u} r239={1d,1u} r240={1d,1u} r242={1d,1u} r244={1d,2u} r245={1d,1u} r246={1d,1u} r247={1d,1u} r249={1d,1u} r251={1d,2u} r252={1d,1u} r253={1d,1u} r254={1d,1u} r255={2d,2u} r256={1d} r257={1d,2u} r258={1d,3u} r259={1d,2u} r260={4d,4u} r261={3d,3u} r262={1d,25u} r263={1d,2u} r264={1d,4u} r265={1d,1u} r269={1d,3u} r271={1d,1u} r273={1d,1u} r280={1d,1u} r281={1d,1u,1e} r284={1d,1u} r285={1d,2u} r286={1d,1u} r288={1d,2u} r290={1d,1u} r291={1d,2u} r292={1d,1u} r293={1d,1u} r295={1d,1u} r296={1d,2u} r297={1d,1u} r298={1d,1u} r300={1d,1u} r301={1d,2u} r302={1d,1u} r303={1d,1u} r305={1d,1u} r306={1d,2u} r307={1d,1u} r308={1d,1u} r310={1d,1u} r311={1d,2u} r312={1d,1u} r313={1d,1u} r315={1d,1u} r316={1d,2u} r317={1d,1u} r318={1d,1u} r320={1d,1u} r321={1d,2u} r322={1d,1u} r323={1d,1u} r325={1d,1u} r326={1d,2u} r327={1d,1u} r328={1d,1u} r330={1d,1u} r331={1d,2u} r332={1d,1u} r333={1d,1u} r335={1d,1u} r336={1d,2u} r337={1d,1u} r338={1d,1u} r340={1d,1u} r341={1d,2u} r342={1d,1u} r343={1d,1u} r345={1d,1u} r346={1d,4u} r347={1d,1u} r351={1d,1u} r352={1d,4u} r353={1d,1u} r357={1d,1u} r358={1d,4u} r359={1d,1u} r363={1d,1u} r364={1d,4u} r365={1d,1u} r369={1d,1u} r370={1d,4u} r371={1d,1u} r375={1d,1u} r376={1d,4u} r377={1d,1u} r381={1d,1u} r382={1d,4u} r383={1d,1u} r387={1d,1u} r388={1d,4u} r389={1d,1u} r394={1d,8u} r395={1d,1u} 
;;    total ref usage 1187{570d,616u,1e} in 426{422 regular + 4 call} insns.
;; Reaching defs:
;;  sparse invalidated 	100
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 22, 23, 24, 25, 26, 27, 28, 29, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 369, 370, 371, 372, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386
;;  reg->defs[] map:	0[0,5] 1[6,10] 2[11,15] 3[16,20] 7[21,21] 12[22,29] 13[30,30] 14[31,35] 15[36,39] 16[40,44] 17[45,49] 18[50,54] 19[55,59] 20[60,64] 21[65,69] 22[70,74] 23[75,79] 24[80,84] 25[85,89] 26[90,94] 27[95,99] 28[100,104] 29[105,109] 30[110,114] 31[115,119] 48[120,123] 49[124,127] 50[128,131] 51[132,135] 52[136,139] 53[140,143] 54[144,147] 55[148,151] 56[152,155] 57[156,159] 58[160,163] 59[164,167] 60[168,171] 61[172,175] 62[176,179] 63[180,183] 64[184,187] 65[188,191] 66[192,195] 67[196,199] 68[200,203] 69[204,207] 70[208,211] 71[212,215] 72[216,219] 73[220,223] 74[224,227] 75[228,231] 76[232,235] 77[236,239] 78[240,243] 79[244,247] 80[248,251] 81[252,255] 82[256,259] 83[260,263] 84[264,267] 85[268,271] 86[272,275] 87[276,279] 88[280,283] 89[284,287] 90[288,291] 91[292,295] 92[296,299] 93[300,303] 94[304,307] 95[308,311] 96[312,315] 97[316,319] 98[320,323] 99[324,327] 100[328,368] 101[369,372] 102[373,373] 103[374,374] 104[375,378] 105[379,382] 106[383,386] 113[387,389] 115[390,390] 117[391,391] 118[392,392] 119[393,393] 120[394,394] 121[395,395] 122[396,396] 123[397,397] 125[398,398] 127[399,399] 128[400,400] 129[401,401] 130[402,402] 131[403,403] 132[404,404] 133[405,405] 135[406,406] 137[407,407] 139[408,408] 141[409,409] 142[410,410] 143[411,411] 145[412,412] 148[413,413] 150[414,414] 153[415,415] 155[416,416] 158[417,417] 160[418,418] 163[419,419] 165[420,420] 168[421,421] 170[422,422] 173[423,423] 175[424,424] 178[425,425] 180[426,426] 183[427,427] 185[428,428] 188[429,429] 190[430,430] 193[431,431] 195[432,432] 198[433,433] 200[434,434] 202[435,435] 203[436,436] 204[437,437] 205[438,438] 207[439,439] 209[440,440] 210[441,441] 211[442,442] 212[443,443] 214[444,444] 216[445,445] 217[446,446] 218[447,447] 219[448,448] 221[449,449] 223[450,450] 224[451,451] 225[452,452] 226[453,453] 228[454,454] 230[455,455] 231[456,456] 232[457,457] 233[458,458] 235[459,459] 237[460,460] 238[461,461] 239[462,462] 240[463,463] 242[464,464] 244[465,465] 245[466,466] 246[467,467] 247[468,468] 249[469,469] 251[470,470] 252[471,471] 253[472,472] 254[473,473] 255[474,475] 256[476,476] 257[477,477] 258[478,478] 259[479,479] 260[480,483] 261[484,486] 262[487,487] 263[488,488] 264[489,489] 265[490,490] 269[491,491] 271[492,492] 273[493,493] 280[494,494] 281[495,495] 284[496,496] 285[497,497] 286[498,498] 288[499,499] 290[500,500] 291[501,501] 292[502,502] 293[503,503] 295[504,504] 296[505,505] 297[506,506] 298[507,507] 300[508,508] 301[509,509] 302[510,510] 303[511,511] 305[512,512] 306[513,513] 307[514,514] 308[515,515] 310[516,516] 311[517,517] 312[518,518] 313[519,519] 315[520,520] 316[521,521] 317[522,522] 318[523,523] 320[524,524] 321[525,525] 322[526,526] 323[527,527] 325[528,528] 326[529,529] 327[530,530] 328[531,531] 330[532,532] 331[533,533] 332[534,534] 333[535,535] 335[536,536] 336[537,537] 337[538,538] 338[539,539] 340[540,540] 341[541,541] 342[542,542] 343[543,543] 345[544,544] 346[545,545] 347[546,546] 351[547,547] 352[548,548] 353[549,549] 357[550,550] 358[551,551] 359[552,552] 363[553,553] 364[554,554] 365[555,555] 369[556,556] 370[557,557] 371[558,558] 375[559,559] 376[560,560] 377[561,561] 381[562,562] 382[563,563] 383[564,564] 387[565,565] 388[566,566] 389[567,567] 394[568,568] 395[569,569] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d5(0){ }d10(1){ }d15(2){ }d20(3){ }d21(7){ }d30(13){ }d35(14){ }d44(16){ }d49(17){ }d54(18){ }d59(19){ }d64(20){ }d69(21){ }d74(22){ }d79(23){ }d84(24){ }d89(25){ }d94(26){ }d99(27){ }d104(28){ }d109(29){ }d114(30){ }d119(31){ }d373(102){ }d374(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[5],1[10],2[15],3[20],7[21],13[30],14[35],16[44],17[49],18[54],19[59],20[64],21[69],22[74],23[79],24[84],25[89],26[94],27[99],28[104],29[109],30[114],31[119],102[373],103[374]
;; rd  kill	(110) 0[0,1,2,3,4,5],1[6,7,8,9,10],2[11,12,13,14,15],3[16,17,18,19,20],7[21],13[30],14[31,32,33,34,35],16[40,41,42,43,44],17[45,46,47,48,49],18[50,51,52,53,54],19[55,56,57,58,59],20[60,61,62,63,64],21[65,66,67,68,69],22[70,71,72,73,74],23[75,76,77,78,79],24[80,81,82,83,84],25[85,86,87,88,89],26[90,91,92,93,94],27[95,96,97,98,99],28[100,101,102,103,104],29[105,106,107,108,109],30[110,111,112,113,114],31[115,116,117,118,119],102[373],103[374]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[5],7[21],13[30],102[373],103[374]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 21 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d21(bb 0 insn -1) }u1(13){ d30(bb 0 insn -1) }u2(102){ d373(bb 0 insn -1) }u3(103){ d374(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 262 263
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 113 262 263
;; live  kill	
;; rd  in  	(5) 0[5],7[21],13[30],102[373],103[374]
;; rd  gen 	(4) 100[368],113[389],262[487],263[488]
;; rd  kill	(5) 113[387,388,389],262[487],263[488]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 262 263
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 262 263
;; rd  out 	(7) 7[21],13[30],102[373],103[374],113[389],262[487],263[488]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d373(bb 0 insn -1) }
;;   reg 103 { d374(bb 0 insn -1) }

( 2 )->[3]->( 4 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(7){ d21(bb 0 insn -1) }u10(13){ d30(bb 0 insn -1) }u11(102){ d373(bb 0 insn -1) }u12(103){ d374(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 115 264 265
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 262
;; live  gen 	 100 [cc] 115 264 265
;; live  kill	
;; rd  in  	(7) 7[21],13[30],102[373],103[374],113[389],262[487],263[488]
;; rd  gen 	(4) 100[367],115[390],264[489],265[490]
;; rd  kill	(3) 115[390],264[489],265[490]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 262 264
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 262 264
;; rd  out 	(6) 7[21],13[30],102[373],103[374],262[487],264[489]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d373(bb 0 insn -1) }
;;   reg 103 { d374(bb 0 insn -1) }

( 3 )->[4]->( 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u17(7){ d21(bb 0 insn -1) }u18(13){ d30(bb 0 insn -1) }u19(102){ d373(bb 0 insn -1) }u20(103){ d374(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 262 264
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 264
;; lr  def 	 117 118 119 120 255 256
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 262 264
;; live  gen 	 117 118 119 120 255 256
;; live  kill	
;; rd  in  	(6) 7[21],13[30],102[373],103[374],262[487],264[489]
;; rd  gen 	(6) 117[391],118[392],119[393],120[394],255[475],256[476]
;; rd  kill	(7) 117[391],118[392],119[393],120[394],255[474,475],256[476]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 262
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 262
;; rd  out 	(6) 7[21],13[30],102[373],103[374],255[475],262[487]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d373(bb 0 insn -1) }
;;   reg 103 { d374(bb 0 insn -1) }

( 3 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u30(7){ d21(bb 0 insn -1) }u31(13){ d30(bb 0 insn -1) }u32(102){ d373(bb 0 insn -1) }u33(103){ d374(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 255
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 262
;; live  gen 	 255
;; live  kill	
;; rd  in  	(6) 7[21],13[30],102[373],103[374],262[487],264[489]
;; rd  gen 	(1) 255[474]
;; rd  kill	(2) 255[474,475]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 262
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 262
;; rd  out 	(6) 7[21],13[30],102[373],103[374],255[474],262[487]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d373(bb 0 insn -1) }
;;   reg 103 { d374(bb 0 insn -1) }

( 5 4 )->[6]->( 9 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u34(7){ d21(bb 0 insn -1) }u35(13){ d30(bb 0 insn -1) }u36(102){ d373(bb 0 insn -1) }u37(103){ d374(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 121 122 257 269
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 262
;; live  gen 	 0 [r0] 121 122 257 269
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(7) 7[21],13[30],102[373],103[374],255[474,475],262[487]
;; rd  gen 	(5) 0[4],121[395],122[396],257[477],269[491]
;; rd  kill	(15) 0[0,1,2,3,4,5],14[31,32,33,34,35],121[395],122[396],257[477],269[491]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 257 262 269
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 257 262 269
;; rd  out 	(9) 7[21],13[30],102[373],103[374],255[474,475],257[477],262[487],269[491]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d373(bb 0 insn -1) }
;;   reg 103 { d374(bb 0 insn -1) }

( 9 )->[7]->( 8 9 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u47(7){ d21(bb 0 insn -1) }u48(13){ d30(bb 0 insn -1) }u49(102){ d373(bb 0 insn -1) }u50(103){ d374(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 257 262 269
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 257
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 123 271
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 257 262 269
;; live  gen 	 0 [r0] 100 [cc] 123 271
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(9) 7[21],13[30],102[373],103[374],255[474,475],257[477],262[487],269[491]
;; rd  gen 	(4) 0[3],100[364],123[397],271[492]
;; rd  kill	(13) 0[0,1,2,3,4,5],14[31,32,33,34,35],123[397],271[492]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 257 262 269
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 257 262 269
;; rd  out 	(9) 7[21],13[30],102[373],103[374],255[474,475],257[477],262[487],269[491]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d373(bb 0 insn -1) }
;;   reg 103 { d374(bb 0 insn -1) }

( 7 13 )->[8]->( 18 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u57(7){ d21(bb 0 insn -1) }u58(13){ d30(bb 0 insn -1) }u59(102){ d373(bb 0 insn -1) }u60(103){ d374(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 261
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 262
;; live  gen 	 261
;; live  kill	
;; rd  in  	(12) 7[21],13[30],102[373],103[374],255[474,475],257[477],259[479],262[487],269[491],394[568],395[569]
;; rd  gen 	(1) 261[486]
;; rd  kill	(3) 261[484,485,486]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 261 262
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 261 262
;; rd  out 	(8) 7[21],13[30],102[373],103[374],255[474,475],261[486],262[487]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d373(bb 0 insn -1) }
;;   reg 103 { d374(bb 0 insn -1) }

( 6 7 )->[9]->( 7 68 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u61(7){ d21(bb 0 insn -1) }u62(13){ d30(bb 0 insn -1) }u63(102){ d373(bb 0 insn -1) }u64(103){ d374(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 257 262 269
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 269
;; lr  def 	 100 [cc] 125 273
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 257 262 269
;; live  gen 	 100 [cc] 125 273
;; live  kill	
;; rd  in  	(13) 0[3],7[21],13[30],100[364],102[373],103[374],123[397],255[474,475],257[477],262[487],269[491],271[492]
;; rd  gen 	(3) 100[363],125[398],273[493]
;; rd  kill	(2) 125[398],273[493]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 257 262 269
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 257 262 269
;; rd  out 	(9) 7[21],13[30],102[373],103[374],255[474,475],257[477],262[487],269[491]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d373(bb 0 insn -1) }
;;   reg 103 { d374(bb 0 insn -1) }

( 68 )->[10]->( 11 17 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u69(7){ d21(bb 0 insn -1) }u70(13){ d30(bb 0 insn -1) }u71(102){ d373(bb 0 insn -1) }u72(103){ d374(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 260 262 394
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 260 262
;; lr  def 	 100 [cc] 128
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 260 262 394
;; live  gen 	 100 [cc] 128
;; live  kill	
;; rd  in  	(9) 7[21],13[30],102[373],103[374],255[474,475],260[481],262[487],394[568]
;; rd  gen 	(2) 100[362],128[400]
;; rd  kill	(1) 128[400]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 255 260 262 394
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 255 260 262 394
;; rd  out 	(10) 7[21],13[30],102[373],103[374],128[400],255[474,475],260[481],262[487],394[568]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d373(bb 0 insn -1) }
;;   reg 103 { d374(bb 0 insn -1) }

( 10 )->[11]->( 12 16 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u77(7){ d21(bb 0 insn -1) }u78(13){ d30(bb 0 insn -1) }u79(102){ d373(bb 0 insn -1) }u80(103){ d374(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 255 262 394
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 394
;; lr  def 	 100 [cc] 129 130 131 132 133 258 280
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 255 262 394
;; live  gen 	 100 [cc] 129 130 131 132 133 258 280
;; live  kill	
;; rd  in  	(10) 7[21],13[30],102[373],103[374],128[400],255[474,475],260[481],262[487],394[568]
;; rd  gen 	(8) 100[361],129[401],130[402],131[403],132[404],133[405],258[478],280[494]
;; rd  kill	(7) 129[401],130[402],131[403],132[404],133[405],258[478],280[494]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 255 262 394
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 255 262 394
;; rd  out 	(9) 7[21],13[30],102[373],103[374],128[400],255[474,475],262[487],394[568]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d373(bb 0 insn -1) }
;;   reg 103 { d374(bb 0 insn -1) }

( 11 )->[12]->( 14 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u98(7){ d21(bb 0 insn -1) }u99(13){ d30(bb 0 insn -1) }u100(102){ d373(bb 0 insn -1) }u101(103){ d374(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 262 394
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 259 395
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 262 394
;; live  gen 	 0 [r0] 259 395
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(9) 7[21],13[30],102[373],103[374],128[400],255[474,475],262[487],394[568]
;; rd  gen 	(3) 0[2],259[479],395[569]
;; rd  kill	(13) 0[0,1,2,3,4,5],14[31,32,33,34,35],259[479],395[569]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 259 262 394 395
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 259 262 394 395
;; rd  out 	(10) 7[21],13[30],102[373],103[374],255[474,475],259[479],262[487],394[568],395[569]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d373(bb 0 insn -1) }
;;   reg 103 { d374(bb 0 insn -1) }

( 14 )->[13]->( 8 14 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u106(7){ d21(bb 0 insn -1) }u107(13){ d30(bb 0 insn -1) }u108(102){ d373(bb 0 insn -1) }u109(103){ d374(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 259 262 394 395
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 259 395
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 135 281
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 259 262 394 395
;; live  gen 	 0 [r0] 100 [cc] 135 281
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(10) 7[21],13[30],102[373],103[374],255[474,475],259[479],262[487],394[568],395[569]
;; rd  gen 	(4) 0[1],100[328],135[406],281[495]
;; rd  kill	(13) 0[0,1,2,3,4,5],14[31,32,33,34,35],135[406],281[495]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 259 262 394 395
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 259 262 394 395
;; rd  out 	(10) 7[21],13[30],102[373],103[374],255[474,475],259[479],262[487],394[568],395[569]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d373(bb 0 insn -1) }
;;   reg 103 { d374(bb 0 insn -1) }

( 12 13 )->[14]->( 13 15 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u118(7){ d21(bb 0 insn -1) }u119(13){ d30(bb 0 insn -1) }u120(102){ d373(bb 0 insn -1) }u121(103){ d374(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 259 262 394 395
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 394
;; lr  def 	 100 [cc] 137 284
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 259 262 394 395
;; live  gen 	 100 [cc] 137 284
;; live  kill	
;; rd  in  	(14) 0[1],7[21],13[30],100[328],102[373],103[374],135[406],255[474,475],259[479],262[487],281[495],394[568],395[569]
;; rd  gen 	(3) 100[358],137[407],284[496]
;; rd  kill	(2) 137[407],284[496]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 259 262 394 395
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 259 262 394 395
;; rd  out 	(10) 7[21],13[30],102[373],103[374],255[474,475],259[479],262[487],394[568],395[569]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d373(bb 0 insn -1) }
;;   reg 103 { d374(bb 0 insn -1) }

( 14 )->[15]->( 17 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u126(7){ d21(bb 0 insn -1) }u127(13){ d30(bb 0 insn -1) }u128(102){ d373(bb 0 insn -1) }u129(103){ d374(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 262
;; lr  def 	 260
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 262
;; live  gen 	 260
;; live  kill	
;; rd  in  	(10) 7[21],13[30],102[373],103[374],255[474,475],259[479],262[487],394[568],395[569]
;; rd  gen 	(1) 260[483]
;; rd  kill	(4) 260[480,481,482,483]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 260 262
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 260 262
;; rd  out 	(8) 7[21],13[30],102[373],103[374],255[474,475],260[483],262[487]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d373(bb 0 insn -1) }
;;   reg 103 { d374(bb 0 insn -1) }

( 11 )->[16]->( 17 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u131(7){ d21(bb 0 insn -1) }u132(13){ d30(bb 0 insn -1) }u133(102){ d373(bb 0 insn -1) }u134(103){ d374(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 255 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; lr  def 	 260
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 255 262
;; live  gen 	 260
;; live  kill	
;; rd  in  	(9) 7[21],13[30],102[373],103[374],128[400],255[474,475],262[487],394[568]
;; rd  gen 	(1) 260[482]
;; rd  kill	(4) 260[480,481,482,483]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 260 262
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 260 262
;; rd  out 	(8) 7[21],13[30],102[373],103[374],255[474,475],260[482],262[487]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d373(bb 0 insn -1) }
;;   reg 103 { d374(bb 0 insn -1) }

( 16 10 69 15 )->[17]->( 18 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u136(7){ d21(bb 0 insn -1) }u137(13){ d30(bb 0 insn -1) }u138(102){ d373(bb 0 insn -1) }u139(103){ d374(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 260 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 260
;; lr  def 	 139 141 261 285 286
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 260 262
;; live  gen 	 139 141 261 285 286
;; live  kill	
;; rd  in  	(13) 7[21],13[30],102[373],103[374],128[400],255[474,475],260[480,481,482,483],262[487],394[568]
;; rd  gen 	(5) 139[408],141[409],261[485],285[497],286[498]
;; rd  kill	(7) 139[408],141[409],261[484,485,486],285[497],286[498]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 261 262
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 261 262
;; rd  out 	(8) 7[21],13[30],102[373],103[374],255[474,475],261[485],262[487]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d373(bb 0 insn -1) }
;;   reg 103 { d374(bb 0 insn -1) }

( 8 17 )->[18]->( 20 19 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u146(7){ d21(bb 0 insn -1) }u147(13){ d30(bb 0 insn -1) }u148(102){ d373(bb 0 insn -1) }u149(103){ d374(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 261 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 261 262
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(9) 7[21],13[30],102[373],103[374],255[474,475],261[485,486],262[487]
;; rd  gen 	(1) 100[357]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261 262
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261 262
;; rd  out 	(7) 7[21],13[30],102[373],103[374],261[485,486],262[487]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d373(bb 0 insn -1) }
;;   reg 103 { d374(bb 0 insn -1) }

( 18 )->[19]->( 22 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u153(7){ d21(bb 0 insn -1) }u154(13){ d30(bb 0 insn -1) }u155(102){ d373(bb 0 insn -1) }u156(103){ d374(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 262
;; lr  def 	 113
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261 262
;; live  gen 	 113
;; live  kill	
;; rd  in  	(7) 7[21],13[30],102[373],103[374],261[485,486],262[487]
;; rd  gen 	(1) 113[388]
;; rd  kill	(3) 113[387,388,389]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; rd  out 	(8) 7[21],13[30],102[373],103[374],113[388],261[485,486],262[487]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d373(bb 0 insn -1) }
;;   reg 103 { d374(bb 0 insn -1) }

( 18 )->[20]->( 22 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u158(7){ d21(bb 0 insn -1) }u159(13){ d30(bb 0 insn -1) }u160(102){ d373(bb 0 insn -1) }u161(103){ d374(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 262
;; lr  def 	 113 142 143 288
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261 262
;; live  gen 	 113 142 143 288
;; live  kill	
;; rd  in  	(7) 7[21],13[30],102[373],103[374],261[485,486],262[487]
;; rd  gen 	(4) 113[387],142[410],143[411],288[499]
;; rd  kill	(6) 113[387,388,389],142[410],143[411],288[499]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; rd  out 	(8) 7[21],13[30],102[373],103[374],113[387],261[485,486],262[487]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d373(bb 0 insn -1) }
;;   reg 103 { d374(bb 0 insn -1) }

( 2 )->[21]->( 22 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u167(7){ d21(bb 0 insn -1) }u168(13){ d30(bb 0 insn -1) }u169(102){ d373(bb 0 insn -1) }u170(103){ d374(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 262 263
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 263
;; lr  def 	 261
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 262 263
;; live  gen 	 261
;; live  kill	
;; rd  in  	(7) 7[21],13[30],102[373],103[374],113[389],262[487],263[488]
;; rd  gen 	(1) 261[484]
;; rd  kill	(3) 261[484,485,486]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; rd  out 	(7) 7[21],13[30],102[373],103[374],113[389],261[484],262[487]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d373(bb 0 insn -1) }
;;   reg 103 { d374(bb 0 insn -1) }

( 21 19 20 )->[22]->( 23 24 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u172(7){ d21(bb 0 insn -1) }u173(13){ d30(bb 0 insn -1) }u174(102){ d373(bb 0 insn -1) }u175(103){ d374(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc] 290
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  gen 	 100 [cc] 290
;; live  kill	
;; rd  in  	(11) 7[21],13[30],102[373],103[374],113[387,388,389],261[484,485,486],262[487]
;; rd  gen 	(2) 100[356],290[500]
;; rd  kill	(1) 290[500]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; rd  out 	(11) 7[21],13[30],102[373],103[374],113[387,388,389],261[484,485,486],262[487]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d373(bb 0 insn -1) }
;;   reg 103 { d374(bb 0 insn -1) }

( 22 )->[23]->( 24 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u180(7){ d21(bb 0 insn -1) }u181(13){ d30(bb 0 insn -1) }u182(102){ d373(bb 0 insn -1) }u183(103){ d374(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 262
;; lr  def 	 145 148 291 292 293
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  gen 	 145 148 291 292 293
;; live  kill	
;; rd  in  	(11) 7[21],13[30],102[373],103[374],113[387,388,389],261[484,485,486],262[487]
;; rd  gen 	(5) 145[412],148[413],291[501],292[502],293[503]
;; rd  kill	(5) 145[412],148[413],291[501],292[502],293[503]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; rd  out 	(11) 7[21],13[30],102[373],103[374],113[387,388,389],261[484,485,486],262[487]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d373(bb 0 insn -1) }
;;   reg 103 { d374(bb 0 insn -1) }

( 23 22 )->[24]->( 25 26 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u191(7){ d21(bb 0 insn -1) }u192(13){ d30(bb 0 insn -1) }u193(102){ d373(bb 0 insn -1) }u194(103){ d374(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc] 295
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  gen 	 100 [cc] 295
;; live  kill	
;; rd  in  	(11) 7[21],13[30],102[373],103[374],113[387,388,389],261[484,485,486],262[487]
;; rd  gen 	(2) 100[355],295[504]
;; rd  kill	(1) 295[504]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; rd  out 	(11) 7[21],13[30],102[373],103[374],113[387,388,389],261[484,485,486],262[487]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d373(bb 0 insn -1) }
;;   reg 103 { d374(bb 0 insn -1) }

( 24 )->[25]->( 26 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u198(7){ d21(bb 0 insn -1) }u199(13){ d30(bb 0 insn -1) }u200(102){ d373(bb 0 insn -1) }u201(103){ d374(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 262
;; lr  def 	 150 153 296 297 298
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  gen 	 150 153 296 297 298
;; live  kill	
;; rd  in  	(11) 7[21],13[30],102[373],103[374],113[387,388,389],261[484,485,486],262[487]
;; rd  gen 	(5) 150[414],153[415],296[505],297[506],298[507]
;; rd  kill	(5) 150[414],153[415],296[505],297[506],298[507]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; rd  out 	(11) 7[21],13[30],102[373],103[374],113[387,388,389],261[484,485,486],262[487]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d373(bb 0 insn -1) }
;;   reg 103 { d374(bb 0 insn -1) }

( 25 24 )->[26]->( 27 28 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u209(7){ d21(bb 0 insn -1) }u210(13){ d30(bb 0 insn -1) }u211(102){ d373(bb 0 insn -1) }u212(103){ d374(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc] 300
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  gen 	 100 [cc] 300
;; live  kill	
;; rd  in  	(11) 7[21],13[30],102[373],103[374],113[387,388,389],261[484,485,486],262[487]
;; rd  gen 	(2) 100[354],300[508]
;; rd  kill	(1) 300[508]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; rd  out 	(11) 7[21],13[30],102[373],103[374],113[387,388,389],261[484,485,486],262[487]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d373(bb 0 insn -1) }
;;   reg 103 { d374(bb 0 insn -1) }

( 26 )->[27]->( 28 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u216(7){ d21(bb 0 insn -1) }u217(13){ d30(bb 0 insn -1) }u218(102){ d373(bb 0 insn -1) }u219(103){ d374(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 262
;; lr  def 	 155 158 301 302 303
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  gen 	 155 158 301 302 303
;; live  kill	
;; rd  in  	(11) 7[21],13[30],102[373],103[374],113[387,388,389],261[484,485,486],262[487]
;; rd  gen 	(5) 155[416],158[417],301[509],302[510],303[511]
;; rd  kill	(5) 155[416],158[417],301[509],302[510],303[511]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; rd  out 	(11) 7[21],13[30],102[373],103[374],113[387,388,389],261[484,485,486],262[487]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d373(bb 0 insn -1) }
;;   reg 103 { d374(bb 0 insn -1) }

( 27 26 )->[28]->( 29 30 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u227(7){ d21(bb 0 insn -1) }u228(13){ d30(bb 0 insn -1) }u229(102){ d373(bb 0 insn -1) }u230(103){ d374(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc] 305
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  gen 	 100 [cc] 305
;; live  kill	
;; rd  in  	(11) 7[21],13[30],102[373],103[374],113[387,388,389],261[484,485,486],262[487]
;; rd  gen 	(2) 100[353],305[512]
;; rd  kill	(1) 305[512]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; rd  out 	(11) 7[21],13[30],102[373],103[374],113[387,388,389],261[484,485,486],262[487]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d373(bb 0 insn -1) }
;;   reg 103 { d374(bb 0 insn -1) }

( 28 )->[29]->( 30 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u234(7){ d21(bb 0 insn -1) }u235(13){ d30(bb 0 insn -1) }u236(102){ d373(bb 0 insn -1) }u237(103){ d374(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 262
;; lr  def 	 160 163 306 307 308
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  gen 	 160 163 306 307 308
;; live  kill	
;; rd  in  	(11) 7[21],13[30],102[373],103[374],113[387,388,389],261[484,485,486],262[487]
;; rd  gen 	(5) 160[418],163[419],306[513],307[514],308[515]
;; rd  kill	(5) 160[418],163[419],306[513],307[514],308[515]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; rd  out 	(11) 7[21],13[30],102[373],103[374],113[387,388,389],261[484,485,486],262[487]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d373(bb 0 insn -1) }
;;   reg 103 { d374(bb 0 insn -1) }

( 29 28 )->[30]->( 31 32 )
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u245(7){ d21(bb 0 insn -1) }u246(13){ d30(bb 0 insn -1) }u247(102){ d373(bb 0 insn -1) }u248(103){ d374(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc] 310
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  gen 	 100 [cc] 310
;; live  kill	
;; rd  in  	(11) 7[21],13[30],102[373],103[374],113[387,388,389],261[484,485,486],262[487]
;; rd  gen 	(2) 100[352],310[516]
;; rd  kill	(1) 310[516]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; rd  out 	(11) 7[21],13[30],102[373],103[374],113[387,388,389],261[484,485,486],262[487]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d373(bb 0 insn -1) }
;;   reg 103 { d374(bb 0 insn -1) }

( 30 )->[31]->( 32 )
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u252(7){ d21(bb 0 insn -1) }u253(13){ d30(bb 0 insn -1) }u254(102){ d373(bb 0 insn -1) }u255(103){ d374(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 262
;; lr  def 	 165 168 311 312 313
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  gen 	 165 168 311 312 313
;; live  kill	
;; rd  in  	(11) 7[21],13[30],102[373],103[374],113[387,388,389],261[484,485,486],262[487]
;; rd  gen 	(5) 165[420],168[421],311[517],312[518],313[519]
;; rd  kill	(5) 165[420],168[421],311[517],312[518],313[519]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; rd  out 	(11) 7[21],13[30],102[373],103[374],113[387,388,389],261[484,485,486],262[487]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d373(bb 0 insn -1) }
;;   reg 103 { d374(bb 0 insn -1) }

( 31 30 )->[32]->( 33 34 )
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u263(7){ d21(bb 0 insn -1) }u264(13){ d30(bb 0 insn -1) }u265(102){ d373(bb 0 insn -1) }u266(103){ d374(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc] 315
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  gen 	 100 [cc] 315
;; live  kill	
;; rd  in  	(11) 7[21],13[30],102[373],103[374],113[387,388,389],261[484,485,486],262[487]
;; rd  gen 	(2) 100[351],315[520]
;; rd  kill	(1) 315[520]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; rd  out 	(11) 7[21],13[30],102[373],103[374],113[387,388,389],261[484,485,486],262[487]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d373(bb 0 insn -1) }
;;   reg 103 { d374(bb 0 insn -1) }

( 32 )->[33]->( 34 )
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u270(7){ d21(bb 0 insn -1) }u271(13){ d30(bb 0 insn -1) }u272(102){ d373(bb 0 insn -1) }u273(103){ d374(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 262
;; lr  def 	 170 173 316 317 318
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  gen 	 170 173 316 317 318
;; live  kill	
;; rd  in  	(11) 7[21],13[30],102[373],103[374],113[387,388,389],261[484,485,486],262[487]
;; rd  gen 	(5) 170[422],173[423],316[521],317[522],318[523]
;; rd  kill	(5) 170[422],173[423],316[521],317[522],318[523]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; rd  out 	(11) 7[21],13[30],102[373],103[374],113[387,388,389],261[484,485,486],262[487]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d373(bb 0 insn -1) }
;;   reg 103 { d374(bb 0 insn -1) }

( 33 32 )->[34]->( 35 36 )
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u281(7){ d21(bb 0 insn -1) }u282(13){ d30(bb 0 insn -1) }u283(102){ d373(bb 0 insn -1) }u284(103){ d374(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc] 320
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  gen 	 100 [cc] 320
;; live  kill	
;; rd  in  	(11) 7[21],13[30],102[373],103[374],113[387,388,389],261[484,485,486],262[487]
;; rd  gen 	(2) 100[350],320[524]
;; rd  kill	(1) 320[524]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; rd  out 	(11) 7[21],13[30],102[373],103[374],113[387,388,389],261[484,485,486],262[487]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d373(bb 0 insn -1) }
;;   reg 103 { d374(bb 0 insn -1) }

( 34 )->[35]->( 36 )
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u288(7){ d21(bb 0 insn -1) }u289(13){ d30(bb 0 insn -1) }u290(102){ d373(bb 0 insn -1) }u291(103){ d374(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 262
;; lr  def 	 175 178 321 322 323
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  gen 	 175 178 321 322 323
;; live  kill	
;; rd  in  	(11) 7[21],13[30],102[373],103[374],113[387,388,389],261[484,485,486],262[487]
;; rd  gen 	(5) 175[424],178[425],321[525],322[526],323[527]
;; rd  kill	(5) 175[424],178[425],321[525],322[526],323[527]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; rd  out 	(11) 7[21],13[30],102[373],103[374],113[387,388,389],261[484,485,486],262[487]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d373(bb 0 insn -1) }
;;   reg 103 { d374(bb 0 insn -1) }

( 35 34 )->[36]->( 37 38 )
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u299(7){ d21(bb 0 insn -1) }u300(13){ d30(bb 0 insn -1) }u301(102){ d373(bb 0 insn -1) }u302(103){ d374(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc] 325
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  gen 	 100 [cc] 325
;; live  kill	
;; rd  in  	(11) 7[21],13[30],102[373],103[374],113[387,388,389],261[484,485,486],262[487]
;; rd  gen 	(2) 100[349],325[528]
;; rd  kill	(1) 325[528]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; rd  out 	(11) 7[21],13[30],102[373],103[374],113[387,388,389],261[484,485,486],262[487]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d373(bb 0 insn -1) }
;;   reg 103 { d374(bb 0 insn -1) }

( 36 )->[37]->( 38 )
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u306(7){ d21(bb 0 insn -1) }u307(13){ d30(bb 0 insn -1) }u308(102){ d373(bb 0 insn -1) }u309(103){ d374(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 262
;; lr  def 	 180 183 326 327 328
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  gen 	 180 183 326 327 328
;; live  kill	
;; rd  in  	(11) 7[21],13[30],102[373],103[374],113[387,388,389],261[484,485,486],262[487]
;; rd  gen 	(5) 180[426],183[427],326[529],327[530],328[531]
;; rd  kill	(5) 180[426],183[427],326[529],327[530],328[531]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; rd  out 	(11) 7[21],13[30],102[373],103[374],113[387,388,389],261[484,485,486],262[487]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d373(bb 0 insn -1) }
;;   reg 103 { d374(bb 0 insn -1) }

( 37 36 )->[38]->( 39 40 )
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u317(7){ d21(bb 0 insn -1) }u318(13){ d30(bb 0 insn -1) }u319(102){ d373(bb 0 insn -1) }u320(103){ d374(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc] 330
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  gen 	 100 [cc] 330
;; live  kill	
;; rd  in  	(11) 7[21],13[30],102[373],103[374],113[387,388,389],261[484,485,486],262[487]
;; rd  gen 	(2) 100[348],330[532]
;; rd  kill	(1) 330[532]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; rd  out 	(11) 7[21],13[30],102[373],103[374],113[387,388,389],261[484,485,486],262[487]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d373(bb 0 insn -1) }
;;   reg 103 { d374(bb 0 insn -1) }

( 38 )->[39]->( 40 )
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u324(7){ d21(bb 0 insn -1) }u325(13){ d30(bb 0 insn -1) }u326(102){ d373(bb 0 insn -1) }u327(103){ d374(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 262
;; lr  def 	 185 188 331 332 333
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  gen 	 185 188 331 332 333
;; live  kill	
;; rd  in  	(11) 7[21],13[30],102[373],103[374],113[387,388,389],261[484,485,486],262[487]
;; rd  gen 	(5) 185[428],188[429],331[533],332[534],333[535]
;; rd  kill	(5) 185[428],188[429],331[533],332[534],333[535]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; rd  out 	(11) 7[21],13[30],102[373],103[374],113[387,388,389],261[484,485,486],262[487]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d373(bb 0 insn -1) }
;;   reg 103 { d374(bb 0 insn -1) }

( 39 38 )->[40]->( 41 42 )
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u335(7){ d21(bb 0 insn -1) }u336(13){ d30(bb 0 insn -1) }u337(102){ d373(bb 0 insn -1) }u338(103){ d374(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc] 335
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  gen 	 100 [cc] 335
;; live  kill	
;; rd  in  	(11) 7[21],13[30],102[373],103[374],113[387,388,389],261[484,485,486],262[487]
;; rd  gen 	(2) 100[347],335[536]
;; rd  kill	(1) 335[536]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; rd  out 	(11) 7[21],13[30],102[373],103[374],113[387,388,389],261[484,485,486],262[487]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d373(bb 0 insn -1) }
;;   reg 103 { d374(bb 0 insn -1) }

( 40 )->[41]->( 42 )
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u342(7){ d21(bb 0 insn -1) }u343(13){ d30(bb 0 insn -1) }u344(102){ d373(bb 0 insn -1) }u345(103){ d374(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 262
;; lr  def 	 190 193 336 337 338
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  gen 	 190 193 336 337 338
;; live  kill	
;; rd  in  	(11) 7[21],13[30],102[373],103[374],113[387,388,389],261[484,485,486],262[487]
;; rd  gen 	(5) 190[430],193[431],336[537],337[538],338[539]
;; rd  kill	(5) 190[430],193[431],336[537],337[538],338[539]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; rd  out 	(11) 7[21],13[30],102[373],103[374],113[387,388,389],261[484,485,486],262[487]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d373(bb 0 insn -1) }
;;   reg 103 { d374(bb 0 insn -1) }

( 41 40 )->[42]->( 43 44 )
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u353(7){ d21(bb 0 insn -1) }u354(13){ d30(bb 0 insn -1) }u355(102){ d373(bb 0 insn -1) }u356(103){ d374(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc] 340
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  gen 	 100 [cc] 340
;; live  kill	
;; rd  in  	(11) 7[21],13[30],102[373],103[374],113[387,388,389],261[484,485,486],262[487]
;; rd  gen 	(2) 100[346],340[540]
;; rd  kill	(1) 340[540]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; rd  out 	(11) 7[21],13[30],102[373],103[374],113[387,388,389],261[484,485,486],262[487]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d373(bb 0 insn -1) }
;;   reg 103 { d374(bb 0 insn -1) }

( 42 )->[43]->( 44 )
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u360(7){ d21(bb 0 insn -1) }u361(13){ d30(bb 0 insn -1) }u362(102){ d373(bb 0 insn -1) }u363(103){ d374(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 262
;; lr  def 	 195 198 341 342 343
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  gen 	 195 198 341 342 343
;; live  kill	
;; rd  in  	(11) 7[21],13[30],102[373],103[374],113[387,388,389],261[484,485,486],262[487]
;; rd  gen 	(5) 195[432],198[433],341[541],342[542],343[543]
;; rd  kill	(5) 195[432],198[433],341[541],342[542],343[543]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; rd  out 	(11) 7[21],13[30],102[373],103[374],113[387,388,389],261[484,485,486],262[487]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d373(bb 0 insn -1) }
;;   reg 103 { d374(bb 0 insn -1) }

( 43 42 )->[44]->( 45 47 )
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u371(7){ d21(bb 0 insn -1) }u372(13){ d30(bb 0 insn -1) }u373(102){ d373(bb 0 insn -1) }u374(103){ d374(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc] 345
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  gen 	 100 [cc] 345
;; live  kill	
;; rd  in  	(11) 7[21],13[30],102[373],103[374],113[387,388,389],261[484,485,486],262[487]
;; rd  gen 	(2) 100[345],345[544]
;; rd  kill	(1) 345[544]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; rd  out 	(11) 7[21],13[30],102[373],103[374],113[387,388,389],261[484,485,486],262[487]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d373(bb 0 insn -1) }
;;   reg 103 { d374(bb 0 insn -1) }

( 44 )->[45]->( 46 47 )
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u378(7){ d21(bb 0 insn -1) }u379(13){ d30(bb 0 insn -1) }u380(102){ d373(bb 0 insn -1) }u381(103){ d374(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 262
;; lr  def 	 100 [cc] 200 202 203 346 347
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  gen 	 100 [cc] 200 202 203 346 347
;; live  kill	
;; rd  in  	(11) 7[21],13[30],102[373],103[374],113[387,388,389],261[484,485,486],262[487]
;; rd  gen 	(6) 100[344],200[434],202[435],203[436],346[545],347[546]
;; rd  kill	(5) 200[434],202[435],203[436],346[545],347[546]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262 346
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262 346
;; rd  out 	(12) 7[21],13[30],102[373],103[374],113[387,388,389],261[484,485,486],262[487],346[545]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d373(bb 0 insn -1) }
;;   reg 103 { d374(bb 0 insn -1) }

( 45 )->[46]->( 47 )
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u391(7){ d21(bb 0 insn -1) }u392(13){ d30(bb 0 insn -1) }u393(102){ d373(bb 0 insn -1) }u394(103){ d374(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262 346
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 346
;; lr  def 	 204 205
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262 346
;; live  gen 	 204 205
;; live  kill	
;; rd  in  	(12) 7[21],13[30],102[373],103[374],113[387,388,389],261[484,485,486],262[487],346[545]
;; rd  gen 	(2) 204[437],205[438]
;; rd  kill	(2) 204[437],205[438]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; rd  out 	(11) 7[21],13[30],102[373],103[374],113[387,388,389],261[484,485,486],262[487]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d373(bb 0 insn -1) }
;;   reg 103 { d374(bb 0 insn -1) }

( 46 44 45 )->[47]->( 48 50 )
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u399(7){ d21(bb 0 insn -1) }u400(13){ d30(bb 0 insn -1) }u401(102){ d373(bb 0 insn -1) }u402(103){ d374(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc] 351
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  gen 	 100 [cc] 351
;; live  kill	
;; rd  in  	(12) 7[21],13[30],102[373],103[374],113[387,388,389],261[484,485,486],262[487],346[545]
;; rd  gen 	(2) 100[343],351[547]
;; rd  kill	(1) 351[547]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; rd  out 	(11) 7[21],13[30],102[373],103[374],113[387,388,389],261[484,485,486],262[487]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d373(bb 0 insn -1) }
;;   reg 103 { d374(bb 0 insn -1) }

( 47 )->[48]->( 49 50 )
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u406(7){ d21(bb 0 insn -1) }u407(13){ d30(bb 0 insn -1) }u408(102){ d373(bb 0 insn -1) }u409(103){ d374(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 262
;; lr  def 	 100 [cc] 207 209 210 352 353
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  gen 	 100 [cc] 207 209 210 352 353
;; live  kill	
;; rd  in  	(11) 7[21],13[30],102[373],103[374],113[387,388,389],261[484,485,486],262[487]
;; rd  gen 	(6) 100[342],207[439],209[440],210[441],352[548],353[549]
;; rd  kill	(5) 207[439],209[440],210[441],352[548],353[549]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262 352
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262 352
;; rd  out 	(12) 7[21],13[30],102[373],103[374],113[387,388,389],261[484,485,486],262[487],352[548]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d373(bb 0 insn -1) }
;;   reg 103 { d374(bb 0 insn -1) }

( 48 )->[49]->( 50 )
;; bb 49 artificial_defs: { }
;; bb 49 artificial_uses: { u419(7){ d21(bb 0 insn -1) }u420(13){ d30(bb 0 insn -1) }u421(102){ d373(bb 0 insn -1) }u422(103){ d374(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262 352
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 352
;; lr  def 	 211 212
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262 352
;; live  gen 	 211 212
;; live  kill	
;; rd  in  	(12) 7[21],13[30],102[373],103[374],113[387,388,389],261[484,485,486],262[487],352[548]
;; rd  gen 	(2) 211[442],212[443]
;; rd  kill	(2) 211[442],212[443]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; rd  out 	(11) 7[21],13[30],102[373],103[374],113[387,388,389],261[484,485,486],262[487]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d373(bb 0 insn -1) }
;;   reg 103 { d374(bb 0 insn -1) }

( 49 47 48 )->[50]->( 51 53 )
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u427(7){ d21(bb 0 insn -1) }u428(13){ d30(bb 0 insn -1) }u429(102){ d373(bb 0 insn -1) }u430(103){ d374(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc] 357
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  gen 	 100 [cc] 357
;; live  kill	
;; rd  in  	(12) 7[21],13[30],102[373],103[374],113[387,388,389],261[484,485,486],262[487],352[548]
;; rd  gen 	(2) 100[341],357[550]
;; rd  kill	(1) 357[550]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; rd  out 	(11) 7[21],13[30],102[373],103[374],113[387,388,389],261[484,485,486],262[487]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d373(bb 0 insn -1) }
;;   reg 103 { d374(bb 0 insn -1) }

( 50 )->[51]->( 52 53 )
;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u434(7){ d21(bb 0 insn -1) }u435(13){ d30(bb 0 insn -1) }u436(102){ d373(bb 0 insn -1) }u437(103){ d374(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 262
;; lr  def 	 100 [cc] 214 216 217 358 359
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  gen 	 100 [cc] 214 216 217 358 359
;; live  kill	
;; rd  in  	(11) 7[21],13[30],102[373],103[374],113[387,388,389],261[484,485,486],262[487]
;; rd  gen 	(6) 100[340],214[444],216[445],217[446],358[551],359[552]
;; rd  kill	(5) 214[444],216[445],217[446],358[551],359[552]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262 358
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262 358
;; rd  out 	(12) 7[21],13[30],102[373],103[374],113[387,388,389],261[484,485,486],262[487],358[551]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d373(bb 0 insn -1) }
;;   reg 103 { d374(bb 0 insn -1) }

( 51 )->[52]->( 53 )
;; bb 52 artificial_defs: { }
;; bb 52 artificial_uses: { u447(7){ d21(bb 0 insn -1) }u448(13){ d30(bb 0 insn -1) }u449(102){ d373(bb 0 insn -1) }u450(103){ d374(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262 358
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 358
;; lr  def 	 218 219
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262 358
;; live  gen 	 218 219
;; live  kill	
;; rd  in  	(12) 7[21],13[30],102[373],103[374],113[387,388,389],261[484,485,486],262[487],358[551]
;; rd  gen 	(2) 218[447],219[448]
;; rd  kill	(2) 218[447],219[448]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; rd  out 	(11) 7[21],13[30],102[373],103[374],113[387,388,389],261[484,485,486],262[487]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d373(bb 0 insn -1) }
;;   reg 103 { d374(bb 0 insn -1) }

( 52 50 51 )->[53]->( 54 56 )
;; bb 53 artificial_defs: { }
;; bb 53 artificial_uses: { u455(7){ d21(bb 0 insn -1) }u456(13){ d30(bb 0 insn -1) }u457(102){ d373(bb 0 insn -1) }u458(103){ d374(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc] 363
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  gen 	 100 [cc] 363
;; live  kill	
;; rd  in  	(12) 7[21],13[30],102[373],103[374],113[387,388,389],261[484,485,486],262[487],358[551]
;; rd  gen 	(2) 100[339],363[553]
;; rd  kill	(1) 363[553]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; rd  out 	(11) 7[21],13[30],102[373],103[374],113[387,388,389],261[484,485,486],262[487]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d373(bb 0 insn -1) }
;;   reg 103 { d374(bb 0 insn -1) }

( 53 )->[54]->( 55 56 )
;; bb 54 artificial_defs: { }
;; bb 54 artificial_uses: { u462(7){ d21(bb 0 insn -1) }u463(13){ d30(bb 0 insn -1) }u464(102){ d373(bb 0 insn -1) }u465(103){ d374(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 262
;; lr  def 	 100 [cc] 221 223 224 364 365
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  gen 	 100 [cc] 221 223 224 364 365
;; live  kill	
;; rd  in  	(11) 7[21],13[30],102[373],103[374],113[387,388,389],261[484,485,486],262[487]
;; rd  gen 	(6) 100[338],221[449],223[450],224[451],364[554],365[555]
;; rd  kill	(5) 221[449],223[450],224[451],364[554],365[555]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262 364
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262 364
;; rd  out 	(12) 7[21],13[30],102[373],103[374],113[387,388,389],261[484,485,486],262[487],364[554]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d373(bb 0 insn -1) }
;;   reg 103 { d374(bb 0 insn -1) }

( 54 )->[55]->( 56 )
;; bb 55 artificial_defs: { }
;; bb 55 artificial_uses: { u475(7){ d21(bb 0 insn -1) }u476(13){ d30(bb 0 insn -1) }u477(102){ d373(bb 0 insn -1) }u478(103){ d374(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262 364
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 364
;; lr  def 	 225 226
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262 364
;; live  gen 	 225 226
;; live  kill	
;; rd  in  	(12) 7[21],13[30],102[373],103[374],113[387,388,389],261[484,485,486],262[487],364[554]
;; rd  gen 	(2) 225[452],226[453]
;; rd  kill	(2) 225[452],226[453]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; rd  out 	(11) 7[21],13[30],102[373],103[374],113[387,388,389],261[484,485,486],262[487]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d373(bb 0 insn -1) }
;;   reg 103 { d374(bb 0 insn -1) }

( 55 53 54 )->[56]->( 57 59 )
;; bb 56 artificial_defs: { }
;; bb 56 artificial_uses: { u483(7){ d21(bb 0 insn -1) }u484(13){ d30(bb 0 insn -1) }u485(102){ d373(bb 0 insn -1) }u486(103){ d374(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc] 369
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  gen 	 100 [cc] 369
;; live  kill	
;; rd  in  	(12) 7[21],13[30],102[373],103[374],113[387,388,389],261[484,485,486],262[487],364[554]
;; rd  gen 	(2) 100[337],369[556]
;; rd  kill	(1) 369[556]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; rd  out 	(11) 7[21],13[30],102[373],103[374],113[387,388,389],261[484,485,486],262[487]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d373(bb 0 insn -1) }
;;   reg 103 { d374(bb 0 insn -1) }

( 56 )->[57]->( 58 59 )
;; bb 57 artificial_defs: { }
;; bb 57 artificial_uses: { u490(7){ d21(bb 0 insn -1) }u491(13){ d30(bb 0 insn -1) }u492(102){ d373(bb 0 insn -1) }u493(103){ d374(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 262
;; lr  def 	 100 [cc] 228 230 231 370 371
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  gen 	 100 [cc] 228 230 231 370 371
;; live  kill	
;; rd  in  	(11) 7[21],13[30],102[373],103[374],113[387,388,389],261[484,485,486],262[487]
;; rd  gen 	(6) 100[336],228[454],230[455],231[456],370[557],371[558]
;; rd  kill	(5) 228[454],230[455],231[456],370[557],371[558]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262 370
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262 370
;; rd  out 	(12) 7[21],13[30],102[373],103[374],113[387,388,389],261[484,485,486],262[487],370[557]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d373(bb 0 insn -1) }
;;   reg 103 { d374(bb 0 insn -1) }

( 57 )->[58]->( 59 )
;; bb 58 artificial_defs: { }
;; bb 58 artificial_uses: { u503(7){ d21(bb 0 insn -1) }u504(13){ d30(bb 0 insn -1) }u505(102){ d373(bb 0 insn -1) }u506(103){ d374(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262 370
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 370
;; lr  def 	 232 233
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262 370
;; live  gen 	 232 233
;; live  kill	
;; rd  in  	(12) 7[21],13[30],102[373],103[374],113[387,388,389],261[484,485,486],262[487],370[557]
;; rd  gen 	(2) 232[457],233[458]
;; rd  kill	(2) 232[457],233[458]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; rd  out 	(11) 7[21],13[30],102[373],103[374],113[387,388,389],261[484,485,486],262[487]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d373(bb 0 insn -1) }
;;   reg 103 { d374(bb 0 insn -1) }

( 58 56 57 )->[59]->( 60 62 )
;; bb 59 artificial_defs: { }
;; bb 59 artificial_uses: { u511(7){ d21(bb 0 insn -1) }u512(13){ d30(bb 0 insn -1) }u513(102){ d373(bb 0 insn -1) }u514(103){ d374(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc] 375
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  gen 	 100 [cc] 375
;; live  kill	
;; rd  in  	(12) 7[21],13[30],102[373],103[374],113[387,388,389],261[484,485,486],262[487],370[557]
;; rd  gen 	(2) 100[335],375[559]
;; rd  kill	(1) 375[559]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; rd  out 	(11) 7[21],13[30],102[373],103[374],113[387,388,389],261[484,485,486],262[487]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d373(bb 0 insn -1) }
;;   reg 103 { d374(bb 0 insn -1) }

( 59 )->[60]->( 61 62 )
;; bb 60 artificial_defs: { }
;; bb 60 artificial_uses: { u518(7){ d21(bb 0 insn -1) }u519(13){ d30(bb 0 insn -1) }u520(102){ d373(bb 0 insn -1) }u521(103){ d374(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 262
;; lr  def 	 100 [cc] 235 237 238 376 377
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  gen 	 100 [cc] 235 237 238 376 377
;; live  kill	
;; rd  in  	(11) 7[21],13[30],102[373],103[374],113[387,388,389],261[484,485,486],262[487]
;; rd  gen 	(6) 100[334],235[459],237[460],238[461],376[560],377[561]
;; rd  kill	(5) 235[459],237[460],238[461],376[560],377[561]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262 376
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262 376
;; rd  out 	(12) 7[21],13[30],102[373],103[374],113[387,388,389],261[484,485,486],262[487],376[560]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d373(bb 0 insn -1) }
;;   reg 103 { d374(bb 0 insn -1) }

( 60 )->[61]->( 62 )
;; bb 61 artificial_defs: { }
;; bb 61 artificial_uses: { u531(7){ d21(bb 0 insn -1) }u532(13){ d30(bb 0 insn -1) }u533(102){ d373(bb 0 insn -1) }u534(103){ d374(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262 376
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 376
;; lr  def 	 239 240
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262 376
;; live  gen 	 239 240
;; live  kill	
;; rd  in  	(12) 7[21],13[30],102[373],103[374],113[387,388,389],261[484,485,486],262[487],376[560]
;; rd  gen 	(2) 239[462],240[463]
;; rd  kill	(2) 239[462],240[463]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; rd  out 	(11) 7[21],13[30],102[373],103[374],113[387,388,389],261[484,485,486],262[487]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d373(bb 0 insn -1) }
;;   reg 103 { d374(bb 0 insn -1) }

( 61 59 60 )->[62]->( 63 65 )
;; bb 62 artificial_defs: { }
;; bb 62 artificial_uses: { u539(7){ d21(bb 0 insn -1) }u540(13){ d30(bb 0 insn -1) }u541(102){ d373(bb 0 insn -1) }u542(103){ d374(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc] 381
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  gen 	 100 [cc] 381
;; live  kill	
;; rd  in  	(12) 7[21],13[30],102[373],103[374],113[387,388,389],261[484,485,486],262[487],376[560]
;; rd  gen 	(2) 100[333],381[562]
;; rd  kill	(1) 381[562]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; rd  out 	(11) 7[21],13[30],102[373],103[374],113[387,388,389],261[484,485,486],262[487]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d373(bb 0 insn -1) }
;;   reg 103 { d374(bb 0 insn -1) }

( 62 )->[63]->( 64 65 )
;; bb 63 artificial_defs: { }
;; bb 63 artificial_uses: { u546(7){ d21(bb 0 insn -1) }u547(13){ d30(bb 0 insn -1) }u548(102){ d373(bb 0 insn -1) }u549(103){ d374(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 262
;; lr  def 	 100 [cc] 242 244 245 382 383
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  gen 	 100 [cc] 242 244 245 382 383
;; live  kill	
;; rd  in  	(11) 7[21],13[30],102[373],103[374],113[387,388,389],261[484,485,486],262[487]
;; rd  gen 	(6) 100[332],242[464],244[465],245[466],382[563],383[564]
;; rd  kill	(5) 242[464],244[465],245[466],382[563],383[564]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262 382
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262 382
;; rd  out 	(12) 7[21],13[30],102[373],103[374],113[387,388,389],261[484,485,486],262[487],382[563]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d373(bb 0 insn -1) }
;;   reg 103 { d374(bb 0 insn -1) }

( 63 )->[64]->( 65 )
;; bb 64 artificial_defs: { }
;; bb 64 artificial_uses: { u559(7){ d21(bb 0 insn -1) }u560(13){ d30(bb 0 insn -1) }u561(102){ d373(bb 0 insn -1) }u562(103){ d374(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262 382
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 382
;; lr  def 	 246 247
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262 382
;; live  gen 	 246 247
;; live  kill	
;; rd  in  	(12) 7[21],13[30],102[373],103[374],113[387,388,389],261[484,485,486],262[487],382[563]
;; rd  gen 	(2) 246[467],247[468]
;; rd  kill	(2) 246[467],247[468]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; rd  out 	(11) 7[21],13[30],102[373],103[374],113[387,388,389],261[484,485,486],262[487]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d373(bb 0 insn -1) }
;;   reg 103 { d374(bb 0 insn -1) }

( 64 62 63 )->[65]->( 66 70 )
;; bb 65 artificial_defs: { }
;; bb 65 artificial_uses: { u567(7){ d21(bb 0 insn -1) }u568(13){ d30(bb 0 insn -1) }u569(102){ d373(bb 0 insn -1) }u570(103){ d374(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc] 387
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  gen 	 100 [cc] 387
;; live  kill	
;; rd  in  	(12) 7[21],13[30],102[373],103[374],113[387,388,389],261[484,485,486],262[487],382[563]
;; rd  gen 	(2) 100[331],387[565]
;; rd  kill	(1) 387[565]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261 262
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261 262
;; rd  out 	(8) 7[21],13[30],102[373],103[374],261[484,485,486],262[487]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d373(bb 0 insn -1) }
;;   reg 103 { d374(bb 0 insn -1) }

( 65 )->[66]->( 67 70 )
;; bb 66 artificial_defs: { }
;; bb 66 artificial_uses: { u574(7){ d21(bb 0 insn -1) }u575(13){ d30(bb 0 insn -1) }u576(102){ d373(bb 0 insn -1) }u577(103){ d374(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 262
;; lr  def 	 100 [cc] 249 251 252 388 389
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261 262
;; live  gen 	 100 [cc] 249 251 252 388 389
;; live  kill	
;; rd  in  	(8) 7[21],13[30],102[373],103[374],261[484,485,486],262[487]
;; rd  gen 	(6) 100[330],249[469],251[470],252[471],388[566],389[567]
;; rd  kill	(5) 249[469],251[470],252[471],388[566],389[567]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261 388
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261 388
;; rd  out 	(8) 7[21],13[30],102[373],103[374],261[484,485,486],388[566]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d373(bb 0 insn -1) }
;;   reg 103 { d374(bb 0 insn -1) }

( 66 )->[67]->( 70 )
;; bb 67 artificial_defs: { }
;; bb 67 artificial_uses: { u587(7){ d21(bb 0 insn -1) }u588(13){ d30(bb 0 insn -1) }u589(102){ d373(bb 0 insn -1) }u590(103){ d374(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261 388
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 388
;; lr  def 	 253 254
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261 388
;; live  gen 	 253 254
;; live  kill	
;; rd  in  	(8) 7[21],13[30],102[373],103[374],261[484,485,486],388[566]
;; rd  gen 	(2) 253[472],254[473]
;; rd  kill	(2) 253[472],254[473]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261
;; rd  out 	(7) 7[21],13[30],102[373],103[374],261[484,485,486]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d373(bb 0 insn -1) }
;;   reg 103 { d374(bb 0 insn -1) }

( 9 )->[68]->( 10 69 )
;; bb 68 artificial_defs: { }
;; bb 68 artificial_uses: { u595(7){ d21(bb 0 insn -1) }u596(13){ d30(bb 0 insn -1) }u597(102){ d373(bb 0 insn -1) }u598(103){ d374(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 127 260 394
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 262
;; live  gen 	 100 [cc] 127 260 394
;; live  kill	
;; rd  in  	(9) 7[21],13[30],102[373],103[374],255[474,475],257[477],262[487],269[491]
;; rd  gen 	(4) 100[329],127[399],260[481],394[568]
;; rd  kill	(6) 127[399],260[480,481,482,483],394[568]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 260 262 394
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 260 262 394
;; rd  out 	(9) 7[21],13[30],102[373],103[374],255[474,475],260[481],262[487],394[568]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d373(bb 0 insn -1) }
;;   reg 103 { d374(bb 0 insn -1) }

( 68 )->[69]->( 17 )
;; bb 69 artificial_defs: { }
;; bb 69 artificial_uses: { u604(7){ d21(bb 0 insn -1) }u605(13){ d30(bb 0 insn -1) }u606(102){ d373(bb 0 insn -1) }u607(103){ d374(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 262
;; lr  def 	 260
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 262
;; live  gen 	 260
;; live  kill	
;; rd  in  	(9) 7[21],13[30],102[373],103[374],255[474,475],260[481],262[487],394[568]
;; rd  gen 	(1) 260[480]
;; rd  kill	(4) 260[480,481,482,483]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 260 262
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 260 262
;; rd  out 	(8) 7[21],13[30],102[373],103[374],255[474,475],260[480],262[487]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d373(bb 0 insn -1) }
;;   reg 103 { d374(bb 0 insn -1) }

( 67 65 66 )->[70]->( 1 )
;; bb 70 artificial_defs: { }
;; bb 70 artificial_uses: { u609(7){ d21(bb 0 insn -1) }u610(13){ d30(bb 0 insn -1) }u611(102){ d373(bb 0 insn -1) }u612(103){ d374(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(9) 7[21],13[30],102[373],103[374],261[484,485,486],262[487],388[566]
;; rd  gen 	(1) 0[0]
;; rd  kill	(6) 0[0,1,2,3,4,5]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[21],13[30],102[373],103[374]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d373(bb 0 insn -1) }
;;   reg 103 { d374(bb 0 insn -1) }

( 70 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u615(0){ d0(bb 70 insn 634) }u616(7){ d21(bb 0 insn -1) }u617(13){ d30(bb 0 insn -1) }u618(102){ d373(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[21],13[30],102[373],103[374]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 70 insn 634) }
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d373(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 23 to worklist
  Adding insn 33 to worklist
  Adding insn 30 to worklist
  Adding insn 49 to worklist
  Adding insn 47 to worklist
  Adding insn 45 to worklist
  Adding insn 42 to worklist
  Adding insn 39 to worklist
  Adding insn 63 to worklist
  Adding insn 61 to worklist
  Adding insn 58 to worklist
  Adding insn 77 to worklist
  Adding insn 71 to worklist
  Adding insn 89 to worklist
  Adding insn 85 to worklist
  Adding insn 96 to worklist
  Adding insn 122 to worklist
  Adding insn 117 to worklist
  Adding insn 114 to worklist
  Adding insn 111 to worklist
  Adding insn 108 to worklist
  Adding insn 105 to worklist
  Adding insn 100 to worklist
  Adding insn 125 to worklist
  Adding insn 141 to worklist
  Adding insn 133 to worklist
  Adding insn 150 to worklist
  Adding insn 146 to worklist
  Adding insn 163 to worklist
  Adding insn 159 to worklist
  Adding insn 170 to worklist
  Adding insn 182 to worklist
  Adding insn 179 to worklist
  Adding insn 190 to worklist
  Adding insn 200 to worklist
  Adding insn 195 to worklist
  Adding insn 206 to worklist
  Adding insn 216 to worklist
  Adding insn 211 to worklist
  Adding insn 222 to worklist
  Adding insn 232 to worklist
  Adding insn 227 to worklist
  Adding insn 238 to worklist
  Adding insn 248 to worklist
  Adding insn 243 to worklist
  Adding insn 254 to worklist
  Adding insn 264 to worklist
  Adding insn 259 to worklist
  Adding insn 270 to worklist
  Adding insn 280 to worklist
  Adding insn 275 to worklist
  Adding insn 286 to worklist
  Adding insn 296 to worklist
  Adding insn 291 to worklist
  Adding insn 302 to worklist
  Adding insn 312 to worklist
  Adding insn 307 to worklist
  Adding insn 318 to worklist
  Adding insn 328 to worklist
  Adding insn 323 to worklist
  Adding insn 334 to worklist
  Adding insn 344 to worklist
  Adding insn 339 to worklist
  Adding insn 350 to worklist
  Adding insn 360 to worklist
  Adding insn 355 to worklist
  Adding insn 366 to worklist
  Adding insn 384 to worklist
  Adding insn 380 to worklist
  Adding insn 375 to worklist
  Adding insn 391 to worklist
  Adding insn 388 to worklist
  Adding insn 397 to worklist
  Adding insn 415 to worklist
  Adding insn 411 to worklist
  Adding insn 406 to worklist
  Adding insn 422 to worklist
  Adding insn 419 to worklist
  Adding insn 428 to worklist
  Adding insn 446 to worklist
  Adding insn 442 to worklist
  Adding insn 437 to worklist
  Adding insn 453 to worklist
  Adding insn 450 to worklist
  Adding insn 459 to worklist
  Adding insn 477 to worklist
  Adding insn 473 to worklist
  Adding insn 468 to worklist
  Adding insn 484 to worklist
  Adding insn 481 to worklist
  Adding insn 490 to worklist
  Adding insn 508 to worklist
  Adding insn 504 to worklist
  Adding insn 499 to worklist
  Adding insn 515 to worklist
  Adding insn 512 to worklist
  Adding insn 521 to worklist
  Adding insn 539 to worklist
  Adding insn 535 to worklist
  Adding insn 530 to worklist
  Adding insn 546 to worklist
  Adding insn 543 to worklist
  Adding insn 552 to worklist
  Adding insn 570 to worklist
  Adding insn 566 to worklist
  Adding insn 561 to worklist
  Adding insn 577 to worklist
  Adding insn 574 to worklist
  Adding insn 583 to worklist
  Adding insn 601 to worklist
  Adding insn 597 to worklist
  Adding insn 592 to worklist
  Adding insn 608 to worklist
  Adding insn 605 to worklist
  Adding insn 628 to worklist
  Adding insn 622 to worklist
  Adding insn 635 to worklist
Finished finding needed instructions:
  Adding insn 634 to worklist
Processing use of (reg 261 [ <retval> ]) in insn 634:
  Adding insn 7 to worklist
  Adding insn 8 to worklist
  Adding insn 9 to worklist
Processing use of (reg 263) in insn 9:
  Adding insn 21 to worklist
Processing use of (reg 113 [ _1 ]) in insn 21:
  Adding insn 20 to worklist
Processing use of (reg 262 [ PeriphClkInit ]) in insn 20:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 0 r0) in insn 635:
Processing use of (reg 394) in insn 622:
  Adding insn 621 to worklist
Processing use of (reg 100 cc) in insn 628:
  Adding insn 627 to worklist
Processing use of (reg 260 [ prephitmp_309 ]) in insn 627:
  Adding insn 623 to worklist
Processing use of (reg 127 [ _15 ]) in insn 623:
Processing use of (reg 388) in insn 605:
  Adding insn 591 to worklist
Processing use of (reg 254 [ _144 ]) in insn 608:
  Adding insn 606 to worklist
Processing use of (reg 388) in insn 608:
Processing use of (reg 253 [ _143 ]) in insn 606:
Processing use of (reg 388) in insn 592:
Processing use of (reg 252 [ _142 ]) in insn 597:
  Adding insn 595 to worklist
Processing use of (reg 388) in insn 597:
Processing use of (reg 251 [ _141 ]) in insn 595:
  Adding insn 593 to worklist
Processing use of (reg 389) in insn 595:
  Adding insn 594 to worklist
Processing use of (reg 249 [ _139 ]) in insn 594:
Processing use of (reg 262 [ PeriphClkInit ]) in insn 593:
Processing use of (reg 100 cc) in insn 601:
  Adding insn 600 to worklist
Processing use of (reg 251 [ _141 ]) in insn 600:
Processing use of (reg 100 cc) in insn 583:
  Adding insn 582 to worklist
Processing use of (reg 387) in insn 582:
  Adding insn 581 to worklist
Processing use of (reg 113 [ _1 ]) in insn 581:
  Adding insn 172 to worklist
  Adding insn 183 to worklist
Processing use of (reg 262 [ PeriphClkInit ]) in insn 183:
Processing use of (reg 262 [ PeriphClkInit ]) in insn 172:
Processing use of (reg 382) in insn 574:
  Adding insn 560 to worklist
Processing use of (reg 247 [ _137 ]) in insn 577:
  Adding insn 575 to worklist
Processing use of (reg 382) in insn 577:
Processing use of (reg 246 [ _136 ]) in insn 575:
Processing use of (reg 382) in insn 561:
Processing use of (reg 245 [ _135 ]) in insn 566:
  Adding insn 564 to worklist
Processing use of (reg 382) in insn 566:
Processing use of (reg 244 [ _134 ]) in insn 564:
  Adding insn 562 to worklist
Processing use of (reg 383) in insn 564:
  Adding insn 563 to worklist
Processing use of (reg 242 [ _132 ]) in insn 563:
Processing use of (reg 262 [ PeriphClkInit ]) in insn 562:
Processing use of (reg 100 cc) in insn 570:
  Adding insn 569 to worklist
Processing use of (reg 244 [ _134 ]) in insn 569:
Processing use of (reg 100 cc) in insn 552:
  Adding insn 551 to worklist
Processing use of (reg 381) in insn 551:
  Adding insn 550 to worklist
Processing use of (reg 113 [ _1 ]) in insn 550:
Processing use of (reg 376) in insn 543:
  Adding insn 529 to worklist
Processing use of (reg 240 [ _130 ]) in insn 546:
  Adding insn 544 to worklist
Processing use of (reg 376) in insn 546:
Processing use of (reg 239 [ _129 ]) in insn 544:
Processing use of (reg 376) in insn 530:
Processing use of (reg 238 [ _128 ]) in insn 535:
  Adding insn 533 to worklist
Processing use of (reg 376) in insn 535:
Processing use of (reg 237 [ _127 ]) in insn 533:
  Adding insn 531 to worklist
Processing use of (reg 377) in insn 533:
  Adding insn 532 to worklist
Processing use of (reg 235 [ _125 ]) in insn 532:
Processing use of (reg 262 [ PeriphClkInit ]) in insn 531:
Processing use of (reg 100 cc) in insn 539:
  Adding insn 538 to worklist
Processing use of (reg 237 [ _127 ]) in insn 538:
Processing use of (reg 100 cc) in insn 521:
  Adding insn 520 to worklist
Processing use of (reg 375) in insn 520:
  Adding insn 519 to worklist
Processing use of (reg 113 [ _1 ]) in insn 519:
Processing use of (reg 370) in insn 512:
  Adding insn 498 to worklist
Processing use of (reg 233 [ _123 ]) in insn 515:
  Adding insn 513 to worklist
Processing use of (reg 370) in insn 515:
Processing use of (reg 232 [ _122 ]) in insn 513:
Processing use of (reg 370) in insn 499:
Processing use of (reg 231 [ _121 ]) in insn 504:
  Adding insn 502 to worklist
Processing use of (reg 370) in insn 504:
Processing use of (reg 230 [ _120 ]) in insn 502:
  Adding insn 500 to worklist
Processing use of (reg 371) in insn 502:
  Adding insn 501 to worklist
Processing use of (reg 228 [ _118 ]) in insn 501:
Processing use of (reg 262 [ PeriphClkInit ]) in insn 500:
Processing use of (reg 100 cc) in insn 508:
  Adding insn 507 to worklist
Processing use of (reg 230 [ _120 ]) in insn 507:
Processing use of (reg 100 cc) in insn 490:
  Adding insn 489 to worklist
Processing use of (reg 369) in insn 489:
  Adding insn 488 to worklist
Processing use of (reg 113 [ _1 ]) in insn 488:
Processing use of (reg 364) in insn 481:
  Adding insn 467 to worklist
Processing use of (reg 226 [ _116 ]) in insn 484:
  Adding insn 482 to worklist
Processing use of (reg 364) in insn 484:
Processing use of (reg 225 [ _115 ]) in insn 482:
Processing use of (reg 364) in insn 468:
Processing use of (reg 224 [ _114 ]) in insn 473:
  Adding insn 471 to worklist
Processing use of (reg 364) in insn 473:
Processing use of (reg 223 [ _113 ]) in insn 471:
  Adding insn 469 to worklist
Processing use of (reg 365) in insn 471:
  Adding insn 470 to worklist
Processing use of (reg 221 [ _111 ]) in insn 470:
Processing use of (reg 262 [ PeriphClkInit ]) in insn 469:
Processing use of (reg 100 cc) in insn 477:
  Adding insn 476 to worklist
Processing use of (reg 223 [ _113 ]) in insn 476:
Processing use of (reg 100 cc) in insn 459:
  Adding insn 458 to worklist
Processing use of (reg 363) in insn 458:
  Adding insn 457 to worklist
Processing use of (reg 113 [ _1 ]) in insn 457:
Processing use of (reg 358) in insn 450:
  Adding insn 436 to worklist
Processing use of (reg 219 [ _109 ]) in insn 453:
  Adding insn 451 to worklist
Processing use of (reg 358) in insn 453:
Processing use of (reg 218 [ _108 ]) in insn 451:
Processing use of (reg 358) in insn 437:
Processing use of (reg 217 [ _107 ]) in insn 442:
  Adding insn 440 to worklist
Processing use of (reg 358) in insn 442:
Processing use of (reg 216 [ _106 ]) in insn 440:
  Adding insn 438 to worklist
Processing use of (reg 359) in insn 440:
  Adding insn 439 to worklist
Processing use of (reg 214 [ _104 ]) in insn 439:
Processing use of (reg 262 [ PeriphClkInit ]) in insn 438:
Processing use of (reg 100 cc) in insn 446:
  Adding insn 445 to worklist
Processing use of (reg 216 [ _106 ]) in insn 445:
Processing use of (reg 100 cc) in insn 428:
  Adding insn 427 to worklist
Processing use of (reg 357) in insn 427:
  Adding insn 426 to worklist
Processing use of (reg 113 [ _1 ]) in insn 426:
Processing use of (reg 352) in insn 419:
  Adding insn 405 to worklist
Processing use of (reg 212 [ _102 ]) in insn 422:
  Adding insn 420 to worklist
Processing use of (reg 352) in insn 422:
Processing use of (reg 211 [ _101 ]) in insn 420:
Processing use of (reg 352) in insn 406:
Processing use of (reg 210 [ _100 ]) in insn 411:
  Adding insn 409 to worklist
Processing use of (reg 352) in insn 411:
Processing use of (reg 209 [ _99 ]) in insn 409:
  Adding insn 407 to worklist
Processing use of (reg 353) in insn 409:
  Adding insn 408 to worklist
Processing use of (reg 207 [ _97 ]) in insn 408:
Processing use of (reg 262 [ PeriphClkInit ]) in insn 407:
Processing use of (reg 100 cc) in insn 415:
  Adding insn 414 to worklist
Processing use of (reg 209 [ _99 ]) in insn 414:
Processing use of (reg 100 cc) in insn 397:
  Adding insn 396 to worklist
Processing use of (reg 351) in insn 396:
  Adding insn 395 to worklist
Processing use of (reg 113 [ _1 ]) in insn 395:
Processing use of (reg 346) in insn 388:
  Adding insn 374 to worklist
Processing use of (reg 205 [ _95 ]) in insn 391:
  Adding insn 389 to worklist
Processing use of (reg 346) in insn 391:
Processing use of (reg 204 [ _94 ]) in insn 389:
Processing use of (reg 346) in insn 375:
Processing use of (reg 203 [ _93 ]) in insn 380:
  Adding insn 378 to worklist
Processing use of (reg 346) in insn 380:
Processing use of (reg 202 [ _92 ]) in insn 378:
  Adding insn 376 to worklist
Processing use of (reg 347) in insn 378:
  Adding insn 377 to worklist
Processing use of (reg 200 [ _90 ]) in insn 377:
Processing use of (reg 262 [ PeriphClkInit ]) in insn 376:
Processing use of (reg 100 cc) in insn 384:
  Adding insn 383 to worklist
Processing use of (reg 202 [ _92 ]) in insn 383:
Processing use of (reg 100 cc) in insn 366:
  Adding insn 365 to worklist
Processing use of (reg 345) in insn 365:
  Adding insn 364 to worklist
Processing use of (reg 113 [ _1 ]) in insn 364:
Processing use of (reg 341) in insn 355:
  Adding insn 354 to worklist
Processing use of (reg 198 [ _88 ]) in insn 360:
  Adding insn 358 to worklist
Processing use of (reg 341) in insn 360:
Processing use of (reg 342) in insn 358:
  Adding insn 356 to worklist
Processing use of (reg 343 [ PeriphClkInit_179(D)->Lptim1ClockSelection ]) in insn 358:
  Adding insn 357 to worklist
Processing use of (reg 262 [ PeriphClkInit ]) in insn 357:
Processing use of (reg 195 [ _85 ]) in insn 356:
Processing use of (reg 100 cc) in insn 350:
  Adding insn 349 to worklist
Processing use of (reg 340) in insn 349:
  Adding insn 348 to worklist
Processing use of (reg 113 [ _1 ]) in insn 348:
Processing use of (reg 336) in insn 339:
  Adding insn 338 to worklist
Processing use of (reg 193 [ _83 ]) in insn 344:
  Adding insn 342 to worklist
Processing use of (reg 336) in insn 344:
Processing use of (reg 337) in insn 342:
  Adding insn 340 to worklist
Processing use of (reg 338 [ PeriphClkInit_179(D)->I2c4ClockSelection ]) in insn 342:
  Adding insn 341 to worklist
Processing use of (reg 262 [ PeriphClkInit ]) in insn 341:
Processing use of (reg 190 [ _80 ]) in insn 340:
Processing use of (reg 100 cc) in insn 334:
  Adding insn 333 to worklist
Processing use of (reg 335) in insn 333:
  Adding insn 332 to worklist
Processing use of (reg 113 [ _1 ]) in insn 332:
Processing use of (reg 331) in insn 323:
  Adding insn 322 to worklist
Processing use of (reg 188 [ _78 ]) in insn 328:
  Adding insn 326 to worklist
Processing use of (reg 331) in insn 328:
Processing use of (reg 332) in insn 326:
  Adding insn 324 to worklist
Processing use of (reg 333 [ PeriphClkInit_179(D)->I2c3ClockSelection ]) in insn 326:
  Adding insn 325 to worklist
Processing use of (reg 262 [ PeriphClkInit ]) in insn 325:
Processing use of (reg 185 [ _75 ]) in insn 324:
Processing use of (reg 100 cc) in insn 318:
  Adding insn 317 to worklist
Processing use of (reg 330) in insn 317:
  Adding insn 316 to worklist
Processing use of (reg 113 [ _1 ]) in insn 316:
Processing use of (reg 326) in insn 307:
  Adding insn 306 to worklist
Processing use of (reg 183 [ _73 ]) in insn 312:
  Adding insn 310 to worklist
Processing use of (reg 326) in insn 312:
Processing use of (reg 327) in insn 310:
  Adding insn 308 to worklist
Processing use of (reg 328 [ PeriphClkInit_179(D)->I2c2ClockSelection ]) in insn 310:
  Adding insn 309 to worklist
Processing use of (reg 262 [ PeriphClkInit ]) in insn 309:
Processing use of (reg 180 [ _70 ]) in insn 308:
Processing use of (reg 100 cc) in insn 302:
  Adding insn 301 to worklist
Processing use of (reg 325) in insn 301:
  Adding insn 300 to worklist
Processing use of (reg 113 [ _1 ]) in insn 300:
Processing use of (reg 321) in insn 291:
  Adding insn 290 to worklist
Processing use of (reg 178 [ _68 ]) in insn 296:
  Adding insn 294 to worklist
Processing use of (reg 321) in insn 296:
Processing use of (reg 322) in insn 294:
  Adding insn 292 to worklist
Processing use of (reg 323 [ PeriphClkInit_179(D)->I2c1ClockSelection ]) in insn 294:
  Adding insn 293 to worklist
Processing use of (reg 262 [ PeriphClkInit ]) in insn 293:
Processing use of (reg 175 [ _65 ]) in insn 292:
Processing use of (reg 100 cc) in insn 286:
  Adding insn 285 to worklist
Processing use of (reg 320) in insn 285:
  Adding insn 284 to worklist
Processing use of (reg 113 [ _1 ]) in insn 284:
Processing use of (reg 316) in insn 275:
  Adding insn 274 to worklist
Processing use of (reg 173 [ _63 ]) in insn 280:
  Adding insn 278 to worklist
Processing use of (reg 316) in insn 280:
Processing use of (reg 317) in insn 278:
  Adding insn 276 to worklist
Processing use of (reg 318 [ PeriphClkInit_179(D)->Lpuart1ClockSelection ]) in insn 278:
  Adding insn 277 to worklist
Processing use of (reg 262 [ PeriphClkInit ]) in insn 277:
Processing use of (reg 170 [ _60 ]) in insn 276:
Processing use of (reg 100 cc) in insn 270:
  Adding insn 269 to worklist
Processing use of (reg 315) in insn 269:
  Adding insn 268 to worklist
Processing use of (reg 113 [ _1 ]) in insn 268:
Processing use of (reg 311) in insn 259:
  Adding insn 258 to worklist
Processing use of (reg 168 [ _58 ]) in insn 264:
  Adding insn 262 to worklist
Processing use of (reg 311) in insn 264:
Processing use of (reg 312) in insn 262:
  Adding insn 260 to worklist
Processing use of (reg 313 [ PeriphClkInit_179(D)->Uart5ClockSelection ]) in insn 262:
  Adding insn 261 to worklist
Processing use of (reg 262 [ PeriphClkInit ]) in insn 261:
Processing use of (reg 165 [ _55 ]) in insn 260:
Processing use of (reg 100 cc) in insn 254:
  Adding insn 253 to worklist
Processing use of (reg 310) in insn 253:
  Adding insn 252 to worklist
Processing use of (reg 113 [ _1 ]) in insn 252:
Processing use of (reg 306) in insn 243:
  Adding insn 242 to worklist
Processing use of (reg 163 [ _53 ]) in insn 248:
  Adding insn 246 to worklist
Processing use of (reg 306) in insn 248:
Processing use of (reg 307) in insn 246:
  Adding insn 244 to worklist
Processing use of (reg 308 [ PeriphClkInit_179(D)->Uart4ClockSelection ]) in insn 246:
  Adding insn 245 to worklist
Processing use of (reg 262 [ PeriphClkInit ]) in insn 245:
Processing use of (reg 160 [ _50 ]) in insn 244:
Processing use of (reg 100 cc) in insn 238:
  Adding insn 237 to worklist
Processing use of (reg 305) in insn 237:
  Adding insn 236 to worklist
Processing use of (reg 113 [ _1 ]) in insn 236:
Processing use of (reg 301) in insn 227:
  Adding insn 226 to worklist
Processing use of (reg 158 [ _48 ]) in insn 232:
  Adding insn 230 to worklist
Processing use of (reg 301) in insn 232:
Processing use of (reg 302) in insn 230:
  Adding insn 228 to worklist
Processing use of (reg 303 [ PeriphClkInit_179(D)->Usart3ClockSelection ]) in insn 230:
  Adding insn 229 to worklist
Processing use of (reg 262 [ PeriphClkInit ]) in insn 229:
Processing use of (reg 155 [ _45 ]) in insn 228:
Processing use of (reg 100 cc) in insn 222:
  Adding insn 221 to worklist
Processing use of (reg 300) in insn 221:
  Adding insn 220 to worklist
Processing use of (reg 113 [ _1 ]) in insn 220:
Processing use of (reg 296) in insn 211:
  Adding insn 210 to worklist
Processing use of (reg 153 [ _43 ]) in insn 216:
  Adding insn 214 to worklist
Processing use of (reg 296) in insn 216:
Processing use of (reg 297) in insn 214:
  Adding insn 212 to worklist
Processing use of (reg 298 [ PeriphClkInit_179(D)->Usart2ClockSelection ]) in insn 214:
  Adding insn 213 to worklist
Processing use of (reg 262 [ PeriphClkInit ]) in insn 213:
Processing use of (reg 150 [ _40 ]) in insn 212:
Processing use of (reg 100 cc) in insn 206:
  Adding insn 205 to worklist
Processing use of (reg 295) in insn 205:
  Adding insn 204 to worklist
Processing use of (reg 113 [ _1 ]) in insn 204:
Processing use of (reg 291) in insn 195:
  Adding insn 194 to worklist
Processing use of (reg 148 [ _38 ]) in insn 200:
  Adding insn 198 to worklist
Processing use of (reg 291) in insn 200:
Processing use of (reg 292) in insn 198:
  Adding insn 196 to worklist
Processing use of (reg 293 [ PeriphClkInit_179(D)->Usart1ClockSelection ]) in insn 198:
  Adding insn 197 to worklist
Processing use of (reg 262 [ PeriphClkInit ]) in insn 197:
Processing use of (reg 145 [ _35 ]) in insn 196:
Processing use of (reg 100 cc) in insn 190:
  Adding insn 189 to worklist
Processing use of (reg 290) in insn 189:
  Adding insn 188 to worklist
Processing use of (reg 113 [ _1 ]) in insn 188:
Processing use of (reg 288) in insn 179:
  Adding insn 178 to worklist
Processing use of (reg 143 [ _32 ]) in insn 182:
  Adding insn 180 to worklist
Processing use of (reg 288) in insn 182:
Processing use of (reg 142 [ _31 ]) in insn 180:
Processing use of (reg 100 cc) in insn 170:
  Adding insn 169 to worklist
Processing use of (reg 255 [ pwrclkchanged ]) in insn 169:
  Adding insn 4 to worklist
  Adding insn 5 to worklist
Processing use of (reg 285) in insn 159:
  Adding insn 158 to worklist
Processing use of (reg 141 [ _30 ]) in insn 163:
  Adding insn 161 to worklist
Processing use of (reg 285) in insn 163:
Processing use of (reg 260 [ prephitmp_309 ]) in insn 161:
  Adding insn 152 to worklist
  Adding insn 6 to worklist
  Adding insn 630 to worklist
Processing use of (reg 286) in insn 161:
  Adding insn 160 to worklist
Processing use of (reg 139 [ _27 ]) in insn 160:
Processing use of (reg 262 [ PeriphClkInit ]) in insn 630:
Processing use of (reg 128 [ _16 ]) in insn 6:
  Adding insn 94 to worklist
Processing use of (reg 262 [ PeriphClkInit ]) in insn 94:
Processing use of (reg 262 [ PeriphClkInit ]) in insn 152:
Processing use of (reg 394) in insn 146:
Processing use of (reg 100 cc) in insn 150:
  Adding insn 149 to worklist
Processing use of (reg 284) in insn 149:
  Adding insn 148 to worklist
Processing use of (reg 137 [ _25 ]) in insn 148:
Processing use of (reg 13 sp) in insn 133:
Processing use of (reg 100 cc) in insn 141:
  Adding insn 140 to worklist
Processing use of (reg 281) in insn 140:
  Adding insn 136 to worklist
Processing use of (reg 395) in insn 140:
  Adding insn 139 to worklist
Processing use of (reg 135 [ _23 ]) in insn 136:
  Adding insn 134 to worklist
Processing use of (reg 259 [ tickstart ]) in insn 136:
  Adding insn 126 to worklist
Processing use of (reg 0 r0) in insn 126:
Processing use of (reg 0 r0) in insn 134:
Processing use of (reg 13 sp) in insn 125:
Processing use of (reg 394) in insn 100:
Processing use of (reg 394) in insn 105:
Processing use of (reg 131 [ _19 ]) in insn 108:
  Adding insn 106 to worklist
Processing use of (reg 394) in insn 108:
Processing use of (reg 130 [ _18 ]) in insn 106:
Processing use of (reg 394) in insn 111:
Processing use of (reg 133 [ _21 ]) in insn 114:
  Adding insn 112 to worklist
Processing use of (reg 394) in insn 114:
Processing use of (reg 132 [ _20 ]) in insn 112:
Processing use of (reg 258 [ tmpregister ]) in insn 117:
  Adding insn 101 to worklist
Processing use of (reg 394) in insn 117:
Processing use of (reg 129 [ _17 ]) in insn 101:
Processing use of (reg 100 cc) in insn 122:
  Adding insn 121 to worklist
Processing use of (reg 280) in insn 121:
  Adding insn 120 to worklist
Processing use of (reg 129 [ _17 ]) in insn 120:
Processing use of (reg 100 cc) in insn 96:
  Adding insn 95 to worklist
Processing use of (reg 128 [ _16 ]) in insn 95:
Processing use of (reg 260 [ prephitmp_309 ]) in insn 95:
Processing use of (reg 269) in insn 85:
  Adding insn 57 to worklist
Processing use of (reg 100 cc) in insn 89:
  Adding insn 88 to worklist
Processing use of (reg 273) in insn 88:
  Adding insn 87 to worklist
Processing use of (reg 125 [ _13 ]) in insn 87:
Processing use of (reg 13 sp) in insn 71:
Processing use of (reg 100 cc) in insn 77:
  Adding insn 76 to worklist
Processing use of (reg 271) in insn 76:
  Adding insn 73 to worklist
Processing use of (reg 123 [ _11 ]) in insn 73:
  Adding insn 72 to worklist
Processing use of (reg 257 [ tickstart ]) in insn 73:
  Adding insn 64 to worklist
Processing use of (reg 0 r0) in insn 64:
Processing use of (reg 0 r0) in insn 72:
Processing use of (reg 269) in insn 58:
Processing use of (reg 122 [ _10 ]) in insn 61:
  Adding insn 59 to worklist
Processing use of (reg 269) in insn 61:
Processing use of (reg 121 [ _9 ]) in insn 59:
Processing use of (reg 13 sp) in insn 63:
Processing use of (reg 264) in insn 39:
  Adding insn 29 to worklist
Processing use of (reg 118 [ _6 ]) in insn 42:
  Adding insn 40 to worklist
Processing use of (reg 264) in insn 42:
Processing use of (reg 117 [ _5 ]) in insn 40:
Processing use of (reg 264) in insn 45:
Processing use of (reg 102 sfp) in insn 47:
Processing use of (reg 120 [ _8 ]) in insn 47:
  Adding insn 46 to worklist
Processing use of (reg 119 [ _7 ]) in insn 46:
Processing use of (reg 102 sfp) in insn 49:
Processing use of (reg 264) in insn 30:
Processing use of (reg 100 cc) in insn 33:
  Adding insn 32 to worklist
Processing use of (reg 265) in insn 32:
  Adding insn 31 to worklist
Processing use of (reg 115 [ _3 ]) in insn 31:
Processing use of (reg 100 cc) in insn 23:
  Adding insn 22 to worklist
Processing use of (reg 263) in insn 22:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_RCCEx_PeriphCLKConfig

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={6d,7u} r1={5d} r2={5d} r3={5d} r7={1d,70u} r12={8d} r13={1d,74u} r14={5d} r15={4d} r16={5d} r17={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={41d,37u} r101={4d} r102={1d,72u} r103={1d,69u} r104={4d} r105={4d} r106={4d} r113={3d,20u} r115={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r125={1d,1u} r127={1d,1u} r128={1d,2u} r129={1d,2u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={1d,1u} r135={1d,1u} r137={1d,1u} r139={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r145={1d,1u} r148={1d,1u} r150={1d,1u} r153={1d,1u} r155={1d,1u} r158={1d,1u} r160={1d,1u} r163={1d,1u} r165={1d,1u} r168={1d,1u} r170={1d,1u} r173={1d,1u} r175={1d,1u} r178={1d,1u} r180={1d,1u} r183={1d,1u} r185={1d,1u} r188={1d,1u} r190={1d,1u} r193={1d,1u} r195={1d,1u} r198={1d,1u} r200={1d,1u} r202={1d,2u} r203={1d,1u} r204={1d,1u} r205={1d,1u} r207={1d,1u} r209={1d,2u} r210={1d,1u} r211={1d,1u} r212={1d,1u} r214={1d,1u} r216={1d,2u} r217={1d,1u} r218={1d,1u} r219={1d,1u} r221={1d,1u} r223={1d,2u} r224={1d,1u} r225={1d,1u} r226={1d,1u} r228={1d,1u} r230={1d,2u} r231={1d,1u} r232={1d,1u} r233={1d,1u} r235={1d,1u} r237={1d,2u} r238={1d,1u} r239={1d,1u} r240={1d,1u} r242={1d,1u} r244={1d,2u} r245={1d,1u} r246={1d,1u} r247={1d,1u} r249={1d,1u} r251={1d,2u} r252={1d,1u} r253={1d,1u} r254={1d,1u} r255={2d,2u} r256={1d} r257={1d,2u} r258={1d,3u} r259={1d,2u} r260={4d,4u} r261={3d,3u} r262={1d,25u} r263={1d,2u} r264={1d,4u} r265={1d,1u} r269={1d,3u} r271={1d,1u} r273={1d,1u} r280={1d,1u} r281={1d,1u,1e} r284={1d,1u} r285={1d,2u} r286={1d,1u} r288={1d,2u} r290={1d,1u} r291={1d,2u} r292={1d,1u} r293={1d,1u} r295={1d,1u} r296={1d,2u} r297={1d,1u} r298={1d,1u} r300={1d,1u} r301={1d,2u} r302={1d,1u} r303={1d,1u} r305={1d,1u} r306={1d,2u} r307={1d,1u} r308={1d,1u} r310={1d,1u} r311={1d,2u} r312={1d,1u} r313={1d,1u} r315={1d,1u} r316={1d,2u} r317={1d,1u} r318={1d,1u} r320={1d,1u} r321={1d,2u} r322={1d,1u} r323={1d,1u} r325={1d,1u} r326={1d,2u} r327={1d,1u} r328={1d,1u} r330={1d,1u} r331={1d,2u} r332={1d,1u} r333={1d,1u} r335={1d,1u} r336={1d,2u} r337={1d,1u} r338={1d,1u} r340={1d,1u} r341={1d,2u} r342={1d,1u} r343={1d,1u} r345={1d,1u} r346={1d,4u} r347={1d,1u} r351={1d,1u} r352={1d,4u} r353={1d,1u} r357={1d,1u} r358={1d,4u} r359={1d,1u} r363={1d,1u} r364={1d,4u} r365={1d,1u} r369={1d,1u} r370={1d,4u} r371={1d,1u} r375={1d,1u} r376={1d,4u} r377={1d,1u} r381={1d,1u} r382={1d,4u} r383={1d,1u} r387={1d,1u} r388={1d,4u} r389={1d,1u} r394={1d,8u} r395={1d,1u} 
;;    total ref usage 1187{570d,616u,1e} in 426{422 regular + 4 call} insns.
(note 10 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 10 3 2 (set (reg/v/f:SI 262 [ PeriphClkInit ])
        (reg:SI 0 r0 [ PeriphClkInit ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":124:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ PeriphClkInit ])
        (nil)))
(note 3 2 12 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 12 3 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":125:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":126:3 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":127:3 -1
     (nil))
(debug_insn 15 14 16 2 (var_location:QI ret (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":127:21 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":128:3 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":128:21 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":131:3 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":134:3 -1
     (nil))
(insn 20 19 21 2 (set (reg:SI 113 [ _1 ])
        (mem:SI (reg/v/f:SI 262 [ PeriphClkInit ]) [1 PeriphClkInit_179(D)->PeriphClockSelection+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":134:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 21 20 22 2 (set (reg:SI 263)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 524288 [0x80000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":134:43 90 {*arm_andsi3_insn}
     (nil))
(insn 22 21 23 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 263)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":134:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 23 22 24 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 640)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":134:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 640)
(note 24 23 25 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 25 24 26 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":136:5 -1
     (nil))
(debug_insn 26 25 27 3 (var_location:QI pwrclkchanged (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":136:22 -1
     (nil))
(debug_insn 27 26 28 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":139:5 -1
     (nil))
(debug_insn 28 27 29 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":142:5 -1
     (nil))
(insn 29 28 30 3 (set (reg/f:SI 264)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":142:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 30 29 31 3 (set (reg:SI 115 [ _3 ])
        (mem/v:SI (plus:SI (reg/f:SI 264)
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":142:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 31 30 32 3 (set (reg:SI 265)
        (and:SI (reg:SI 115 [ _3 ])
            (const_int 268435456 [0x10000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":142:8 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(insn 32 31 33 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 265)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":142:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 265)
        (nil)))
(jump_insn 33 32 34 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 644)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":142:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 644)
(note 34 33 35 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 35 34 36 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":144:7 -1
     (nil))
(debug_insn 36 35 37 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":144:7 -1
     (nil))
(debug_insn 37 36 39 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":144:7 -1
     (nil))
(insn 39 37 40 4 (set (reg:SI 117 [ _5 ])
        (mem/v:SI (plus:SI (reg/f:SI 264)
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":144:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 40 39 42 4 (set (reg:SI 118 [ _6 ])
        (ior:SI (reg:SI 117 [ _5 ])
            (const_int 268435456 [0x10000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":144:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
        (nil)))
(insn 42 40 43 4 (set (mem/v:SI (plus:SI (reg/f:SI 264)
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])
        (reg:SI 118 [ _6 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":144:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (nil)))
(debug_insn 43 42 45 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":144:7 -1
     (nil))
(insn 45 43 46 4 (set (reg:SI 119 [ _7 ])
        (mem/v:SI (plus:SI (reg/f:SI 264)
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":144:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 264)
        (nil)))
(insn 46 45 47 4 (set (reg:SI 120 [ _8 ])
        (and:SI (reg:SI 119 [ _7 ])
            (const_int 268435456 [0x10000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":144:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
        (nil)))
(insn 47 46 48 4 (set (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 tmpreg+0 S4 A32])
        (reg:SI 120 [ _8 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":144:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 120 [ _8 ])
        (nil)))
(debug_insn 48 47 49 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":144:7 -1
     (nil))
(insn 49 48 50 4 (set (reg:SI 256 [ vol.0_182 ])
        (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 tmpreg+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":144:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_UNUSED (reg:SI 256 [ vol.0_182 ])
        (nil)))
(debug_insn 50 49 51 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":144:7 -1
     (nil))
(debug_insn 51 50 52 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":145:7 -1
     (nil))
(debug_insn 52 51 4 4 (var_location:QI pwrclkchanged (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":145:21 -1
     (nil))
(insn 4 52 644 4 (set (reg/v:SI 255 [ pwrclkchanged ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":145:21 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 6
(code_label 644 4 643 5 50 (nil) [1 uses])
(note 643 644 5 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 5 643 53 5 (set (reg/v:SI 255 [ pwrclkchanged ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":136:22 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 53 5 54 6 3 (nil) [0 uses])
(note 54 53 55 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 55 54 56 6 (var_location:QI pwrclkchanged (subreg:QI (reg/v:SI 255 [ pwrclkchanged ]) 0)) -1
     (nil))
(debug_insn 56 55 57 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":149:5 -1
     (nil))
(insn 57 56 58 6 (set (reg/f:SI 269)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":149:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 58 57 59 6 (set (reg:SI 121 [ _9 ])
        (mem/v:SI (reg/f:SI 269) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":149:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 59 58 61 6 (set (reg:SI 122 [ _10 ])
        (ior:SI (reg:SI 121 [ _9 ])
            (const_int 256 [0x100]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":149:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 121 [ _9 ])
        (nil)))
(insn 61 59 62 6 (set (mem/v:SI (reg/f:SI 269) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR1+0 S4 A64])
        (reg:SI 122 [ _10 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":149:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 122 [ _10 ])
        (nil)))
(debug_insn 62 61 63 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":152:5 -1
     (nil))
(call_insn 63 62 64 6 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006c91f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":152:17 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006c91f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 64 63 65 6 (set (reg/v:SI 257 [ tickstart ])
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":152:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 65 64 66 6 (var_location:SI tickstart (reg/v:SI 257 [ tickstart ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":152:17 -1
     (nil))
(debug_insn 66 65 86 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":154:5 -1
     (nil))
      ; pc falls through to BB 9
(code_label 86 66 69 7 6 (nil) [1 uses])
(note 69 86 70 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 70 69 71 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":156:7 -1
     (nil))
(call_insn 71 70 72 7 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006c91f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":156:11 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006c91f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 72 71 73 7 (set (reg:SI 123 [ _11 ])
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":156:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 73 72 76 7 (set (reg:SI 271)
        (minus:SI (reg:SI 123 [ _11 ])
            (reg/v:SI 257 [ tickstart ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":156:25 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg:SI 123 [ _11 ])
        (nil)))
(insn 76 73 77 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 271)
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":156:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 271)
        (nil)))
(jump_insn 77 76 135 7 (set (pc)
        (if_then_else (leu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 81)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":156:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 81)
(code_label 135 77 78 8 10 (nil) [1 uses])
(note 78 135 7 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 7 78 81 8 (set (reg/v:SI 261 [ <retval> ])
        (const_int 3 [0x3])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":158:13 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 18
(code_label 81 7 82 9 4 (nil) [1 uses])
(note 82 81 83 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 83 82 85 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":154:10 -1
     (nil))
(insn 85 83 87 9 (set (reg:SI 125 [ _13 ])
        (mem/v:SI (reg/f:SI 269) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":154:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 87 85 88 9 (set (reg:SI 273)
        (and:SI (reg:SI 125 [ _13 ])
            (const_int 256 [0x100]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":154:21 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 125 [ _13 ])
        (nil)))
(insn 88 87 89 9 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 273)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":154:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 273)
        (nil)))
(jump_insn 89 88 626 9 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 86)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":154:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 86)
      ; pc falls through to BB 68
(code_label 626 89 93 10 48 (nil) [1 uses])
(note 93 626 94 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 94 93 95 10 (set (reg:SI 128 [ _16 ])
        (mem:SI (plus:SI (reg/v/f:SI 262 [ PeriphClkInit ])
                (const_int 80 [0x50])) [1 PeriphClkInit_179(D)->RTCClockSelection+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":168:81 728 {*thumb2_movsi_vfp}
     (nil))
(insn 95 94 96 10 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 128 [ _16 ])
            (reg/v:SI 260 [ prephitmp_309 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":168:49 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 96 95 97 10 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 153)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":168:49 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 153)
(note 97 96 98 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 98 97 100 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":171:9 -1
     (nil))
(insn 100 98 101 11 (set (reg:SI 129 [ _17 ])
        (mem/v:SI (plus:SI (reg/f:SI 394)
                (const_int 144 [0x90])) [1 MEM[(struct RCC_TypeDef *)1073876992B].BDCR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":171:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 101 100 650 11 (set (reg/v:SI 258 [ tmpregister ])
        (and:SI (reg:SI 129 [ _17 ])
            (const_int -769 [0xfffffffffffffcff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":171:21 90 {*arm_andsi3_insn}
     (nil))
(debug_insn 650 101 102 11 (var_location:SI D#1 (reg/v:SI 258 [ tmpregister ])) -1
     (nil))
(debug_insn 102 650 103 11 (var_location:SI tmpregister (reg/v:SI 258 [ tmpregister ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":171:21 -1
     (nil))
(debug_insn 103 102 105 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":173:9 -1
     (nil))
(insn 105 103 106 11 (set (reg:SI 130 [ _18 ])
        (mem/v:SI (plus:SI (reg/f:SI 394)
                (const_int 144 [0x90])) [1 MEM[(struct RCC_TypeDef *)1073876992B].BDCR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":173:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 106 105 108 11 (set (reg:SI 131 [ _19 ])
        (ior:SI (reg:SI 130 [ _18 ])
            (const_int 65536 [0x10000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":173:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 130 [ _18 ])
        (nil)))
(insn 108 106 109 11 (set (mem/v:SI (plus:SI (reg/f:SI 394)
                (const_int 144 [0x90])) [1 MEM[(struct RCC_TypeDef *)1073876992B].BDCR+0 S4 A64])
        (reg:SI 131 [ _19 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":173:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 131 [ _19 ])
        (nil)))
(debug_insn 109 108 111 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":174:9 -1
     (nil))
(insn 111 109 112 11 (set (reg:SI 132 [ _20 ])
        (mem/v:SI (plus:SI (reg/f:SI 394)
                (const_int 144 [0x90])) [1 MEM[(struct RCC_TypeDef *)1073876992B].BDCR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":174:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 112 111 114 11 (set (reg:SI 133 [ _21 ])
        (and:SI (reg:SI 132 [ _20 ])
            (const_int -65537 [0xfffffffffffeffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":174:9 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 132 [ _20 ])
        (nil)))
(insn 114 112 115 11 (set (mem/v:SI (plus:SI (reg/f:SI 394)
                (const_int 144 [0x90])) [1 MEM[(struct RCC_TypeDef *)1073876992B].BDCR+0 S4 A64])
        (reg:SI 133 [ _21 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":174:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 133 [ _21 ])
        (nil)))
(debug_insn 115 114 117 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":176:9 -1
     (nil))
(insn 117 115 118 11 (set (mem/v:SI (plus:SI (reg/f:SI 394)
                (const_int 144 [0x90])) [1 MEM[(struct RCC_TypeDef *)1073876992B].BDCR+0 S4 A64])
        (reg/v:SI 258 [ tmpregister ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":176:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 258 [ tmpregister ])
        (nil)))
(debug_insn 118 117 119 11 (var_location:SI tmpregister (debug_expr:SI D#1)) -1
     (nil))
(debug_insn 119 118 120 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":180:7 -1
     (nil))
(insn 120 119 121 11 (set (reg:SI 280)
        (and:SI (reg:SI 129 [ _17 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":180:11 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 129 [ _17 ])
        (nil)))
(insn 121 120 122 11 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 280)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":180:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 280)
        (nil)))
(jump_insn 122 121 123 11 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 648)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":180:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 4 (nil)))
 -> 648)
(note 123 122 124 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 124 123 125 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":183:9 -1
     (nil))
(call_insn 125 124 126 12 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006c91f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":183:21 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006c91f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 126 125 127 12 (set (reg/v:SI 259 [ tickstart ])
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":183:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 127 126 128 12 (var_location:SI tickstart (reg/v:SI 259 [ tickstart ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":183:21 -1
     (nil))
(debug_insn 128 127 139 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":186:9 -1
     (nil))
(insn 139 128 147 12 (set (reg:SI 395)
        (const_int 5000 [0x1388])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":188:13 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 14
(code_label 147 139 131 13 11 (nil) [1 uses])
(note 131 147 132 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 132 131 133 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":188:11 -1
     (nil))
(call_insn 133 132 134 13 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006c91f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":188:15 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006c91f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 134 133 136 13 (set (reg:SI 135 [ _23 ])
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":188:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 136 134 140 13 (set (reg:SI 281)
        (minus:SI (reg:SI 135 [ _23 ])
            (reg/v:SI 259 [ tickstart ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":188:29 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg:SI 135 [ _23 ])
        (nil)))
(insn 140 136 141 13 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 281)
            (reg:SI 395))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":188:13 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 281)
        (expr_list:REG_EQUAL (compare:CC (reg:SI 281)
                (const_int 5000 [0x1388]))
            (nil))))
(jump_insn 141 140 142 13 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 135)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":188:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 135)
(code_label 142 141 143 14 9 (nil) [0 uses])
(note 143 142 144 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 144 143 146 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":186:14 -1
     (nil))
(insn 146 144 148 14 (set (reg:SI 137 [ _25 ])
        (mem/v:SI (plus:SI (reg/f:SI 394)
                (const_int 144 [0x90])) [1 MEM[(struct RCC_TypeDef *)1073876992B].BDCR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":186:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 148 146 149 14 (set (reg:SI 284)
        (and:SI (reg:SI 137 [ _25 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":186:15 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 137 [ _25 ])
        (nil)))
(insn 149 148 150 14 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 284)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":186:14 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 284)
        (nil)))
(jump_insn 150 149 151 14 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 147)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":186:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 147)
(note 151 150 152 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 152 151 648 15 (set (reg/v:SI 260 [ prephitmp_309 ])
        (mem:SI (plus:SI (reg/v/f:SI 262 [ PeriphClkInit ])
                (const_int 80 [0x50])) [1 PeriphClkInit_179(D)->RTCClockSelection+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":199:9 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 17
(code_label 648 152 647 16 51 (nil) [1 uses])
(note 647 648 6 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 6 647 153 16 (set (reg/v:SI 260 [ prephitmp_309 ])
        (reg:SI 128 [ _16 ])) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 128 [ _16 ])
        (nil)))
(code_label 153 6 154 17 8 (nil) [1 uses])
(note 154 153 155 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(debug_insn 155 154 156 17 (var_location:SI tmpregister (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 156 155 157 17 (var_location:QI ret (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 157 156 158 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":199:9 -1
     (nil))
(insn 158 157 159 17 (set (reg/f:SI 285)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":199:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 159 158 160 17 (set (reg:SI 139 [ _27 ])
        (mem/v:SI (plus:SI (reg/f:SI 285)
                (const_int 144 [0x90])) [1 MEM[(struct RCC_TypeDef *)1073876992B].BDCR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":199:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 160 159 161 17 (set (reg:SI 286)
        (and:SI (reg:SI 139 [ _27 ])
            (const_int -769 [0xfffffffffffffcff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":199:9 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 139 [ _27 ])
        (nil)))
(insn 161 160 163 17 (set (reg:SI 141 [ _30 ])
        (ior:SI (reg:SI 286)
            (reg/v:SI 260 [ prephitmp_309 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":199:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 286)
        (expr_list:REG_DEAD (reg/v:SI 260 [ prephitmp_309 ])
            (nil))))
(insn 163 161 8 17 (set (mem/v:SI (plus:SI (reg/f:SI 285)
                (const_int 144 [0x90])) [1 MEM[(struct RCC_TypeDef *)1073876992B].BDCR+0 S4 A64])
        (reg:SI 141 [ _30 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":199:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 285)
        (expr_list:REG_DEAD (reg:SI 141 [ _30 ])
            (nil))))
(insn 8 163 164 17 (set (reg/v:SI 261 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":128:21 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 164 8 165 18 5 (nil) [0 uses])
(note 165 164 166 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(debug_insn 166 165 167 18 (var_location:QI ret (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 167 166 168 18 (var_location:QI status (subreg:QI (reg/v:SI 261 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 168 167 169 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":214:5 -1
     (nil))
(insn 169 168 170 18 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 255 [ pwrclkchanged ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":214:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 255 [ pwrclkchanged ])
        (nil)))
(jump_insn 170 169 171 18 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 175)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":214:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 175)
(note 171 170 172 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 172 171 175 19 (set (reg:SI 113 [ _1 ])
        (mem:SI (reg/v/f:SI 262 [ PeriphClkInit ]) [1 PeriphClkInit_179(D)->PeriphClockSelection+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":221:21 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 22
(code_label 175 172 176 20 12 (nil) [1 uses])
(note 176 175 177 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(debug_insn 177 176 178 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":216:7 -1
     (nil))
(insn 178 177 179 20 (set (reg/f:SI 288)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":216:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 179 178 180 20 (set (reg:SI 142 [ _31 ])
        (mem/v:SI (plus:SI (reg/f:SI 288)
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":216:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 180 179 182 20 (set (reg:SI 143 [ _32 ])
        (and:SI (reg:SI 142 [ _31 ])
            (const_int -268435457 [0xffffffffefffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":216:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 142 [ _31 ])
        (nil)))
(insn 182 180 183 20 (set (mem/v:SI (plus:SI (reg/f:SI 288)
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])
        (reg:SI 143 [ _32 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":216:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 288)
        (expr_list:REG_DEAD (reg:SI 143 [ _32 ])
            (nil))))
(insn 183 182 640 20 (set (reg:SI 113 [ _1 ])
        (mem:SI (reg/v/f:SI 262 [ PeriphClkInit ]) [1 PeriphClkInit_179(D)->PeriphClockSelection+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":221:21 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 22
(code_label 640 183 639 21 49 (nil) [1 uses])
(note 639 640 9 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 9 639 184 21 (set (reg/v:SI 261 [ <retval> ])
        (reg:SI 263)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":128:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 263)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(code_label 184 9 185 22 2 (nil) [0 uses])
(note 185 184 186 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(debug_insn 186 185 187 22 (var_location:QI status (subreg:QI (reg/v:SI 261 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 187 186 188 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":221:3 -1
     (nil))
(insn 188 187 189 22 (set (reg:SI 290)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":221:45 90 {*arm_andsi3_insn}
     (nil))
(insn 189 188 190 22 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 290)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":221:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 290)
        (nil)))
(jump_insn 190 189 191 22 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 201)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":221:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 201)
(note 191 190 192 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(debug_insn 192 191 193 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":224:5 -1
     (nil))
(debug_insn 193 192 194 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":227:5 -1
     (nil))
(insn 194 193 195 23 (set (reg/f:SI 291)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":227:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 195 194 196 23 (set (reg:SI 145 [ _35 ])
        (mem/v:SI (plus:SI (reg/f:SI 291)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":227:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 196 195 197 23 (set (reg:SI 292)
        (and:SI (reg:SI 145 [ _35 ])
            (const_int -4 [0xfffffffffffffffc]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":227:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 145 [ _35 ])
        (nil)))
(insn 197 196 198 23 (set (reg:SI 293 [ PeriphClkInit_179(D)->Usart1ClockSelection ])
        (mem:SI (plus:SI (reg/v/f:SI 262 [ PeriphClkInit ])
                (const_int 4 [0x4])) [1 PeriphClkInit_179(D)->Usart1ClockSelection+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":227:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 198 197 200 23 (set (reg:SI 148 [ _38 ])
        (ior:SI (reg:SI 292)
            (reg:SI 293 [ PeriphClkInit_179(D)->Usart1ClockSelection ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":227:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 293 [ PeriphClkInit_179(D)->Usart1ClockSelection ])
        (expr_list:REG_DEAD (reg:SI 292)
            (nil))))
(insn 200 198 201 23 (set (mem/v:SI (plus:SI (reg/f:SI 291)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])
        (reg:SI 148 [ _38 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":227:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 291)
        (expr_list:REG_DEAD (reg:SI 148 [ _38 ])
            (nil))))
(code_label 201 200 202 24 13 (nil) [1 uses])
(note 202 201 203 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(debug_insn 203 202 204 24 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":231:3 -1
     (nil))
(insn 204 203 205 24 (set (reg:SI 295)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":231:45 90 {*arm_andsi3_insn}
     (nil))
(insn 205 204 206 24 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 295)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":231:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 295)
        (nil)))
(jump_insn 206 205 207 24 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 217)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":231:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 217)
(note 207 206 208 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(debug_insn 208 207 209 25 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":234:5 -1
     (nil))
(debug_insn 209 208 210 25 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":237:5 -1
     (nil))
(insn 210 209 211 25 (set (reg/f:SI 296)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":237:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 211 210 212 25 (set (reg:SI 150 [ _40 ])
        (mem/v:SI (plus:SI (reg/f:SI 296)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":237:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 212 211 213 25 (set (reg:SI 297)
        (and:SI (reg:SI 150 [ _40 ])
            (const_int -13 [0xfffffffffffffff3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":237:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 150 [ _40 ])
        (nil)))
(insn 213 212 214 25 (set (reg:SI 298 [ PeriphClkInit_179(D)->Usart2ClockSelection ])
        (mem:SI (plus:SI (reg/v/f:SI 262 [ PeriphClkInit ])
                (const_int 8 [0x8])) [1 PeriphClkInit_179(D)->Usart2ClockSelection+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":237:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 214 213 216 25 (set (reg:SI 153 [ _43 ])
        (ior:SI (reg:SI 297)
            (reg:SI 298 [ PeriphClkInit_179(D)->Usart2ClockSelection ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":237:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 298 [ PeriphClkInit_179(D)->Usart2ClockSelection ])
        (expr_list:REG_DEAD (reg:SI 297)
            (nil))))
(insn 216 214 217 25 (set (mem/v:SI (plus:SI (reg/f:SI 296)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])
        (reg:SI 153 [ _43 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":237:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 296)
        (expr_list:REG_DEAD (reg:SI 153 [ _43 ])
            (nil))))
(code_label 217 216 218 26 14 (nil) [1 uses])
(note 218 217 219 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(debug_insn 219 218 220 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":241:3 -1
     (nil))
(insn 220 219 221 26 (set (reg:SI 300)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":241:45 90 {*arm_andsi3_insn}
     (nil))
(insn 221 220 222 26 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 300)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":241:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 300)
        (nil)))
(jump_insn 222 221 223 26 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 233)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":241:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 233)
(note 223 222 224 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(debug_insn 224 223 225 27 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":244:5 -1
     (nil))
(debug_insn 225 224 226 27 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":247:5 -1
     (nil))
(insn 226 225 227 27 (set (reg/f:SI 301)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":247:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 227 226 228 27 (set (reg:SI 155 [ _45 ])
        (mem/v:SI (plus:SI (reg/f:SI 301)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":247:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 228 227 229 27 (set (reg:SI 302)
        (and:SI (reg:SI 155 [ _45 ])
            (const_int -49 [0xffffffffffffffcf]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":247:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 155 [ _45 ])
        (nil)))
(insn 229 228 230 27 (set (reg:SI 303 [ PeriphClkInit_179(D)->Usart3ClockSelection ])
        (mem:SI (plus:SI (reg/v/f:SI 262 [ PeriphClkInit ])
                (const_int 12 [0xc])) [1 PeriphClkInit_179(D)->Usart3ClockSelection+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":247:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 230 229 232 27 (set (reg:SI 158 [ _48 ])
        (ior:SI (reg:SI 302)
            (reg:SI 303 [ PeriphClkInit_179(D)->Usart3ClockSelection ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":247:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 303 [ PeriphClkInit_179(D)->Usart3ClockSelection ])
        (expr_list:REG_DEAD (reg:SI 302)
            (nil))))
(insn 232 230 233 27 (set (mem/v:SI (plus:SI (reg/f:SI 301)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])
        (reg:SI 158 [ _48 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":247:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 301)
        (expr_list:REG_DEAD (reg:SI 158 [ _48 ])
            (nil))))
(code_label 233 232 234 28 15 (nil) [1 uses])
(note 234 233 235 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(debug_insn 235 234 236 28 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":252:3 -1
     (nil))
(insn 236 235 237 28 (set (reg:SI 305)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":252:45 90 {*arm_andsi3_insn}
     (nil))
(insn 237 236 238 28 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 305)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":252:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 305)
        (nil)))
(jump_insn 238 237 239 28 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 249)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":252:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 249)
(note 239 238 240 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(debug_insn 240 239 241 29 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":255:5 -1
     (nil))
(debug_insn 241 240 242 29 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":258:5 -1
     (nil))
(insn 242 241 243 29 (set (reg/f:SI 306)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":258:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 243 242 244 29 (set (reg:SI 160 [ _50 ])
        (mem/v:SI (plus:SI (reg/f:SI 306)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":258:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 244 243 245 29 (set (reg:SI 307)
        (and:SI (reg:SI 160 [ _50 ])
            (const_int -193 [0xffffffffffffff3f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":258:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 160 [ _50 ])
        (nil)))
(insn 245 244 246 29 (set (reg:SI 308 [ PeriphClkInit_179(D)->Uart4ClockSelection ])
        (mem:SI (plus:SI (reg/v/f:SI 262 [ PeriphClkInit ])
                (const_int 16 [0x10])) [1 PeriphClkInit_179(D)->Uart4ClockSelection+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":258:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 246 245 248 29 (set (reg:SI 163 [ _53 ])
        (ior:SI (reg:SI 307)
            (reg:SI 308 [ PeriphClkInit_179(D)->Uart4ClockSelection ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":258:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 308 [ PeriphClkInit_179(D)->Uart4ClockSelection ])
        (expr_list:REG_DEAD (reg:SI 307)
            (nil))))
(insn 248 246 249 29 (set (mem/v:SI (plus:SI (reg/f:SI 306)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])
        (reg:SI 163 [ _53 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":258:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 306)
        (expr_list:REG_DEAD (reg:SI 163 [ _53 ])
            (nil))))
(code_label 249 248 250 30 16 (nil) [1 uses])
(note 250 249 251 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(debug_insn 251 250 252 30 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":265:3 -1
     (nil))
(insn 252 251 253 30 (set (reg:SI 310)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":265:45 90 {*arm_andsi3_insn}
     (nil))
(insn 253 252 254 30 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 310)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":265:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 310)
        (nil)))
(jump_insn 254 253 255 30 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 265)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":265:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 265)
(note 255 254 256 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(debug_insn 256 255 257 31 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":268:5 -1
     (nil))
(debug_insn 257 256 258 31 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":271:5 -1
     (nil))
(insn 258 257 259 31 (set (reg/f:SI 311)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":271:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 259 258 260 31 (set (reg:SI 165 [ _55 ])
        (mem/v:SI (plus:SI (reg/f:SI 311)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":271:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 260 259 261 31 (set (reg:SI 312)
        (and:SI (reg:SI 165 [ _55 ])
            (const_int -769 [0xfffffffffffffcff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":271:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 165 [ _55 ])
        (nil)))
(insn 261 260 262 31 (set (reg:SI 313 [ PeriphClkInit_179(D)->Uart5ClockSelection ])
        (mem:SI (plus:SI (reg/v/f:SI 262 [ PeriphClkInit ])
                (const_int 20 [0x14])) [1 PeriphClkInit_179(D)->Uart5ClockSelection+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":271:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 262 261 264 31 (set (reg:SI 168 [ _58 ])
        (ior:SI (reg:SI 312)
            (reg:SI 313 [ PeriphClkInit_179(D)->Uart5ClockSelection ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":271:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 313 [ PeriphClkInit_179(D)->Uart5ClockSelection ])
        (expr_list:REG_DEAD (reg:SI 312)
            (nil))))
(insn 264 262 265 31 (set (mem/v:SI (plus:SI (reg/f:SI 311)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])
        (reg:SI 168 [ _58 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":271:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 311)
        (expr_list:REG_DEAD (reg:SI 168 [ _58 ])
            (nil))))
(code_label 265 264 266 32 17 (nil) [1 uses])
(note 266 265 267 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(debug_insn 267 266 268 32 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":277:3 -1
     (nil))
(insn 268 267 269 32 (set (reg:SI 315)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 32 [0x20]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":277:45 90 {*arm_andsi3_insn}
     (nil))
(insn 269 268 270 32 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 315)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":277:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 315)
        (nil)))
(jump_insn 270 269 271 32 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 281)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":277:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 281)
(note 271 270 272 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(debug_insn 272 271 273 33 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":280:5 -1
     (nil))
(debug_insn 273 272 274 33 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":283:5 -1
     (nil))
(insn 274 273 275 33 (set (reg/f:SI 316)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":283:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 275 274 276 33 (set (reg:SI 170 [ _60 ])
        (mem/v:SI (plus:SI (reg/f:SI 316)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":283:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 276 275 277 33 (set (reg:SI 317)
        (and:SI (reg:SI 170 [ _60 ])
            (const_int -3073 [0xfffffffffffff3ff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":283:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 170 [ _60 ])
        (nil)))
(insn 277 276 278 33 (set (reg:SI 318 [ PeriphClkInit_179(D)->Lpuart1ClockSelection ])
        (mem:SI (plus:SI (reg/v/f:SI 262 [ PeriphClkInit ])
                (const_int 24 [0x18])) [1 PeriphClkInit_179(D)->Lpuart1ClockSelection+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":283:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 278 277 280 33 (set (reg:SI 173 [ _63 ])
        (ior:SI (reg:SI 317)
            (reg:SI 318 [ PeriphClkInit_179(D)->Lpuart1ClockSelection ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":283:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 318 [ PeriphClkInit_179(D)->Lpuart1ClockSelection ])
        (expr_list:REG_DEAD (reg:SI 317)
            (nil))))
(insn 280 278 281 33 (set (mem/v:SI (plus:SI (reg/f:SI 316)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])
        (reg:SI 173 [ _63 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":283:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 316)
        (expr_list:REG_DEAD (reg:SI 173 [ _63 ])
            (nil))))
(code_label 281 280 282 34 18 (nil) [1 uses])
(note 282 281 283 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(debug_insn 283 282 284 34 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":287:3 -1
     (nil))
(insn 284 283 285 34 (set (reg:SI 320)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 64 [0x40]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":287:45 90 {*arm_andsi3_insn}
     (nil))
(insn 285 284 286 34 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 320)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":287:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 320)
        (nil)))
(jump_insn 286 285 287 34 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 297)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":287:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 297)
(note 287 286 288 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(debug_insn 288 287 289 35 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":290:5 -1
     (nil))
(debug_insn 289 288 290 35 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":293:5 -1
     (nil))
(insn 290 289 291 35 (set (reg/f:SI 321)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":293:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 291 290 292 35 (set (reg:SI 175 [ _65 ])
        (mem/v:SI (plus:SI (reg/f:SI 321)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":293:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 292 291 293 35 (set (reg:SI 322)
        (and:SI (reg:SI 175 [ _65 ])
            (const_int -12289 [0xffffffffffffcfff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":293:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 175 [ _65 ])
        (nil)))
(insn 293 292 294 35 (set (reg:SI 323 [ PeriphClkInit_179(D)->I2c1ClockSelection ])
        (mem:SI (plus:SI (reg/v/f:SI 262 [ PeriphClkInit ])
                (const_int 28 [0x1c])) [1 PeriphClkInit_179(D)->I2c1ClockSelection+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":293:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 294 293 296 35 (set (reg:SI 178 [ _68 ])
        (ior:SI (reg:SI 322)
            (reg:SI 323 [ PeriphClkInit_179(D)->I2c1ClockSelection ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":293:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 323 [ PeriphClkInit_179(D)->I2c1ClockSelection ])
        (expr_list:REG_DEAD (reg:SI 322)
            (nil))))
(insn 296 294 297 35 (set (mem/v:SI (plus:SI (reg/f:SI 321)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])
        (reg:SI 178 [ _68 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":293:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 321)
        (expr_list:REG_DEAD (reg:SI 178 [ _68 ])
            (nil))))
(code_label 297 296 298 36 19 (nil) [1 uses])
(note 298 297 299 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
(debug_insn 299 298 300 36 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":297:3 -1
     (nil))
(insn 300 299 301 36 (set (reg:SI 325)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 128 [0x80]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":297:45 90 {*arm_andsi3_insn}
     (nil))
(insn 301 300 302 36 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 325)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":297:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 325)
        (nil)))
(jump_insn 302 301 303 36 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 313)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":297:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 313)
(note 303 302 304 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
(debug_insn 304 303 305 37 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":300:5 -1
     (nil))
(debug_insn 305 304 306 37 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":303:5 -1
     (nil))
(insn 306 305 307 37 (set (reg/f:SI 326)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":303:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 307 306 308 37 (set (reg:SI 180 [ _70 ])
        (mem/v:SI (plus:SI (reg/f:SI 326)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":303:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 308 307 309 37 (set (reg:SI 327)
        (and:SI (reg:SI 180 [ _70 ])
            (const_int -49153 [0xffffffffffff3fff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":303:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 180 [ _70 ])
        (nil)))
(insn 309 308 310 37 (set (reg:SI 328 [ PeriphClkInit_179(D)->I2c2ClockSelection ])
        (mem:SI (plus:SI (reg/v/f:SI 262 [ PeriphClkInit ])
                (const_int 32 [0x20])) [1 PeriphClkInit_179(D)->I2c2ClockSelection+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":303:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 310 309 312 37 (set (reg:SI 183 [ _73 ])
        (ior:SI (reg:SI 327)
            (reg:SI 328 [ PeriphClkInit_179(D)->I2c2ClockSelection ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":303:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 328 [ PeriphClkInit_179(D)->I2c2ClockSelection ])
        (expr_list:REG_DEAD (reg:SI 327)
            (nil))))
(insn 312 310 313 37 (set (mem/v:SI (plus:SI (reg/f:SI 326)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])
        (reg:SI 183 [ _73 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":303:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 326)
        (expr_list:REG_DEAD (reg:SI 183 [ _73 ])
            (nil))))
(code_label 313 312 314 38 20 (nil) [1 uses])
(note 314 313 315 38 [bb 38] NOTE_INSN_BASIC_BLOCK)
(debug_insn 315 314 316 38 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":307:3 -1
     (nil))
(insn 316 315 317 38 (set (reg:SI 330)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 256 [0x100]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":307:45 90 {*arm_andsi3_insn}
     (nil))
(insn 317 316 318 38 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 330)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":307:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 330)
        (nil)))
(jump_insn 318 317 319 38 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 329)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":307:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 329)
(note 319 318 320 39 [bb 39] NOTE_INSN_BASIC_BLOCK)
(debug_insn 320 319 321 39 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":310:5 -1
     (nil))
(debug_insn 321 320 322 39 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":313:5 -1
     (nil))
(insn 322 321 323 39 (set (reg/f:SI 331)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":313:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 323 322 324 39 (set (reg:SI 185 [ _75 ])
        (mem/v:SI (plus:SI (reg/f:SI 331)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":313:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 324 323 325 39 (set (reg:SI 332)
        (and:SI (reg:SI 185 [ _75 ])
            (const_int -196609 [0xfffffffffffcffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":313:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 185 [ _75 ])
        (nil)))
(insn 325 324 326 39 (set (reg:SI 333 [ PeriphClkInit_179(D)->I2c3ClockSelection ])
        (mem:SI (plus:SI (reg/v/f:SI 262 [ PeriphClkInit ])
                (const_int 36 [0x24])) [1 PeriphClkInit_179(D)->I2c3ClockSelection+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":313:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 326 325 328 39 (set (reg:SI 188 [ _78 ])
        (ior:SI (reg:SI 332)
            (reg:SI 333 [ PeriphClkInit_179(D)->I2c3ClockSelection ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":313:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 333 [ PeriphClkInit_179(D)->I2c3ClockSelection ])
        (expr_list:REG_DEAD (reg:SI 332)
            (nil))))
(insn 328 326 329 39 (set (mem/v:SI (plus:SI (reg/f:SI 331)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])
        (reg:SI 188 [ _78 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":313:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 331)
        (expr_list:REG_DEAD (reg:SI 188 [ _78 ])
            (nil))))
(code_label 329 328 330 40 21 (nil) [1 uses])
(note 330 329 331 40 [bb 40] NOTE_INSN_BASIC_BLOCK)
(debug_insn 331 330 332 40 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":319:3 -1
     (nil))
(insn 332 331 333 40 (set (reg:SI 335)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 131072 [0x20000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":319:45 90 {*arm_andsi3_insn}
     (nil))
(insn 333 332 334 40 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 335)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":319:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 335)
        (nil)))
(jump_insn 334 333 335 40 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 345)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":319:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 345)
(note 335 334 336 41 [bb 41] NOTE_INSN_BASIC_BLOCK)
(debug_insn 336 335 337 41 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":322:5 -1
     (nil))
(debug_insn 337 336 338 41 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":325:5 -1
     (nil))
(insn 338 337 339 41 (set (reg/f:SI 336)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":325:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 339 338 340 41 (set (reg:SI 190 [ _80 ])
        (mem/v:SI (plus:SI (reg/f:SI 336)
                (const_int 156 [0x9c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":325:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 340 339 341 41 (set (reg:SI 337)
        (and:SI (reg:SI 190 [ _80 ])
            (const_int -4 [0xfffffffffffffffc]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":325:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 190 [ _80 ])
        (nil)))
(insn 341 340 342 41 (set (reg:SI 338 [ PeriphClkInit_179(D)->I2c4ClockSelection ])
        (mem:SI (plus:SI (reg/v/f:SI 262 [ PeriphClkInit ])
                (const_int 40 [0x28])) [1 PeriphClkInit_179(D)->I2c4ClockSelection+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":325:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 342 341 344 41 (set (reg:SI 193 [ _83 ])
        (ior:SI (reg:SI 337)
            (reg:SI 338 [ PeriphClkInit_179(D)->I2c4ClockSelection ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":325:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 338 [ PeriphClkInit_179(D)->I2c4ClockSelection ])
        (expr_list:REG_DEAD (reg:SI 337)
            (nil))))
(insn 344 342 345 41 (set (mem/v:SI (plus:SI (reg/f:SI 336)
                (const_int 156 [0x9c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR2+0 S4 A32])
        (reg:SI 193 [ _83 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":325:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 336)
        (expr_list:REG_DEAD (reg:SI 193 [ _83 ])
            (nil))))
(code_label 345 344 346 42 22 (nil) [1 uses])
(note 346 345 347 42 [bb 42] NOTE_INSN_BASIC_BLOCK)
(debug_insn 347 346 348 42 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":331:3 -1
     (nil))
(insn 348 347 349 42 (set (reg:SI 340)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 512 [0x200]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":331:45 90 {*arm_andsi3_insn}
     (nil))
(insn 349 348 350 42 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 340)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":331:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 340)
        (nil)))
(jump_insn 350 349 351 42 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 361)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":331:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 361)
(note 351 350 352 43 [bb 43] NOTE_INSN_BASIC_BLOCK)
(debug_insn 352 351 353 43 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":334:5 -1
     (nil))
(debug_insn 353 352 354 43 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":337:5 -1
     (nil))
(insn 354 353 355 43 (set (reg/f:SI 341)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":337:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 355 354 356 43 (set (reg:SI 195 [ _85 ])
        (mem/v:SI (plus:SI (reg/f:SI 341)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":337:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 356 355 357 43 (set (reg:SI 342)
        (and:SI (reg:SI 195 [ _85 ])
            (const_int -786433 [0xfffffffffff3ffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":337:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 195 [ _85 ])
        (nil)))
(insn 357 356 358 43 (set (reg:SI 343 [ PeriphClkInit_179(D)->Lptim1ClockSelection ])
        (mem:SI (plus:SI (reg/v/f:SI 262 [ PeriphClkInit ])
                (const_int 44 [0x2c])) [1 PeriphClkInit_179(D)->Lptim1ClockSelection+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":337:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 358 357 360 43 (set (reg:SI 198 [ _88 ])
        (ior:SI (reg:SI 342)
            (reg:SI 343 [ PeriphClkInit_179(D)->Lptim1ClockSelection ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":337:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 343 [ PeriphClkInit_179(D)->Lptim1ClockSelection ])
        (expr_list:REG_DEAD (reg:SI 342)
            (nil))))
(insn 360 358 361 43 (set (mem/v:SI (plus:SI (reg/f:SI 341)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])
        (reg:SI 198 [ _88 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":337:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 341)
        (expr_list:REG_DEAD (reg:SI 198 [ _88 ])
            (nil))))
(code_label 361 360 362 44 23 (nil) [1 uses])
(note 362 361 363 44 [bb 44] NOTE_INSN_BASIC_BLOCK)
(debug_insn 363 362 364 44 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":341:3 -1
     (nil))
(insn 364 363 365 44 (set (reg:SI 345)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 1024 [0x400]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":341:45 90 {*arm_andsi3_insn}
     (nil))
(insn 365 364 366 44 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 345)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":341:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 345)
        (nil)))
(jump_insn 366 365 370 44 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 370)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":341:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 370)
      ; pc falls through to BB 47
(code_label 370 366 371 45 24 (nil) [1 uses])
(note 371 370 372 45 [bb 45] NOTE_INSN_BASIC_BLOCK)
(debug_insn 372 371 373 45 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":344:5 -1
     (nil))
(debug_insn 373 372 374 45 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":347:5 -1
     (nil))
(insn 374 373 375 45 (set (reg/f:SI 346)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":347:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 375 374 376 45 (set (reg:SI 200 [ _90 ])
        (mem/v:SI (plus:SI (reg/f:SI 346)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":347:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 376 375 377 45 (set (reg:SI 202 [ _92 ])
        (mem:SI (plus:SI (reg/v/f:SI 262 [ PeriphClkInit ])
                (const_int 48 [0x30])) [1 PeriphClkInit_179(D)->Sai1ClockSelection+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":347:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 377 376 378 45 (set (reg:SI 347)
        (and:SI (reg:SI 200 [ _90 ])
            (const_int -3145729 [0xffffffffffcfffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":347:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 200 [ _90 ])
        (nil)))
(insn 378 377 380 45 (set (reg:SI 203 [ _93 ])
        (ior:SI (reg:SI 347)
            (reg:SI 202 [ _92 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":347:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 347)
        (nil)))
(insn 380 378 381 45 (set (mem/v:SI (plus:SI (reg/f:SI 346)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])
        (reg:SI 203 [ _93 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":347:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 203 [ _93 ])
        (nil)))
(debug_insn 381 380 383 45 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":349:5 -1
     (nil))
(insn 383 381 384 45 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 202 [ _92 ])
            (const_int 1048576 [0x100000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":349:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 202 [ _92 ])
        (nil)))
(jump_insn 384 383 385 45 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 392)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":349:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 392)
(note 385 384 386 46 [bb 46] NOTE_INSN_BASIC_BLOCK)
(debug_insn 386 385 388 46 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":352:7 -1
     (nil))
(insn 388 386 389 46 (set (reg:SI 204 [ _94 ])
        (mem/v:SI (plus:SI (reg/f:SI 346)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":352:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 389 388 391 46 (set (reg:SI 205 [ _95 ])
        (ior:SI (reg:SI 204 [ _94 ])
            (const_int 1048576 [0x100000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":352:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 204 [ _94 ])
        (nil)))
(insn 391 389 392 46 (set (mem/v:SI (plus:SI (reg/f:SI 346)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])
        (reg:SI 205 [ _95 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":352:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 346)
        (expr_list:REG_DEAD (reg:SI 205 [ _95 ])
            (nil))))
(code_label 392 391 393 47 25 (nil) [1 uses])
(note 393 392 394 47 [bb 47] NOTE_INSN_BASIC_BLOCK)
(debug_insn 394 393 395 47 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":357:3 -1
     (nil))
(insn 395 394 396 47 (set (reg:SI 351)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 2048 [0x800]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":357:45 90 {*arm_andsi3_insn}
     (nil))
(insn 396 395 397 47 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 351)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":357:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 351)
        (nil)))
(jump_insn 397 396 401 47 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 401)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":357:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 401)
      ; pc falls through to BB 50
(code_label 401 397 402 48 27 (nil) [1 uses])
(note 402 401 403 48 [bb 48] NOTE_INSN_BASIC_BLOCK)
(debug_insn 403 402 404 48 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":360:5 -1
     (nil))
(debug_insn 404 403 405 48 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":363:5 -1
     (nil))
(insn 405 404 406 48 (set (reg/f:SI 352)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":363:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 406 405 407 48 (set (reg:SI 207 [ _97 ])
        (mem/v:SI (plus:SI (reg/f:SI 352)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":363:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 407 406 408 48 (set (reg:SI 209 [ _99 ])
        (mem:SI (plus:SI (reg/v/f:SI 262 [ PeriphClkInit ])
                (const_int 52 [0x34])) [1 PeriphClkInit_179(D)->I2sClockSelection+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":363:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 408 407 409 48 (set (reg:SI 353)
        (and:SI (reg:SI 207 [ _97 ])
            (const_int -12582913 [0xffffffffff3fffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":363:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 207 [ _97 ])
        (nil)))
(insn 409 408 411 48 (set (reg:SI 210 [ _100 ])
        (ior:SI (reg:SI 353)
            (reg:SI 209 [ _99 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":363:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 353)
        (nil)))
(insn 411 409 412 48 (set (mem/v:SI (plus:SI (reg/f:SI 352)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])
        (reg:SI 210 [ _100 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":363:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 210 [ _100 ])
        (nil)))
(debug_insn 412 411 414 48 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":365:5 -1
     (nil))
(insn 414 412 415 48 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 209 [ _99 ])
            (const_int 4194304 [0x400000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":365:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 209 [ _99 ])
        (nil)))
(jump_insn 415 414 416 48 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 423)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":365:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 423)
(note 416 415 417 49 [bb 49] NOTE_INSN_BASIC_BLOCK)
(debug_insn 417 416 419 49 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":368:7 -1
     (nil))
(insn 419 417 420 49 (set (reg:SI 211 [ _101 ])
        (mem/v:SI (plus:SI (reg/f:SI 352)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":368:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 420 419 422 49 (set (reg:SI 212 [ _102 ])
        (ior:SI (reg:SI 211 [ _101 ])
            (const_int 1048576 [0x100000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":368:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 211 [ _101 ])
        (nil)))
(insn 422 420 423 49 (set (mem/v:SI (plus:SI (reg/f:SI 352)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])
        (reg:SI 212 [ _102 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":368:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 352)
        (expr_list:REG_DEAD (reg:SI 212 [ _102 ])
            (nil))))
(code_label 423 422 424 50 28 (nil) [1 uses])
(note 424 423 425 50 [bb 50] NOTE_INSN_BASIC_BLOCK)
(debug_insn 425 424 426 50 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":374:3 -1
     (nil))
(insn 426 425 427 50 (set (reg:SI 357)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 4096 [0x1000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":374:45 90 {*arm_andsi3_insn}
     (nil))
(insn 427 426 428 50 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 357)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":374:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 357)
        (nil)))
(jump_insn 428 427 432 50 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 432)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":374:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 432)
      ; pc falls through to BB 53
(code_label 432 428 433 51 30 (nil) [1 uses])
(note 433 432 434 51 [bb 51] NOTE_INSN_BASIC_BLOCK)
(debug_insn 434 433 435 51 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":377:5 -1
     (nil))
(debug_insn 435 434 436 51 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":380:5 -1
     (nil))
(insn 436 435 437 51 (set (reg/f:SI 358)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":380:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 437 436 438 51 (set (reg:SI 214 [ _104 ])
        (mem/v:SI (plus:SI (reg/f:SI 358)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":380:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 438 437 439 51 (set (reg:SI 216 [ _106 ])
        (mem:SI (plus:SI (reg/v/f:SI 262 [ PeriphClkInit ])
                (const_int 56 [0x38])) [1 PeriphClkInit_179(D)->FdcanClockSelection+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":380:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 439 438 440 51 (set (reg:SI 359)
        (and:SI (reg:SI 214 [ _104 ])
            (const_int -50331649 [0xfffffffffcffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":380:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 214 [ _104 ])
        (nil)))
(insn 440 439 442 51 (set (reg:SI 217 [ _107 ])
        (ior:SI (reg:SI 359)
            (reg:SI 216 [ _106 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":380:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 359)
        (nil)))
(insn 442 440 443 51 (set (mem/v:SI (plus:SI (reg/f:SI 358)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])
        (reg:SI 217 [ _107 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":380:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 217 [ _107 ])
        (nil)))
(debug_insn 443 442 445 51 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":382:5 -1
     (nil))
(insn 445 443 446 51 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 216 [ _106 ])
            (const_int 16777216 [0x1000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":382:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 216 [ _106 ])
        (nil)))
(jump_insn 446 445 447 51 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 454)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":382:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 454)
(note 447 446 448 52 [bb 52] NOTE_INSN_BASIC_BLOCK)
(debug_insn 448 447 450 52 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":385:7 -1
     (nil))
(insn 450 448 451 52 (set (reg:SI 218 [ _108 ])
        (mem/v:SI (plus:SI (reg/f:SI 358)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":385:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 451 450 453 52 (set (reg:SI 219 [ _109 ])
        (ior:SI (reg:SI 218 [ _108 ])
            (const_int 1048576 [0x100000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":385:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 218 [ _108 ])
        (nil)))
(insn 453 451 454 52 (set (mem/v:SI (plus:SI (reg/f:SI 358)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])
        (reg:SI 219 [ _109 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":385:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 358)
        (expr_list:REG_DEAD (reg:SI 219 [ _109 ])
            (nil))))
(code_label 454 453 455 53 31 (nil) [1 uses])
(note 455 454 456 53 [bb 53] NOTE_INSN_BASIC_BLOCK)
(debug_insn 456 455 457 53 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":393:3 -1
     (nil))
(insn 457 456 458 53 (set (reg:SI 363)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 8192 [0x2000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":393:45 90 {*arm_andsi3_insn}
     (nil))
(insn 458 457 459 53 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 363)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":393:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 363)
        (nil)))
(jump_insn 459 458 463 53 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 463)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":393:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 463)
      ; pc falls through to BB 56
(code_label 463 459 464 54 33 (nil) [1 uses])
(note 464 463 465 54 [bb 54] NOTE_INSN_BASIC_BLOCK)
(debug_insn 465 464 466 54 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":395:5 -1
     (nil))
(debug_insn 466 465 467 54 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":396:5 -1
     (nil))
(insn 467 466 468 54 (set (reg/f:SI 364)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":396:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 468 467 469 54 (set (reg:SI 221 [ _111 ])
        (mem/v:SI (plus:SI (reg/f:SI 364)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":396:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 469 468 470 54 (set (reg:SI 223 [ _113 ])
        (mem:SI (plus:SI (reg/v/f:SI 262 [ PeriphClkInit ])
                (const_int 60 [0x3c])) [1 PeriphClkInit_179(D)->UsbClockSelection+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":396:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 470 469 471 54 (set (reg:SI 365)
        (and:SI (reg:SI 221 [ _111 ])
            (const_int -201326593 [0xfffffffff3ffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":396:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 221 [ _111 ])
        (nil)))
(insn 471 470 473 54 (set (reg:SI 224 [ _114 ])
        (ior:SI (reg:SI 365)
            (reg:SI 223 [ _113 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":396:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 365)
        (nil)))
(insn 473 471 474 54 (set (mem/v:SI (plus:SI (reg/f:SI 364)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])
        (reg:SI 224 [ _114 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":396:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 224 [ _114 ])
        (nil)))
(debug_insn 474 473 476 54 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":398:5 -1
     (nil))
(insn 476 474 477 54 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 223 [ _113 ])
            (const_int 134217728 [0x8000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":398:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 223 [ _113 ])
        (nil)))
(jump_insn 477 476 478 54 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 485)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":398:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 485)
(note 478 477 479 55 [bb 55] NOTE_INSN_BASIC_BLOCK)
(debug_insn 479 478 481 55 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":401:7 -1
     (nil))
(insn 481 479 482 55 (set (reg:SI 225 [ _115 ])
        (mem/v:SI (plus:SI (reg/f:SI 364)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":401:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 482 481 484 55 (set (reg:SI 226 [ _116 ])
        (ior:SI (reg:SI 225 [ _115 ])
            (const_int 1048576 [0x100000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":401:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 225 [ _115 ])
        (nil)))
(insn 484 482 485 55 (set (mem/v:SI (plus:SI (reg/f:SI 364)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])
        (reg:SI 226 [ _116 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":401:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 364)
        (expr_list:REG_DEAD (reg:SI 226 [ _116 ])
            (nil))))
(code_label 485 484 486 56 34 (nil) [1 uses])
(note 486 485 487 56 [bb 56] NOTE_INSN_BASIC_BLOCK)
(debug_insn 487 486 488 56 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":408:3 -1
     (nil))
(insn 488 487 489 56 (set (reg:SI 369)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 16384 [0x4000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":408:45 90 {*arm_andsi3_insn}
     (nil))
(insn 489 488 490 56 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 369)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":408:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 369)
        (nil)))
(jump_insn 490 489 494 56 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 494)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":408:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 494)
      ; pc falls through to BB 59
(code_label 494 490 495 57 36 (nil) [1 uses])
(note 495 494 496 57 [bb 57] NOTE_INSN_BASIC_BLOCK)
(debug_insn 496 495 497 57 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":410:5 -1
     (nil))
(debug_insn 497 496 498 57 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":411:5 -1
     (nil))
(insn 498 497 499 57 (set (reg/f:SI 370)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":411:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 499 498 500 57 (set (reg:SI 228 [ _118 ])
        (mem/v:SI (plus:SI (reg/f:SI 370)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":411:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 500 499 501 57 (set (reg:SI 230 [ _120 ])
        (mem:SI (plus:SI (reg/v/f:SI 262 [ PeriphClkInit ])
                (const_int 64 [0x40])) [1 PeriphClkInit_179(D)->RngClockSelection+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":411:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 501 500 502 57 (set (reg:SI 371)
        (and:SI (reg:SI 228 [ _118 ])
            (const_int -201326593 [0xfffffffff3ffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":411:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 228 [ _118 ])
        (nil)))
(insn 502 501 504 57 (set (reg:SI 231 [ _121 ])
        (ior:SI (reg:SI 371)
            (reg:SI 230 [ _120 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":411:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 371)
        (nil)))
(insn 504 502 505 57 (set (mem/v:SI (plus:SI (reg/f:SI 370)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])
        (reg:SI 231 [ _121 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":411:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 231 [ _121 ])
        (nil)))
(debug_insn 505 504 507 57 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":413:5 -1
     (nil))
(insn 507 505 508 57 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 230 [ _120 ])
            (const_int 134217728 [0x8000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":413:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 230 [ _120 ])
        (nil)))
(jump_insn 508 507 509 57 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 516)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":413:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 516)
(note 509 508 510 58 [bb 58] NOTE_INSN_BASIC_BLOCK)
(debug_insn 510 509 512 58 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":416:7 -1
     (nil))
(insn 512 510 513 58 (set (reg:SI 232 [ _122 ])
        (mem/v:SI (plus:SI (reg/f:SI 370)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":416:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 513 512 515 58 (set (reg:SI 233 [ _123 ])
        (ior:SI (reg:SI 232 [ _122 ])
            (const_int 1048576 [0x100000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":416:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 232 [ _122 ])
        (nil)))
(insn 515 513 516 58 (set (mem/v:SI (plus:SI (reg/f:SI 370)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])
        (reg:SI 233 [ _123 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":416:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 370)
        (expr_list:REG_DEAD (reg:SI 233 [ _123 ])
            (nil))))
(code_label 516 515 517 59 37 (nil) [1 uses])
(note 517 516 518 59 [bb 59] NOTE_INSN_BASIC_BLOCK)
(debug_insn 518 517 519 59 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":421:3 -1
     (nil))
(insn 519 518 520 59 (set (reg:SI 375)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 32768 [0x8000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":421:45 90 {*arm_andsi3_insn}
     (nil))
(insn 520 519 521 59 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 375)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":421:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 375)
        (nil)))
(jump_insn 521 520 525 59 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 525)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":421:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 525)
      ; pc falls through to BB 62
(code_label 525 521 526 60 39 (nil) [1 uses])
(note 526 525 527 60 [bb 60] NOTE_INSN_BASIC_BLOCK)
(debug_insn 527 526 528 60 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":424:5 -1
     (nil))
(debug_insn 528 527 529 60 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":427:5 -1
     (nil))
(insn 529 528 530 60 (set (reg/f:SI 376)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":427:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 530 529 531 60 (set (reg:SI 235 [ _125 ])
        (mem/v:SI (plus:SI (reg/f:SI 376)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":427:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 531 530 532 60 (set (reg:SI 237 [ _127 ])
        (mem:SI (plus:SI (reg/v/f:SI 262 [ PeriphClkInit ])
                (const_int 68 [0x44])) [1 PeriphClkInit_179(D)->Adc12ClockSelection+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":427:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 532 531 533 60 (set (reg:SI 377)
        (and:SI (reg:SI 235 [ _125 ])
            (const_int -805306369 [0xffffffffcfffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":427:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 235 [ _125 ])
        (nil)))
(insn 533 532 535 60 (set (reg:SI 238 [ _128 ])
        (ior:SI (reg:SI 377)
            (reg:SI 237 [ _127 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":427:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 377)
        (nil)))
(insn 535 533 536 60 (set (mem/v:SI (plus:SI (reg/f:SI 376)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])
        (reg:SI 238 [ _128 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":427:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 238 [ _128 ])
        (nil)))
(debug_insn 536 535 538 60 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":429:5 -1
     (nil))
(insn 538 536 539 60 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 237 [ _127 ])
            (const_int 268435456 [0x10000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":429:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 237 [ _127 ])
        (nil)))
(jump_insn 539 538 540 60 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 547)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":429:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 547)
(note 540 539 541 61 [bb 61] NOTE_INSN_BASIC_BLOCK)
(debug_insn 541 540 543 61 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":432:7 -1
     (nil))
(insn 543 541 544 61 (set (reg:SI 239 [ _129 ])
        (mem/v:SI (plus:SI (reg/f:SI 376)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":432:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 544 543 546 61 (set (reg:SI 240 [ _130 ])
        (ior:SI (reg:SI 239 [ _129 ])
            (const_int 65536 [0x10000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":432:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 239 [ _129 ])
        (nil)))
(insn 546 544 547 61 (set (mem/v:SI (plus:SI (reg/f:SI 376)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])
        (reg:SI 240 [ _130 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":432:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 376)
        (expr_list:REG_DEAD (reg:SI 240 [ _130 ])
            (nil))))
(code_label 547 546 548 62 40 (nil) [1 uses])
(note 548 547 549 62 [bb 62] NOTE_INSN_BASIC_BLOCK)
(debug_insn 549 548 550 62 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":438:3 -1
     (nil))
(insn 550 549 551 62 (set (reg:SI 381)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 65536 [0x10000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":438:45 90 {*arm_andsi3_insn}
     (nil))
(insn 551 550 552 62 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 381)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":438:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 381)
        (nil)))
(jump_insn 552 551 556 62 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 556)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":438:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 556)
      ; pc falls through to BB 65
(code_label 556 552 557 63 42 (nil) [1 uses])
(note 557 556 558 63 [bb 63] NOTE_INSN_BASIC_BLOCK)
(debug_insn 558 557 559 63 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":441:5 -1
     (nil))
(debug_insn 559 558 560 63 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":444:5 -1
     (nil))
(insn 560 559 561 63 (set (reg/f:SI 382)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":444:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 561 560 562 63 (set (reg:SI 242 [ _132 ])
        (mem/v:SI (plus:SI (reg/f:SI 382)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":444:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 562 561 563 63 (set (reg:SI 244 [ _134 ])
        (mem:SI (plus:SI (reg/v/f:SI 262 [ PeriphClkInit ])
                (const_int 72 [0x48])) [1 PeriphClkInit_179(D)->Adc345ClockSelection+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":444:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 563 562 564 63 (set (reg:SI 383)
        (and:SI (reg:SI 242 [ _132 ])
            (const_int 1073741823 [0x3fffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":444:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 242 [ _132 ])
        (nil)))
(insn 564 563 566 63 (set (reg:SI 245 [ _135 ])
        (ior:SI (reg:SI 383)
            (reg:SI 244 [ _134 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":444:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 383)
        (nil)))
(insn 566 564 567 63 (set (mem/v:SI (plus:SI (reg/f:SI 382)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])
        (reg:SI 245 [ _135 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":444:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 245 [ _135 ])
        (nil)))
(debug_insn 567 566 569 63 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":446:5 -1
     (nil))
(insn 569 567 570 63 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 244 [ _134 ])
            (const_int 1073741824 [0x40000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":446:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 244 [ _134 ])
        (nil)))
(jump_insn 570 569 571 63 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 578)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":446:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 578)
(note 571 570 572 64 [bb 64] NOTE_INSN_BASIC_BLOCK)
(debug_insn 572 571 574 64 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":449:7 -1
     (nil))
(insn 574 572 575 64 (set (reg:SI 246 [ _136 ])
        (mem/v:SI (plus:SI (reg/f:SI 382)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":449:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 575 574 577 64 (set (reg:SI 247 [ _137 ])
        (ior:SI (reg:SI 246 [ _136 ])
            (const_int 65536 [0x10000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":449:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 246 [ _136 ])
        (nil)))
(insn 577 575 578 64 (set (mem/v:SI (plus:SI (reg/f:SI 382)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])
        (reg:SI 247 [ _137 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":449:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 382)
        (expr_list:REG_DEAD (reg:SI 247 [ _137 ])
            (nil))))
(code_label 578 577 579 65 43 (nil) [1 uses])
(note 579 578 580 65 [bb 65] NOTE_INSN_BASIC_BLOCK)
(debug_insn 580 579 581 65 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":457:3 -1
     (nil))
(insn 581 580 582 65 (set (reg:SI 387)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 262144 [0x40000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":457:45 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 582 581 583 65 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 387)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":457:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 387)
        (nil)))
(jump_insn 583 582 587 65 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 587)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":457:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 587)
      ; pc falls through to BB 70
(code_label 587 583 588 66 45 (nil) [1 uses])
(note 588 587 589 66 [bb 66] NOTE_INSN_BASIC_BLOCK)
(debug_insn 589 588 590 66 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":460:5 -1
     (nil))
(debug_insn 590 589 591 66 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":463:5 -1
     (nil))
(insn 591 590 592 66 (set (reg/f:SI 388)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":463:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 592 591 593 66 (set (reg:SI 249 [ _139 ])
        (mem/v:SI (plus:SI (reg/f:SI 388)
                (const_int 156 [0x9c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":463:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 593 592 594 66 (set (reg:SI 251 [ _141 ])
        (mem:SI (plus:SI (reg/v/f:SI 262 [ PeriphClkInit ])
                (const_int 76 [0x4c])) [1 PeriphClkInit_179(D)->QspiClockSelection+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":463:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 262 [ PeriphClkInit ])
        (nil)))
(insn 594 593 595 66 (set (reg:SI 389)
        (and:SI (reg:SI 249 [ _139 ])
            (const_int -3145729 [0xffffffffffcfffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":463:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 249 [ _139 ])
        (nil)))
(insn 595 594 597 66 (set (reg:SI 252 [ _142 ])
        (ior:SI (reg:SI 389)
            (reg:SI 251 [ _141 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":463:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 389)
        (nil)))
(insn 597 595 598 66 (set (mem/v:SI (plus:SI (reg/f:SI 388)
                (const_int 156 [0x9c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR2+0 S4 A32])
        (reg:SI 252 [ _142 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":463:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 252 [ _142 ])
        (nil)))
(debug_insn 598 597 600 66 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":465:5 -1
     (nil))
(insn 600 598 601 66 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 251 [ _141 ])
            (const_int 2097152 [0x200000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":465:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 251 [ _141 ])
        (nil)))
(jump_insn 601 600 602 66 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 649)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":465:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 649)
(note 602 601 603 67 [bb 67] NOTE_INSN_BASIC_BLOCK)
(debug_insn 603 602 605 67 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":468:7 -1
     (nil))
(insn 605 603 606 67 (set (reg:SI 253 [ _143 ])
        (mem/v:SI (plus:SI (reg/f:SI 388)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":468:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 606 605 608 67 (set (reg:SI 254 [ _144 ])
        (ior:SI (reg:SI 253 [ _143 ])
            (const_int 1048576 [0x100000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":468:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 253 [ _143 ])
        (nil)))
(insn 608 606 611 67 (set (mem/v:SI (plus:SI (reg/f:SI 388)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])
        (reg:SI 254 [ _144 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":468:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 388)
        (expr_list:REG_DEAD (reg:SI 254 [ _144 ])
            (nil))))
(debug_insn 611 608 616 67 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":474:3 -1
     (nil))
      ; pc falls through to BB 70
(note 616 611 617 68 [bb 68] NOTE_INSN_BASIC_BLOCK)
(debug_insn 617 616 618 68 (var_location:QI ret (const_int 0 [0])) -1
     (nil))
(debug_insn 618 617 619 68 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":163:5 -1
     (nil))
(debug_insn 619 618 620 68 (var_location:QI ret (const_int 0 [0])) -1
     (nil))
(debug_insn 620 619 621 68 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":166:7 -1
     (nil))
(insn 621 620 622 68 (set (reg/f:SI 394)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":166:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 622 621 623 68 (set (reg:SI 127 [ _15 ])
        (mem/v:SI (plus:SI (reg/f:SI 394)
                (const_int 144 [0x90])) [1 MEM[(struct RCC_TypeDef *)1073876992B].BDCR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":166:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 623 622 624 68 (set (reg/v:SI 260 [ prephitmp_309 ])
        (and:SI (reg:SI 127 [ _15 ])
            (const_int 768 [0x300]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":166:19 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 127 [ _15 ])
        (nil)))
(debug_insn 624 623 625 68 (var_location:SI tmpregister (reg/v:SI 260 [ prephitmp_309 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":166:19 -1
     (nil))
(debug_insn 625 624 627 68 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":168:7 -1
     (nil))
(insn 627 625 628 68 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 260 [ prephitmp_309 ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":168:9 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 628 627 629 68 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 626)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":168:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 626)
(note 629 628 630 69 [bb 69] NOTE_INSN_BASIC_BLOCK)
(insn 630 629 649 69 (set (reg/v:SI 260 [ prephitmp_309 ])
        (mem:SI (plus:SI (reg/v/f:SI 262 [ PeriphClkInit ])
                (const_int 80 [0x50])) [1 PeriphClkInit_179(D)->RTCClockSelection+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":199:9 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 17
(code_label 649 630 636 70 52 (nil) [1 uses])
(note 636 649 634 70 [bb 70] NOTE_INSN_BASIC_BLOCK)
(insn 634 636 635 70 (set (reg/i:SI 0 r0)
        (reg/v:SI 261 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":475:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 261 [ <retval> ])
        (nil)))
(insn 635 634 0 70 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":475:1 -1
     (nil))

;; Function HAL_RCCEx_GetPeriphCLKConfig (HAL_RCCEx_GetPeriphCLKConfig, funcdef_no=330, decl_uid=7428, cgraph_uid=334, symbol_order=333)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


HAL_RCCEx_GetPeriphCLKConfig

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r115={1d,1u} r117={1d,1u} r119={1d,1u} r121={1d,1u} r123={1d,1u} r125={1d,1u} r127={1d,1u} r129={1d,1u} r131={1d,1u} r133={1d,1u} r135={1d,1u} r137={1d,1u} r139={1d,1u} r141={1d,1u} r143={1d,1u} r145={1d,1u} r147={1d,1u} r149={1d,1u} r151={1d,1u} r153={1d,21u} r154={1d,1u} r155={1d,20u} r156={1d,1u} r158={1d,1u} r160={1d,1u} r162={1d,1u} r164={1d,1u} r166={1d,1u} r168={1d,1u} r170={1d,1u} r172={1d,1u} r174={1d,1u} r176={1d,1u} r178={1d,1u} r180={1d,1u} r182={1d,1u} r184={1d,1u} r186={1d,1u} r188={1d,1u} r190={1d,1u} r192={1d,1u} r194={1d,1u} 
;;    total ref usage 158{68d,90u,0e} in 85{85 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22
;;  reg->defs[] map:	0[0,0] 1[1,1] 2[2,2] 3[3,3] 7[4,4] 13[5,5] 14[6,6] 16[7,7] 17[8,8] 18[9,9] 19[10,10] 20[11,11] 21[12,12] 22[13,13] 23[14,14] 24[15,15] 25[16,16] 26[17,17] 27[18,18] 28[19,19] 29[20,20] 30[21,21] 31[22,22] 102[23,23] 103[24,24] 113[25,25] 115[26,26] 117[27,27] 119[28,28] 121[29,29] 123[30,30] 125[31,31] 127[32,32] 129[33,33] 131[34,34] 133[35,35] 135[36,36] 137[37,37] 139[38,38] 141[39,39] 143[40,40] 145[41,41] 147[42,42] 149[43,43] 151[44,44] 153[45,45] 154[46,46] 155[47,47] 156[48,48] 158[49,49] 160[50,50] 162[51,51] 164[52,52] 166[53,53] 168[54,54] 170[55,55] 172[56,56] 174[57,57] 176[58,58] 178[59,59] 180[60,60] 182[61,61] 184[62,62] 186[63,63] 188[64,64] 190[65,65] 192[66,66] 194[67,67] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(16){ }d8(17){ }d9(18){ }d10(19){ }d11(20){ }d12(21){ }d13(22){ }d14(23){ }d15(24){ }d16(25){ }d17(26){ }d18(27){ }d19(28){ }d20(29){ }d21(30){ }d22(31){ }d23(102){ }d24(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;; rd  kill	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d4(bb 0 insn -1) }u1(13){ d5(bb 0 insn -1) }u2(102){ d23(bb 0 insn -1) }u3(103){ d24(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 113 115 117 119 121 123 125 127 129 131 133 135 137 139 141 143 145 147 149 151 153 154 155 156 158 160 162 164 166 168 170 172 174 176 178 180 182 184 186 188 190 192 194
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 113 115 117 119 121 123 125 127 129 131 133 135 137 139 141 143 145 147 149 151 153 154 155 156 158 160 162 164 166 168 170 172 174 176 178 180 182 184 186 188 190 192 194
;; live  kill	
;; rd  in  	(5) 0[0],7[4],13[5],102[23],103[24]
;; rd  gen 	(43) 113[25],115[26],117[27],119[28],121[29],123[30],125[31],127[32],129[33],131[34],133[35],135[36],137[37],139[38],141[39],143[40],145[41],147[42],149[43],151[44],153[45],154[46],155[47],156[48],158[49],160[50],162[51],164[52],166[53],168[54],170[55],172[56],174[57],176[58],178[59],180[60],182[61],184[62],186[63],188[64],190[65],192[66],194[67]
;; rd  kill	(43) 113[25],115[26],117[27],119[28],121[29],123[30],125[31],127[32],129[33],131[34],133[35],135[36],137[37],139[38],141[39],143[40],145[41],147[42],149[43],151[44],153[45],154[46],155[47],156[48],158[49],160[50],162[51],164[52],166[53],168[54],170[55],172[56],174[57],176[58],178[59],180[60],182[61],184[62],186[63],188[64],190[65],192[66],194[67]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }
;;   reg 103 { d24(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u87(7){ d4(bb 0 insn -1) }u88(13){ d5(bb 0 insn -1) }u89(102){ d23(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[23],103[24]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 108 to worklist
  Adding insn 106 to worklist
  Adding insn 103 to worklist
  Adding insn 101 to worklist
  Adding insn 98 to worklist
  Adding insn 96 to worklist
  Adding insn 93 to worklist
  Adding insn 91 to worklist
  Adding insn 88 to worklist
  Adding insn 86 to worklist
  Adding insn 83 to worklist
  Adding insn 81 to worklist
  Adding insn 78 to worklist
  Adding insn 76 to worklist
  Adding insn 73 to worklist
  Adding insn 71 to worklist
  Adding insn 68 to worklist
  Adding insn 66 to worklist
  Adding insn 63 to worklist
  Adding insn 61 to worklist
  Adding insn 58 to worklist
  Adding insn 56 to worklist
  Adding insn 53 to worklist
  Adding insn 51 to worklist
  Adding insn 48 to worklist
  Adding insn 46 to worklist
  Adding insn 43 to worklist
  Adding insn 41 to worklist
  Adding insn 38 to worklist
  Adding insn 36 to worklist
  Adding insn 33 to worklist
  Adding insn 31 to worklist
  Adding insn 28 to worklist
  Adding insn 26 to worklist
  Adding insn 23 to worklist
  Adding insn 21 to worklist
  Adding insn 18 to worklist
  Adding insn 16 to worklist
  Adding insn 13 to worklist
  Adding insn 11 to worklist
  Adding insn 8 to worklist
Finished finding needed instructions:
Processing use of (reg 153 [ PeriphClkInit ]) in insn 8:
  Adding insn 2 to worklist
Processing use of (reg 154) in insn 8:
  Adding insn 7 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 155) in insn 11:
  Adding insn 10 to worklist
Processing use of (reg 153 [ PeriphClkInit ]) in insn 13:
Processing use of (reg 156) in insn 13:
  Adding insn 12 to worklist
Processing use of (reg 113 [ _1 ]) in insn 12:
Processing use of (reg 155) in insn 16:
Processing use of (reg 153 [ PeriphClkInit ]) in insn 18:
Processing use of (reg 158) in insn 18:
  Adding insn 17 to worklist
Processing use of (reg 115 [ _3 ]) in insn 17:
Processing use of (reg 155) in insn 21:
Processing use of (reg 153 [ PeriphClkInit ]) in insn 23:
Processing use of (reg 160) in insn 23:
  Adding insn 22 to worklist
Processing use of (reg 117 [ _5 ]) in insn 22:
Processing use of (reg 155) in insn 26:
Processing use of (reg 153 [ PeriphClkInit ]) in insn 28:
Processing use of (reg 162) in insn 28:
  Adding insn 27 to worklist
Processing use of (reg 119 [ _7 ]) in insn 27:
Processing use of (reg 155) in insn 31:
Processing use of (reg 153 [ PeriphClkInit ]) in insn 33:
Processing use of (reg 164) in insn 33:
  Adding insn 32 to worklist
Processing use of (reg 121 [ _9 ]) in insn 32:
Processing use of (reg 155) in insn 36:
Processing use of (reg 153 [ PeriphClkInit ]) in insn 38:
Processing use of (reg 166) in insn 38:
  Adding insn 37 to worklist
Processing use of (reg 123 [ _11 ]) in insn 37:
Processing use of (reg 155) in insn 41:
Processing use of (reg 153 [ PeriphClkInit ]) in insn 43:
Processing use of (reg 168) in insn 43:
  Adding insn 42 to worklist
Processing use of (reg 125 [ _13 ]) in insn 42:
Processing use of (reg 155) in insn 46:
Processing use of (reg 153 [ PeriphClkInit ]) in insn 48:
Processing use of (reg 170) in insn 48:
  Adding insn 47 to worklist
Processing use of (reg 127 [ _15 ]) in insn 47:
Processing use of (reg 155) in insn 51:
Processing use of (reg 153 [ PeriphClkInit ]) in insn 53:
Processing use of (reg 172) in insn 53:
  Adding insn 52 to worklist
Processing use of (reg 129 [ _17 ]) in insn 52:
Processing use of (reg 155) in insn 56:
Processing use of (reg 153 [ PeriphClkInit ]) in insn 58:
Processing use of (reg 174) in insn 58:
  Adding insn 57 to worklist
Processing use of (reg 131 [ _19 ]) in insn 57:
Processing use of (reg 155) in insn 61:
Processing use of (reg 153 [ PeriphClkInit ]) in insn 63:
Processing use of (reg 176) in insn 63:
  Adding insn 62 to worklist
Processing use of (reg 133 [ _21 ]) in insn 62:
Processing use of (reg 155) in insn 66:
Processing use of (reg 153 [ PeriphClkInit ]) in insn 68:
Processing use of (reg 178) in insn 68:
  Adding insn 67 to worklist
Processing use of (reg 135 [ _23 ]) in insn 67:
Processing use of (reg 155) in insn 71:
Processing use of (reg 153 [ PeriphClkInit ]) in insn 73:
Processing use of (reg 180) in insn 73:
  Adding insn 72 to worklist
Processing use of (reg 137 [ _25 ]) in insn 72:
Processing use of (reg 155) in insn 76:
Processing use of (reg 153 [ PeriphClkInit ]) in insn 78:
Processing use of (reg 182) in insn 78:
  Adding insn 77 to worklist
Processing use of (reg 139 [ _27 ]) in insn 77:
Processing use of (reg 155) in insn 81:
Processing use of (reg 153 [ PeriphClkInit ]) in insn 83:
Processing use of (reg 184) in insn 83:
  Adding insn 82 to worklist
Processing use of (reg 141 [ _29 ]) in insn 82:
Processing use of (reg 155) in insn 86:
Processing use of (reg 153 [ PeriphClkInit ]) in insn 88:
Processing use of (reg 186) in insn 88:
  Adding insn 87 to worklist
Processing use of (reg 143 [ _31 ]) in insn 87:
Processing use of (reg 155) in insn 91:
Processing use of (reg 153 [ PeriphClkInit ]) in insn 93:
Processing use of (reg 188) in insn 93:
  Adding insn 92 to worklist
Processing use of (reg 145 [ _33 ]) in insn 92:
Processing use of (reg 155) in insn 96:
Processing use of (reg 153 [ PeriphClkInit ]) in insn 98:
Processing use of (reg 190) in insn 98:
  Adding insn 97 to worklist
Processing use of (reg 147 [ _35 ]) in insn 97:
Processing use of (reg 155) in insn 101:
Processing use of (reg 153 [ PeriphClkInit ]) in insn 103:
Processing use of (reg 192) in insn 103:
  Adding insn 102 to worklist
Processing use of (reg 149 [ _37 ]) in insn 102:
Processing use of (reg 155) in insn 106:
Processing use of (reg 153 [ PeriphClkInit ]) in insn 108:
Processing use of (reg 194) in insn 108:
  Adding insn 107 to worklist
Processing use of (reg 151 [ _39 ]) in insn 107:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_RCCEx_GetPeriphCLKConfig

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r115={1d,1u} r117={1d,1u} r119={1d,1u} r121={1d,1u} r123={1d,1u} r125={1d,1u} r127={1d,1u} r129={1d,1u} r131={1d,1u} r133={1d,1u} r135={1d,1u} r137={1d,1u} r139={1d,1u} r141={1d,1u} r143={1d,1u} r145={1d,1u} r147={1d,1u} r149={1d,1u} r151={1d,1u} r153={1d,21u} r154={1d,1u} r155={1d,20u} r156={1d,1u} r158={1d,1u} r160={1d,1u} r162={1d,1u} r164={1d,1u} r166={1d,1u} r168={1d,1u} r170={1d,1u} r172={1d,1u} r174={1d,1u} r176={1d,1u} r178={1d,1u} r180={1d,1u} r182={1d,1u} r184={1d,1u} r186={1d,1u} r188={1d,1u} r190={1d,1u} r192={1d,1u} r194={1d,1u} 
;;    total ref usage 158{68d,90u,0e} in 85{85 regular + 0 call} insns.
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 153 [ PeriphClkInit ])
        (reg:SI 0 r0 [ PeriphClkInit ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":486:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ PeriphClkInit ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":491:3 -1
     (nil))
(insn 7 6 8 2 (set (reg:SI 154)
        (const_int 1048575 [0xfffff])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":491:39 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 9 2 (set (mem:SI (reg/v/f:SI 153 [ PeriphClkInit ]) [1 PeriphClkInit_42(D)->PeriphClockSelection+0 S4 A32])
        (reg:SI 154)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":491:39 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 154)
        (nil)))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":548:3 -1
     (nil))
(insn 10 9 11 2 (set (reg/f:SI 155)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":548:42 728 {*thumb2_movsi_vfp}
     (nil))
(insn 11 10 12 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 155)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":548:42 728 {*thumb2_movsi_vfp}
     (nil))
(insn 12 11 13 2 (set (reg:SI 156)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":548:42 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 13 12 14 2 (set (mem:SI (plus:SI (reg/v/f:SI 153 [ PeriphClkInit ])
                (const_int 4 [0x4])) [1 PeriphClkInit_42(D)->Usart1ClockSelection+0 S4 A32])
        (reg:SI 156)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":548:40 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 156)
        (nil)))
(debug_insn 14 13 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":550:3 -1
     (nil))
(insn 16 14 17 2 (set (reg:SI 115 [ _3 ])
        (mem/v:SI (plus:SI (reg/f:SI 155)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":550:42 728 {*thumb2_movsi_vfp}
     (nil))
(insn 17 16 18 2 (set (reg:SI 158)
        (and:SI (reg:SI 115 [ _3 ])
            (const_int 12 [0xc]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":550:42 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(insn 18 17 19 2 (set (mem:SI (plus:SI (reg/v/f:SI 153 [ PeriphClkInit ])
                (const_int 8 [0x8])) [1 PeriphClkInit_42(D)->Usart2ClockSelection+0 S4 A32])
        (reg:SI 158)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":550:40 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 158)
        (nil)))
(debug_insn 19 18 21 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":552:3 -1
     (nil))
(insn 21 19 22 2 (set (reg:SI 117 [ _5 ])
        (mem/v:SI (plus:SI (reg/f:SI 155)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":552:42 728 {*thumb2_movsi_vfp}
     (nil))
(insn 22 21 23 2 (set (reg:SI 160)
        (and:SI (reg:SI 117 [ _5 ])
            (const_int 48 [0x30]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":552:42 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
        (nil)))
(insn 23 22 24 2 (set (mem:SI (plus:SI (reg/v/f:SI 153 [ PeriphClkInit ])
                (const_int 12 [0xc])) [1 PeriphClkInit_42(D)->Usart3ClockSelection+0 S4 A32])
        (reg:SI 160)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":552:40 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 160)
        (nil)))
(debug_insn 24 23 26 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":556:3 -1
     (nil))
(insn 26 24 27 2 (set (reg:SI 119 [ _7 ])
        (mem/v:SI (plus:SI (reg/f:SI 155)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":556:42 728 {*thumb2_movsi_vfp}
     (nil))
(insn 27 26 28 2 (set (reg:SI 162)
        (and:SI (reg:SI 119 [ _7 ])
            (const_int 192 [0xc0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":556:42 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
        (nil)))
(insn 28 27 29 2 (set (mem:SI (plus:SI (reg/v/f:SI 153 [ PeriphClkInit ])
                (const_int 16 [0x10])) [1 PeriphClkInit_42(D)->Uart4ClockSelection+0 S4 A32])
        (reg:SI 162)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":556:40 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 162)
        (nil)))
(debug_insn 29 28 31 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":561:3 -1
     (nil))
(insn 31 29 32 2 (set (reg:SI 121 [ _9 ])
        (mem/v:SI (plus:SI (reg/f:SI 155)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":561:42 728 {*thumb2_movsi_vfp}
     (nil))
(insn 32 31 33 2 (set (reg:SI 164)
        (and:SI (reg:SI 121 [ _9 ])
            (const_int 768 [0x300]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":561:42 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 121 [ _9 ])
        (nil)))
(insn 33 32 34 2 (set (mem:SI (plus:SI (reg/v/f:SI 153 [ PeriphClkInit ])
                (const_int 20 [0x14])) [1 PeriphClkInit_42(D)->Uart5ClockSelection+0 S4 A32])
        (reg:SI 164)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":561:40 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 164)
        (nil)))
(debug_insn 34 33 36 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":565:3 -1
     (nil))
(insn 36 34 37 2 (set (reg:SI 123 [ _11 ])
        (mem/v:SI (plus:SI (reg/f:SI 155)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":565:42 728 {*thumb2_movsi_vfp}
     (nil))
(insn 37 36 38 2 (set (reg:SI 166)
        (and:SI (reg:SI 123 [ _11 ])
            (const_int 3072 [0xc00]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":565:42 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 123 [ _11 ])
        (nil)))
(insn 38 37 39 2 (set (mem:SI (plus:SI (reg/v/f:SI 153 [ PeriphClkInit ])
                (const_int 24 [0x18])) [1 PeriphClkInit_42(D)->Lpuart1ClockSelection+0 S4 A32])
        (reg:SI 166)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":565:40 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 166)
        (nil)))
(debug_insn 39 38 41 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":568:3 -1
     (nil))
(insn 41 39 42 2 (set (reg:SI 125 [ _13 ])
        (mem/v:SI (plus:SI (reg/f:SI 155)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":568:42 728 {*thumb2_movsi_vfp}
     (nil))
(insn 42 41 43 2 (set (reg:SI 168)
        (and:SI (reg:SI 125 [ _13 ])
            (const_int 12288 [0x3000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":568:42 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 125 [ _13 ])
        (nil)))
(insn 43 42 44 2 (set (mem:SI (plus:SI (reg/v/f:SI 153 [ PeriphClkInit ])
                (const_int 28 [0x1c])) [1 PeriphClkInit_42(D)->I2c1ClockSelection+0 S4 A32])
        (reg:SI 168)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":568:40 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 168)
        (nil)))
(debug_insn 44 43 46 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":571:3 -1
     (nil))
(insn 46 44 47 2 (set (reg:SI 127 [ _15 ])
        (mem/v:SI (plus:SI (reg/f:SI 155)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":571:42 728 {*thumb2_movsi_vfp}
     (nil))
(insn 47 46 48 2 (set (reg:SI 170)
        (and:SI (reg:SI 127 [ _15 ])
            (const_int 49152 [0xc000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":571:42 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 127 [ _15 ])
        (nil)))
(insn 48 47 49 2 (set (mem:SI (plus:SI (reg/v/f:SI 153 [ PeriphClkInit ])
                (const_int 32 [0x20])) [1 PeriphClkInit_42(D)->I2c2ClockSelection+0 S4 A32])
        (reg:SI 170)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":571:40 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 170)
        (nil)))
(debug_insn 49 48 51 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":574:3 -1
     (nil))
(insn 51 49 52 2 (set (reg:SI 129 [ _17 ])
        (mem/v:SI (plus:SI (reg/f:SI 155)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":574:42 728 {*thumb2_movsi_vfp}
     (nil))
(insn 52 51 53 2 (set (reg:SI 172)
        (and:SI (reg:SI 129 [ _17 ])
            (const_int 196608 [0x30000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":574:42 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 129 [ _17 ])
        (nil)))
(insn 53 52 54 2 (set (mem:SI (plus:SI (reg/v/f:SI 153 [ PeriphClkInit ])
                (const_int 36 [0x24])) [1 PeriphClkInit_42(D)->I2c3ClockSelection+0 S4 A32])
        (reg:SI 172)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":574:40 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 172)
        (nil)))
(debug_insn 54 53 56 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":578:3 -1
     (nil))
(insn 56 54 57 2 (set (reg:SI 131 [ _19 ])
        (mem/v:SI (plus:SI (reg/f:SI 155)
                (const_int 156 [0x9c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":578:42 728 {*thumb2_movsi_vfp}
     (nil))
(insn 57 56 58 2 (set (reg:SI 174)
        (and:SI (reg:SI 131 [ _19 ])
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":578:42 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 131 [ _19 ])
        (nil)))
(insn 58 57 59 2 (set (mem:SI (plus:SI (reg/v/f:SI 153 [ PeriphClkInit ])
                (const_int 40 [0x28])) [1 PeriphClkInit_42(D)->I2c4ClockSelection+0 S4 A32])
        (reg:SI 174)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":578:40 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 174)
        (nil)))
(debug_insn 59 58 61 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":582:3 -1
     (nil))
(insn 61 59 62 2 (set (reg:SI 133 [ _21 ])
        (mem/v:SI (plus:SI (reg/f:SI 155)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":582:42 728 {*thumb2_movsi_vfp}
     (nil))
(insn 62 61 63 2 (set (reg:SI 176)
        (and:SI (reg:SI 133 [ _21 ])
            (const_int 786432 [0xc0000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":582:42 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 133 [ _21 ])
        (nil)))
(insn 63 62 64 2 (set (mem:SI (plus:SI (reg/v/f:SI 153 [ PeriphClkInit ])
                (const_int 44 [0x2c])) [1 PeriphClkInit_42(D)->Lptim1ClockSelection+0 S4 A32])
        (reg:SI 176)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":582:40 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 176)
        (nil)))
(debug_insn 64 63 66 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":585:3 -1
     (nil))
(insn 66 64 67 2 (set (reg:SI 135 [ _23 ])
        (mem/v:SI (plus:SI (reg/f:SI 155)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":585:42 728 {*thumb2_movsi_vfp}
     (nil))
(insn 67 66 68 2 (set (reg:SI 178)
        (and:SI (reg:SI 135 [ _23 ])
            (const_int 3145728 [0x300000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":585:42 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 135 [ _23 ])
        (nil)))
(insn 68 67 69 2 (set (mem:SI (plus:SI (reg/v/f:SI 153 [ PeriphClkInit ])
                (const_int 48 [0x30])) [1 PeriphClkInit_42(D)->Sai1ClockSelection+0 S4 A32])
        (reg:SI 178)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":585:40 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 178)
        (nil)))
(debug_insn 69 68 71 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":588:3 -1
     (nil))
(insn 71 69 72 2 (set (reg:SI 137 [ _25 ])
        (mem/v:SI (plus:SI (reg/f:SI 155)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":588:41 728 {*thumb2_movsi_vfp}
     (nil))
(insn 72 71 73 2 (set (reg:SI 180)
        (and:SI (reg:SI 137 [ _25 ])
            (const_int 12582912 [0xc00000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":588:41 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 137 [ _25 ])
        (nil)))
(insn 73 72 74 2 (set (mem:SI (plus:SI (reg/v/f:SI 153 [ PeriphClkInit ])
                (const_int 52 [0x34])) [1 PeriphClkInit_42(D)->I2sClockSelection+0 S4 A32])
        (reg:SI 180)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":588:39 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 180)
        (nil)))
(debug_insn 74 73 76 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":592:3 -1
     (nil))
(insn 76 74 77 2 (set (reg:SI 139 [ _27 ])
        (mem/v:SI (plus:SI (reg/f:SI 155)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":592:43 728 {*thumb2_movsi_vfp}
     (nil))
(insn 77 76 78 2 (set (reg:SI 182)
        (and:SI (reg:SI 139 [ _27 ])
            (const_int 50331648 [0x3000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":592:43 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 139 [ _27 ])
        (nil)))
(insn 78 77 79 2 (set (mem:SI (plus:SI (reg/v/f:SI 153 [ PeriphClkInit ])
                (const_int 56 [0x38])) [1 PeriphClkInit_42(D)->FdcanClockSelection+0 S4 A32])
        (reg:SI 182)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":592:41 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 182)
        (nil)))
(debug_insn 79 78 81 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":597:3 -1
     (nil))
(insn 81 79 82 2 (set (reg:SI 141 [ _29 ])
        (mem/v:SI (plus:SI (reg/f:SI 155)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":597:40 728 {*thumb2_movsi_vfp}
     (nil))
(insn 82 81 83 2 (set (reg:SI 184)
        (and:SI (reg:SI 141 [ _29 ])
            (const_int 201326592 [0xc000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":597:40 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 141 [ _29 ])
        (nil)))
(insn 83 82 84 2 (set (mem:SI (plus:SI (reg/v/f:SI 153 [ PeriphClkInit ])
                (const_int 60 [0x3c])) [1 PeriphClkInit_42(D)->UsbClockSelection+0 S4 A32])
        (reg:SI 184)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":597:38 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 184)
        (nil)))
(debug_insn 84 83 86 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":601:3 -1
     (nil))
(insn 86 84 87 2 (set (reg:SI 143 [ _31 ])
        (mem/v:SI (plus:SI (reg/f:SI 155)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":601:40 728 {*thumb2_movsi_vfp}
     (nil))
(insn 87 86 88 2 (set (reg:SI 186)
        (and:SI (reg:SI 143 [ _31 ])
            (const_int 201326592 [0xc000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":601:40 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 143 [ _31 ])
        (nil)))
(insn 88 87 89 2 (set (mem:SI (plus:SI (reg/v/f:SI 153 [ PeriphClkInit ])
                (const_int 64 [0x40])) [1 PeriphClkInit_42(D)->RngClockSelection+0 S4 A32])
        (reg:SI 186)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":601:38 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 186)
        (nil)))
(debug_insn 89 88 91 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":604:3 -1
     (nil))
(insn 91 89 92 2 (set (reg:SI 145 [ _33 ])
        (mem/v:SI (plus:SI (reg/f:SI 155)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":604:44 728 {*thumb2_movsi_vfp}
     (nil))
(insn 92 91 93 2 (set (reg:SI 188)
        (and:SI (reg:SI 145 [ _33 ])
            (const_int 805306368 [0x30000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":604:44 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 145 [ _33 ])
        (nil)))
(insn 93 92 94 2 (set (mem:SI (plus:SI (reg/v/f:SI 153 [ PeriphClkInit ])
                (const_int 68 [0x44])) [1 PeriphClkInit_42(D)->Adc12ClockSelection+0 S4 A32])
        (reg:SI 188)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":604:42 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 188)
        (nil)))
(debug_insn 94 93 96 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":608:3 -1
     (nil))
(insn 96 94 97 2 (set (reg:SI 147 [ _35 ])
        (mem/v:SI (plus:SI (reg/f:SI 155)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":608:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 97 96 98 2 (set (reg:SI 190)
        (and:SI (reg:SI 147 [ _35 ])
            (const_int -1073741824 [0xffffffffc0000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":608:45 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 147 [ _35 ])
        (nil)))
(insn 98 97 99 2 (set (mem:SI (plus:SI (reg/v/f:SI 153 [ PeriphClkInit ])
                (const_int 72 [0x48])) [1 PeriphClkInit_42(D)->Adc345ClockSelection+0 S4 A32])
        (reg:SI 190)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":608:43 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 190)
        (nil)))
(debug_insn 99 98 101 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":613:3 -1
     (nil))
(insn 101 99 102 2 (set (reg:SI 149 [ _37 ])
        (mem/v:SI (plus:SI (reg/f:SI 155)
                (const_int 156 [0x9c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":613:39 728 {*thumb2_movsi_vfp}
     (nil))
(insn 102 101 103 2 (set (reg:SI 192)
        (and:SI (reg:SI 149 [ _37 ])
            (const_int 3145728 [0x300000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":613:39 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 149 [ _37 ])
        (nil)))
(insn 103 102 104 2 (set (mem:SI (plus:SI (reg/v/f:SI 153 [ PeriphClkInit ])
                (const_int 76 [0x4c])) [1 PeriphClkInit_42(D)->QspiClockSelection+0 S4 A32])
        (reg:SI 192)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":613:37 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 192)
        (nil)))
(debug_insn 104 103 106 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":617:3 -1
     (nil))
(insn 106 104 107 2 (set (reg:SI 151 [ _39 ])
        (mem/v:SI (plus:SI (reg/f:SI 155)
                (const_int 144 [0x90])) [1 MEM[(struct RCC_TypeDef *)1073876992B].BDCR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":617:42 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 155)
        (nil)))
(insn 107 106 108 2 (set (reg:SI 194)
        (and:SI (reg:SI 151 [ _39 ])
            (const_int 768 [0x300]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":617:42 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 151 [ _39 ])
        (nil)))
(insn 108 107 0 2 (set (mem:SI (plus:SI (reg/v/f:SI 153 [ PeriphClkInit ])
                (const_int 80 [0x50])) [1 PeriphClkInit_42(D)->RTCClockSelection+0 S4 A32])
        (reg:SI 194)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":617:40 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 194)
        (expr_list:REG_DEAD (reg/v/f:SI 153 [ PeriphClkInit ])
            (nil))))

;; Function HAL_RCCEx_GetPeriphCLKFreq (HAL_RCCEx_GetPeriphCLKFreq, funcdef_no=331, decl_uid=7430, cgraph_uid=335, symbol_order=334)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 165 n_edges 274 count 165 (    1)


HAL_RCCEx_GetPeriphCLKFreq

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 100 [cc]
;;  ref usage 	r0={5d,3u} r1={4d} r2={4d} r3={4d} r7={1d,164u} r12={6d} r13={1d,167u} r14={4d} r15={3d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={124d,124u} r101={3d} r102={1d,164u} r103={1d,163u} r104={3d} r105={3d} r106={3d} r113={1d,1u} r114={1d,1u} r116={1d,1u} r118={1d,1u} r119={1d,1u} r121={1d,1u} r122={5d,6u} r123={1d,1u} r125={1d,1u} r126={1d,1u} r130={1d,1u} r131={1d,1u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r165={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r170={1d,2u} r173={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u} r181={1d,2u} r184={1d,1u} r189={1d,1u} r190={1d,1u} r191={1d,1u} r192={1d,2u} r195={1d,1u} r200={1d,1u} r201={1d,2u} r204={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,2u} r214={1d,1u} r219={1d,1u} r220={1d,1u} r221={1d,1u} r222={1d,1u} r224={1d,1u} r225={2d,4u} r226={1d,1u} r229={1d,1u} r230={1d,1u} r231={1d,1u} r233={1d,1u} r234={2d,4u} r235={1d,1u} r238={1d,1u} r239={1d,2u} r242={1d,1u} r247={1d,9u} r248={1d,4u} r250={1d,4u} r251={1d,3u} r252={1d,2u} r253={1d,3u} r254={1d,2u} r255={1d,3u} r257={1d,3u} r259={1d,4u} r261={1d,5u} r263={1d,5u} r265={1d,5u} r266={1d,4u} r267={1d,4u} r268={1d,4u} r269={1d,5u} r270={1d,5u} r271={1d,5u} r272={1d,5u} r273={1d,5u} r274={1d,5u} r275={1d,4u} r276={70d,30u} r277={1d,18u} r278={1d,2u} r280={1d,1u} r281={1d,1u} r282={1d,1u} r283={1d,1u} r284={1d,4u} r285={1d,1u} r288={1d,1u} r290={1d,35u} r291={1d,1u} r292={1d,1u} r293={1d,1u} r294={1d,2u} r295={1d,2u} r297={1d,1u} r298={1d,1u} r299={1d,2u} r301={1d,1u} r302={1d,1u} r303={1d,2u} r305={1d,1u} r306={1d,1u} r307={1d,2u} r309={1d,1u} r310={1d,1u} r311={1d,2u} r313={1d,1u} r314={1d,1u} r315={1d,2u} r317={1d,1u} r318={1d,1u} r329={1d,1u} r330={1d,1u} r331={1d,1u} r332={1d,1u} r335={1d,2u} r337={1d,1u} r338={1d,1u} r339={1d,1u} r340={1d,1u} r341={1d,1u} r342={1d,1u} r343={1d,1u} r344={1d,1u} r346={1d,3u} r349={1d,1u} r350={1d,1u} r351={1d,1u} r352={1d,1u} r353={1d,1u} r354={1d,1u} r355={1d,1u} r356={1d,1u} r361={1d,1u} r362={1d,1u} r363={1d,1u} r364={1d,1u} r365={1d,1u} r366={1d,1u} r367={1d,1u} r371={1d,1u} r372={1d,1u} r373={1d,1u} r374={1d,1u} r375={1d,1u} r376={1d,1u} r377={1d,1u} r382={1d,1u} r383={1d,1u} r384={1d,1u} r385={1d,1u} r386={1d,1u} r387={1d,1u} r388={1d,1u} r393={1d,1u} r395={1d,1u} r396={1d,1u} r397={1d,1u} r400={1d,3u} r401={1d,1u} r404={1d,1u} r405={1d,1u} r409={1d,1u} r410={1d,1u} r411={1d,1u} r412={1d,1u} r413={1d,1u} r414={1d,1u} r415={1d,1u} r418={1d,1u} r419={1d,1u} r420={1d,1u} r422={1d,1u} r424={1d,1u} r426={1d,1u} r428={1d,1u} r430={1d,1u} r432={1d,1u} r434={1d,1u} r436={1d,1u} 
;;    total ref usage 1842{667d,1175u,0e} in 678{675 regular + 3 call} insns.
;; Reaching defs:
;;  sparse invalidated 	100
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 18, 19, 20, 21, 22, 23, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 376, 377, 378, 381, 382, 383, 384, 385, 386, 387, 388, 389
;;  reg->defs[] map:	0[0,4] 1[5,8] 2[9,12] 3[13,16] 7[17,17] 12[18,23] 13[24,24] 14[25,28] 15[29,31] 16[32,35] 17[36,39] 18[40,43] 19[44,47] 20[48,51] 21[52,55] 22[56,59] 23[60,63] 24[64,67] 25[68,71] 26[72,75] 27[76,79] 28[80,83] 29[84,87] 30[88,91] 31[92,95] 48[96,98] 49[99,101] 50[102,104] 51[105,107] 52[108,110] 53[111,113] 54[114,116] 55[117,119] 56[120,122] 57[123,125] 58[126,128] 59[129,131] 60[132,134] 61[135,137] 62[138,140] 63[141,143] 64[144,146] 65[147,149] 66[150,152] 67[153,155] 68[156,158] 69[159,161] 70[162,164] 71[165,167] 72[168,170] 73[171,173] 74[174,176] 75[177,179] 76[180,182] 77[183,185] 78[186,188] 79[189,191] 80[192,194] 81[195,197] 82[198,200] 83[201,203] 84[204,206] 85[207,209] 86[210,212] 87[213,215] 88[216,218] 89[219,221] 90[222,224] 91[225,227] 92[228,230] 93[231,233] 94[234,236] 95[237,239] 96[240,242] 97[243,245] 98[246,248] 99[249,251] 100[252,375] 101[376,378] 102[379,379] 103[380,380] 104[381,383] 105[384,386] 106[387,389] 113[390,390] 114[391,391] 116[392,392] 118[393,393] 119[394,394] 121[395,395] 122[396,400] 123[401,401] 125[402,402] 126[403,403] 130[404,404] 131[405,405] 133[406,406] 134[407,407] 135[408,408] 137[409,409] 138[410,410] 139[411,411] 141[412,412] 142[413,413] 143[414,414] 145[415,415] 146[416,416] 147[417,417] 149[418,418] 150[419,419] 151[420,420] 153[421,421] 154[422,422] 155[423,423] 156[424,424] 157[425,425] 158[426,426] 159[427,427] 160[428,428] 161[429,429] 162[430,430] 163[431,431] 165[432,432] 167[433,433] 168[434,434] 169[435,435] 170[436,436] 173[437,437] 178[438,438] 179[439,439] 180[440,440] 181[441,441] 184[442,442] 189[443,443] 190[444,444] 191[445,445] 192[446,446] 195[447,447] 200[448,448] 201[449,449] 204[450,450] 209[451,451] 210[452,452] 211[453,453] 214[454,454] 219[455,455] 220[456,456] 221[457,457] 222[458,458] 224[459,459] 225[460,461] 226[462,462] 229[463,463] 230[464,464] 231[465,465] 233[466,466] 234[467,468] 235[469,469] 238[470,470] 239[471,471] 242[472,472] 247[473,473] 248[474,474] 250[475,475] 251[476,476] 252[477,477] 253[478,478] 254[479,479] 255[480,480] 257[481,481] 259[482,482] 261[483,483] 263[484,484] 265[485,485] 266[486,486] 267[487,487] 268[488,488] 269[489,489] 270[490,490] 271[491,491] 272[492,492] 273[493,493] 274[494,494] 275[495,495] 276[496,565] 277[566,566] 278[567,567] 280[568,568] 281[569,569] 282[570,570] 283[571,571] 284[572,572] 285[573,573] 288[574,574] 290[575,575] 291[576,576] 292[577,577] 293[578,578] 294[579,579] 295[580,580] 297[581,581] 298[582,582] 299[583,583] 301[584,584] 302[585,585] 303[586,586] 305[587,587] 306[588,588] 307[589,589] 309[590,590] 310[591,591] 311[592,592] 313[593,593] 314[594,594] 315[595,595] 317[596,596] 318[597,597] 329[598,598] 330[599,599] 331[600,600] 332[601,601] 335[602,602] 337[603,603] 338[604,604] 339[605,605] 340[606,606] 341[607,607] 342[608,608] 343[609,609] 344[610,610] 346[611,611] 349[612,612] 350[613,613] 351[614,614] 352[615,615] 353[616,616] 354[617,617] 355[618,618] 356[619,619] 361[620,620] 362[621,621] 363[622,622] 364[623,623] 365[624,624] 366[625,625] 367[626,626] 371[627,627] 372[628,628] 373[629,629] 374[630,630] 375[631,631] 376[632,632] 377[633,633] 382[634,634] 383[635,635] 384[636,636] 385[637,637] 386[638,638] 387[639,639] 388[640,640] 393[641,641] 395[642,642] 396[643,643] 397[644,644] 400[645,645] 401[646,646] 404[647,647] 405[648,648] 409[649,649] 410[650,650] 411[651,651] 412[652,652] 413[653,653] 414[654,654] 415[655,655] 418[656,656] 419[657,657] 420[658,658] 422[659,659] 424[660,660] 426[661,661] 428[662,662] 430[663,663] 432[664,664] 434[665,665] 436[666,666] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d4(0){ }d8(1){ }d12(2){ }d16(3){ }d17(7){ }d24(13){ }d28(14){ }d35(16){ }d39(17){ }d43(18){ }d47(19){ }d51(20){ }d55(21){ }d59(22){ }d63(23){ }d67(24){ }d71(25){ }d75(26){ }d79(27){ }d83(28){ }d87(29){ }d91(30){ }d95(31){ }d379(102){ }d380(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[4],1[8],2[12],3[16],7[17],13[24],14[28],16[35],17[39],18[43],19[47],20[51],21[55],22[59],23[63],24[67],25[71],26[75],27[79],28[83],29[87],30[91],31[95],102[379],103[380]
;; rd  kill	(89) 0[0,1,2,3,4],1[5,6,7,8],2[9,10,11,12],3[13,14,15,16],7[17],13[24],14[25,26,27,28],16[32,33,34,35],17[36,37,38,39],18[40,41,42,43],19[44,45,46,47],20[48,49,50,51],21[52,53,54,55],22[56,57,58,59],23[60,61,62,63],24[64,65,66,67],25[68,69,70,71],26[72,73,74,75],27[76,77,78,79],28[80,81,82,83],29[84,85,86,87],30[88,89,90,91],31[92,93,94,95],102[379],103[380]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[4],7[17],13[24],102[379],103[380]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 9 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d17(bb 0 insn -1) }u1(13){ d24(bb 0 insn -1) }u2(102){ d379(bb 0 insn -1) }u3(103){ d380(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 277
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 277
;; live  kill	
;; rd  in  	(5) 0[4],7[17],13[24],102[379],103[380]
;; rd  gen 	(2) 100[375],277[566]
;; rd  kill	(1) 277[566]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277
;; rd  out 	(5) 7[17],13[24],102[379],103[380],277[566]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 2 )->[3]->( 4 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u7(7){ d17(bb 0 insn -1) }u8(13){ d24(bb 0 insn -1) }u9(102){ d379(bb 0 insn -1) }u10(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 114 275 278 280
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 113 114 275 278 280
;; live  kill	
;; rd  in  	(5) 7[17],13[24],102[379],103[380],277[566]
;; rd  gen 	(6) 100[374],113[390],114[391],275[495],278[567],280[568]
;; rd  kill	(5) 113[390],114[391],275[495],278[567],280[568]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 275
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 275
;; rd  out 	(5) 7[17],13[24],102[379],103[380],275[495]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 3 )->[4]->( 147 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(7){ d17(bb 0 insn -1) }u19(13){ d24(bb 0 insn -1) }u20(102){ d379(bb 0 insn -1) }u21(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 275
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 275
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 275
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(5) 7[17],13[24],102[379],103[380],275[495]
;; rd  gen 	(1) 100[373]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 275
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 275
;; rd  out 	(5) 7[17],13[24],102[379],103[380],275[495]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 3 4 )->[5]->( 6 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u24(7){ d17(bb 0 insn -1) }u25(13){ d24(bb 0 insn -1) }u26(102){ d379(bb 0 insn -1) }u27(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 275
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 116 281 282
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 275
;; live  gen 	 100 [cc] 116 281 282
;; live  kill	
;; rd  in  	(5) 7[17],13[24],102[379],103[380],275[495]
;; rd  gen 	(4) 100[372],116[392],281[569],282[570]
;; rd  kill	(3) 116[392],281[569],282[570]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 275
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 275
;; rd  out 	(5) 7[17],13[24],102[379],103[380],275[495]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 5 )->[6]->( 148 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u32(7){ d17(bb 0 insn -1) }u33(13){ d24(bb 0 insn -1) }u34(102){ d379(bb 0 insn -1) }u35(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 275
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 275
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 275
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(5) 7[17],13[24],102[379],103[380],275[495]
;; rd  gen 	(1) 100[371]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 275
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 275
;; rd  out 	(5) 7[17],13[24],102[379],103[380],275[495]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 5 6 )->[7]->( 8 164 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u38(7){ d17(bb 0 insn -1) }u39(13){ d24(bb 0 insn -1) }u40(102){ d379(bb 0 insn -1) }u41(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 275
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 118 276 283
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 275
;; live  gen 	 100 [cc] 118 276 283
;; live  kill	
;; rd  in  	(5) 7[17],13[24],102[379],103[380],275[495]
;; rd  gen 	(4) 100[370],118[393],276[565],283[571]
;; rd  kill	(2) 118[393],283[571]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 275 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 275 276
;; rd  out 	(6) 7[17],13[24],102[379],103[380],275[495],276[565]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 7 )->[8]->( 164 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u46(7){ d17(bb 0 insn -1) }u47(13){ d24(bb 0 insn -1) }u48(102){ d379(bb 0 insn -1) }u49(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 275
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 275
;; lr  def 	 100 [cc] 276 418
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 275
;; live  gen 	 100 [cc] 276 418
;; live  kill	
;; rd  in  	(6) 7[17],13[24],102[379],103[380],275[495],276[565]
;; rd  gen 	(3) 100[271],276[512],418[656]
;; rd  kill	(1) 418[656]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; rd  out 	(5) 7[17],13[24],102[379],103[380],276[512]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 2 )->[9]->( 10 11 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u53(7){ d17(bb 0 insn -1) }u54(13){ d24(bb 0 insn -1) }u55(102){ d379(bb 0 insn -1) }u56(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 119 284 285
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277
;; live  gen 	 100 [cc] 119 284 285
;; live  kill	
;; rd  in  	(5) 7[17],13[24],102[379],103[380],277[566]
;; rd  gen 	(4) 100[369],119[394],284[572],285[573]
;; rd  kill	(3) 119[394],284[572],285[573]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 284
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 284
;; rd  out 	(6) 7[17],13[24],102[379],103[380],277[566],284[572]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 9 )->[10]->( 14 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u61(7){ d17(bb 0 insn -1) }u62(13){ d24(bb 0 insn -1) }u63(102){ d379(bb 0 insn -1) }u64(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 284
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 284
;; lr  def 	 100 [cc] 121 122 419
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 284
;; live  gen 	 100 [cc] 121 122 419
;; live  kill	
;; rd  in  	(6) 7[17],13[24],102[379],103[380],277[566],284[572]
;; rd  gen 	(4) 100[270],121[395],122[397],419[657]
;; rd  kill	(7) 121[395],122[396,397,398,399,400],419[657]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 277
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 277
;; rd  out 	(6) 7[17],13[24],102[379],103[380],122[397],277[566]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 9 )->[11]->( 12 13 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u71(7){ d17(bb 0 insn -1) }u72(13){ d24(bb 0 insn -1) }u73(102){ d379(bb 0 insn -1) }u74(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 284
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 284
;; lr  def 	 100 [cc] 123 288
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 284
;; live  gen 	 100 [cc] 123 288
;; live  kill	
;; rd  in  	(6) 7[17],13[24],102[379],103[380],277[566],284[572]
;; rd  gen 	(3) 100[368],123[401],288[574]
;; rd  kill	(2) 123[401],288[574]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 284
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 284
;; rd  out 	(6) 7[17],13[24],102[379],103[380],277[566],284[572]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 11 )->[12]->( 14 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u79(7){ d17(bb 0 insn -1) }u80(13){ d24(bb 0 insn -1) }u81(102){ d379(bb 0 insn -1) }u82(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 284
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 284
;; lr  def 	 100 [cc] 122 125 420
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 284
;; live  gen 	 100 [cc] 122 125 420
;; live  kill	
;; rd  in  	(6) 7[17],13[24],102[379],103[380],277[566],284[572]
;; rd  gen 	(4) 100[269],122[396],125[402],420[658]
;; rd  kill	(7) 122[396,397,398,399,400],125[402],420[658]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 277
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 277
;; rd  out 	(6) 7[17],13[24],102[379],103[380],122[396],277[566]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 11 )->[13]->( 14 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u89(7){ d17(bb 0 insn -1) }u90(13){ d24(bb 0 insn -1) }u91(102){ d379(bb 0 insn -1) }u92(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 122
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277
;; live  gen 	 122
;; live  kill	
;; rd  in  	(6) 7[17],13[24],102[379],103[380],277[566],284[572]
;; rd  gen 	(1) 122[398]
;; rd  kill	(5) 122[396,397,398,399,400]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 277
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 277
;; rd  out 	(6) 7[17],13[24],102[379],103[380],122[398],277[566]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 10 13 12 )->[14]->( 15 94 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u93(7){ d17(bb 0 insn -1) }u94(13){ d24(bb 0 insn -1) }u95(102){ d379(bb 0 insn -1) }u96(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 277
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 277
;; lr  def 	 100 [cc] 126 247 290 291 292 293
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 277
;; live  gen 	 100 [cc] 126 247 290 291 292 293
;; live  kill	
;; rd  in  	(8) 7[17],13[24],102[379],103[380],122[396,397,398],277[566]
;; rd  gen 	(7) 100[367],126[403],247[473],290[575],291[576],292[577],293[578]
;; rd  kill	(6) 126[403],247[473],290[575],291[576],292[577],293[578]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 100 [cc] 102 [sfp] 103 [afp] 247 277 290
;; live  out 	 7 [r7] 13 [sp] 100 [cc] 102 [sfp] 103 [afp] 247 277 290
;; rd  out 	(8) 7[17],13[24],100[367],102[379],103[380],247[473],277[566],290[575]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 14 )->[15]->( 16 23 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u107(7){ d17(bb 0 insn -1) }u108(13){ d24(bb 0 insn -1) }u109(102){ d379(bb 0 insn -1) }u110(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 100 [cc] 102 [sfp] 103 [afp] 247 277 290
;; lr  use 	 7 [r7] 13 [sp] 100 [cc] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 100 [cc] 102 [sfp] 103 [afp] 247 277 290
;; live  gen 	
;; live  kill	
;; rd  in  	(8) 7[17],13[24],100[367],102[379],103[380],247[473],277[566],290[575]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 277 290
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 277 290
;; rd  out 	(7) 7[17],13[24],102[379],103[380],247[473],277[566],290[575]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 15 )->[16]->( 17 19 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u112(7){ d17(bb 0 insn -1) }u113(13){ d24(bb 0 insn -1) }u114(102){ d379(bb 0 insn -1) }u115(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 290
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 290
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(7) 7[17],13[24],102[379],103[380],247[473],277[566],290[575]
;; rd  gen 	(1) 100[366]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 290
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 290
;; rd  out 	(6) 7[17],13[24],102[379],103[380],277[566],290[575]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 16 )->[17]->( 149 18 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u118(7){ d17(bb 0 insn -1) }u119(13){ d24(bb 0 insn -1) }u120(102){ d379(bb 0 insn -1) }u121(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(6) 7[17],13[24],102[379],103[380],277[566],290[575]
;; rd  gen 	(1) 100[365]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277
;; rd  out 	(5) 7[17],13[24],102[379],103[380],277[566]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 17 )->[18]->( 150 39 47 54 60 66 72 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u124(7){ d17(bb 0 insn -1) }u125(13){ d24(bb 0 insn -1) }u126(102){ d379(bb 0 insn -1) }u127(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277
;; lr  def 	 100 [cc] 294
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277
;; live  gen 	 294
;; live  kill	 100 [cc]
;; rd  in  	(5) 7[17],13[24],102[379],103[380],277[566]
;; rd  gen 	(1) 294[579]
;; rd  kill	(1) 294[579]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[17],13[24],102[379],103[380]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 16 )->[19]->( 20 82 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u131(7){ d17(bb 0 insn -1) }u132(13){ d24(bb 0 insn -1) }u133(102){ d379(bb 0 insn -1) }u134(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 290
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 290
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(6) 7[17],13[24],102[379],103[380],277[566],290[575]
;; rd  gen 	(1) 100[363]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 290
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 290
;; rd  out 	(6) 7[17],13[24],102[379],103[380],277[566],290[575]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 19 )->[20]->( 21 86 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u137(7){ d17(bb 0 insn -1) }u138(13){ d24(bb 0 insn -1) }u139(102){ d379(bb 0 insn -1) }u140(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 290
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 290
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(6) 7[17],13[24],102[379],103[380],277[566],290[575]
;; rd  gen 	(1) 100[362]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 290
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 290
;; rd  out 	(6) 7[17],13[24],102[379],103[380],277[566],290[575]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 20 )->[21]->( 22 78 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u143(7){ d17(bb 0 insn -1) }u144(13){ d24(bb 0 insn -1) }u145(102){ d379(bb 0 insn -1) }u146(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 290
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 290
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(6) 7[17],13[24],102[379],103[380],277[566],290[575]
;; rd  gen 	(1) 100[361]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 290
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 290
;; rd  out 	(5) 7[17],13[24],102[379],103[380],290[575]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 21 )->[22]->( 164 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u149(7){ d17(bb 0 insn -1) }u150(13){ d24(bb 0 insn -1) }u151(102){ d379(bb 0 insn -1) }u152(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 276
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 276
;; live  kill	
;; rd  in  	(5) 7[17],13[24],102[379],103[380],290[575]
;; rd  gen 	(1) 276[564]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; rd  out 	(5) 7[17],13[24],102[379],103[380],276[564]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 15 )->[23]->( 24 124 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u153(7){ d17(bb 0 insn -1) }u154(13){ d24(bb 0 insn -1) }u155(102){ d379(bb 0 insn -1) }u156(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 277 290
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 277 290
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(7) 7[17],13[24],102[379],103[380],247[473],277[566],290[575]
;; rd  gen 	(1) 100[360]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 100 [cc] 102 [sfp] 103 [afp] 247 277 290
;; live  out 	 7 [r7] 13 [sp] 100 [cc] 102 [sfp] 103 [afp] 247 277 290
;; rd  out 	(8) 7[17],13[24],100[360],102[379],103[380],247[473],277[566],290[575]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 23 )->[24]->( 25 32 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u159(7){ d17(bb 0 insn -1) }u160(13){ d24(bb 0 insn -1) }u161(102){ d379(bb 0 insn -1) }u162(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 100 [cc] 102 [sfp] 103 [afp] 247 277 290
;; lr  use 	 7 [r7] 13 [sp] 100 [cc] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 100 [cc] 102 [sfp] 103 [afp] 247 277 290
;; live  gen 	
;; live  kill	
;; rd  in  	(8) 7[17],13[24],100[360],102[379],103[380],247[473],277[566],290[575]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 277 290
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 277 290
;; rd  out 	(7) 7[17],13[24],102[379],103[380],247[473],277[566],290[575]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 24 )->[25]->( 26 115 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u164(7){ d17(bb 0 insn -1) }u165(13){ d24(bb 0 insn -1) }u166(102){ d379(bb 0 insn -1) }u167(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 277 290
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 277 290
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(7) 7[17],13[24],102[379],103[380],247[473],277[566],290[575]
;; rd  gen 	(1) 100[359]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 100 [cc] 102 [sfp] 103 [afp] 247 277 290
;; live  out 	 7 [r7] 13 [sp] 100 [cc] 102 [sfp] 103 [afp] 247 277 290
;; rd  out 	(8) 7[17],13[24],100[359],102[379],103[380],247[473],277[566],290[575]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 25 )->[26]->( 27 30 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u170(7){ d17(bb 0 insn -1) }u171(13){ d24(bb 0 insn -1) }u172(102){ d379(bb 0 insn -1) }u173(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 100 [cc] 102 [sfp] 103 [afp] 247 277 290
;; lr  use 	 7 [r7] 13 [sp] 100 [cc] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 100 [cc] 102 [sfp] 103 [afp] 247 277 290
;; live  gen 	
;; live  kill	
;; rd  in  	(8) 7[17],13[24],100[359],102[379],103[380],247[473],277[566],290[575]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 277 290
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 277 290
;; rd  out 	(7) 7[17],13[24],102[379],103[380],247[473],277[566],290[575]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 26 )->[27]->( 28 101 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u175(7){ d17(bb 0 insn -1) }u176(13){ d24(bb 0 insn -1) }u177(102){ d379(bb 0 insn -1) }u178(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 277 290
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 277 290
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(7) 7[17],13[24],102[379],103[380],247[473],277[566],290[575]
;; rd  gen 	(1) 100[358]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 277 290
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 277 290
;; rd  out 	(7) 7[17],13[24],102[379],103[380],247[473],277[566],290[575]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 27 )->[28]->( 29 108 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u181(7){ d17(bb 0 insn -1) }u182(13){ d24(bb 0 insn -1) }u183(102){ d379(bb 0 insn -1) }u184(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 277 290
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 277 290
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(7) 7[17],13[24],102[379],103[380],247[473],277[566],290[575]
;; rd  gen 	(1) 100[357]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290
;; rd  out 	(6) 7[17],13[24],102[379],103[380],247[473],290[575]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 28 )->[29]->( 164 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u187(7){ d17(bb 0 insn -1) }u188(13){ d24(bb 0 insn -1) }u189(102){ d379(bb 0 insn -1) }u190(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 276
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 276
;; live  kill	
;; rd  in  	(6) 7[17],13[24],102[379],103[380],247[473],290[575]
;; rd  gen 	(1) 276[563]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; rd  out 	(5) 7[17],13[24],102[379],103[380],276[563]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 26 )->[30]->( 31 120 )
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u191(7){ d17(bb 0 insn -1) }u192(13){ d24(bb 0 insn -1) }u193(102){ d379(bb 0 insn -1) }u194(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 277 290
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 277 290
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(7) 7[17],13[24],102[379],103[380],247[473],277[566],290[575]
;; rd  gen 	(1) 100[356]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290
;; rd  out 	(6) 7[17],13[24],102[379],103[380],247[473],290[575]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 30 )->[31]->( 164 )
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u197(7){ d17(bb 0 insn -1) }u198(13){ d24(bb 0 insn -1) }u199(102){ d379(bb 0 insn -1) }u200(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 276
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 276
;; live  kill	
;; rd  in  	(6) 7[17],13[24],102[379],103[380],247[473],290[575]
;; rd  gen 	(1) 276[562]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; rd  out 	(5) 7[17],13[24],102[379],103[380],276[562]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 24 )->[32]->( 33 90 )
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u201(7){ d17(bb 0 insn -1) }u202(13){ d24(bb 0 insn -1) }u203(102){ d379(bb 0 insn -1) }u204(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 277 290
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 277 290
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(7) 7[17],13[24],102[379],103[380],247[473],277[566],290[575]
;; rd  gen 	(1) 100[355]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 100 [cc] 102 [sfp] 103 [afp] 247 277 290
;; live  out 	 7 [r7] 13 [sp] 100 [cc] 102 [sfp] 103 [afp] 247 277 290
;; rd  out 	(8) 7[17],13[24],100[355],102[379],103[380],247[473],277[566],290[575]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 32 )->[33]->( 34 37 )
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u207(7){ d17(bb 0 insn -1) }u208(13){ d24(bb 0 insn -1) }u209(102){ d379(bb 0 insn -1) }u210(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 100 [cc] 102 [sfp] 103 [afp] 247 277 290
;; lr  use 	 7 [r7] 13 [sp] 100 [cc] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 100 [cc] 102 [sfp] 103 [afp] 247 277 290
;; live  gen 	
;; live  kill	
;; rd  in  	(8) 7[17],13[24],100[355],102[379],103[380],247[473],277[566],290[575]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 277 290
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 277 290
;; rd  out 	(7) 7[17],13[24],102[379],103[380],247[473],277[566],290[575]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 33 )->[34]->( 35 128 )
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u212(7){ d17(bb 0 insn -1) }u213(13){ d24(bb 0 insn -1) }u214(102){ d379(bb 0 insn -1) }u215(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 277 290
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 277 290
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(7) 7[17],13[24],102[379],103[380],247[473],277[566],290[575]
;; rd  gen 	(1) 100[354]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 277 290
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 277 290
;; rd  out 	(7) 7[17],13[24],102[379],103[380],247[473],277[566],290[575]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 34 )->[35]->( 36 135 )
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u218(7){ d17(bb 0 insn -1) }u219(13){ d24(bb 0 insn -1) }u220(102){ d379(bb 0 insn -1) }u221(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 277 290
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 277 290
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(7) 7[17],13[24],102[379],103[380],247[473],277[566],290[575]
;; rd  gen 	(1) 100[353]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290
;; rd  out 	(6) 7[17],13[24],102[379],103[380],247[473],290[575]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 35 )->[36]->( 164 )
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u224(7){ d17(bb 0 insn -1) }u225(13){ d24(bb 0 insn -1) }u226(102){ d379(bb 0 insn -1) }u227(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 276
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 276
;; live  kill	
;; rd  in  	(6) 7[17],13[24],102[379],103[380],247[473],290[575]
;; rd  gen 	(1) 276[561]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; rd  out 	(5) 7[17],13[24],102[379],103[380],276[561]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 33 )->[37]->( 38 142 )
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u228(7){ d17(bb 0 insn -1) }u229(13){ d24(bb 0 insn -1) }u230(102){ d379(bb 0 insn -1) }u231(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 277 290
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 277 290
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(7) 7[17],13[24],102[379],103[380],247[473],277[566],290[575]
;; rd  gen 	(1) 100[352]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290
;; rd  out 	(6) 7[17],13[24],102[379],103[380],247[473],290[575]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 37 )->[38]->( 164 )
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u234(7){ d17(bb 0 insn -1) }u235(13){ d24(bb 0 insn -1) }u236(102){ d379(bb 0 insn -1) }u237(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 276
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 276
;; live  kill	
;; rd  in  	(6) 7[17],13[24],102[379],103[380],247[473],290[575]
;; rd  gen 	(1) 276[560]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; rd  out 	(5) 7[17],13[24],102[379],103[380],276[560]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 18 )->[39]->( 40 41 )
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u238(7){ d17(bb 0 insn -1) }u239(13){ d24(bb 0 insn -1) }u240(102){ d379(bb 0 insn -1) }u241(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 130 274 295
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 130 274 295
;; live  kill	
;; rd  in  	(4) 7[17],13[24],102[379],103[380]
;; rd  gen 	(4) 100[351],130[404],274[494],295[580]
;; rd  kill	(3) 130[404],274[494],295[580]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 274 295
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 274 295
;; rd  out 	(6) 7[17],13[24],102[379],103[380],274[494],295[580]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 39 )->[40]->( 1 )
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u247(7){ d17(bb 0 insn -1) }u248(13){ d24(bb 0 insn -1) }u249(102){ d379(bb 0 insn -1) }u250(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0]
;; live  kill	 12 [ip]
;; rd  in  	(6) 7[17],13[24],102[379],103[380],274[494],295[580]
;; rd  gen 	(1) 0[3]
;; rd  kill	(5) 0[0,1,2,3,4]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[3],7[17],13[24],102[379],103[380]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 39 )->[41]->( 42 43 )
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u252(7){ d17(bb 0 insn -1) }u253(13){ d24(bb 0 insn -1) }u254(102){ d379(bb 0 insn -1) }u255(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 274 295
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 274
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 274 295
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(6) 7[17],13[24],102[379],103[380],274[494],295[580]
;; rd  gen 	(1) 100[349]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 274 295
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 274 295
;; rd  out 	(6) 7[17],13[24],102[379],103[380],274[494],295[580]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 133 140 41 49 55 61 67 73 79 83 87 91 101 108 145 )->[42]->( 1 )
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u258(7){ d17(bb 0 insn -1) }u259(13){ d24(bb 0 insn -1) }u260(102){ d379(bb 0 insn -1) }u261(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0]
;; live  kill	 12 [ip]
;; rd  in  	(24) 7[17],13[24],102[379],103[380],247[473],250[475],261[483],263[484],266[486],267[487],268[488],269[489],270[490],271[491],272[492],273[493],274[494],290[575],295[580],299[583],303[586],307[589],311[592],315[595]
;; rd  gen 	(1) 0[2]
;; rd  kill	(5) 0[0,1,2,3,4]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[2],7[17],13[24],102[379],103[380]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 41 )->[43]->( 44 45 )
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u263(7){ d17(bb 0 insn -1) }u264(13){ d24(bb 0 insn -1) }u265(102){ d379(bb 0 insn -1) }u266(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 274 295
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 295
;; lr  def 	 100 [cc] 131 297
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 274 295
;; live  gen 	 100 [cc] 131 297
;; live  kill	
;; rd  in  	(6) 7[17],13[24],102[379],103[380],274[494],295[580]
;; rd  gen 	(3) 100[347],131[405],297[581]
;; rd  kill	(2) 131[405],297[581]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 274
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 274
;; rd  out 	(5) 7[17],13[24],102[379],103[380],274[494]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 43 )->[44]->( 151 45 )
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u271(7){ d17(bb 0 insn -1) }u272(13){ d24(bb 0 insn -1) }u273(102){ d379(bb 0 insn -1) }u274(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 274
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 274
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 274
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(5) 7[17],13[24],102[379],103[380],274[494]
;; rd  gen 	(1) 100[346]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 274
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 274
;; rd  out 	(5) 7[17],13[24],102[379],103[380],274[494]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 43 44 )->[45]->( 46 164 )
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u277(7){ d17(bb 0 insn -1) }u278(13){ d24(bb 0 insn -1) }u279(102){ d379(bb 0 insn -1) }u280(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 274
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 133 276 298
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 274
;; live  gen 	 100 [cc] 133 276 298
;; live  kill	
;; rd  in  	(5) 7[17],13[24],102[379],103[380],274[494]
;; rd  gen 	(4) 100[345],133[406],276[559],298[582]
;; rd  kill	(2) 133[406],298[582]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 274 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 274 276
;; rd  out 	(6) 7[17],13[24],102[379],103[380],274[494],276[559]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 45 )->[46]->( 164 )
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u285(7){ d17(bb 0 insn -1) }u286(13){ d24(bb 0 insn -1) }u287(102){ d379(bb 0 insn -1) }u288(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 274
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 274
;; lr  def 	 100 [cc] 276
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 274
;; live  gen 	 100 [cc] 276
;; live  kill	
;; rd  in  	(6) 7[17],13[24],102[379],103[380],274[494],276[559]
;; rd  gen 	(2) 100[268],276[511]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; rd  out 	(5) 7[17],13[24],102[379],103[380],276[511]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 18 )->[47]->( 48 49 )
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u291(7){ d17(bb 0 insn -1) }u292(13){ d24(bb 0 insn -1) }u293(102){ d379(bb 0 insn -1) }u294(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 134 273 299
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 134 273 299
;; live  kill	
;; rd  in  	(4) 7[17],13[24],102[379],103[380]
;; rd  gen 	(4) 100[344],134[407],273[493],299[583]
;; rd  kill	(3) 134[407],273[493],299[583]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 273 299
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 273 299
;; rd  out 	(6) 7[17],13[24],102[379],103[380],273[493],299[583]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 90 94 47 54 60 66 72 78 82 86 115 )->[48]->( 1 )
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u300(7){ d17(bb 0 insn -1) }u301(13){ d24(bb 0 insn -1) }u302(102){ d379(bb 0 insn -1) }u303(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0]
;; live  kill	 12 [ip]
;; rd  in  	(22) 7[17],13[24],102[379],103[380],247[473],250[475],259[482],265[485],266[486],267[487],268[488],269[489],270[490],271[491],272[492],273[493],290[575],299[583],303[586],307[589],311[592],315[595]
;; rd  gen 	(1) 0[1]
;; rd  kill	(5) 0[0,1,2,3,4]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[1],7[17],13[24],102[379],103[380]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 47 )->[49]->( 42 50 )
;; bb 49 artificial_defs: { }
;; bb 49 artificial_uses: { u305(7){ d17(bb 0 insn -1) }u306(13){ d24(bb 0 insn -1) }u307(102){ d379(bb 0 insn -1) }u308(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 273 299
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 273
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 273 299
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(6) 7[17],13[24],102[379],103[380],273[493],299[583]
;; rd  gen 	(1) 100[342]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 273 299
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 273 299
;; rd  out 	(6) 7[17],13[24],102[379],103[380],273[493],299[583]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 49 )->[50]->( 51 52 )
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u311(7){ d17(bb 0 insn -1) }u312(13){ d24(bb 0 insn -1) }u313(102){ d379(bb 0 insn -1) }u314(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 273 299
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 299
;; lr  def 	 100 [cc] 135 301
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 273 299
;; live  gen 	 100 [cc] 135 301
;; live  kill	
;; rd  in  	(6) 7[17],13[24],102[379],103[380],273[493],299[583]
;; rd  gen 	(3) 100[341],135[408],301[584]
;; rd  kill	(2) 135[408],301[584]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 273
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 273
;; rd  out 	(5) 7[17],13[24],102[379],103[380],273[493]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 50 )->[51]->( 152 52 )
;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u319(7){ d17(bb 0 insn -1) }u320(13){ d24(bb 0 insn -1) }u321(102){ d379(bb 0 insn -1) }u322(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 273
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 273
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 273
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(5) 7[17],13[24],102[379],103[380],273[493]
;; rd  gen 	(1) 100[340]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 273
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 273
;; rd  out 	(5) 7[17],13[24],102[379],103[380],273[493]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 50 51 )->[52]->( 53 164 )
;; bb 52 artificial_defs: { }
;; bb 52 artificial_uses: { u325(7){ d17(bb 0 insn -1) }u326(13){ d24(bb 0 insn -1) }u327(102){ d379(bb 0 insn -1) }u328(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 273
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 137 276 302
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 273
;; live  gen 	 100 [cc] 137 276 302
;; live  kill	
;; rd  in  	(5) 7[17],13[24],102[379],103[380],273[493]
;; rd  gen 	(4) 100[339],137[409],276[558],302[585]
;; rd  kill	(2) 137[409],302[585]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 273 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 273 276
;; rd  out 	(6) 7[17],13[24],102[379],103[380],273[493],276[558]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 52 )->[53]->( 164 )
;; bb 53 artificial_defs: { }
;; bb 53 artificial_uses: { u333(7){ d17(bb 0 insn -1) }u334(13){ d24(bb 0 insn -1) }u335(102){ d379(bb 0 insn -1) }u336(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 273
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 273
;; lr  def 	 100 [cc] 276
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 273
;; live  gen 	 100 [cc] 276
;; live  kill	
;; rd  in  	(6) 7[17],13[24],102[379],103[380],273[493],276[558]
;; rd  gen 	(2) 100[267],276[510]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; rd  out 	(5) 7[17],13[24],102[379],103[380],276[510]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 18 )->[54]->( 48 55 )
;; bb 54 artificial_defs: { }
;; bb 54 artificial_uses: { u339(7){ d17(bb 0 insn -1) }u340(13){ d24(bb 0 insn -1) }u341(102){ d379(bb 0 insn -1) }u342(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 138 272 303
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 138 272 303
;; live  kill	
;; rd  in  	(4) 7[17],13[24],102[379],103[380]
;; rd  gen 	(4) 100[338],138[410],272[492],303[586]
;; rd  kill	(3) 138[410],272[492],303[586]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 272 303
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 272 303
;; rd  out 	(6) 7[17],13[24],102[379],103[380],272[492],303[586]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 54 )->[55]->( 42 56 )
;; bb 55 artificial_defs: { }
;; bb 55 artificial_uses: { u348(7){ d17(bb 0 insn -1) }u349(13){ d24(bb 0 insn -1) }u350(102){ d379(bb 0 insn -1) }u351(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 272 303
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 272
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 272 303
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(6) 7[17],13[24],102[379],103[380],272[492],303[586]
;; rd  gen 	(1) 100[337]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 272 303
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 272 303
;; rd  out 	(6) 7[17],13[24],102[379],103[380],272[492],303[586]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 55 )->[56]->( 57 58 )
;; bb 56 artificial_defs: { }
;; bb 56 artificial_uses: { u354(7){ d17(bb 0 insn -1) }u355(13){ d24(bb 0 insn -1) }u356(102){ d379(bb 0 insn -1) }u357(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 272 303
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 303
;; lr  def 	 100 [cc] 139 305
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 272 303
;; live  gen 	 100 [cc] 139 305
;; live  kill	
;; rd  in  	(6) 7[17],13[24],102[379],103[380],272[492],303[586]
;; rd  gen 	(3) 100[336],139[411],305[587]
;; rd  kill	(2) 139[411],305[587]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 272
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 272
;; rd  out 	(5) 7[17],13[24],102[379],103[380],272[492]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 56 )->[57]->( 153 58 )
;; bb 57 artificial_defs: { }
;; bb 57 artificial_uses: { u362(7){ d17(bb 0 insn -1) }u363(13){ d24(bb 0 insn -1) }u364(102){ d379(bb 0 insn -1) }u365(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 272
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 272
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 272
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(5) 7[17],13[24],102[379],103[380],272[492]
;; rd  gen 	(1) 100[335]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 272
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 272
;; rd  out 	(5) 7[17],13[24],102[379],103[380],272[492]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 56 57 )->[58]->( 59 164 )
;; bb 58 artificial_defs: { }
;; bb 58 artificial_uses: { u368(7){ d17(bb 0 insn -1) }u369(13){ d24(bb 0 insn -1) }u370(102){ d379(bb 0 insn -1) }u371(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 272
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 141 276 306
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 272
;; live  gen 	 100 [cc] 141 276 306
;; live  kill	
;; rd  in  	(5) 7[17],13[24],102[379],103[380],272[492]
;; rd  gen 	(4) 100[334],141[412],276[557],306[588]
;; rd  kill	(2) 141[412],306[588]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 272 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 272 276
;; rd  out 	(6) 7[17],13[24],102[379],103[380],272[492],276[557]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 58 )->[59]->( 164 )
;; bb 59 artificial_defs: { }
;; bb 59 artificial_uses: { u376(7){ d17(bb 0 insn -1) }u377(13){ d24(bb 0 insn -1) }u378(102){ d379(bb 0 insn -1) }u379(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 272
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 272
;; lr  def 	 100 [cc] 276
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 272
;; live  gen 	 100 [cc] 276
;; live  kill	
;; rd  in  	(6) 7[17],13[24],102[379],103[380],272[492],276[557]
;; rd  gen 	(2) 100[266],276[509]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; rd  out 	(5) 7[17],13[24],102[379],103[380],276[509]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 18 )->[60]->( 48 61 )
;; bb 60 artificial_defs: { }
;; bb 60 artificial_uses: { u382(7){ d17(bb 0 insn -1) }u383(13){ d24(bb 0 insn -1) }u384(102){ d379(bb 0 insn -1) }u385(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 142 271 307
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 142 271 307
;; live  kill	
;; rd  in  	(4) 7[17],13[24],102[379],103[380]
;; rd  gen 	(4) 100[333],142[413],271[491],307[589]
;; rd  kill	(3) 142[413],271[491],307[589]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 271 307
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 271 307
;; rd  out 	(6) 7[17],13[24],102[379],103[380],271[491],307[589]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 60 )->[61]->( 42 62 )
;; bb 61 artificial_defs: { }
;; bb 61 artificial_uses: { u391(7){ d17(bb 0 insn -1) }u392(13){ d24(bb 0 insn -1) }u393(102){ d379(bb 0 insn -1) }u394(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 271 307
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 271
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 271 307
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(6) 7[17],13[24],102[379],103[380],271[491],307[589]
;; rd  gen 	(1) 100[332]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 271 307
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 271 307
;; rd  out 	(6) 7[17],13[24],102[379],103[380],271[491],307[589]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 61 )->[62]->( 63 64 )
;; bb 62 artificial_defs: { }
;; bb 62 artificial_uses: { u397(7){ d17(bb 0 insn -1) }u398(13){ d24(bb 0 insn -1) }u399(102){ d379(bb 0 insn -1) }u400(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 271 307
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 307
;; lr  def 	 100 [cc] 143 309
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 271 307
;; live  gen 	 100 [cc] 143 309
;; live  kill	
;; rd  in  	(6) 7[17],13[24],102[379],103[380],271[491],307[589]
;; rd  gen 	(3) 100[331],143[414],309[590]
;; rd  kill	(2) 143[414],309[590]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 271
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 271
;; rd  out 	(5) 7[17],13[24],102[379],103[380],271[491]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 62 )->[63]->( 154 64 )
;; bb 63 artificial_defs: { }
;; bb 63 artificial_uses: { u405(7){ d17(bb 0 insn -1) }u406(13){ d24(bb 0 insn -1) }u407(102){ d379(bb 0 insn -1) }u408(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 271
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 271
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 271
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(5) 7[17],13[24],102[379],103[380],271[491]
;; rd  gen 	(1) 100[330]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 271
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 271
;; rd  out 	(5) 7[17],13[24],102[379],103[380],271[491]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 62 63 )->[64]->( 65 164 )
;; bb 64 artificial_defs: { }
;; bb 64 artificial_uses: { u411(7){ d17(bb 0 insn -1) }u412(13){ d24(bb 0 insn -1) }u413(102){ d379(bb 0 insn -1) }u414(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 271
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 145 276 310
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 271
;; live  gen 	 100 [cc] 145 276 310
;; live  kill	
;; rd  in  	(5) 7[17],13[24],102[379],103[380],271[491]
;; rd  gen 	(4) 100[329],145[415],276[556],310[591]
;; rd  kill	(2) 145[415],310[591]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 271 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 271 276
;; rd  out 	(6) 7[17],13[24],102[379],103[380],271[491],276[556]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 64 )->[65]->( 164 )
;; bb 65 artificial_defs: { }
;; bb 65 artificial_uses: { u419(7){ d17(bb 0 insn -1) }u420(13){ d24(bb 0 insn -1) }u421(102){ d379(bb 0 insn -1) }u422(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 271
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 271
;; lr  def 	 100 [cc] 276
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 271
;; live  gen 	 100 [cc] 276
;; live  kill	
;; rd  in  	(6) 7[17],13[24],102[379],103[380],271[491],276[556]
;; rd  gen 	(2) 100[265],276[508]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; rd  out 	(5) 7[17],13[24],102[379],103[380],276[508]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 18 )->[66]->( 48 67 )
;; bb 66 artificial_defs: { }
;; bb 66 artificial_uses: { u425(7){ d17(bb 0 insn -1) }u426(13){ d24(bb 0 insn -1) }u427(102){ d379(bb 0 insn -1) }u428(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 146 270 311
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 146 270 311
;; live  kill	
;; rd  in  	(4) 7[17],13[24],102[379],103[380]
;; rd  gen 	(4) 100[328],146[416],270[490],311[592]
;; rd  kill	(3) 146[416],270[490],311[592]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 270 311
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 270 311
;; rd  out 	(6) 7[17],13[24],102[379],103[380],270[490],311[592]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 66 )->[67]->( 42 68 )
;; bb 67 artificial_defs: { }
;; bb 67 artificial_uses: { u434(7){ d17(bb 0 insn -1) }u435(13){ d24(bb 0 insn -1) }u436(102){ d379(bb 0 insn -1) }u437(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 270 311
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 270
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 270 311
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(6) 7[17],13[24],102[379],103[380],270[490],311[592]
;; rd  gen 	(1) 100[327]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 270 311
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 270 311
;; rd  out 	(6) 7[17],13[24],102[379],103[380],270[490],311[592]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 67 )->[68]->( 69 70 )
;; bb 68 artificial_defs: { }
;; bb 68 artificial_uses: { u440(7){ d17(bb 0 insn -1) }u441(13){ d24(bb 0 insn -1) }u442(102){ d379(bb 0 insn -1) }u443(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 270 311
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 311
;; lr  def 	 100 [cc] 147 313
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 270 311
;; live  gen 	 100 [cc] 147 313
;; live  kill	
;; rd  in  	(6) 7[17],13[24],102[379],103[380],270[490],311[592]
;; rd  gen 	(3) 100[326],147[417],313[593]
;; rd  kill	(2) 147[417],313[593]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 270
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 270
;; rd  out 	(5) 7[17],13[24],102[379],103[380],270[490]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 68 )->[69]->( 155 70 )
;; bb 69 artificial_defs: { }
;; bb 69 artificial_uses: { u448(7){ d17(bb 0 insn -1) }u449(13){ d24(bb 0 insn -1) }u450(102){ d379(bb 0 insn -1) }u451(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 270
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 270
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 270
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(5) 7[17],13[24],102[379],103[380],270[490]
;; rd  gen 	(1) 100[325]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 270
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 270
;; rd  out 	(5) 7[17],13[24],102[379],103[380],270[490]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 68 69 )->[70]->( 71 164 )
;; bb 70 artificial_defs: { }
;; bb 70 artificial_uses: { u454(7){ d17(bb 0 insn -1) }u455(13){ d24(bb 0 insn -1) }u456(102){ d379(bb 0 insn -1) }u457(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 270
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 149 276 314
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 270
;; live  gen 	 100 [cc] 149 276 314
;; live  kill	
;; rd  in  	(5) 7[17],13[24],102[379],103[380],270[490]
;; rd  gen 	(4) 100[324],149[418],276[555],314[594]
;; rd  kill	(2) 149[418],314[594]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 270 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 270 276
;; rd  out 	(6) 7[17],13[24],102[379],103[380],270[490],276[555]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 70 )->[71]->( 164 )
;; bb 71 artificial_defs: { }
;; bb 71 artificial_uses: { u462(7){ d17(bb 0 insn -1) }u463(13){ d24(bb 0 insn -1) }u464(102){ d379(bb 0 insn -1) }u465(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 270
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 270
;; lr  def 	 100 [cc] 276
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 270
;; live  gen 	 100 [cc] 276
;; live  kill	
;; rd  in  	(6) 7[17],13[24],102[379],103[380],270[490],276[555]
;; rd  gen 	(2) 100[264],276[507]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; rd  out 	(5) 7[17],13[24],102[379],103[380],276[507]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 18 )->[72]->( 48 73 )
;; bb 72 artificial_defs: { }
;; bb 72 artificial_uses: { u468(7){ d17(bb 0 insn -1) }u469(13){ d24(bb 0 insn -1) }u470(102){ d379(bb 0 insn -1) }u471(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 150 269 315
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 150 269 315
;; live  kill	
;; rd  in  	(4) 7[17],13[24],102[379],103[380]
;; rd  gen 	(4) 100[323],150[419],269[489],315[595]
;; rd  kill	(3) 150[419],269[489],315[595]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 269 315
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 269 315
;; rd  out 	(6) 7[17],13[24],102[379],103[380],269[489],315[595]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 72 )->[73]->( 42 74 )
;; bb 73 artificial_defs: { }
;; bb 73 artificial_uses: { u477(7){ d17(bb 0 insn -1) }u478(13){ d24(bb 0 insn -1) }u479(102){ d379(bb 0 insn -1) }u480(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 269 315
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 269
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 269 315
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(6) 7[17],13[24],102[379],103[380],269[489],315[595]
;; rd  gen 	(1) 100[322]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 269 315
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 269 315
;; rd  out 	(6) 7[17],13[24],102[379],103[380],269[489],315[595]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 73 )->[74]->( 75 76 )
;; bb 74 artificial_defs: { }
;; bb 74 artificial_uses: { u483(7){ d17(bb 0 insn -1) }u484(13){ d24(bb 0 insn -1) }u485(102){ d379(bb 0 insn -1) }u486(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 269 315
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 315
;; lr  def 	 100 [cc] 151 317
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 269 315
;; live  gen 	 100 [cc] 151 317
;; live  kill	
;; rd  in  	(6) 7[17],13[24],102[379],103[380],269[489],315[595]
;; rd  gen 	(3) 100[321],151[420],317[596]
;; rd  kill	(2) 151[420],317[596]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 269
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 269
;; rd  out 	(5) 7[17],13[24],102[379],103[380],269[489]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 74 )->[75]->( 156 76 )
;; bb 75 artificial_defs: { }
;; bb 75 artificial_uses: { u491(7){ d17(bb 0 insn -1) }u492(13){ d24(bb 0 insn -1) }u493(102){ d379(bb 0 insn -1) }u494(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 269
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 269
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 269
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(5) 7[17],13[24],102[379],103[380],269[489]
;; rd  gen 	(1) 100[320]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 269
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 269
;; rd  out 	(5) 7[17],13[24],102[379],103[380],269[489]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 74 75 )->[76]->( 77 164 )
;; bb 76 artificial_defs: { }
;; bb 76 artificial_uses: { u497(7){ d17(bb 0 insn -1) }u498(13){ d24(bb 0 insn -1) }u499(102){ d379(bb 0 insn -1) }u500(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 269
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 153 276 318
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 269
;; live  gen 	 100 [cc] 153 276 318
;; live  kill	
;; rd  in  	(5) 7[17],13[24],102[379],103[380],269[489]
;; rd  gen 	(4) 100[319],153[421],276[554],318[597]
;; rd  kill	(2) 153[421],318[597]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 269 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 269 276
;; rd  out 	(6) 7[17],13[24],102[379],103[380],269[489],276[554]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 76 )->[77]->( 164 )
;; bb 77 artificial_defs: { }
;; bb 77 artificial_uses: { u505(7){ d17(bb 0 insn -1) }u506(13){ d24(bb 0 insn -1) }u507(102){ d379(bb 0 insn -1) }u508(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 269
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 269
;; lr  def 	 100 [cc] 276
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 269
;; live  gen 	 100 [cc] 276
;; live  kill	
;; rd  in  	(6) 7[17],13[24],102[379],103[380],269[489],276[554]
;; rd  gen 	(2) 100[263],276[506]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; rd  out 	(5) 7[17],13[24],102[379],103[380],276[506]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 21 )->[78]->( 48 79 )
;; bb 78 artificial_defs: { }
;; bb 78 artificial_uses: { u511(7){ d17(bb 0 insn -1) }u512(13){ d24(bb 0 insn -1) }u513(102){ d379(bb 0 insn -1) }u514(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 290
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 290
;; lr  def 	 100 [cc] 154 268
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 290
;; live  gen 	 100 [cc] 154 268
;; live  kill	
;; rd  in  	(5) 7[17],13[24],102[379],103[380],290[575]
;; rd  gen 	(3) 100[318],154[422],268[488]
;; rd  kill	(2) 154[422],268[488]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 268 290
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 268 290
;; rd  out 	(6) 7[17],13[24],102[379],103[380],268[488],290[575]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 78 )->[79]->( 42 80 )
;; bb 79 artificial_defs: { }
;; bb 79 artificial_uses: { u520(7){ d17(bb 0 insn -1) }u521(13){ d24(bb 0 insn -1) }u522(102){ d379(bb 0 insn -1) }u523(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 268 290
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 268
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 268 290
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(6) 7[17],13[24],102[379],103[380],268[488],290[575]
;; rd  gen 	(1) 100[317]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 268 290
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 268 290
;; rd  out 	(6) 7[17],13[24],102[379],103[380],268[488],290[575]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 79 )->[80]->( 81 164 )
;; bb 80 artificial_defs: { }
;; bb 80 artificial_uses: { u526(7){ d17(bb 0 insn -1) }u527(13){ d24(bb 0 insn -1) }u528(102){ d379(bb 0 insn -1) }u529(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 268 290
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 290
;; lr  def 	 100 [cc] 155 276
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 268 290
;; live  gen 	 100 [cc] 155 276
;; live  kill	
;; rd  in  	(6) 7[17],13[24],102[379],103[380],268[488],290[575]
;; rd  gen 	(3) 100[316],155[423],276[553]
;; rd  kill	(1) 155[423]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 268 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 268 276
;; rd  out 	(6) 7[17],13[24],102[379],103[380],268[488],276[553]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 80 )->[81]->( 164 )
;; bb 81 artificial_defs: { }
;; bb 81 artificial_uses: { u534(7){ d17(bb 0 insn -1) }u535(13){ d24(bb 0 insn -1) }u536(102){ d379(bb 0 insn -1) }u537(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 268
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 268
;; lr  def 	 100 [cc] 276 422
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 268
;; live  gen 	 100 [cc] 276 422
;; live  kill	
;; rd  in  	(6) 7[17],13[24],102[379],103[380],268[488],276[553]
;; rd  gen 	(3) 100[262],276[505],422[659]
;; rd  kill	(1) 422[659]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; rd  out 	(5) 7[17],13[24],102[379],103[380],276[505]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 19 )->[82]->( 48 83 )
;; bb 82 artificial_defs: { }
;; bb 82 artificial_uses: { u541(7){ d17(bb 0 insn -1) }u542(13){ d24(bb 0 insn -1) }u543(102){ d379(bb 0 insn -1) }u544(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 290
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 290
;; lr  def 	 100 [cc] 156 267
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 290
;; live  gen 	 100 [cc] 156 267
;; live  kill	
;; rd  in  	(6) 7[17],13[24],102[379],103[380],277[566],290[575]
;; rd  gen 	(3) 100[315],156[424],267[487]
;; rd  kill	(2) 156[424],267[487]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 267 290
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 267 290
;; rd  out 	(6) 7[17],13[24],102[379],103[380],267[487],290[575]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 82 )->[83]->( 42 84 )
;; bb 83 artificial_defs: { }
;; bb 83 artificial_uses: { u550(7){ d17(bb 0 insn -1) }u551(13){ d24(bb 0 insn -1) }u552(102){ d379(bb 0 insn -1) }u553(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 267 290
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 267
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 267 290
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(6) 7[17],13[24],102[379],103[380],267[487],290[575]
;; rd  gen 	(1) 100[314]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 267 290
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 267 290
;; rd  out 	(6) 7[17],13[24],102[379],103[380],267[487],290[575]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 83 )->[84]->( 85 164 )
;; bb 84 artificial_defs: { }
;; bb 84 artificial_uses: { u556(7){ d17(bb 0 insn -1) }u557(13){ d24(bb 0 insn -1) }u558(102){ d379(bb 0 insn -1) }u559(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 267 290
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 290
;; lr  def 	 100 [cc] 157 276
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 267 290
;; live  gen 	 100 [cc] 157 276
;; live  kill	
;; rd  in  	(6) 7[17],13[24],102[379],103[380],267[487],290[575]
;; rd  gen 	(3) 100[313],157[425],276[552]
;; rd  kill	(1) 157[425]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 267 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 267 276
;; rd  out 	(6) 7[17],13[24],102[379],103[380],267[487],276[552]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 84 )->[85]->( 164 )
;; bb 85 artificial_defs: { }
;; bb 85 artificial_uses: { u564(7){ d17(bb 0 insn -1) }u565(13){ d24(bb 0 insn -1) }u566(102){ d379(bb 0 insn -1) }u567(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 267
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 267
;; lr  def 	 100 [cc] 276 424
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 267
;; live  gen 	 100 [cc] 276 424
;; live  kill	
;; rd  in  	(6) 7[17],13[24],102[379],103[380],267[487],276[552]
;; rd  gen 	(3) 100[261],276[504],424[660]
;; rd  kill	(1) 424[660]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; rd  out 	(5) 7[17],13[24],102[379],103[380],276[504]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 20 )->[86]->( 48 87 )
;; bb 86 artificial_defs: { }
;; bb 86 artificial_uses: { u571(7){ d17(bb 0 insn -1) }u572(13){ d24(bb 0 insn -1) }u573(102){ d379(bb 0 insn -1) }u574(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 290
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 290
;; lr  def 	 100 [cc] 158 266
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 290
;; live  gen 	 100 [cc] 158 266
;; live  kill	
;; rd  in  	(6) 7[17],13[24],102[379],103[380],277[566],290[575]
;; rd  gen 	(3) 100[312],158[426],266[486]
;; rd  kill	(2) 158[426],266[486]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 266 290
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 266 290
;; rd  out 	(6) 7[17],13[24],102[379],103[380],266[486],290[575]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 86 )->[87]->( 42 88 )
;; bb 87 artificial_defs: { }
;; bb 87 artificial_uses: { u580(7){ d17(bb 0 insn -1) }u581(13){ d24(bb 0 insn -1) }u582(102){ d379(bb 0 insn -1) }u583(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 266 290
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 266
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 266 290
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(6) 7[17],13[24],102[379],103[380],266[486],290[575]
;; rd  gen 	(1) 100[311]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 266 290
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 266 290
;; rd  out 	(6) 7[17],13[24],102[379],103[380],266[486],290[575]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 87 )->[88]->( 89 164 )
;; bb 88 artificial_defs: { }
;; bb 88 artificial_uses: { u586(7){ d17(bb 0 insn -1) }u587(13){ d24(bb 0 insn -1) }u588(102){ d379(bb 0 insn -1) }u589(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 266 290
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 290
;; lr  def 	 100 [cc] 159 276
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 266 290
;; live  gen 	 100 [cc] 159 276
;; live  kill	
;; rd  in  	(6) 7[17],13[24],102[379],103[380],266[486],290[575]
;; rd  gen 	(3) 100[310],159[427],276[551]
;; rd  kill	(1) 159[427]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 266 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 266 276
;; rd  out 	(6) 7[17],13[24],102[379],103[380],266[486],276[551]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 88 )->[89]->( 164 )
;; bb 89 artificial_defs: { }
;; bb 89 artificial_uses: { u594(7){ d17(bb 0 insn -1) }u595(13){ d24(bb 0 insn -1) }u596(102){ d379(bb 0 insn -1) }u597(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 266
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 266
;; lr  def 	 100 [cc] 276 426
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 266
;; live  gen 	 100 [cc] 276 426
;; live  kill	
;; rd  in  	(6) 7[17],13[24],102[379],103[380],266[486],276[551]
;; rd  gen 	(3) 100[260],276[503],426[661]
;; rd  kill	(1) 426[661]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; rd  out 	(5) 7[17],13[24],102[379],103[380],276[503]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 32 )->[90]->( 48 91 )
;; bb 90 artificial_defs: { }
;; bb 90 artificial_uses: { u601(7){ d17(bb 0 insn -1) }u602(13){ d24(bb 0 insn -1) }u603(102){ d379(bb 0 insn -1) }u604(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 290
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 290
;; lr  def 	 100 [cc] 160 250
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 290
;; live  gen 	 100 [cc] 160 250
;; live  kill	
;; rd  in  	(8) 7[17],13[24],100[355],102[379],103[380],247[473],277[566],290[575]
;; rd  gen 	(3) 100[309],160[428],250[475]
;; rd  kill	(2) 160[428],250[475]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 250 290
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 250 290
;; rd  out 	(6) 7[17],13[24],102[379],103[380],250[475],290[575]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 90 )->[91]->( 42 92 )
;; bb 91 artificial_defs: { }
;; bb 91 artificial_uses: { u610(7){ d17(bb 0 insn -1) }u611(13){ d24(bb 0 insn -1) }u612(102){ d379(bb 0 insn -1) }u613(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 250 290
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 250
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 250 290
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(6) 7[17],13[24],102[379],103[380],250[475],290[575]
;; rd  gen 	(1) 100[308]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 250 290
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 250 290
;; rd  out 	(6) 7[17],13[24],102[379],103[380],250[475],290[575]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 91 )->[92]->( 93 164 )
;; bb 92 artificial_defs: { }
;; bb 92 artificial_uses: { u616(7){ d17(bb 0 insn -1) }u617(13){ d24(bb 0 insn -1) }u618(102){ d379(bb 0 insn -1) }u619(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 250 290
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 290
;; lr  def 	 100 [cc] 161 276
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 250 290
;; live  gen 	 100 [cc] 161 276
;; live  kill	
;; rd  in  	(6) 7[17],13[24],102[379],103[380],250[475],290[575]
;; rd  gen 	(3) 100[307],161[429],276[550]
;; rd  kill	(1) 161[429]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 250 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 250 276
;; rd  out 	(6) 7[17],13[24],102[379],103[380],250[475],276[550]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 92 )->[93]->( 164 )
;; bb 93 artificial_defs: { }
;; bb 93 artificial_uses: { u624(7){ d17(bb 0 insn -1) }u625(13){ d24(bb 0 insn -1) }u626(102){ d379(bb 0 insn -1) }u627(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 250
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 250
;; lr  def 	 100 [cc] 276 428
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 250
;; live  gen 	 100 [cc] 276 428
;; live  kill	
;; rd  in  	(6) 7[17],13[24],102[379],103[380],250[475],276[550]
;; rd  gen 	(3) 100[259],276[502],428[662]
;; rd  kill	(1) 428[662]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; rd  out 	(5) 7[17],13[24],102[379],103[380],276[502]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 14 )->[94]->( 48 95 )
;; bb 94 artificial_defs: { }
;; bb 94 artificial_uses: { u631(7){ d17(bb 0 insn -1) }u632(13){ d24(bb 0 insn -1) }u633(102){ d379(bb 0 insn -1) }u634(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 290
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 290
;; lr  def 	 100 [cc] 162 265
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 290
;; live  gen 	 100 [cc] 162 265
;; live  kill	
;; rd  in  	(8) 7[17],13[24],100[367],102[379],103[380],247[473],277[566],290[575]
;; rd  gen 	(3) 100[306],162[430],265[485]
;; rd  kill	(2) 162[430],265[485]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265 290
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265 290
;; rd  out 	(6) 7[17],13[24],102[379],103[380],265[485],290[575]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 94 )->[95]->( 96 97 )
;; bb 95 artificial_defs: { }
;; bb 95 artificial_uses: { u640(7){ d17(bb 0 insn -1) }u641(13){ d24(bb 0 insn -1) }u642(102){ d379(bb 0 insn -1) }u643(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265 290
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 290
;; lr  def 	 100 [cc] 163 329
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265 290
;; live  gen 	 100 [cc] 163 329
;; live  kill	
;; rd  in  	(6) 7[17],13[24],102[379],103[380],265[485],290[575]
;; rd  gen 	(3) 100[305],163[431],329[598]
;; rd  kill	(2) 163[431],329[598]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265
;; rd  out 	(5) 7[17],13[24],102[379],103[380],265[485]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 95 )->[96]->( 157 97 )
;; bb 96 artificial_defs: { }
;; bb 96 artificial_uses: { u648(7){ d17(bb 0 insn -1) }u649(13){ d24(bb 0 insn -1) }u650(102){ d379(bb 0 insn -1) }u651(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(5) 7[17],13[24],102[379],103[380],265[485]
;; rd  gen 	(1) 100[304]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265
;; rd  out 	(5) 7[17],13[24],102[379],103[380],265[485]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 95 96 )->[97]->( 98 99 )
;; bb 97 artificial_defs: { }
;; bb 97 artificial_uses: { u654(7){ d17(bb 0 insn -1) }u655(13){ d24(bb 0 insn -1) }u656(102){ d379(bb 0 insn -1) }u657(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 165 330 331
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265
;; live  gen 	 100 [cc] 165 330 331
;; live  kill	
;; rd  in  	(5) 7[17],13[24],102[379],103[380],265[485]
;; rd  gen 	(4) 100[303],165[432],330[599],331[600]
;; rd  kill	(3) 165[432],330[599],331[600]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265
;; rd  out 	(5) 7[17],13[24],102[379],103[380],265[485]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 97 )->[98]->( 158 99 )
;; bb 98 artificial_defs: { }
;; bb 98 artificial_uses: { u662(7){ d17(bb 0 insn -1) }u663(13){ d24(bb 0 insn -1) }u664(102){ d379(bb 0 insn -1) }u665(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(5) 7[17],13[24],102[379],103[380],265[485]
;; rd  gen 	(1) 100[302]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265
;; rd  out 	(5) 7[17],13[24],102[379],103[380],265[485]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 97 98 )->[99]->( 100 164 )
;; bb 99 artificial_defs: { }
;; bb 99 artificial_uses: { u668(7){ d17(bb 0 insn -1) }u669(13){ d24(bb 0 insn -1) }u670(102){ d379(bb 0 insn -1) }u671(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 167 276 332
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265
;; live  gen 	 100 [cc] 167 276 332
;; live  kill	
;; rd  in  	(5) 7[17],13[24],102[379],103[380],265[485]
;; rd  gen 	(4) 100[301],167[433],276[549],332[601]
;; rd  kill	(2) 167[433],332[601]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265 276
;; rd  out 	(6) 7[17],13[24],102[379],103[380],265[485],276[549]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 99 )->[100]->( 164 )
;; bb 100 artificial_defs: { }
;; bb 100 artificial_uses: { u676(7){ d17(bb 0 insn -1) }u677(13){ d24(bb 0 insn -1) }u678(102){ d379(bb 0 insn -1) }u679(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265
;; lr  def 	 100 [cc] 276
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265
;; live  gen 	 100 [cc] 276
;; live  kill	
;; rd  in  	(6) 7[17],13[24],102[379],103[380],265[485],276[549]
;; rd  gen 	(2) 100[258],276[501]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; rd  out 	(5) 7[17],13[24],102[379],103[380],276[501]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 27 )->[101]->( 42 102 )
;; bb 101 artificial_defs: { }
;; bb 101 artificial_uses: { u682(7){ d17(bb 0 insn -1) }u683(13){ d24(bb 0 insn -1) }u684(102){ d379(bb 0 insn -1) }u685(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 290
;; lr  def 	 100 [cc] 168 263
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290
;; live  gen 	 100 [cc] 168 263
;; live  kill	
;; rd  in  	(7) 7[17],13[24],102[379],103[380],247[473],277[566],290[575]
;; rd  gen 	(3) 100[300],168[434],263[484]
;; rd  kill	(2) 168[434],263[484]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 263 290
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 263 290
;; rd  out 	(7) 7[17],13[24],102[379],103[380],247[473],263[484],290[575]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 101 )->[102]->( 103 105 )
;; bb 102 artificial_defs: { }
;; bb 102 artificial_uses: { u691(7){ d17(bb 0 insn -1) }u692(13){ d24(bb 0 insn -1) }u693(102){ d379(bb 0 insn -1) }u694(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 263 290
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 263
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 263 290
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(7) 7[17],13[24],102[379],103[380],247[473],263[484],290[575]
;; rd  gen 	(1) 100[299]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 263 290
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 263 290
;; rd  out 	(7) 7[17],13[24],102[379],103[380],247[473],263[484],290[575]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 102 )->[103]->( 104 164 )
;; bb 103 artificial_defs: { }
;; bb 103 artificial_uses: { u697(7){ d17(bb 0 insn -1) }u698(13){ d24(bb 0 insn -1) }u699(102){ d379(bb 0 insn -1) }u700(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 290
;; lr  def 	 100 [cc] 169 276
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290
;; live  gen 	 100 [cc] 169 276
;; live  kill	
;; rd  in  	(7) 7[17],13[24],102[379],103[380],247[473],263[484],290[575]
;; rd  gen 	(3) 100[298],169[435],276[548]
;; rd  kill	(1) 169[435]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 276
;; rd  out 	(6) 7[17],13[24],102[379],103[380],247[473],276[548]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 103 )->[104]->( 164 )
;; bb 104 artificial_defs: { }
;; bb 104 artificial_uses: { u705(7){ d17(bb 0 insn -1) }u706(13){ d24(bb 0 insn -1) }u707(102){ d379(bb 0 insn -1) }u708(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247
;; lr  def 	 170 173 276 335 337 338 339 340 341 342 343
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247
;; live  gen 	 170 173 276 335 337 338 339 340 341 342 343
;; live  kill	
;; rd  in  	(6) 7[17],13[24],102[379],103[380],247[473],276[548]
;; rd  gen 	(11) 170[436],173[437],276[547],335[602],337[603],338[604],339[605],340[606],341[607],342[608],343[609]
;; rd  kill	(10) 170[436],173[437],335[602],337[603],338[604],339[605],340[606],341[607],342[608],343[609]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; rd  out 	(5) 7[17],13[24],102[379],103[380],276[547]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 102 )->[105]->( 159 106 )
;; bb 105 artificial_defs: { }
;; bb 105 artificial_uses: { u723(7){ d17(bb 0 insn -1) }u724(13){ d24(bb 0 insn -1) }u725(102){ d379(bb 0 insn -1) }u726(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 263
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 263
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 263
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(7) 7[17],13[24],102[379],103[380],247[473],263[484],290[575]
;; rd  gen 	(1) 100[297]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 263
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 263
;; rd  out 	(5) 7[17],13[24],102[379],103[380],263[484]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 105 )->[106]->( 107 164 )
;; bb 106 artificial_defs: { }
;; bb 106 artificial_uses: { u729(7){ d17(bb 0 insn -1) }u730(13){ d24(bb 0 insn -1) }u731(102){ d379(bb 0 insn -1) }u732(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 263
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 178 276 344
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 263
;; live  gen 	 100 [cc] 178 276 344
;; live  kill	
;; rd  in  	(5) 7[17],13[24],102[379],103[380],263[484]
;; rd  gen 	(4) 100[296],178[438],276[546],344[610]
;; rd  kill	(2) 178[438],344[610]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 263 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 263 276
;; rd  out 	(6) 7[17],13[24],102[379],103[380],263[484],276[546]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 106 )->[107]->( 164 )
;; bb 107 artificial_defs: { }
;; bb 107 artificial_uses: { u737(7){ d17(bb 0 insn -1) }u738(13){ d24(bb 0 insn -1) }u739(102){ d379(bb 0 insn -1) }u740(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 263
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 263
;; lr  def 	 100 [cc] 276 430
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 263
;; live  gen 	 100 [cc] 276 430
;; live  kill	
;; rd  in  	(6) 7[17],13[24],102[379],103[380],263[484],276[546]
;; rd  gen 	(3) 100[257],276[500],430[663]
;; rd  kill	(1) 430[663]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; rd  out 	(5) 7[17],13[24],102[379],103[380],276[500]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 28 )->[108]->( 42 109 )
;; bb 108 artificial_defs: { }
;; bb 108 artificial_uses: { u744(7){ d17(bb 0 insn -1) }u745(13){ d24(bb 0 insn -1) }u746(102){ d379(bb 0 insn -1) }u747(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 290
;; lr  def 	 100 [cc] 179 261
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290
;; live  gen 	 100 [cc] 179 261
;; live  kill	
;; rd  in  	(6) 7[17],13[24],102[379],103[380],247[473],290[575]
;; rd  gen 	(3) 100[295],179[439],261[483]
;; rd  kill	(2) 179[439],261[483]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 261
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 261
;; rd  out 	(6) 7[17],13[24],102[379],103[380],247[473],261[483]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 108 )->[109]->( 110 112 )
;; bb 109 artificial_defs: { }
;; bb 109 artificial_uses: { u753(7){ d17(bb 0 insn -1) }u754(13){ d24(bb 0 insn -1) }u755(102){ d379(bb 0 insn -1) }u756(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 261
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 261
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(6) 7[17],13[24],102[379],103[380],247[473],261[483]
;; rd  gen 	(1) 100[294]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 261
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 261
;; rd  out 	(6) 7[17],13[24],102[379],103[380],247[473],261[483]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 109 )->[110]->( 111 164 )
;; bb 110 artificial_defs: { }
;; bb 110 artificial_uses: { u759(7){ d17(bb 0 insn -1) }u760(13){ d24(bb 0 insn -1) }u761(102){ d379(bb 0 insn -1) }u762(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 180 276 346
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247
;; live  gen 	 100 [cc] 180 276 346
;; live  kill	
;; rd  in  	(6) 7[17],13[24],102[379],103[380],247[473],261[483]
;; rd  gen 	(4) 100[293],180[440],276[545],346[611]
;; rd  kill	(2) 180[440],346[611]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 276 346
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 276 346
;; rd  out 	(7) 7[17],13[24],102[379],103[380],247[473],276[545],346[611]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 110 )->[111]->( 164 )
;; bb 111 artificial_defs: { }
;; bb 111 artificial_uses: { u767(7){ d17(bb 0 insn -1) }u768(13){ d24(bb 0 insn -1) }u769(102){ d379(bb 0 insn -1) }u770(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 346
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 346
;; lr  def 	 181 184 276 349 350 351 352 353 354 355
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 346
;; live  gen 	 181 184 276 349 350 351 352 353 354 355
;; live  kill	
;; rd  in  	(7) 7[17],13[24],102[379],103[380],247[473],276[545],346[611]
;; rd  gen 	(10) 181[441],184[442],276[544],349[612],350[613],351[614],352[615],353[616],354[617],355[618]
;; rd  kill	(9) 181[441],184[442],349[612],350[613],351[614],352[615],353[616],354[617],355[618]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; rd  out 	(5) 7[17],13[24],102[379],103[380],276[544]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 109 )->[112]->( 160 113 )
;; bb 112 artificial_defs: { }
;; bb 112 artificial_uses: { u785(7){ d17(bb 0 insn -1) }u786(13){ d24(bb 0 insn -1) }u787(102){ d379(bb 0 insn -1) }u788(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(6) 7[17],13[24],102[379],103[380],247[473],261[483]
;; rd  gen 	(1) 100[292]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261
;; rd  out 	(5) 7[17],13[24],102[379],103[380],261[483]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 112 )->[113]->( 114 164 )
;; bb 113 artificial_defs: { }
;; bb 113 artificial_uses: { u791(7){ d17(bb 0 insn -1) }u792(13){ d24(bb 0 insn -1) }u793(102){ d379(bb 0 insn -1) }u794(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 189 276 356
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261
;; live  gen 	 100 [cc] 189 276 356
;; live  kill	
;; rd  in  	(5) 7[17],13[24],102[379],103[380],261[483]
;; rd  gen 	(4) 100[291],189[443],276[543],356[619]
;; rd  kill	(2) 189[443],356[619]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261 276
;; rd  out 	(6) 7[17],13[24],102[379],103[380],261[483],276[543]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 113 )->[114]->( 164 )
;; bb 114 artificial_defs: { }
;; bb 114 artificial_uses: { u799(7){ d17(bb 0 insn -1) }u800(13){ d24(bb 0 insn -1) }u801(102){ d379(bb 0 insn -1) }u802(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261
;; lr  def 	 100 [cc] 276 432
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261
;; live  gen 	 100 [cc] 276 432
;; live  kill	
;; rd  in  	(6) 7[17],13[24],102[379],103[380],261[483],276[543]
;; rd  gen 	(3) 100[256],276[499],432[664]
;; rd  kill	(1) 432[664]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; rd  out 	(5) 7[17],13[24],102[379],103[380],276[499]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 25 )->[115]->( 48 116 )
;; bb 115 artificial_defs: { }
;; bb 115 artificial_uses: { u806(7){ d17(bb 0 insn -1) }u807(13){ d24(bb 0 insn -1) }u808(102){ d379(bb 0 insn -1) }u809(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 290
;; lr  def 	 100 [cc] 190 259
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290
;; live  gen 	 100 [cc] 190 259
;; live  kill	
;; rd  in  	(8) 7[17],13[24],100[359],102[379],103[380],247[473],277[566],290[575]
;; rd  gen 	(3) 100[290],190[444],259[482]
;; rd  kill	(2) 190[444],259[482]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 259 290
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 259 290
;; rd  out 	(7) 7[17],13[24],102[379],103[380],247[473],259[482],290[575]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 115 )->[116]->( 161 117 )
;; bb 116 artificial_defs: { }
;; bb 116 artificial_uses: { u815(7){ d17(bb 0 insn -1) }u816(13){ d24(bb 0 insn -1) }u817(102){ d379(bb 0 insn -1) }u818(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 259 290
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 259
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 259 290
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(7) 7[17],13[24],102[379],103[380],247[473],259[482],290[575]
;; rd  gen 	(1) 100[289]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 259 290
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 259 290
;; rd  out 	(7) 7[17],13[24],102[379],103[380],247[473],259[482],290[575]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 116 )->[117]->( 118 162 )
;; bb 117 artificial_defs: { }
;; bb 117 artificial_uses: { u821(7){ d17(bb 0 insn -1) }u822(13){ d24(bb 0 insn -1) }u823(102){ d379(bb 0 insn -1) }u824(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 259 290
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 259
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 259 290
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(7) 7[17],13[24],102[379],103[380],247[473],259[482],290[575]
;; rd  gen 	(1) 100[288]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290
;; rd  out 	(6) 7[17],13[24],102[379],103[380],247[473],290[575]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 117 )->[118]->( 119 164 )
;; bb 118 artificial_defs: { }
;; bb 118 artificial_uses: { u827(7){ d17(bb 0 insn -1) }u828(13){ d24(bb 0 insn -1) }u829(102){ d379(bb 0 insn -1) }u830(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 290
;; lr  def 	 100 [cc] 191 276
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290
;; live  gen 	 100 [cc] 191 276
;; live  kill	
;; rd  in  	(6) 7[17],13[24],102[379],103[380],247[473],290[575]
;; rd  gen 	(3) 100[287],191[445],276[542]
;; rd  kill	(1) 191[445]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 276 290
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 276 290
;; rd  out 	(7) 7[17],13[24],102[379],103[380],247[473],276[542],290[575]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 118 )->[119]->( 164 )
;; bb 119 artificial_defs: { }
;; bb 119 artificial_uses: { u835(7){ d17(bb 0 insn -1) }u836(13){ d24(bb 0 insn -1) }u837(102){ d379(bb 0 insn -1) }u838(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290
;; lr  def 	 192 195 276 361 362 363 364 365 366 367
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290
;; live  gen 	 192 195 276 361 362 363 364 365 366 367
;; live  kill	
;; rd  in  	(7) 7[17],13[24],102[379],103[380],247[473],276[542],290[575]
;; rd  gen 	(10) 192[446],195[447],276[541],361[620],362[621],363[622],364[623],365[624],366[625],367[626]
;; rd  kill	(9) 192[446],195[447],361[620],362[621],363[622],364[623],365[624],366[625],367[626]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; rd  out 	(5) 7[17],13[24],102[379],103[380],276[541]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 30 )->[120]->( 121 122 )
;; bb 120 artificial_defs: { }
;; bb 120 artificial_uses: { u853(7){ d17(bb 0 insn -1) }u854(13){ d24(bb 0 insn -1) }u855(102){ d379(bb 0 insn -1) }u856(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 290
;; lr  def 	 100 [cc] 200 257
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290
;; live  gen 	 100 [cc] 200 257
;; live  kill	
;; rd  in  	(6) 7[17],13[24],102[379],103[380],247[473],290[575]
;; rd  gen 	(3) 100[286],200[448],257[481]
;; rd  kill	(2) 200[448],257[481]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 257 290
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 257 290
;; rd  out 	(7) 7[17],13[24],102[379],103[380],247[473],257[481],290[575]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 120 )->[121]->( 164 )
;; bb 121 artificial_defs: { }
;; bb 121 artificial_uses: { u862(7){ d17(bb 0 insn -1) }u863(13){ d24(bb 0 insn -1) }u864(102){ d379(bb 0 insn -1) }u865(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290
;; lr  def 	 201 204 276 371 372 373 374 375 376 377
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290
;; live  gen 	 201 204 276 371 372 373 374 375 376 377
;; live  kill	
;; rd  in  	(7) 7[17],13[24],102[379],103[380],247[473],257[481],290[575]
;; rd  gen 	(10) 201[449],204[450],276[540],371[627],372[628],373[629],374[630],375[631],376[632],377[633]
;; rd  kill	(9) 201[449],204[450],371[627],372[628],373[629],374[630],375[631],376[632],377[633]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; rd  out 	(5) 7[17],13[24],102[379],103[380],276[540]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 120 )->[122]->( 123 164 )
;; bb 122 artificial_defs: { }
;; bb 122 artificial_uses: { u880(7){ d17(bb 0 insn -1) }u881(13){ d24(bb 0 insn -1) }u882(102){ d379(bb 0 insn -1) }u883(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 257 290
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 290
;; lr  def 	 100 [cc] 209 276
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 257 290
;; live  gen 	 100 [cc] 209 276
;; live  kill	
;; rd  in  	(7) 7[17],13[24],102[379],103[380],247[473],257[481],290[575]
;; rd  gen 	(3) 100[285],209[451],276[539]
;; rd  kill	(1) 209[451]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 257 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 257 276
;; rd  out 	(6) 7[17],13[24],102[379],103[380],257[481],276[539]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 122 )->[123]->( 164 )
;; bb 123 artificial_defs: { }
;; bb 123 artificial_uses: { u888(7){ d17(bb 0 insn -1) }u889(13){ d24(bb 0 insn -1) }u890(102){ d379(bb 0 insn -1) }u891(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 257
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 257
;; lr  def 	 100 [cc] 276 434
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 257
;; live  gen 	 100 [cc] 276 434
;; live  kill	
;; rd  in  	(6) 7[17],13[24],102[379],103[380],257[481],276[539]
;; rd  gen 	(3) 100[255],276[498],434[665]
;; rd  kill	(1) 434[665]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; rd  out 	(5) 7[17],13[24],102[379],103[380],276[498]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 23 )->[124]->( 125 126 )
;; bb 124 artificial_defs: { }
;; bb 124 artificial_uses: { u895(7){ d17(bb 0 insn -1) }u896(13){ d24(bb 0 insn -1) }u897(102){ d379(bb 0 insn -1) }u898(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 290
;; lr  def 	 100 [cc] 210 255
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290
;; live  gen 	 100 [cc] 210 255
;; live  kill	
;; rd  in  	(8) 7[17],13[24],100[360],102[379],103[380],247[473],277[566],290[575]
;; rd  gen 	(3) 100[284],210[452],255[480]
;; rd  kill	(2) 210[452],255[480]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 255 290
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 255 290
;; rd  out 	(7) 7[17],13[24],102[379],103[380],247[473],255[480],290[575]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 124 )->[125]->( 164 )
;; bb 125 artificial_defs: { }
;; bb 125 artificial_uses: { u904(7){ d17(bb 0 insn -1) }u905(13){ d24(bb 0 insn -1) }u906(102){ d379(bb 0 insn -1) }u907(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290
;; lr  def 	 211 214 276 382 383 384 385 386 387 388
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290
;; live  gen 	 211 214 276 382 383 384 385 386 387 388
;; live  kill	
;; rd  in  	(7) 7[17],13[24],102[379],103[380],247[473],255[480],290[575]
;; rd  gen 	(10) 211[453],214[454],276[538],382[634],383[635],384[636],385[637],386[638],387[639],388[640]
;; rd  kill	(9) 211[453],214[454],382[634],383[635],384[636],385[637],386[638],387[639],388[640]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; rd  out 	(5) 7[17],13[24],102[379],103[380],276[538]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 124 )->[126]->( 127 164 )
;; bb 126 artificial_defs: { }
;; bb 126 artificial_uses: { u922(7){ d17(bb 0 insn -1) }u923(13){ d24(bb 0 insn -1) }u924(102){ d379(bb 0 insn -1) }u925(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 290
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 290
;; lr  def 	 100 [cc] 219 276
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 290
;; live  gen 	 100 [cc] 219 276
;; live  kill	
;; rd  in  	(7) 7[17],13[24],102[379],103[380],247[473],255[480],290[575]
;; rd  gen 	(3) 100[283],219[455],276[537]
;; rd  kill	(1) 219[455]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 276
;; rd  out 	(6) 7[17],13[24],102[379],103[380],255[480],276[537]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 126 )->[127]->( 164 )
;; bb 127 artificial_defs: { }
;; bb 127 artificial_uses: { u930(7){ d17(bb 0 insn -1) }u931(13){ d24(bb 0 insn -1) }u932(102){ d379(bb 0 insn -1) }u933(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255
;; lr  def 	 100 [cc] 276 436
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255
;; live  gen 	 100 [cc] 276 436
;; live  kill	
;; rd  in  	(6) 7[17],13[24],102[379],103[380],255[480],276[537]
;; rd  gen 	(3) 100[254],276[497],436[666]
;; rd  kill	(1) 436[666]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; rd  out 	(5) 7[17],13[24],102[379],103[380],276[497]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 34 )->[128]->( 129 133 )
;; bb 128 artificial_defs: { }
;; bb 128 artificial_uses: { u937(7){ d17(bb 0 insn -1) }u938(13){ d24(bb 0 insn -1) }u939(102){ d379(bb 0 insn -1) }u940(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 290
;; lr  def 	 100 [cc] 220 253
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290
;; live  gen 	 100 [cc] 220 253
;; live  kill	
;; rd  in  	(7) 7[17],13[24],102[379],103[380],247[473],277[566],290[575]
;; rd  gen 	(3) 100[282],220[456],253[478]
;; rd  kill	(2) 220[456],253[478]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 253 290
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 253 290
;; rd  out 	(7) 7[17],13[24],102[379],103[380],247[473],253[478],290[575]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 128 )->[129]->( 130 164 )
;; bb 129 artificial_defs: { }
;; bb 129 artificial_uses: { u946(7){ d17(bb 0 insn -1) }u947(13){ d24(bb 0 insn -1) }u948(102){ d379(bb 0 insn -1) }u949(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 290
;; lr  def 	 100 [cc] 221 276
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290
;; live  gen 	 100 [cc] 221 276
;; live  kill	
;; rd  in  	(7) 7[17],13[24],102[379],103[380],247[473],253[478],290[575]
;; rd  gen 	(3) 100[281],221[457],276[536]
;; rd  kill	(1) 221[457]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 276 290
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 276 290
;; rd  out 	(7) 7[17],13[24],102[379],103[380],247[473],276[536],290[575]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 129 )->[130]->( 131 132 )
;; bb 130 artificial_defs: { }
;; bb 130 artificial_uses: { u954(7){ d17(bb 0 insn -1) }u955(13){ d24(bb 0 insn -1) }u956(102){ d379(bb 0 insn -1) }u957(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 290
;; lr  def 	 100 [cc] 222 224 225 254 393
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290
;; live  gen 	 100 [cc] 222 224 225 254 393
;; live  kill	
;; rd  in  	(7) 7[17],13[24],102[379],103[380],247[473],276[536],290[575]
;; rd  gen 	(6) 100[280],222[458],224[459],225[461],254[479],393[641]
;; rd  kill	(6) 222[458],224[459],225[460,461],254[479],393[641]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 225 247 254
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 225 247 254
;; rd  out 	(7) 7[17],13[24],102[379],103[380],225[461],247[473],254[479]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 130 )->[131]->( 132 )
;; bb 131 artificial_defs: { }
;; bb 131 artificial_uses: { u967(7){ d17(bb 0 insn -1) }u968(13){ d24(bb 0 insn -1) }u969(102){ d379(bb 0 insn -1) }u970(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 225 226 395 396
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 254
;; live  gen 	 100 [cc] 225 226 395 396
;; live  kill	
;; rd  in  	(7) 7[17],13[24],102[379],103[380],225[461],247[473],254[479]
;; rd  gen 	(5) 100[253],225[460],226[462],395[642],396[643]
;; rd  kill	(5) 225[460,461],226[462],395[642],396[643]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 225 247 254
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 225 247 254
;; rd  out 	(7) 7[17],13[24],102[379],103[380],225[460],247[473],254[479]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 130 131 )->[132]->( 164 )
;; bb 132 artificial_defs: { }
;; bb 132 artificial_uses: { u975(7){ d17(bb 0 insn -1) }u976(13){ d24(bb 0 insn -1) }u977(102){ d379(bb 0 insn -1) }u978(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 225 247 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 225 247 254
;; lr  def 	 276 397
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 225 247 254
;; live  gen 	 276 397
;; live  kill	
;; rd  in  	(8) 7[17],13[24],102[379],103[380],225[460,461],247[473],254[479]
;; rd  gen 	(2) 276[535],397[644]
;; rd  kill	(1) 397[644]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; rd  out 	(5) 7[17],13[24],102[379],103[380],276[535]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 128 )->[133]->( 42 134 )
;; bb 133 artificial_defs: { }
;; bb 133 artificial_uses: { u985(7){ d17(bb 0 insn -1) }u986(13){ d24(bb 0 insn -1) }u987(102){ d379(bb 0 insn -1) }u988(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 253
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 253
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 253
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(7) 7[17],13[24],102[379],103[380],247[473],253[478],290[575]
;; rd  gen 	(1) 100[279]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[17],13[24],102[379],103[380]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 133 )->[134]->( 164 )
;; bb 134 artificial_defs: { }
;; bb 134 artificial_uses: { u991(7){ d17(bb 0 insn -1) }u992(13){ d24(bb 0 insn -1) }u993(102){ d379(bb 0 insn -1) }u994(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 276
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 276
;; live  kill	
;; rd  in  	(4) 7[17],13[24],102[379],103[380]
;; rd  gen 	(1) 276[534]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; rd  out 	(5) 7[17],13[24],102[379],103[380],276[534]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 35 )->[135]->( 136 140 )
;; bb 135 artificial_defs: { }
;; bb 135 artificial_uses: { u995(7){ d17(bb 0 insn -1) }u996(13){ d24(bb 0 insn -1) }u997(102){ d379(bb 0 insn -1) }u998(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 290
;; lr  def 	 100 [cc] 229 251
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290
;; live  gen 	 100 [cc] 229 251
;; live  kill	
;; rd  in  	(6) 7[17],13[24],102[379],103[380],247[473],290[575]
;; rd  gen 	(3) 100[278],229[463],251[476]
;; rd  kill	(2) 229[463],251[476]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 251 290
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 251 290
;; rd  out 	(7) 7[17],13[24],102[379],103[380],247[473],251[476],290[575]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 135 )->[136]->( 137 164 )
;; bb 136 artificial_defs: { }
;; bb 136 artificial_uses: { u1004(7){ d17(bb 0 insn -1) }u1005(13){ d24(bb 0 insn -1) }u1006(102){ d379(bb 0 insn -1) }u1007(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 290
;; lr  def 	 100 [cc] 230 276
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290
;; live  gen 	 100 [cc] 230 276
;; live  kill	
;; rd  in  	(7) 7[17],13[24],102[379],103[380],247[473],251[476],290[575]
;; rd  gen 	(3) 100[277],230[464],276[533]
;; rd  kill	(1) 230[464]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 276
;; rd  out 	(6) 7[17],13[24],102[379],103[380],247[473],276[533]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 136 )->[137]->( 138 139 )
;; bb 137 artificial_defs: { }
;; bb 137 artificial_uses: { u1012(7){ d17(bb 0 insn -1) }u1013(13){ d24(bb 0 insn -1) }u1014(102){ d379(bb 0 insn -1) }u1015(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 231 233 234 252 400 401
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247
;; live  gen 	 100 [cc] 231 233 234 252 400 401
;; live  kill	
;; rd  in  	(6) 7[17],13[24],102[379],103[380],247[473],276[533]
;; rd  gen 	(7) 100[276],231[465],233[466],234[468],252[477],400[645],401[646]
;; rd  kill	(7) 231[465],233[466],234[467,468],252[477],400[645],401[646]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 234 247 252 400
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 234 247 252 400
;; rd  out 	(8) 7[17],13[24],102[379],103[380],234[468],247[473],252[477],400[645]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 137 )->[138]->( 139 )
;; bb 138 artificial_defs: { }
;; bb 138 artificial_uses: { u1025(7){ d17(bb 0 insn -1) }u1026(13){ d24(bb 0 insn -1) }u1027(102){ d379(bb 0 insn -1) }u1028(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 252 400
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 400
;; lr  def 	 100 [cc] 234 235 404
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 252 400
;; live  gen 	 100 [cc] 234 235 404
;; live  kill	
;; rd  in  	(8) 7[17],13[24],102[379],103[380],234[468],247[473],252[477],400[645]
;; rd  gen 	(4) 100[252],234[467],235[469],404[647]
;; rd  kill	(4) 234[467,468],235[469],404[647]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 234 247 252
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 234 247 252
;; rd  out 	(7) 7[17],13[24],102[379],103[380],234[467],247[473],252[477]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 137 138 )->[139]->( 164 )
;; bb 139 artificial_defs: { }
;; bb 139 artificial_uses: { u1033(7){ d17(bb 0 insn -1) }u1034(13){ d24(bb 0 insn -1) }u1035(102){ d379(bb 0 insn -1) }u1036(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 234 247 252
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 234 247 252
;; lr  def 	 276 405
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 234 247 252
;; live  gen 	 276 405
;; live  kill	
;; rd  in  	(9) 7[17],13[24],102[379],103[380],234[467,468],247[473],252[477],400[645]
;; rd  gen 	(2) 276[532],405[648]
;; rd  kill	(1) 405[648]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; rd  out 	(5) 7[17],13[24],102[379],103[380],276[532]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 135 )->[140]->( 42 141 )
;; bb 140 artificial_defs: { }
;; bb 140 artificial_uses: { u1043(7){ d17(bb 0 insn -1) }u1044(13){ d24(bb 0 insn -1) }u1045(102){ d379(bb 0 insn -1) }u1046(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 251
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 251
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(7) 7[17],13[24],102[379],103[380],247[473],251[476],290[575]
;; rd  gen 	(1) 100[275]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[17],13[24],102[379],103[380]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 140 )->[141]->( 164 )
;; bb 141 artificial_defs: { }
;; bb 141 artificial_uses: { u1049(7){ d17(bb 0 insn -1) }u1050(13){ d24(bb 0 insn -1) }u1051(102){ d379(bb 0 insn -1) }u1052(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 276
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 276
;; live  kill	
;; rd  in  	(4) 7[17],13[24],102[379],103[380]
;; rd  gen 	(1) 276[531]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; rd  out 	(5) 7[17],13[24],102[379],103[380],276[531]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 37 )->[142]->( 143 144 )
;; bb 142 artificial_defs: { }
;; bb 142 artificial_uses: { u1053(7){ d17(bb 0 insn -1) }u1054(13){ d24(bb 0 insn -1) }u1055(102){ d379(bb 0 insn -1) }u1056(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 290
;; lr  def 	 100 [cc] 238 248
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290
;; live  gen 	 100 [cc] 238 248
;; live  kill	
;; rd  in  	(6) 7[17],13[24],102[379],103[380],247[473],290[575]
;; rd  gen 	(3) 100[274],238[470],248[474]
;; rd  kill	(2) 238[470],248[474]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 248 290
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 248 290
;; rd  out 	(7) 7[17],13[24],102[379],103[380],247[473],248[474],290[575]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 142 )->[143]->( 164 )
;; bb 143 artificial_defs: { }
;; bb 143 artificial_uses: { u1062(7){ d17(bb 0 insn -1) }u1063(13){ d24(bb 0 insn -1) }u1064(102){ d379(bb 0 insn -1) }u1065(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290
;; lr  def 	 239 242 276 409 410 411 412 413 414 415
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290
;; live  gen 	 239 242 276 409 410 411 412 413 414 415
;; live  kill	
;; rd  in  	(7) 7[17],13[24],102[379],103[380],247[473],248[474],290[575]
;; rd  gen 	(10) 239[471],242[472],276[530],409[649],410[650],411[651],412[652],413[653],414[654],415[655]
;; rd  kill	(9) 239[471],242[472],409[649],410[650],411[651],412[652],413[653],414[654],415[655]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; rd  out 	(5) 7[17],13[24],102[379],103[380],276[530]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 142 )->[144]->( 163 145 )
;; bb 144 artificial_defs: { }
;; bb 144 artificial_uses: { u1080(7){ d17(bb 0 insn -1) }u1081(13){ d24(bb 0 insn -1) }u1082(102){ d379(bb 0 insn -1) }u1083(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 248
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 248
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 248
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(7) 7[17],13[24],102[379],103[380],247[473],248[474],290[575]
;; rd  gen 	(1) 100[273]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 248
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 248
;; rd  out 	(5) 7[17],13[24],102[379],103[380],248[474]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 144 )->[145]->( 42 146 )
;; bb 145 artificial_defs: { }
;; bb 145 artificial_uses: { u1086(7){ d17(bb 0 insn -1) }u1087(13){ d24(bb 0 insn -1) }u1088(102){ d379(bb 0 insn -1) }u1089(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 248
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 248
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 248
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(5) 7[17],13[24],102[379],103[380],248[474]
;; rd  gen 	(1) 100[272]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[17],13[24],102[379],103[380]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 145 )->[146]->( 164 )
;; bb 146 artificial_defs: { }
;; bb 146 artificial_uses: { u1092(7){ d17(bb 0 insn -1) }u1093(13){ d24(bb 0 insn -1) }u1094(102){ d379(bb 0 insn -1) }u1095(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 276
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 276
;; live  kill	
;; rd  in  	(4) 7[17],13[24],102[379],103[380]
;; rd  gen 	(1) 276[529]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; rd  out 	(5) 7[17],13[24],102[379],103[380],276[529]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 4 )->[147]->( 164 )
;; bb 147 artificial_defs: { }
;; bb 147 artificial_uses: { u1096(7){ d17(bb 0 insn -1) }u1097(13){ d24(bb 0 insn -1) }u1098(102){ d379(bb 0 insn -1) }u1099(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 276
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 276
;; live  kill	
;; rd  in  	(5) 7[17],13[24],102[379],103[380],275[495]
;; rd  gen 	(1) 276[528]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; rd  out 	(5) 7[17],13[24],102[379],103[380],276[528]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 6 )->[148]->( 164 )
;; bb 148 artificial_defs: { }
;; bb 148 artificial_uses: { u1100(7){ d17(bb 0 insn -1) }u1101(13){ d24(bb 0 insn -1) }u1102(102){ d379(bb 0 insn -1) }u1103(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 276
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 276
;; live  kill	
;; rd  in  	(5) 7[17],13[24],102[379],103[380],275[495]
;; rd  gen 	(1) 276[527]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; rd  out 	(5) 7[17],13[24],102[379],103[380],276[527]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 17 )->[149]->( 164 )
;; bb 149 artificial_defs: { }
;; bb 149 artificial_uses: { u1104(7){ d17(bb 0 insn -1) }u1105(13){ d24(bb 0 insn -1) }u1106(102){ d379(bb 0 insn -1) }u1107(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277
;; lr  def 	 276
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277
;; live  gen 	 276
;; live  kill	
;; rd  in  	(5) 7[17],13[24],102[379],103[380],277[566]
;; rd  gen 	(1) 276[496]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; rd  out 	(5) 7[17],13[24],102[379],103[380],276[496]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 18 )->[150]->( 164 )
;; bb 150 artificial_defs: { }
;; bb 150 artificial_uses: { u1109(7){ d17(bb 0 insn -1) }u1110(13){ d24(bb 0 insn -1) }u1111(102){ d379(bb 0 insn -1) }u1112(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 276
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 276
;; live  kill	
;; rd  in  	(4) 7[17],13[24],102[379],103[380]
;; rd  gen 	(1) 276[526]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; rd  out 	(5) 7[17],13[24],102[379],103[380],276[526]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 44 )->[151]->( 164 )
;; bb 151 artificial_defs: { }
;; bb 151 artificial_uses: { u1113(7){ d17(bb 0 insn -1) }u1114(13){ d24(bb 0 insn -1) }u1115(102){ d379(bb 0 insn -1) }u1116(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 276
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 276
;; live  kill	
;; rd  in  	(5) 7[17],13[24],102[379],103[380],274[494]
;; rd  gen 	(1) 276[525]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; rd  out 	(5) 7[17],13[24],102[379],103[380],276[525]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 51 )->[152]->( 164 )
;; bb 152 artificial_defs: { }
;; bb 152 artificial_uses: { u1117(7){ d17(bb 0 insn -1) }u1118(13){ d24(bb 0 insn -1) }u1119(102){ d379(bb 0 insn -1) }u1120(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 276
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 276
;; live  kill	
;; rd  in  	(5) 7[17],13[24],102[379],103[380],273[493]
;; rd  gen 	(1) 276[524]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; rd  out 	(5) 7[17],13[24],102[379],103[380],276[524]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 57 )->[153]->( 164 )
;; bb 153 artificial_defs: { }
;; bb 153 artificial_uses: { u1121(7){ d17(bb 0 insn -1) }u1122(13){ d24(bb 0 insn -1) }u1123(102){ d379(bb 0 insn -1) }u1124(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 276
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 276
;; live  kill	
;; rd  in  	(5) 7[17],13[24],102[379],103[380],272[492]
;; rd  gen 	(1) 276[523]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; rd  out 	(5) 7[17],13[24],102[379],103[380],276[523]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 63 )->[154]->( 164 )
;; bb 154 artificial_defs: { }
;; bb 154 artificial_uses: { u1125(7){ d17(bb 0 insn -1) }u1126(13){ d24(bb 0 insn -1) }u1127(102){ d379(bb 0 insn -1) }u1128(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 276
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 276
;; live  kill	
;; rd  in  	(5) 7[17],13[24],102[379],103[380],271[491]
;; rd  gen 	(1) 276[522]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; rd  out 	(5) 7[17],13[24],102[379],103[380],276[522]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 69 )->[155]->( 164 )
;; bb 155 artificial_defs: { }
;; bb 155 artificial_uses: { u1129(7){ d17(bb 0 insn -1) }u1130(13){ d24(bb 0 insn -1) }u1131(102){ d379(bb 0 insn -1) }u1132(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 276
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 276
;; live  kill	
;; rd  in  	(5) 7[17],13[24],102[379],103[380],270[490]
;; rd  gen 	(1) 276[521]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; rd  out 	(5) 7[17],13[24],102[379],103[380],276[521]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 75 )->[156]->( 164 )
;; bb 156 artificial_defs: { }
;; bb 156 artificial_uses: { u1133(7){ d17(bb 0 insn -1) }u1134(13){ d24(bb 0 insn -1) }u1135(102){ d379(bb 0 insn -1) }u1136(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 276
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 276
;; live  kill	
;; rd  in  	(5) 7[17],13[24],102[379],103[380],269[489]
;; rd  gen 	(1) 276[520]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; rd  out 	(5) 7[17],13[24],102[379],103[380],276[520]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 96 )->[157]->( 164 )
;; bb 157 artificial_defs: { }
;; bb 157 artificial_uses: { u1137(7){ d17(bb 0 insn -1) }u1138(13){ d24(bb 0 insn -1) }u1139(102){ d379(bb 0 insn -1) }u1140(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 276
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 276
;; live  kill	
;; rd  in  	(5) 7[17],13[24],102[379],103[380],265[485]
;; rd  gen 	(1) 276[519]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; rd  out 	(5) 7[17],13[24],102[379],103[380],276[519]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 98 )->[158]->( 164 )
;; bb 158 artificial_defs: { }
;; bb 158 artificial_uses: { u1141(7){ d17(bb 0 insn -1) }u1142(13){ d24(bb 0 insn -1) }u1143(102){ d379(bb 0 insn -1) }u1144(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 276
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 276
;; live  kill	
;; rd  in  	(5) 7[17],13[24],102[379],103[380],265[485]
;; rd  gen 	(1) 276[518]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; rd  out 	(5) 7[17],13[24],102[379],103[380],276[518]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 105 )->[159]->( 164 )
;; bb 159 artificial_defs: { }
;; bb 159 artificial_uses: { u1145(7){ d17(bb 0 insn -1) }u1146(13){ d24(bb 0 insn -1) }u1147(102){ d379(bb 0 insn -1) }u1148(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 276
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 276
;; live  kill	
;; rd  in  	(5) 7[17],13[24],102[379],103[380],263[484]
;; rd  gen 	(1) 276[517]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; rd  out 	(5) 7[17],13[24],102[379],103[380],276[517]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 112 )->[160]->( 164 )
;; bb 160 artificial_defs: { }
;; bb 160 artificial_uses: { u1149(7){ d17(bb 0 insn -1) }u1150(13){ d24(bb 0 insn -1) }u1151(102){ d379(bb 0 insn -1) }u1152(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 276
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 276
;; live  kill	
;; rd  in  	(5) 7[17],13[24],102[379],103[380],261[483]
;; rd  gen 	(1) 276[516]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; rd  out 	(5) 7[17],13[24],102[379],103[380],276[516]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 116 )->[161]->( 164 )
;; bb 161 artificial_defs: { }
;; bb 161 artificial_uses: { u1153(7){ d17(bb 0 insn -1) }u1154(13){ d24(bb 0 insn -1) }u1155(102){ d379(bb 0 insn -1) }u1156(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 276
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 276
;; live  kill	
;; rd  in  	(7) 7[17],13[24],102[379],103[380],247[473],259[482],290[575]
;; rd  gen 	(1) 276[515]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; rd  out 	(5) 7[17],13[24],102[379],103[380],276[515]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 117 )->[162]->( 164 )
;; bb 162 artificial_defs: { }
;; bb 162 artificial_uses: { u1157(7){ d17(bb 0 insn -1) }u1158(13){ d24(bb 0 insn -1) }u1159(102){ d379(bb 0 insn -1) }u1160(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 276
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 276
;; live  kill	
;; rd  in  	(6) 7[17],13[24],102[379],103[380],247[473],290[575]
;; rd  gen 	(1) 276[514]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; rd  out 	(5) 7[17],13[24],102[379],103[380],276[514]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 144 )->[163]->( 164 )
;; bb 163 artificial_defs: { }
;; bb 163 artificial_uses: { u1161(7){ d17(bb 0 insn -1) }u1162(13){ d24(bb 0 insn -1) }u1163(102){ d379(bb 0 insn -1) }u1164(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 276
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 276
;; live  kill	
;; rd  in  	(5) 7[17],13[24],102[379],103[380],248[474]
;; rd  gen 	(1) 276[513]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; rd  out 	(5) 7[17],13[24],102[379],103[380],276[513]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 163 7 114 22 29 31 36 38 45 162 52 161 58 107 64 160 70 100 76 159 80 93 84 158 88 157 92 89 99 85 103 104 106 81 110 111 113 77 118 119 121 122 71 125 126 156 129 132 134 136 139 141 143 146 147 148 123 149 150 151 8 152 46 153 53 154 59 155 65 127 )->[164]->( 1 )
;; bb 164 artificial_defs: { }
;; bb 164 artificial_uses: { u1165(7){ d17(bb 0 insn -1) }u1166(13){ d24(bb 0 insn -1) }u1167(102){ d379(bb 0 insn -1) }u1168(103){ d380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(93) 7[17],13[24],102[379],103[380],247[473],250[475],255[480],257[481],261[483],263[484],265[485],266[486],267[487],268[488],269[489],270[490],271[491],272[492],273[493],274[494],275[495],276[496,497,498,499,500,501,502,503,504,505,506,507,508,509,510,511,512,513,514,515,516,517,518,519,520,521,522,523,524,525,526,527,528,529,530,531,532,533,534,535,536,537,538,539,540,541,542,543,544,545,546,547,548,549,550,551,552,553,554,555,556,557,558,559,560,561,562,563,564,565],290[575],346[611]
;; rd  gen 	(1) 0[0]
;; rd  kill	(5) 0[0,1,2,3,4]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[17],13[24],102[379],103[380]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }
;;   reg 103 { d380(bb 0 insn -1) }

( 48 40 42 164 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u1171(0){ d3(bb 40 insn 269) d2(bb 42 insn 279) d1(bb 48 insn 319) d0(bb 164 insn 1071) }u1172(7){ d17(bb 0 insn -1) }u1173(13){ d24(bb 0 insn -1) }u1174(102){ d379(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(8) 0[0,1,2,3],7[17],13[24],102[379],103[380]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d3(bb 40 insn 269) d2(bb 42 insn 279) d1(bb 48 insn 319) d0(bb 164 insn 1071) }
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d379(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 77 to worklist
  Adding insn 89 to worklist
  Adding insn 86 to worklist
  Adding insn 81 to worklist
  Adding insn 92 to worklist
  Adding insn 100 to worklist
  Adding insn 97 to worklist
  Adding insn 103 to worklist
  Adding insn 111 to worklist
  Adding insn 108 to worklist
  Adding insn 125 to worklist
  Adding insn 122 to worklist
  Adding insn 129 to worklist
  Adding insn 143 to worklist
  Adding insn 140 to worklist
  Adding insn 147 to worklist
  Adding insn 166 to worklist
  Adding insn 157 to worklist
  Adding insn 171 to worklist
  Adding insn 176 to worklist
  Adding insn 179 to worklist
  Adding insn 182 to worklist
  Adding insn 189 to worklist
  Adding insn 192 to worklist
  Adding insn 195 to worklist
  Adding insn 202 to worklist
  Adding insn 207 to worklist
  Adding insn 210 to worklist
  Adding insn 215 to worklist
  Adding insn 218 to worklist
  Adding insn 221 to worklist
  Adding insn 228 to worklist
  Adding insn 235 to worklist
  Adding insn 240 to worklist
  Adding insn 243 to worklist
  Adding insn 246 to worklist
  Adding insn 253 to worklist
  Adding insn 266 to worklist
  Adding insn 261 to worklist
  Adding insn 269 to worklist
  Adding insn 276 to worklist
  Adding insn 279 to worklist
  Adding insn 289 to worklist
  Adding insn 286 to worklist
  Adding insn 292 to worklist
  Adding insn 300 to worklist
  Adding insn 297 to worklist
  Adding insn 316 to worklist
  Adding insn 311 to worklist
  Adding insn 319 to worklist
  Adding insn 327 to worklist
  Adding insn 334 to worklist
  Adding insn 331 to worklist
  Adding insn 337 to worklist
  Adding insn 345 to worklist
  Adding insn 342 to worklist
  Adding insn 362 to worklist
  Adding insn 356 to worklist
  Adding insn 366 to worklist
  Adding insn 373 to worklist
  Adding insn 370 to worklist
  Adding insn 376 to worklist
  Adding insn 384 to worklist
  Adding insn 381 to worklist
  Adding insn 400 to worklist
  Adding insn 395 to worklist
  Adding insn 404 to worklist
  Adding insn 411 to worklist
  Adding insn 408 to worklist
  Adding insn 414 to worklist
  Adding insn 422 to worklist
  Adding insn 419 to worklist
  Adding insn 438 to worklist
  Adding insn 433 to worklist
  Adding insn 442 to worklist
  Adding insn 449 to worklist
  Adding insn 446 to worklist
  Adding insn 452 to worklist
  Adding insn 460 to worklist
  Adding insn 457 to worklist
  Adding insn 476 to worklist
  Adding insn 471 to worklist
  Adding insn 480 to worklist
  Adding insn 487 to worklist
  Adding insn 484 to worklist
  Adding insn 490 to worklist
  Adding insn 498 to worklist
  Adding insn 495 to worklist
  Adding insn 514 to worklist
  Adding insn 509 to worklist
  Adding insn 518 to worklist
  Adding insn 525 to worklist
  Adding insn 522 to worklist
  Adding insn 541 to worklist
  Adding insn 536 to worklist
  Adding insn 545 to worklist
  Adding insn 552 to worklist
  Adding insn 549 to worklist
  Adding insn 568 to worklist
  Adding insn 563 to worklist
  Adding insn 572 to worklist
  Adding insn 579 to worklist
  Adding insn 576 to worklist
  Adding insn 595 to worklist
  Adding insn 590 to worklist
  Adding insn 599 to worklist
  Adding insn 606 to worklist
  Adding insn 603 to worklist
  Adding insn 622 to worklist
  Adding insn 617 to worklist
  Adding insn 629 to worklist
  Adding insn 626 to worklist
  Adding insn 632 to worklist
  Adding insn 640 to worklist
  Adding insn 637 to worklist
  Adding insn 643 to worklist
  Adding insn 651 to worklist
  Adding insn 648 to worklist
  Adding insn 667 to worklist
  Adding insn 662 to worklist
  Adding insn 671 to worklist
  Adding insn 678 to worklist
  Adding insn 675 to worklist
  Adding insn 686 to worklist
  Adding insn 682 to worklist
  Adding insn 703 to worklist
  Adding insn 710 to worklist
  Adding insn 707 to worklist
  Adding insn 726 to worklist
  Adding insn 721 to worklist
  Adding insn 730 to worklist
  Adding insn 737 to worklist
  Adding insn 734 to worklist
  Adding insn 745 to worklist
  Adding insn 741 to worklist
  Adding insn 762 to worklist
  Adding insn 769 to worklist
  Adding insn 766 to worklist
  Adding insn 785 to worklist
  Adding insn 780 to worklist
  Adding insn 789 to worklist
  Adding insn 793 to worklist
  Adding insn 800 to worklist
  Adding insn 797 to worklist
  Adding insn 808 to worklist
  Adding insn 804 to worklist
  Adding insn 830 to worklist
  Adding insn 825 to worklist
  Adding insn 838 to worklist
  Adding insn 834 to worklist
  Adding insn 858 to worklist
  Adding insn 855 to worklist
  Adding insn 874 to worklist
  Adding insn 869 to worklist
  Adding insn 882 to worklist
  Adding insn 878 to worklist
  Adding insn 902 to worklist
  Adding insn 899 to worklist
  Adding insn 918 to worklist
  Adding insn 913 to worklist
  Adding insn 925 to worklist
  Adding insn 922 to worklist
  Adding insn 940 to worklist
  Adding insn 935 to worklist
  Adding insn 929 to worklist
  Adding insn 944 to worklist
  Adding insn 963 to worklist
  Adding insn 976 to worklist
  Adding insn 971 to worklist
  Adding insn 983 to worklist
  Adding insn 980 to worklist
  Adding insn 998 to worklist
  Adding insn 993 to worklist
  Adding insn 987 to worklist
  Adding insn 1002 to worklist
  Adding insn 1021 to worklist
  Adding insn 1034 to worklist
  Adding insn 1029 to worklist
  Adding insn 1042 to worklist
  Adding insn 1038 to worklist
  Adding insn 1059 to worklist
  Adding insn 1063 to worklist
  Adding insn 1072 to worklist
Finished finding needed instructions:
  Adding insn 1071 to worklist
Processing use of (reg 276 [ <retval> ]) in insn 1071:
  Adding insn 109 to worklist
  Adding insn 64 to worklist
  Adding insn 65 to worklist
  Adding insn 66 to worklist
  Adding insn 14 to worklist
  Adding insn 23 to worklist
  Adding insn 298 to worklist
  Adding insn 343 to worklist
  Adding insn 382 to worklist
  Adding insn 420 to worklist
  Adding insn 458 to worklist
  Adding insn 496 to worklist
  Adding insn 523 to worklist
  Adding insn 550 to worklist
  Adding insn 577 to worklist
  Adding insn 604 to worklist
  Adding insn 649 to worklist
  Adding insn 676 to worklist
  Adding insn 694 to worklist
  Adding insn 708 to worklist
  Adding insn 735 to worklist
  Adding insn 753 to worklist
  Adding insn 767 to worklist
  Adding insn 798 to worklist
  Adding insn 816 to worklist
  Adding insn 846 to worklist
  Adding insn 856 to worklist
  Adding insn 890 to worklist
  Adding insn 900 to worklist
  Adding insn 923 to worklist
  Adding insn 954 to worklist
  Adding insn 26 to worklist
  Adding insn 981 to worklist
  Adding insn 1012 to worklist
  Adding insn 17 to worklist
  Adding insn 1050 to worklist
  Adding insn 67 to worklist
  Adding insn 15 to worklist
  Adding insn 16 to worklist
  Adding insn 63 to worklist
  Adding insn 60 to worklist
  Adding insn 58 to worklist
  Adding insn 56 to worklist
  Adding insn 54 to worklist
  Adding insn 52 to worklist
  Adding insn 50 to worklist
  Adding insn 11 to worklist
  Adding insn 40 to worklist
  Adding insn 37 to worklist
  Adding insn 34 to worklist
  Adding insn 32 to worklist
  Adding insn 31 to worklist
  Adding insn 25 to worklist
  Adding insn 1456 to worklist
  Adding insn 1464 to worklist
  Adding insn 1466 to worklist
  Adding insn 1468 to worklist
  Adding insn 1470 to worklist
  Adding insn 1472 to worklist
  Adding insn 1474 to worklist
  Adding insn 1480 to worklist
  Adding insn 1486 to worklist
  Adding insn 1492 to worklist
  Adding insn 1498 to worklist
  Adding insn 1500 to worklist
  Adding insn 1506 to worklist
  Adding insn 1512 to worklist
  Adding insn 1518 to worklist
  Adding insn 1524 to worklist
  Adding insn 18 to worklist
Processing use of (reg 277 [ PeriphClk ]) in insn 18:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 100 cc) in insn 1524:
  Adding insn 1523 to worklist
Processing use of (reg 436) in insn 1524:
  Adding insn 1522 to worklist
Processing use of (reg 255 [ srcclk ]) in insn 1523:
  Adding insn 870 to worklist
Processing use of (reg 210 [ _117 ]) in insn 870:
Processing use of (reg 100 cc) in insn 1518:
  Adding insn 1517 to worklist
Processing use of (reg 434) in insn 1518:
  Adding insn 1516 to worklist
Processing use of (reg 257 [ srcclk ]) in insn 1517:
  Adding insn 826 to worklist
Processing use of (reg 200 [ _106 ]) in insn 826:
Processing use of (reg 100 cc) in insn 1512:
  Adding insn 1511 to worklist
Processing use of (reg 432) in insn 1512:
  Adding insn 1510 to worklist
Processing use of (reg 261 [ srcclk ]) in insn 1511:
  Adding insn 722 to worklist
Processing use of (reg 179 [ _82 ]) in insn 722:
Processing use of (reg 100 cc) in insn 1506:
  Adding insn 1505 to worklist
Processing use of (reg 430) in insn 1506:
  Adding insn 1504 to worklist
Processing use of (reg 263 [ srcclk ]) in insn 1505:
  Adding insn 663 to worklist
Processing use of (reg 168 [ _69 ]) in insn 663:
Processing use of (reg 100 cc) in insn 1500:
  Adding insn 1499 to worklist
Processing use of (reg 265 [ srcclk ]) in insn 1499:
  Adding insn 618 to worklist
Processing use of (reg 162 [ _62 ]) in insn 618:
Processing use of (reg 100 cc) in insn 1498:
  Adding insn 1497 to worklist
Processing use of (reg 428) in insn 1498:
  Adding insn 1496 to worklist
Processing use of (reg 250 [ srcclk ]) in insn 1497:
  Adding insn 591 to worklist
Processing use of (reg 160 [ _59 ]) in insn 591:
Processing use of (reg 100 cc) in insn 1492:
  Adding insn 1491 to worklist
Processing use of (reg 426) in insn 1492:
  Adding insn 1490 to worklist
Processing use of (reg 266 [ srcclk ]) in insn 1491:
  Adding insn 564 to worklist
Processing use of (reg 158 [ _56 ]) in insn 564:
Processing use of (reg 100 cc) in insn 1486:
  Adding insn 1485 to worklist
Processing use of (reg 424) in insn 1486:
  Adding insn 1484 to worklist
Processing use of (reg 267 [ srcclk ]) in insn 1485:
  Adding insn 537 to worklist
Processing use of (reg 156 [ _53 ]) in insn 537:
Processing use of (reg 100 cc) in insn 1480:
  Adding insn 1479 to worklist
Processing use of (reg 422) in insn 1480:
  Adding insn 1478 to worklist
Processing use of (reg 268 [ srcclk ]) in insn 1479:
  Adding insn 510 to worklist
Processing use of (reg 154 [ _50 ]) in insn 510:
Processing use of (reg 100 cc) in insn 1474:
  Adding insn 1473 to worklist
Processing use of (reg 269 [ srcclk ]) in insn 1473:
  Adding insn 472 to worklist
Processing use of (reg 150 [ _45 ]) in insn 472:
Processing use of (reg 100 cc) in insn 1472:
  Adding insn 1471 to worklist
Processing use of (reg 270 [ srcclk ]) in insn 1471:
  Adding insn 434 to worklist
Processing use of (reg 146 [ _40 ]) in insn 434:
Processing use of (reg 100 cc) in insn 1470:
  Adding insn 1469 to worklist
Processing use of (reg 271 [ srcclk ]) in insn 1469:
  Adding insn 396 to worklist
Processing use of (reg 142 [ _35 ]) in insn 396:
Processing use of (reg 100 cc) in insn 1468:
  Adding insn 1467 to worklist
Processing use of (reg 272 [ srcclk ]) in insn 1467:
  Adding insn 357 to worklist
Processing use of (reg 138 [ _30 ]) in insn 357:
Processing use of (reg 100 cc) in insn 1466:
  Adding insn 1465 to worklist
Processing use of (reg 273 [ srcclk ]) in insn 1465:
  Adding insn 312 to worklist
Processing use of (reg 134 [ _25 ]) in insn 312:
Processing use of (reg 100 cc) in insn 1464:
  Adding insn 1463 to worklist
Processing use of (reg 274 [ srcclk ]) in insn 1463:
  Adding insn 262 to worklist
Processing use of (reg 130 [ _20 ]) in insn 262:
Processing use of (reg 100 cc) in insn 1456:
  Adding insn 1455 to worklist
Processing use of (reg 418) in insn 1456:
  Adding insn 1454 to worklist
Processing use of (reg 275 [ srcclk ]) in insn 1455:
  Adding insn 82 to worklist
Processing use of (reg 113 [ _1 ]) in insn 82:
Processing use of (reg 411) in insn 1050:
  Adding insn 1045 to worklist
Processing use of (reg 415) in insn 1050:
  Adding insn 1049 to worklist
Processing use of (reg 414) in insn 1049:
  Adding insn 1048 to worklist
Processing use of (reg 413) in insn 1048:
  Adding insn 1047 to worklist
Processing use of (reg 412) in insn 1047:
  Adding insn 1046 to worklist
Processing use of (reg 242 [ _152 ]) in insn 1046:
Processing use of (reg 247 [ pllvco ]) in insn 1045:
  Adding insn 161 to worklist
Processing use of (reg 410 [ plln ]) in insn 1045:
  Adding insn 1044 to worklist
Processing use of (reg 409) in insn 1044:
  Adding insn 1043 to worklist
Processing use of (reg 239 [ _149 ]) in insn 1043:
Processing use of (reg 122 [ _11 ]) in insn 161:
  Adding insn 5 to worklist
  Adding insn 1459 to worklist
  Adding insn 1462 to worklist
Processing use of (reg 293) in insn 161:
  Adding insn 160 to worklist
Processing use of (reg 292) in insn 160:
  Adding insn 159 to worklist
Processing use of (reg 291) in insn 159:
  Adding insn 158 to worklist
Processing use of (reg 126 [ _16 ]) in insn 158:
Processing use of (reg 100 cc) in insn 1462:
  Adding insn 1461 to worklist
Processing use of (reg 122 [ _11 ]) in insn 1462:
  Adding insn 148 to worklist
Processing use of (reg 420) in insn 1462:
  Adding insn 1460 to worklist
Processing use of (reg 125 [ _14 ]) in insn 148:
Processing use of (reg 122 [ _11 ]) in insn 1461:
Processing use of (reg 100 cc) in insn 1459:
  Adding insn 1458 to worklist
Processing use of (reg 122 [ _11 ]) in insn 1459:
  Adding insn 130 to worklist
Processing use of (reg 419) in insn 1459:
  Adding insn 1457 to worklist
Processing use of (reg 121 [ _10 ]) in insn 130:
Processing use of (reg 122 [ _11 ]) in insn 1458:
Processing use of (reg 234 [ _144 ]) in insn 1012:
  Adding insn 994 to worklist
  Adding insn 1528 to worklist
Processing use of (reg 405) in insn 1012:
  Adding insn 1011 to worklist
Processing use of (reg 247 [ pllvco ]) in insn 1011:
Processing use of (reg 252 [ plln ]) in insn 1011:
  Adding insn 989 to worklist
Processing use of (reg 401) in insn 989:
  Adding insn 988 to worklist
Processing use of (reg 231 [ _141 ]) in insn 988:
Processing use of (reg 100 cc) in insn 1528:
  Adding insn 1527 to worklist
Processing use of (reg 404) in insn 1527:
  Adding insn 1003 to worklist
Processing use of (reg 235 [ _145 ]) in insn 1003:
Processing use of (reg 233 [ _143 ]) in insn 994:
Processing use of (reg 230 [ _139 ]) in insn 981:
Processing use of (reg 225 [ pllp ]) in insn 954:
  Adding insn 936 to worklist
  Adding insn 1526 to worklist
Processing use of (reg 397) in insn 954:
  Adding insn 953 to worklist
Processing use of (reg 247 [ pllvco ]) in insn 953:
Processing use of (reg 254 [ plln ]) in insn 953:
  Adding insn 931 to worklist
Processing use of (reg 393) in insn 931:
  Adding insn 930 to worklist
Processing use of (reg 222 [ _131 ]) in insn 930:
Processing use of (reg 100 cc) in insn 1526:
  Adding insn 1525 to worklist
Processing use of (reg 396) in insn 1525:
  Adding insn 945 to worklist
Processing use of (reg 226 [ _135 ]) in insn 945:
Processing use of (reg 224 [ _133 ]) in insn 936:
Processing use of (reg 221 [ _129 ]) in insn 923:
Processing use of (reg 219 [ _126 ]) in insn 900:
Processing use of (reg 384) in insn 890:
  Adding insn 885 to worklist
Processing use of (reg 388) in insn 890:
  Adding insn 889 to worklist
Processing use of (reg 387) in insn 889:
  Adding insn 888 to worklist
Processing use of (reg 386) in insn 888:
  Adding insn 887 to worklist
Processing use of (reg 385) in insn 887:
  Adding insn 886 to worklist
Processing use of (reg 214 [ _121 ]) in insn 886:
Processing use of (reg 247 [ pllvco ]) in insn 885:
Processing use of (reg 383 [ plln ]) in insn 885:
  Adding insn 884 to worklist
Processing use of (reg 382) in insn 884:
  Adding insn 883 to worklist
Processing use of (reg 211 [ _118 ]) in insn 883:
Processing use of (reg 209 [ _115 ]) in insn 856:
Processing use of (reg 373) in insn 846:
  Adding insn 841 to worklist
Processing use of (reg 377) in insn 846:
  Adding insn 845 to worklist
Processing use of (reg 376) in insn 845:
  Adding insn 844 to worklist
Processing use of (reg 375) in insn 844:
  Adding insn 843 to worklist
Processing use of (reg 374) in insn 843:
  Adding insn 842 to worklist
Processing use of (reg 204 [ _110 ]) in insn 842:
Processing use of (reg 247 [ pllvco ]) in insn 841:
Processing use of (reg 372 [ plln ]) in insn 841:
  Adding insn 840 to worklist
Processing use of (reg 371) in insn 840:
  Adding insn 839 to worklist
Processing use of (reg 201 [ _107 ]) in insn 839:
Processing use of (reg 363) in insn 816:
  Adding insn 811 to worklist
Processing use of (reg 367) in insn 816:
  Adding insn 815 to worklist
Processing use of (reg 366) in insn 815:
  Adding insn 814 to worklist
Processing use of (reg 365) in insn 814:
  Adding insn 813 to worklist
Processing use of (reg 364) in insn 813:
  Adding insn 812 to worklist
Processing use of (reg 195 [ _101 ]) in insn 812:
Processing use of (reg 247 [ pllvco ]) in insn 811:
Processing use of (reg 362 [ plln ]) in insn 811:
  Adding insn 810 to worklist
Processing use of (reg 361) in insn 810:
  Adding insn 809 to worklist
Processing use of (reg 192 [ _98 ]) in insn 809:
Processing use of (reg 191 [ _96 ]) in insn 798:
Processing use of (reg 189 [ _93 ]) in insn 767:
Processing use of (reg 351) in insn 753:
  Adding insn 748 to worklist
Processing use of (reg 355) in insn 753:
  Adding insn 752 to worklist
Processing use of (reg 354) in insn 752:
  Adding insn 751 to worklist
Processing use of (reg 353) in insn 751:
  Adding insn 750 to worklist
Processing use of (reg 352) in insn 750:
  Adding insn 749 to worklist
Processing use of (reg 184 [ _88 ]) in insn 749:
Processing use of (reg 247 [ pllvco ]) in insn 748:
Processing use of (reg 350 [ plln ]) in insn 748:
  Adding insn 747 to worklist
Processing use of (reg 349) in insn 747:
  Adding insn 746 to worklist
Processing use of (reg 181 [ _85 ]) in insn 746:
Processing use of (reg 180 [ _83 ]) in insn 735:
Processing use of (reg 178 [ _80 ]) in insn 708:
Processing use of (reg 339) in insn 694:
  Adding insn 689 to worklist
Processing use of (reg 343) in insn 694:
  Adding insn 693 to worklist
Processing use of (reg 342) in insn 693:
  Adding insn 692 to worklist
Processing use of (reg 341) in insn 692:
  Adding insn 691 to worklist
Processing use of (reg 340) in insn 691:
  Adding insn 690 to worklist
Processing use of (reg 173 [ _75 ]) in insn 690:
Processing use of (reg 247 [ pllvco ]) in insn 689:
Processing use of (reg 338 [ plln ]) in insn 689:
  Adding insn 688 to worklist
Processing use of (reg 337) in insn 688:
  Adding insn 687 to worklist
Processing use of (reg 170 [ _72 ]) in insn 687:
Processing use of (reg 169 [ _70 ]) in insn 676:
Processing use of (reg 167 [ _67 ]) in insn 649:
Processing use of (reg 161 [ _60 ]) in insn 604:
Processing use of (reg 159 [ _57 ]) in insn 577:
Processing use of (reg 157 [ _54 ]) in insn 550:
Processing use of (reg 155 [ _51 ]) in insn 523:
Processing use of (reg 153 [ _48 ]) in insn 496:
Processing use of (reg 149 [ _43 ]) in insn 458:
Processing use of (reg 145 [ _38 ]) in insn 420:
Processing use of (reg 141 [ _33 ]) in insn 382:
Processing use of (reg 137 [ _28 ]) in insn 343:
Processing use of (reg 133 [ _23 ]) in insn 298:
Processing use of (reg 118 [ _6 ]) in insn 109:
Processing use of (reg 0 r0) in insn 1072:
Processing use of (reg 100 cc) in insn 1063:
  Adding insn 1062 to worklist
Processing use of (reg 248 [ srcclk ]) in insn 1062:
  Adding insn 1030 to worklist
Processing use of (reg 238 [ _148 ]) in insn 1030:
Processing use of (reg 100 cc) in insn 1059:
  Adding insn 1058 to worklist
Processing use of (reg 248 [ srcclk ]) in insn 1058:
Processing use of (reg 290) in insn 1038:
  Adding insn 156 to worklist
Processing use of (reg 290) in insn 1042:
Processing use of (reg 290) in insn 1029:
Processing use of (reg 100 cc) in insn 1034:
  Adding insn 1033 to worklist
Processing use of (reg 248 [ srcclk ]) in insn 1033:
Processing use of (reg 100 cc) in insn 1021:
  Adding insn 1020 to worklist
Processing use of (reg 251 [ srcclk ]) in insn 1020:
  Adding insn 972 to worklist
Processing use of (reg 229 [ _138 ]) in insn 972:
Processing use of (reg 400) in insn 1002:
  Adding insn 986 to worklist
Processing use of (reg 400) in insn 987:
Processing use of (reg 400) in insn 993:
Processing use of (reg 100 cc) in insn 998:
  Adding insn 997 to worklist
Processing use of (reg 234 [ _144 ]) in insn 997:
Processing use of (reg 290) in insn 980:
Processing use of (reg 100 cc) in insn 983:
  Adding insn 982 to worklist
Processing use of (reg 276 [ <retval> ]) in insn 982:
Processing use of (reg 290) in insn 971:
Processing use of (reg 100 cc) in insn 976:
  Adding insn 975 to worklist
Processing use of (reg 251 [ srcclk ]) in insn 975:
Processing use of (reg 100 cc) in insn 963:
  Adding insn 962 to worklist
Processing use of (reg 253 [ srcclk ]) in insn 962:
  Adding insn 914 to worklist
Processing use of (reg 220 [ _128 ]) in insn 914:
Processing use of (reg 395) in insn 944:
  Adding insn 943 to worklist
Processing use of (reg 290) in insn 929:
Processing use of (reg 290) in insn 935:
Processing use of (reg 100 cc) in insn 940:
  Adding insn 939 to worklist
Processing use of (reg 225 [ pllp ]) in insn 939:
Processing use of (reg 290) in insn 922:
Processing use of (reg 100 cc) in insn 925:
  Adding insn 924 to worklist
Processing use of (reg 276 [ <retval> ]) in insn 924:
Processing use of (reg 290) in insn 913:
Processing use of (reg 100 cc) in insn 918:
  Adding insn 917 to worklist
Processing use of (reg 253 [ srcclk ]) in insn 917:
Processing use of (reg 290) in insn 899:
Processing use of (reg 100 cc) in insn 902:
  Adding insn 901 to worklist
Processing use of (reg 276 [ <retval> ]) in insn 901:
Processing use of (reg 290) in insn 878:
Processing use of (reg 290) in insn 882:
Processing use of (reg 290) in insn 869:
Processing use of (reg 100 cc) in insn 874:
  Adding insn 873 to worklist
Processing use of (reg 255 [ srcclk ]) in insn 873:
Processing use of (reg 290) in insn 855:
Processing use of (reg 100 cc) in insn 858:
  Adding insn 857 to worklist
Processing use of (reg 276 [ <retval> ]) in insn 857:
Processing use of (reg 290) in insn 834:
Processing use of (reg 290) in insn 838:
Processing use of (reg 290) in insn 825:
Processing use of (reg 100 cc) in insn 830:
  Adding insn 829 to worklist
Processing use of (reg 257 [ srcclk ]) in insn 829:
Processing use of (reg 290) in insn 804:
Processing use of (reg 290) in insn 808:
Processing use of (reg 290) in insn 797:
Processing use of (reg 100 cc) in insn 800:
  Adding insn 799 to worklist
Processing use of (reg 276 [ <retval> ]) in insn 799:
Processing use of (reg 100 cc) in insn 793:
  Adding insn 792 to worklist
Processing use of (reg 259 [ srcclk ]) in insn 792:
  Adding insn 781 to worklist
Processing use of (reg 190 [ _95 ]) in insn 781:
Processing use of (reg 100 cc) in insn 789:
  Adding insn 788 to worklist
Processing use of (reg 259 [ srcclk ]) in insn 788:
Processing use of (reg 290) in insn 780:
Processing use of (reg 100 cc) in insn 785:
  Adding insn 784 to worklist
Processing use of (reg 259 [ srcclk ]) in insn 784:
Processing use of (reg 356) in insn 766:
  Adding insn 765 to worklist
Processing use of (reg 100 cc) in insn 769:
  Adding insn 768 to worklist
Processing use of (reg 276 [ <retval> ]) in insn 768:
Processing use of (reg 100 cc) in insn 762:
  Adding insn 761 to worklist
Processing use of (reg 261 [ srcclk ]) in insn 761:
Processing use of (reg 346) in insn 741:
  Adding insn 733 to worklist
Processing use of (reg 346) in insn 745:
Processing use of (reg 346) in insn 734:
Processing use of (reg 100 cc) in insn 737:
  Adding insn 736 to worklist
Processing use of (reg 276 [ <retval> ]) in insn 736:
Processing use of (reg 100 cc) in insn 730:
  Adding insn 729 to worklist
Processing use of (reg 261 [ srcclk ]) in insn 729:
Processing use of (reg 290) in insn 721:
Processing use of (reg 100 cc) in insn 726:
  Adding insn 725 to worklist
Processing use of (reg 261 [ srcclk ]) in insn 725:
Processing use of (reg 344) in insn 707:
  Adding insn 706 to worklist
Processing use of (reg 100 cc) in insn 710:
  Adding insn 709 to worklist
Processing use of (reg 276 [ <retval> ]) in insn 709:
Processing use of (reg 100 cc) in insn 703:
  Adding insn 702 to worklist
Processing use of (reg 263 [ srcclk ]) in insn 702:
Processing use of (reg 335) in insn 682:
  Adding insn 681 to worklist
Processing use of (reg 335) in insn 686:
Processing use of (reg 290) in insn 675:
Processing use of (reg 100 cc) in insn 678:
  Adding insn 677 to worklist
Processing use of (reg 276 [ <retval> ]) in insn 677:
Processing use of (reg 100 cc) in insn 671:
  Adding insn 670 to worklist
Processing use of (reg 263 [ srcclk ]) in insn 670:
Processing use of (reg 290) in insn 662:
Processing use of (reg 100 cc) in insn 667:
  Adding insn 666 to worklist
Processing use of (reg 263 [ srcclk ]) in insn 666:
Processing use of (reg 332) in insn 648:
  Adding insn 647 to worklist
Processing use of (reg 100 cc) in insn 651:
  Adding insn 650 to worklist
Processing use of (reg 276 [ <retval> ]) in insn 650:
Processing use of (reg 100 cc) in insn 643:
  Adding insn 642 to worklist
Processing use of (reg 265 [ srcclk ]) in insn 642:
Processing use of (reg 330) in insn 637:
  Adding insn 636 to worklist
Processing use of (reg 100 cc) in insn 640:
  Adding insn 639 to worklist
Processing use of (reg 331) in insn 639:
  Adding insn 638 to worklist
Processing use of (reg 165 [ _65 ]) in insn 638:
Processing use of (reg 100 cc) in insn 632:
  Adding insn 631 to worklist
Processing use of (reg 265 [ srcclk ]) in insn 631:
Processing use of (reg 290) in insn 626:
Processing use of (reg 100 cc) in insn 629:
  Adding insn 628 to worklist
Processing use of (reg 329) in insn 628:
  Adding insn 627 to worklist
Processing use of (reg 163 [ _63 ]) in insn 627:
Processing use of (reg 290) in insn 617:
Processing use of (reg 100 cc) in insn 622:
  Adding insn 621 to worklist
Processing use of (reg 265 [ srcclk ]) in insn 621:
Processing use of (reg 290) in insn 603:
Processing use of (reg 100 cc) in insn 606:
  Adding insn 605 to worklist
Processing use of (reg 276 [ <retval> ]) in insn 605:
Processing use of (reg 100 cc) in insn 599:
  Adding insn 598 to worklist
Processing use of (reg 250 [ srcclk ]) in insn 598:
Processing use of (reg 290) in insn 590:
Processing use of (reg 100 cc) in insn 595:
  Adding insn 594 to worklist
Processing use of (reg 250 [ srcclk ]) in insn 594:
Processing use of (reg 290) in insn 576:
Processing use of (reg 100 cc) in insn 579:
  Adding insn 578 to worklist
Processing use of (reg 276 [ <retval> ]) in insn 578:
Processing use of (reg 100 cc) in insn 572:
  Adding insn 571 to worklist
Processing use of (reg 266 [ srcclk ]) in insn 571:
Processing use of (reg 290) in insn 563:
Processing use of (reg 100 cc) in insn 568:
  Adding insn 567 to worklist
Processing use of (reg 266 [ srcclk ]) in insn 567:
Processing use of (reg 290) in insn 549:
Processing use of (reg 100 cc) in insn 552:
  Adding insn 551 to worklist
Processing use of (reg 276 [ <retval> ]) in insn 551:
Processing use of (reg 100 cc) in insn 545:
  Adding insn 544 to worklist
Processing use of (reg 267 [ srcclk ]) in insn 544:
Processing use of (reg 290) in insn 536:
Processing use of (reg 100 cc) in insn 541:
  Adding insn 540 to worklist
Processing use of (reg 267 [ srcclk ]) in insn 540:
Processing use of (reg 290) in insn 522:
Processing use of (reg 100 cc) in insn 525:
  Adding insn 524 to worklist
Processing use of (reg 276 [ <retval> ]) in insn 524:
Processing use of (reg 100 cc) in insn 518:
  Adding insn 517 to worklist
Processing use of (reg 268 [ srcclk ]) in insn 517:
Processing use of (reg 290) in insn 509:
Processing use of (reg 100 cc) in insn 514:
  Adding insn 513 to worklist
Processing use of (reg 268 [ srcclk ]) in insn 513:
Processing use of (reg 318) in insn 495:
  Adding insn 494 to worklist
Processing use of (reg 100 cc) in insn 498:
  Adding insn 497 to worklist
Processing use of (reg 276 [ <retval> ]) in insn 497:
Processing use of (reg 100 cc) in insn 490:
  Adding insn 489 to worklist
Processing use of (reg 269 [ srcclk ]) in insn 489:
Processing use of (reg 315) in insn 484:
  Adding insn 470 to worklist
Processing use of (reg 100 cc) in insn 487:
  Adding insn 486 to worklist
Processing use of (reg 317) in insn 486:
  Adding insn 485 to worklist
Processing use of (reg 151 [ _46 ]) in insn 485:
Processing use of (reg 100 cc) in insn 480:
  Adding insn 479 to worklist
Processing use of (reg 269 [ srcclk ]) in insn 479:
Processing use of (reg 315) in insn 471:
Processing use of (reg 100 cc) in insn 476:
  Adding insn 475 to worklist
Processing use of (reg 269 [ srcclk ]) in insn 475:
Processing use of (reg 314) in insn 457:
  Adding insn 456 to worklist
Processing use of (reg 100 cc) in insn 460:
  Adding insn 459 to worklist
Processing use of (reg 276 [ <retval> ]) in insn 459:
Processing use of (reg 100 cc) in insn 452:
  Adding insn 451 to worklist
Processing use of (reg 270 [ srcclk ]) in insn 451:
Processing use of (reg 311) in insn 446:
  Adding insn 432 to worklist
Processing use of (reg 100 cc) in insn 449:
  Adding insn 448 to worklist
Processing use of (reg 313) in insn 448:
  Adding insn 447 to worklist
Processing use of (reg 147 [ _41 ]) in insn 447:
Processing use of (reg 100 cc) in insn 442:
  Adding insn 441 to worklist
Processing use of (reg 270 [ srcclk ]) in insn 441:
Processing use of (reg 311) in insn 433:
Processing use of (reg 100 cc) in insn 438:
  Adding insn 437 to worklist
Processing use of (reg 270 [ srcclk ]) in insn 437:
Processing use of (reg 310) in insn 419:
  Adding insn 418 to worklist
Processing use of (reg 100 cc) in insn 422:
  Adding insn 421 to worklist
Processing use of (reg 276 [ <retval> ]) in insn 421:
Processing use of (reg 100 cc) in insn 414:
  Adding insn 413 to worklist
Processing use of (reg 271 [ srcclk ]) in insn 413:
Processing use of (reg 307) in insn 408:
  Adding insn 394 to worklist
Processing use of (reg 100 cc) in insn 411:
  Adding insn 410 to worklist
Processing use of (reg 309) in insn 410:
  Adding insn 409 to worklist
Processing use of (reg 143 [ _36 ]) in insn 409:
Processing use of (reg 100 cc) in insn 404:
  Adding insn 403 to worklist
Processing use of (reg 271 [ srcclk ]) in insn 403:
Processing use of (reg 307) in insn 395:
Processing use of (reg 100 cc) in insn 400:
  Adding insn 399 to worklist
Processing use of (reg 271 [ srcclk ]) in insn 399:
Processing use of (reg 306) in insn 381:
  Adding insn 380 to worklist
Processing use of (reg 100 cc) in insn 384:
  Adding insn 383 to worklist
Processing use of (reg 276 [ <retval> ]) in insn 383:
Processing use of (reg 100 cc) in insn 376:
  Adding insn 375 to worklist
Processing use of (reg 272 [ srcclk ]) in insn 375:
Processing use of (reg 303) in insn 370:
  Adding insn 355 to worklist
Processing use of (reg 100 cc) in insn 373:
  Adding insn 372 to worklist
Processing use of (reg 305) in insn 372:
  Adding insn 371 to worklist
Processing use of (reg 139 [ _31 ]) in insn 371:
Processing use of (reg 100 cc) in insn 366:
  Adding insn 365 to worklist
Processing use of (reg 272 [ srcclk ]) in insn 365:
Processing use of (reg 303) in insn 356:
Processing use of (reg 100 cc) in insn 362:
  Adding insn 361 to worklist
Processing use of (reg 272 [ srcclk ]) in insn 361:
Processing use of (reg 302) in insn 342:
  Adding insn 341 to worklist
Processing use of (reg 100 cc) in insn 345:
  Adding insn 344 to worklist
Processing use of (reg 276 [ <retval> ]) in insn 344:
Processing use of (reg 100 cc) in insn 337:
  Adding insn 336 to worklist
Processing use of (reg 273 [ srcclk ]) in insn 336:
Processing use of (reg 299) in insn 331:
  Adding insn 310 to worklist
Processing use of (reg 100 cc) in insn 334:
  Adding insn 333 to worklist
Processing use of (reg 301) in insn 333:
  Adding insn 332 to worklist
Processing use of (reg 135 [ _26 ]) in insn 332:
Processing use of (reg 100 cc) in insn 327:
  Adding insn 326 to worklist
Processing use of (reg 273 [ srcclk ]) in insn 326:
Processing use of (reg 13 sp) in insn 319:
Processing use of (reg 299) in insn 311:
Processing use of (reg 100 cc) in insn 316:
  Adding insn 315 to worklist
Processing use of (reg 273 [ srcclk ]) in insn 315:
Processing use of (reg 298) in insn 297:
  Adding insn 296 to worklist
Processing use of (reg 100 cc) in insn 300:
  Adding insn 299 to worklist
Processing use of (reg 276 [ <retval> ]) in insn 299:
Processing use of (reg 100 cc) in insn 292:
  Adding insn 291 to worklist
Processing use of (reg 274 [ srcclk ]) in insn 291:
Processing use of (reg 295) in insn 286:
  Adding insn 260 to worklist
Processing use of (reg 100 cc) in insn 289:
  Adding insn 288 to worklist
Processing use of (reg 297) in insn 288:
  Adding insn 287 to worklist
Processing use of (reg 131 [ _21 ]) in insn 287:
Processing use of (reg 13 sp) in insn 279:
Processing use of (reg 100 cc) in insn 276:
  Adding insn 275 to worklist
Processing use of (reg 274 [ srcclk ]) in insn 275:
Processing use of (reg 13 sp) in insn 269:
Processing use of (reg 295) in insn 261:
Processing use of (reg 100 cc) in insn 266:
  Adding insn 265 to worklist
Processing use of (reg 274 [ srcclk ]) in insn 265:
Processing use of (reg 100 cc) in insn 253:
  Adding insn 252 to worklist
Processing use of (reg 277 [ PeriphClk ]) in insn 252:
Processing use of (reg 100 cc) in insn 246:
  Adding insn 245 to worklist
Processing use of (reg 277 [ PeriphClk ]) in insn 245:
Processing use of (reg 100 cc) in insn 243:
  Adding insn 242 to worklist
Processing use of (reg 277 [ PeriphClk ]) in insn 242:
Processing use of (reg 100 cc) in insn 240:
  Adding insn 234 to worklist
Processing use of (reg 277 [ PeriphClk ]) in insn 234:
Processing use of (reg 100 cc) in insn 235:
Processing use of (reg 100 cc) in insn 228:
  Adding insn 227 to worklist
Processing use of (reg 277 [ PeriphClk ]) in insn 227:
Processing use of (reg 100 cc) in insn 221:
  Adding insn 220 to worklist
Processing use of (reg 277 [ PeriphClk ]) in insn 220:
Processing use of (reg 100 cc) in insn 218:
  Adding insn 217 to worklist
Processing use of (reg 277 [ PeriphClk ]) in insn 217:
Processing use of (reg 100 cc) in insn 215:
  Adding insn 209 to worklist
Processing use of (reg 277 [ PeriphClk ]) in insn 209:
Processing use of (reg 100 cc) in insn 210:
Processing use of (reg 100 cc) in insn 207:
  Adding insn 201 to worklist
Processing use of (reg 277 [ PeriphClk ]) in insn 201:
Processing use of (reg 100 cc) in insn 202:
Processing use of (reg 100 cc) in insn 195:
  Adding insn 194 to worklist
Processing use of (reg 277 [ PeriphClk ]) in insn 194:
Processing use of (reg 100 cc) in insn 192:
  Adding insn 191 to worklist
Processing use of (reg 277 [ PeriphClk ]) in insn 191:
Processing use of (reg 100 cc) in insn 189:
  Adding insn 188 to worklist
Processing use of (reg 277 [ PeriphClk ]) in insn 188:
Processing use of (reg 294) in insn 182:
  Adding insn 181 to worklist
Processing use of (reg 294) in insn 182:
Processing use of (reg 277 [ PeriphClk ]) in insn 181:
Processing use of (reg 100 cc) in insn 179:
  Adding insn 178 to worklist
Processing use of (reg 277 [ PeriphClk ]) in insn 178:
Processing use of (reg 100 cc) in insn 176:
  Adding insn 175 to worklist
Processing use of (reg 277 [ PeriphClk ]) in insn 175:
Processing use of (reg 100 cc) in insn 171:
  Adding insn 165 to worklist
Processing use of (reg 277 [ PeriphClk ]) in insn 165:
Processing use of (reg 290) in insn 157:
Processing use of (reg 100 cc) in insn 166:
Processing use of (reg 284) in insn 147:
  Adding insn 121 to worklist
Processing use of (reg 284) in insn 140:
Processing use of (reg 100 cc) in insn 143:
  Adding insn 142 to worklist
Processing use of (reg 288) in insn 142:
  Adding insn 141 to worklist
Processing use of (reg 123 [ _12 ]) in insn 141:
Processing use of (reg 284) in insn 129:
Processing use of (reg 284) in insn 122:
Processing use of (reg 100 cc) in insn 125:
  Adding insn 124 to worklist
Processing use of (reg 285) in insn 124:
  Adding insn 123 to worklist
Processing use of (reg 119 [ _8 ]) in insn 123:
Processing use of (reg 283) in insn 108:
  Adding insn 107 to worklist
Processing use of (reg 100 cc) in insn 111:
  Adding insn 110 to worklist
Processing use of (reg 276 [ <retval> ]) in insn 110:
Processing use of (reg 100 cc) in insn 103:
  Adding insn 102 to worklist
Processing use of (reg 275 [ srcclk ]) in insn 102:
Processing use of (reg 281) in insn 97:
  Adding insn 96 to worklist
Processing use of (reg 100 cc) in insn 100:
  Adding insn 99 to worklist
Processing use of (reg 282) in insn 99:
  Adding insn 98 to worklist
Processing use of (reg 116 [ _4 ]) in insn 98:
Processing use of (reg 100 cc) in insn 92:
  Adding insn 91 to worklist
Processing use of (reg 275 [ srcclk ]) in insn 91:
Processing use of (reg 278) in insn 81:
  Adding insn 80 to worklist
Processing use of (reg 278) in insn 86:
Processing use of (reg 100 cc) in insn 89:
  Adding insn 88 to worklist
Processing use of (reg 280) in insn 88:
  Adding insn 87 to worklist
Processing use of (reg 114 [ _2 ]) in insn 87:
Processing use of (reg 100 cc) in insn 77:
  Adding insn 76 to worklist
Processing use of (reg 277 [ PeriphClk ]) in insn 76:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_RCCEx_GetPeriphCLKFreq

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 100 [cc]
;;  ref usage 	r0={5d,3u} r1={4d} r2={4d} r3={4d} r7={1d,164u} r12={6d} r13={1d,167u} r14={4d} r15={3d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={124d,124u} r101={3d} r102={1d,164u} r103={1d,163u} r104={3d} r105={3d} r106={3d} r113={1d,1u} r114={1d,1u} r116={1d,1u} r118={1d,1u} r119={1d,1u} r121={1d,1u} r122={5d,6u} r123={1d,1u} r125={1d,1u} r126={1d,1u} r130={1d,1u} r131={1d,1u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r165={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r170={1d,2u} r173={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u} r181={1d,2u} r184={1d,1u} r189={1d,1u} r190={1d,1u} r191={1d,1u} r192={1d,2u} r195={1d,1u} r200={1d,1u} r201={1d,2u} r204={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,2u} r214={1d,1u} r219={1d,1u} r220={1d,1u} r221={1d,1u} r222={1d,1u} r224={1d,1u} r225={2d,4u} r226={1d,1u} r229={1d,1u} r230={1d,1u} r231={1d,1u} r233={1d,1u} r234={2d,4u} r235={1d,1u} r238={1d,1u} r239={1d,2u} r242={1d,1u} r247={1d,9u} r248={1d,4u} r250={1d,4u} r251={1d,3u} r252={1d,2u} r253={1d,3u} r254={1d,2u} r255={1d,3u} r257={1d,3u} r259={1d,4u} r261={1d,5u} r263={1d,5u} r265={1d,5u} r266={1d,4u} r267={1d,4u} r268={1d,4u} r269={1d,5u} r270={1d,5u} r271={1d,5u} r272={1d,5u} r273={1d,5u} r274={1d,5u} r275={1d,4u} r276={70d,30u} r277={1d,18u} r278={1d,2u} r280={1d,1u} r281={1d,1u} r282={1d,1u} r283={1d,1u} r284={1d,4u} r285={1d,1u} r288={1d,1u} r290={1d,35u} r291={1d,1u} r292={1d,1u} r293={1d,1u} r294={1d,2u} r295={1d,2u} r297={1d,1u} r298={1d,1u} r299={1d,2u} r301={1d,1u} r302={1d,1u} r303={1d,2u} r305={1d,1u} r306={1d,1u} r307={1d,2u} r309={1d,1u} r310={1d,1u} r311={1d,2u} r313={1d,1u} r314={1d,1u} r315={1d,2u} r317={1d,1u} r318={1d,1u} r329={1d,1u} r330={1d,1u} r331={1d,1u} r332={1d,1u} r335={1d,2u} r337={1d,1u} r338={1d,1u} r339={1d,1u} r340={1d,1u} r341={1d,1u} r342={1d,1u} r343={1d,1u} r344={1d,1u} r346={1d,3u} r349={1d,1u} r350={1d,1u} r351={1d,1u} r352={1d,1u} r353={1d,1u} r354={1d,1u} r355={1d,1u} r356={1d,1u} r361={1d,1u} r362={1d,1u} r363={1d,1u} r364={1d,1u} r365={1d,1u} r366={1d,1u} r367={1d,1u} r371={1d,1u} r372={1d,1u} r373={1d,1u} r374={1d,1u} r375={1d,1u} r376={1d,1u} r377={1d,1u} r382={1d,1u} r383={1d,1u} r384={1d,1u} r385={1d,1u} r386={1d,1u} r387={1d,1u} r388={1d,1u} r393={1d,1u} r395={1d,1u} r396={1d,1u} r397={1d,1u} r400={1d,3u} r401={1d,1u} r404={1d,1u} r405={1d,1u} r409={1d,1u} r410={1d,1u} r411={1d,1u} r412={1d,1u} r413={1d,1u} r414={1d,1u} r415={1d,1u} r418={1d,1u} r419={1d,1u} r420={1d,1u} r422={1d,1u} r424={1d,1u} r426={1d,1u} r428={1d,1u} r430={1d,1u} r432={1d,1u} r434={1d,1u} r436={1d,1u} 
;;    total ref usage 1842{667d,1175u,0e} in 678{675 regular + 3 call} insns.
(note 68 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 68 3 2 (set (reg/v:SI 277 [ PeriphClk ])
        (reg:SI 0 r0 [ PeriphClk ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":649:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ PeriphClk ])
        (nil)))
(note 3 2 70 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 70 3 71 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":650:3 -1
     (nil))
(debug_insn 71 70 72 2 (var_location:SI frequency (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":650:12 -1
     (nil))
(debug_insn 72 71 73 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":651:3 -1
     (nil))
(debug_insn 73 72 74 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":652:3 -1
     (nil))
(debug_insn 74 73 75 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":655:3 -1
     (nil))
(debug_insn 75 74 76 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":657:3 -1
     (nil))
(insn 76 75 77 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 277 [ PeriphClk ])
            (const_int 524288 [0x80000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":657:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 77 76 78 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 118)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":657:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 118)
(note 78 77 79 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 79 78 80 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":660:5 -1
     (nil))
(insn 80 79 81 3 (set (reg/f:SI 278)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":660:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 81 80 82 3 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 278)
                (const_int 144 [0x90])) [1 MEM[(struct RCC_TypeDef *)1073876992B].BDCR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":660:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 82 81 83 3 (set (reg/v:SI 275 [ srcclk ])
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 768 [0x300]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":660:12 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(debug_insn 83 82 84 3 (var_location:SI srcclk (reg/v:SI 275 [ srcclk ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":660:12 -1
     (nil))
(debug_insn 84 83 86 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":663:5 -1
     (nil))
(insn 86 84 87 3 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 278)
                (const_int 144 [0x90])) [1 MEM[(struct RCC_TypeDef *)1073876992B].BDCR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":663:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 278)
        (nil)))
(insn 87 86 88 3 (set (reg:SI 280)
        (and:SI (reg:SI 114 [ _2 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":663:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 88 87 89 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 280)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":663:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 280)
        (nil)))
(jump_insn 89 88 90 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 93)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":663:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 93)
(note 90 89 91 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 91 90 92 4 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 275 [ srcclk ])
            (const_int 256 [0x100]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":663:54 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 92 91 93 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1078)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":663:54 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 233216732 (nil)))
 -> 1078)
(code_label 93 92 94 5 108 (nil) [1 uses])
(note 94 93 95 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 95 94 96 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":668:10 -1
     (nil))
(insn 96 95 97 5 (set (reg/f:SI 281)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":668:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 97 96 98 5 (set (reg:SI 116 [ _4 ])
        (mem/v:SI (plus:SI (reg/f:SI 281)
                (const_int 148 [0x94])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CSR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":668:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 281)
        (nil)))
(insn 98 97 99 5 (set (reg:SI 282)
        (and:SI (reg:SI 116 [ _4 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":668:15 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(insn 99 98 100 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 282)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":668:13 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 282)
        (nil)))
(jump_insn 100 99 101 5 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 104)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":668:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 104)
(note 101 100 102 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 102 101 103 6 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 275 [ srcclk ])
            (const_int 512 [0x200]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":668:57 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 103 102 104 6 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1082)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":668:57 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 233216732 (nil)))
 -> 1082)
(code_label 104 103 105 7 110 (nil) [1 uses])
(note 105 104 106 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 106 105 107 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":673:10 -1
     (nil))
(insn 107 106 108 7 (set (reg/f:SI 283)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":673:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 108 107 109 7 (set (reg:SI 118 [ _6 ])
        (mem/v:SI (reg/f:SI 283) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":673:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 283)
        (nil)))
(insn 109 108 110 7 (set (reg/v:SI 276 [ <retval> ])
        (and:SI (reg:SI 118 [ _6 ])
            (const_int 131072 [0x20000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":673:15 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (nil)))
(insn 110 109 111 7 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 276 [ <retval> ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":673:13 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 111 110 112 7 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1070)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":673:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 1070)
(note 112 111 1454 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 1454 112 1455 8 (set (reg:SI 418)
        (const_int 250000 [0x3d090])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":675:17 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1455 1454 1456 8 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 275 [ srcclk ])
            (const_int 768 [0x300]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":675:17 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 275 [ srcclk ])
        (nil)))
(insn 1456 1455 118 8 (set (reg/v:SI 276 [ <retval> ])
        (if_then_else:SI (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (const_int 0 [0])
            (reg:SI 418))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":675:17 986 {*thumb2_movsicc_insn}
     (expr_list:REG_DEAD (reg:SI 418)
        (expr_list:REG_DEAD (reg:CC 100 cc)
            (nil))))
      ; pc falls through to BB 164
(code_label 118 1456 119 9 107 (nil) [1 uses])
(note 119 118 120 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 120 119 121 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":688:5 -1
     (nil))
(insn 121 120 122 9 (set (reg/f:SI 284)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":688:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 122 121 123 9 (set (reg:SI 119 [ _8 ])
        (mem/v:SI (plus:SI (reg/f:SI 284)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":688:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 123 122 124 9 (set (reg:SI 285)
        (and:SI (reg:SI 119 [ _8 ])
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":688:8 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 119 [ _8 ])
        (nil)))
(insn 124 123 125 9 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 285)
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":688:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 285)
        (nil)))
(jump_insn 125 124 126 9 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 136)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":688:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 136)
(note 126 125 127 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 127 126 129 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":690:7 -1
     (nil))
(insn 129 127 130 10 (set (reg:SI 121 [ _10 ])
        (mem/v:SI (reg/f:SI 284) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":690:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 284)
        (nil)))
(insn 130 129 1457 10 (set (reg/v:SI 122 [ _11 ])
        (and:SI (reg:SI 121 [ _10 ])
            (const_int 1024 [0x400]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":690:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 121 [ _10 ])
        (nil)))
(insn 1457 130 1458 10 (set (reg:SI 419)
        (const_int 16000000 [0xf42400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":692:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1458 1457 1459 10 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 122 [ _11 ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":692:16 268 {*arm_cmpsi_insn}
     (nil))
(insn 1459 1458 136 10 (set (reg/v:SI 122 [ _11 ])
        (if_then_else:SI (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (reg/v:SI 122 [ _11 ])
            (reg:SI 419))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":692:16 986 {*thumb2_movsicc_insn}
     (expr_list:REG_DEAD (reg:SI 419)
        (expr_list:REG_DEAD (reg:CC 100 cc)
            (nil))))
      ; pc falls through to BB 14
(code_label 136 1459 137 11 111 (nil) [1 uses])
(note 137 136 138 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 138 137 140 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":699:10 -1
     (nil))
(insn 140 138 141 11 (set (reg:SI 123 [ _12 ])
        (mem/v:SI (plus:SI (reg/f:SI 284)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":699:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 141 140 142 11 (set (reg:SI 288)
        (and:SI (reg:SI 123 [ _12 ])
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":699:13 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 123 [ _12 ])
        (nil)))
(insn 142 141 143 11 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 288)
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":699:12 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 288)
        (nil)))
(jump_insn 143 142 144 11 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1090)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":699:12 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 1090)
(note 144 143 145 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 145 144 147 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":701:7 -1
     (nil))
(insn 147 145 148 12 (set (reg:SI 125 [ _14 ])
        (mem/v:SI (reg/f:SI 284) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":701:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 284)
        (nil)))
(insn 148 147 1460 12 (set (reg/v:SI 122 [ _11 ])
        (and:SI (reg:SI 125 [ _14 ])
            (const_int 131072 [0x20000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":701:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 125 [ _14 ])
        (nil)))
(insn 1460 148 1461 12 (set (reg:SI 420)
        (const_int 8000000 [0x7a1200])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":703:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1461 1460 1462 12 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 122 [ _11 ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":703:16 268 {*arm_cmpsi_insn}
     (nil))
(insn 1462 1461 1090 12 (set (reg/v:SI 122 [ _11 ])
        (if_then_else:SI (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (reg/v:SI 122 [ _11 ])
            (reg:SI 420))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":703:16 986 {*thumb2_movsicc_insn}
     (expr_list:REG_DEAD (reg:SI 420)
        (expr_list:REG_DEAD (reg:CC 100 cc)
            (nil))))
      ; pc falls through to BB 14
(code_label 1090 1462 1089 13 163 (nil) [1 uses])
(note 1089 1090 5 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 5 1089 152 13 (set (reg/v:SI 122 [ _11 ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":696:16 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 152 5 153 14 112 (nil) [0 uses])
(note 153 152 154 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 154 153 155 14 (var_location:SI pllvco (reg/v:SI 122 [ _11 ])) -1
     (nil))
(debug_insn 155 154 156 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":716:5 -1
     (nil))
(insn 156 155 157 14 (set (reg/f:SI 290)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":716:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 157 156 158 14 (set (reg:SI 126 [ _16 ])
        (mem/v:SI (plus:SI (reg/f:SI 290)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":716:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 158 157 159 14 (set (reg:SI 291)
        (lshiftrt:SI (reg:SI 126 [ _16 ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":716:67 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 126 [ _16 ])
        (nil)))
(insn 159 158 160 14 (set (reg:SI 292)
        (and:SI (reg:SI 291)
            (const_int 15 [0xf]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":716:67 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 291)
        (nil)))
(insn 160 159 161 14 (set (reg:SI 293)
        (plus:SI (reg:SI 292)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":716:92 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 292)
        (nil)))
(insn 161 160 163 14 (set (reg/v:SI 247 [ pllvco ])
        (udiv:SI (reg/v:SI 122 [ _11 ])
            (reg:SI 293))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":716:12 163 {udivsi3}
     (expr_list:REG_DEAD (reg:SI 293)
        (expr_list:REG_DEAD (reg/v:SI 122 [ _11 ])
            (nil))))
(debug_insn 163 161 164 14 (var_location:SI pllvco (reg/v:SI 247 [ pllvco ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":716:12 -1
     (nil))
(debug_insn 164 163 165 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":718:5 -1
     (nil))
(insn 165 164 166 14 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 277 [ PeriphClk ])
            (const_int 512 [0x200]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":718:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 166 165 167 14 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 613)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":718:5 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 53687094 (nil))
 -> 613)
(note 167 166 171 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(jump_insn 171 167 172 15 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 199)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":718:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870918 (nil)))
 -> 199)
(note 172 171 175 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 175 172 176 16 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 277 [ PeriphClk ])
            (const_int 32 [0x20]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":718:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 176 175 177 16 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 186)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":718:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 367332742 (nil)))
 -> 186)
(note 177 176 178 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 178 177 179 17 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 277 [ PeriphClk ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":718:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 179 178 180 17 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1094)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":718:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 377260654 (nil)))
 -> 1094)
(note 180 179 181 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 181 180 182 18 (set (reg:SI 294)
        (plus:SI (reg/v:SI 277 [ PeriphClk ])
            (const_int -1 [0xffffffffffffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":718:5 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v:SI 277 [ PeriphClk ])
        (nil)))
(jump_insn 182 181 186 18 (parallel [
            (set (pc)
                (if_then_else (leu (reg:SI 294)
                        (const_int 31 [0x1f]))
                    (mem/u/c:SI (plus:SI (mult:SI (reg:SI 294)
                                (const_int 4 [0x4]))
                            (label_ref:SI 183)) [0  S4 A32])
                    (label_ref:SI 1098)))
            (clobber (reg:CC 100 cc))
            (clobber (scratch:SI))
            (use (label_ref:SI 183))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":718:5 1007 {*thumb2_casesi_internal}
     (expr_list:REG_DEAD (reg:SI 294)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (insn_list:REG_LABEL_TARGET 1098 (insn_list:REG_LABEL_TARGET 1064 (nil)))))
 -> 183)
(code_label 186 182 187 19 115 (nil) [1 uses])
(note 187 186 188 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 188 187 189 19 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 277 [ PeriphClk ])
            (const_int 128 [0x80]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":718:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 189 188 190 19 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 532)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":718:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 330382102 (nil)))
 -> 532)
(note 190 189 191 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 191 190 192 20 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 277 [ PeriphClk ])
            (const_int 256 [0x100]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":718:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 192 191 193 20 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 559)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":718:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1073741828 (nil)))
 -> 559)
(note 193 192 194 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 194 193 195 21 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 277 [ PeriphClk ])
            (const_int 64 [0x40]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":718:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 277 [ PeriphClk ])
        (nil)))
(jump_insn 195 194 198 21 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 505)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":718:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1073741828 (nil)))
 -> 505)
(note 198 195 64 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 64 198 199 22 (set (reg/v:SI 276 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":718:5 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 164
(code_label 199 64 200 23 114 (nil) [1 uses])
(note 200 199 201 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 201 200 202 23 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 277 [ PeriphClk ])
            (const_int 16384 [0x4000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":718:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 202 201 203 23 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 865)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":718:5 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 113025462 (nil))
 -> 865)
(note 203 202 207 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(jump_insn 207 203 208 24 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 232)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":718:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 617114990 (nil)))
 -> 232)
(note 208 207 209 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 209 208 210 25 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 277 [ PeriphClk ])
            (const_int 4096 [0x1000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":718:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 210 209 211 25 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 776)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":718:5 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 252645134 (nil))
 -> 776)
(note 211 210 215 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(jump_insn 215 211 216 26 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 225)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":718:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1073741828 (nil)))
 -> 225)
(note 216 215 217 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(insn 217 216 218 27 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 277 [ PeriphClk ])
            (const_int 1024 [0x400]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":718:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 218 217 219 27 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 658)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":718:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 505290270 (nil)))
 -> 658)
(note 219 218 220 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(insn 220 219 221 28 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 277 [ PeriphClk ])
            (const_int 2048 [0x800]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":718:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 277 [ PeriphClk ])
        (nil)))
(jump_insn 221 220 224 28 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 717)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":718:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1073741828 (nil)))
 -> 717)
(note 224 221 65 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(insn 65 224 225 29 (set (reg/v:SI 276 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":718:5 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 164
(code_label 225 65 226 30 129 (nil) [1 uses])
(note 226 225 227 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(insn 227 226 228 30 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 277 [ PeriphClk ])
            (const_int 8192 [0x2000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":718:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 277 [ PeriphClk ])
        (nil)))
(jump_insn 228 227 231 30 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 821)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":718:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 954437150 (nil)))
 -> 821)
(note 231 228 66 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(insn 66 231 232 31 (set (reg/v:SI 276 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":718:5 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 164
(code_label 232 66 233 32 127 (nil) [1 uses])
(note 233 232 234 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(insn 234 233 235 32 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 277 [ PeriphClk ])
            (const_int 131072 [0x20000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":718:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 235 234 236 32 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 586)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":718:5 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 252645134 (nil))
 -> 586)
(note 236 235 240 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(jump_insn 240 236 241 33 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 250)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":718:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1073741828 (nil)))
 -> 250)
(note 241 240 242 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(insn 242 241 243 34 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 277 [ PeriphClk ])
            (const_int 32768 [0x8000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":718:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 243 242 244 34 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 909)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":718:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 505290270 (nil)))
 -> 909)
(note 244 243 245 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(insn 245 244 246 35 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 277 [ PeriphClk ])
            (const_int 65536 [0x10000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":718:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 277 [ PeriphClk ])
        (nil)))
(jump_insn 246 245 249 35 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 967)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":718:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1073741828 (nil)))
 -> 967)
(note 249 246 14 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
(insn 14 249 250 36 (set (reg/v:SI 276 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":718:5 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 164
(code_label 250 14 251 37 134 (nil) [1 uses])
(note 251 250 252 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
(insn 252 251 253 37 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 277 [ PeriphClk ])
            (const_int 262144 [0x40000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":718:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 277 [ PeriphClk ])
        (nil)))
(jump_insn 253 252 256 37 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 1025)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":718:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 954437150 (nil)))
 -> 1025)
(note 256 253 23 38 [bb 38] NOTE_INSN_BASIC_BLOCK)
(insn 23 256 257 38 (set (reg/v:SI 276 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":718:5 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 164
(code_label 257 23 258 39 122 (nil) [1 uses])
(note 258 257 259 39 [bb 39] NOTE_INSN_BASIC_BLOCK)
(debug_insn 259 258 260 39 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":723:7 -1
     (nil))
(insn 260 259 261 39 (set (reg/f:SI 295)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":723:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 261 260 262 39 (set (reg:SI 130 [ _20 ])
        (mem/v:SI (plus:SI (reg/f:SI 295)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":723:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 262 261 263 39 (set (reg/v:SI 274 [ srcclk ])
        (and:SI (reg:SI 130 [ _20 ])
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":723:14 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 130 [ _20 ])
        (nil)))
(debug_insn 263 262 264 39 (var_location:SI srcclk (reg/v:SI 274 [ srcclk ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":723:14 -1
     (nil))
(debug_insn 264 263 265 39 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":725:7 -1
     (nil))
(insn 265 264 266 39 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 274 [ srcclk ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":725:9 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 266 265 267 39 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 272)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":725:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 272)
(note 267 266 268 40 [bb 40] NOTE_INSN_BASIC_BLOCK)
(debug_insn 268 267 269 40 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":727:9 -1
     (nil))
(call_insn/j 269 268 272 40 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_RCC_GetPCLK2Freq") [flags 0x41]  <function_decl 00000000068b1300 HAL_RCC_GetPCLK2Freq>) [0 HAL_RCC_GetPCLK2Freq S4 A32])
                    (const_int 0 [0])))
            (return)
            (use (const_int 0 [0]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":727:21 293 {*sibcall_value_insn}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_RCC_GetPCLK2Freq") [flags 0x41]  <function_decl 00000000068b1300 HAL_RCC_GetPCLK2Freq>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(code_label 272 269 273 41 138 (nil) [1 uses])
(note 273 272 274 41 [bb 41] NOTE_INSN_BASIC_BLOCK)
(debug_insn 274 273 275 41 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":729:12 -1
     (nil))
(insn 275 274 276 41 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 274 [ srcclk ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":729:14 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 276 275 325 41 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 282)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":729:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 856416484 (nil)))
 -> 282)
(code_label 325 276 277 42 142 (nil) [14 uses])
(note 277 325 278 42 [bb 42] NOTE_INSN_BASIC_BLOCK)
(debug_insn 278 277 279 42 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":731:9 -1
     (nil))
(call_insn/j 279 278 282 42 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_RCC_GetSysClockFreq") [flags 0x41]  <function_decl 00000000068b1000 HAL_RCC_GetSysClockFreq>) [0 HAL_RCC_GetSysClockFreq S4 A32])
                    (const_int 0 [0])))
            (return)
            (use (const_int 0 [0]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":731:21 293 {*sibcall_value_insn}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_RCC_GetSysClockFreq") [flags 0x41]  <function_decl 00000000068b1000 HAL_RCC_GetSysClockFreq>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(code_label 282 279 283 43 139 (nil) [1 uses])
(note 283 282 284 43 [bb 43] NOTE_INSN_BASIC_BLOCK)
(debug_insn 284 283 286 43 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":733:12 -1
     (nil))
(insn 286 284 287 43 (set (reg:SI 131 [ _21 ])
        (mem/v:SI (reg/f:SI 295) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":733:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 295)
        (nil)))
(insn 287 286 288 43 (set (reg:SI 297)
        (and:SI (reg:SI 131 [ _21 ])
            (const_int 1024 [0x400]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":733:16 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 131 [ _21 ])
        (nil)))
(insn 288 287 289 43 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 297)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":733:14 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 297)
        (nil)))
(jump_insn 289 288 290 43 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 293)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":733:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 293)
(note 290 289 291 44 [bb 44] NOTE_INSN_BASIC_BLOCK)
(insn 291 290 292 44 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 274 [ srcclk ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":733:56 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 292 291 293 44 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1102)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":733:56 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 233216732 (nil)))
 -> 1102)
(code_label 293 292 294 45 140 (nil) [1 uses])
(note 294 293 295 45 [bb 45] NOTE_INSN_BASIC_BLOCK)
(debug_insn 295 294 296 45 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":737:12 -1
     (nil))
(insn 296 295 297 45 (set (reg/f:SI 298)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":737:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 297 296 298 45 (set (reg:SI 133 [ _23 ])
        (mem/v:SI (plus:SI (reg/f:SI 298)
                (const_int 144 [0x90])) [1 MEM[(struct RCC_TypeDef *)1073876992B].BDCR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":737:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 298)
        (nil)))
(insn 298 297 299 45 (set (reg/v:SI 276 [ <retval> ])
        (and:SI (reg:SI 133 [ _23 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":737:16 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 133 [ _23 ])
        (nil)))
(insn 299 298 300 45 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 276 [ <retval> ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":737:14 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 300 299 301 45 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1070)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":737:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 1070)
(note 301 300 1463 46 [bb 46] NOTE_INSN_BASIC_BLOCK)
(insn 1463 301 1464 46 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 274 [ srcclk ])
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":739:19 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 274 [ srcclk ])
        (nil)))
(insn 1464 1463 307 46 (set (reg/v:SI 276 [ <retval> ])
        (if_then_else:SI (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (const_int 0 [0])
            (const_int 32768 [0x8000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":739:19 986 {*thumb2_movsicc_insn}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil)))
      ; pc falls through to BB 164
(code_label 307 1464 308 47 121 (nil) [1 uses])
(note 308 307 309 47 [bb 47] NOTE_INSN_BASIC_BLOCK)
(debug_insn 309 308 310 47 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":750:7 -1
     (nil))
(insn 310 309 311 47 (set (reg/f:SI 299)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":750:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 311 310 312 47 (set (reg:SI 134 [ _25 ])
        (mem/v:SI (plus:SI (reg/f:SI 299)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":750:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 312 311 313 47 (set (reg/v:SI 273 [ srcclk ])
        (and:SI (reg:SI 134 [ _25 ])
            (const_int 12 [0xc]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":750:14 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 134 [ _25 ])
        (nil)))
(debug_insn 313 312 314 47 (var_location:SI srcclk (reg/v:SI 273 [ srcclk ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":750:14 -1
     (nil))
(debug_insn 314 313 315 47 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":752:7 -1
     (nil))
(insn 315 314 316 47 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 273 [ srcclk ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":752:9 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 316 315 360 47 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 322)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":752:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 322)
(code_label 360 316 317 48 144 (nil) [10 uses])
(note 317 360 318 48 [bb 48] NOTE_INSN_BASIC_BLOCK)
(debug_insn 318 317 319 48 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":754:9 -1
     (nil))
(call_insn/j 319 318 322 48 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_RCC_GetPCLK1Freq") [flags 0x41]  <function_decl 00000000068b1200 HAL_RCC_GetPCLK1Freq>) [0 HAL_RCC_GetPCLK1Freq S4 A32])
                    (const_int 0 [0])))
            (return)
            (use (const_int 0 [0]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":754:21 293 {*sibcall_value_insn}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_RCC_GetPCLK1Freq") [flags 0x41]  <function_decl 00000000068b1200 HAL_RCC_GetPCLK1Freq>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(code_label 322 319 323 49 141 (nil) [1 uses])
(note 323 322 324 49 [bb 49] NOTE_INSN_BASIC_BLOCK)
(debug_insn 324 323 326 49 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":756:12 -1
     (nil))
(insn 326 324 327 49 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 273 [ srcclk ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":756:14 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 327 326 328 49 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 325)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":756:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 217325348 (nil)))
 -> 325)
(note 328 327 329 50 [bb 50] NOTE_INSN_BASIC_BLOCK)
(debug_insn 329 328 331 50 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":760:12 -1
     (nil))
(insn 331 329 332 50 (set (reg:SI 135 [ _26 ])
        (mem/v:SI (reg/f:SI 299) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":760:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 299)
        (nil)))
(insn 332 331 333 50 (set (reg:SI 301)
        (and:SI (reg:SI 135 [ _26 ])
            (const_int 1024 [0x400]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":760:16 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 135 [ _26 ])
        (nil)))
(insn 333 332 334 50 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 301)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":760:14 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 301)
        (nil)))
(jump_insn 334 333 335 50 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 338)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":760:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 338)
(note 335 334 336 51 [bb 51] NOTE_INSN_BASIC_BLOCK)
(insn 336 335 337 51 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 273 [ srcclk ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":760:56 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 337 336 338 51 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1110)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":760:56 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 233216732 (nil)))
 -> 1110)
(code_label 338 337 339 52 143 (nil) [1 uses])
(note 339 338 340 52 [bb 52] NOTE_INSN_BASIC_BLOCK)
(debug_insn 340 339 341 52 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":764:12 -1
     (nil))
(insn 341 340 342 52 (set (reg/f:SI 302)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":764:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 342 341 343 52 (set (reg:SI 137 [ _28 ])
        (mem/v:SI (plus:SI (reg/f:SI 302)
                (const_int 144 [0x90])) [1 MEM[(struct RCC_TypeDef *)1073876992B].BDCR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":764:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 302)
        (nil)))
(insn 343 342 344 52 (set (reg/v:SI 276 [ <retval> ])
        (and:SI (reg:SI 137 [ _28 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":764:16 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 137 [ _28 ])
        (nil)))
(insn 344 343 345 52 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 276 [ <retval> ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":764:14 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 345 344 346 52 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1070)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":764:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 1070)
(note 346 345 1465 53 [bb 53] NOTE_INSN_BASIC_BLOCK)
(insn 1465 346 1466 53 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 273 [ srcclk ])
            (const_int 12 [0xc]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":739:19 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 273 [ srcclk ])
        (nil)))
(insn 1466 1465 352 53 (set (reg/v:SI 276 [ <retval> ])
        (if_then_else:SI (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (const_int 0 [0])
            (const_int 32768 [0x8000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":739:19 986 {*thumb2_movsicc_insn}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil)))
      ; pc falls through to BB 164
(code_label 352 1466 353 54 120 (nil) [1 uses])
(note 353 352 354 54 [bb 54] NOTE_INSN_BASIC_BLOCK)
(debug_insn 354 353 355 54 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":777:7 -1
     (nil))
(insn 355 354 356 54 (set (reg/f:SI 303)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":777:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 356 355 357 54 (set (reg:SI 138 [ _30 ])
        (mem/v:SI (plus:SI (reg/f:SI 303)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":777:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 357 356 358 54 (set (reg/v:SI 272 [ srcclk ])
        (and:SI (reg:SI 138 [ _30 ])
            (const_int 48 [0x30]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":777:14 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 138 [ _30 ])
        (nil)))
(debug_insn 358 357 359 54 (var_location:SI srcclk (reg/v:SI 272 [ srcclk ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":777:14 -1
     (nil))
(debug_insn 359 358 361 54 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":779:7 -1
     (nil))
(insn 361 359 362 54 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 272 [ srcclk ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":779:9 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 362 361 363 54 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 360)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":779:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 354334804 (nil)))
 -> 360)
(note 363 362 364 55 [bb 55] NOTE_INSN_BASIC_BLOCK)
(debug_insn 364 363 365 55 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":783:12 -1
     (nil))
(insn 365 364 366 55 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 272 [ srcclk ])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":783:14 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 366 365 367 55 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 325)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":783:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 217325348 (nil)))
 -> 325)
(note 367 366 368 56 [bb 56] NOTE_INSN_BASIC_BLOCK)
(debug_insn 368 367 370 56 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":787:12 -1
     (nil))
(insn 370 368 371 56 (set (reg:SI 139 [ _31 ])
        (mem/v:SI (reg/f:SI 303) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":787:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 303)
        (nil)))
(insn 371 370 372 56 (set (reg:SI 305)
        (and:SI (reg:SI 139 [ _31 ])
            (const_int 1024 [0x400]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":787:16 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 139 [ _31 ])
        (nil)))
(insn 372 371 373 56 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 305)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":787:14 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 305)
        (nil)))
(jump_insn 373 372 374 56 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 377)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":787:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 377)
(note 374 373 375 57 [bb 57] NOTE_INSN_BASIC_BLOCK)
(insn 375 374 376 57 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 272 [ srcclk ])
            (const_int 32 [0x20]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":787:56 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 376 375 377 57 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1118)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":787:56 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 233216732 (nil)))
 -> 1118)
(code_label 377 376 378 58 145 (nil) [1 uses])
(note 378 377 379 58 [bb 58] NOTE_INSN_BASIC_BLOCK)
(debug_insn 379 378 380 58 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":791:12 -1
     (nil))
(insn 380 379 381 58 (set (reg/f:SI 306)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":791:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 381 380 382 58 (set (reg:SI 141 [ _33 ])
        (mem/v:SI (plus:SI (reg/f:SI 306)
                (const_int 144 [0x90])) [1 MEM[(struct RCC_TypeDef *)1073876992B].BDCR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":791:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 306)
        (nil)))
(insn 382 381 383 58 (set (reg/v:SI 276 [ <retval> ])
        (and:SI (reg:SI 141 [ _33 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":791:16 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 141 [ _33 ])
        (nil)))
(insn 383 382 384 58 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 276 [ <retval> ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":791:14 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 384 383 385 58 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1070)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":791:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 1070)
(note 385 384 1467 59 [bb 59] NOTE_INSN_BASIC_BLOCK)
(insn 1467 385 1468 59 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 272 [ srcclk ])
            (const_int 48 [0x30]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":739:19 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 272 [ srcclk ])
        (nil)))
(insn 1468 1467 391 59 (set (reg/v:SI 276 [ <retval> ])
        (if_then_else:SI (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (const_int 0 [0])
            (const_int 32768 [0x8000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":739:19 986 {*thumb2_movsicc_insn}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil)))
      ; pc falls through to BB 164
(code_label 391 1468 392 60 119 (nil) [1 uses])
(note 392 391 393 60 [bb 60] NOTE_INSN_BASIC_BLOCK)
(debug_insn 393 392 394 60 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":805:7 -1
     (nil))
(insn 394 393 395 60 (set (reg/f:SI 307)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":805:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 395 394 396 60 (set (reg:SI 142 [ _35 ])
        (mem/v:SI (plus:SI (reg/f:SI 307)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":805:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 396 395 397 60 (set (reg/v:SI 271 [ srcclk ])
        (and:SI (reg:SI 142 [ _35 ])
            (const_int 192 [0xc0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":805:14 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 142 [ _35 ])
        (nil)))
(debug_insn 397 396 398 60 (var_location:SI srcclk (reg/v:SI 271 [ srcclk ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":805:14 -1
     (nil))
(debug_insn 398 397 399 60 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":807:7 -1
     (nil))
(insn 399 398 400 60 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 271 [ srcclk ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":807:9 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 400 399 401 60 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 360)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":807:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 354334804 (nil)))
 -> 360)
(note 401 400 402 61 [bb 61] NOTE_INSN_BASIC_BLOCK)
(debug_insn 402 401 403 61 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":811:12 -1
     (nil))
(insn 403 402 404 61 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 271 [ srcclk ])
            (const_int 64 [0x40]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":811:14 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 404 403 405 61 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 325)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":811:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 217325348 (nil)))
 -> 325)
(note 405 404 406 62 [bb 62] NOTE_INSN_BASIC_BLOCK)
(debug_insn 406 405 408 62 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":815:12 -1
     (nil))
(insn 408 406 409 62 (set (reg:SI 143 [ _36 ])
        (mem/v:SI (reg/f:SI 307) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":815:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 307)
        (nil)))
(insn 409 408 410 62 (set (reg:SI 309)
        (and:SI (reg:SI 143 [ _36 ])
            (const_int 1024 [0x400]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":815:16 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 143 [ _36 ])
        (nil)))
(insn 410 409 411 62 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 309)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":815:14 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 309)
        (nil)))
(jump_insn 411 410 412 62 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 415)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":815:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 415)
(note 412 411 413 63 [bb 63] NOTE_INSN_BASIC_BLOCK)
(insn 413 412 414 63 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 271 [ srcclk ])
            (const_int 128 [0x80]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":815:56 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 414 413 415 63 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1126)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":815:56 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 233216732 (nil)))
 -> 1126)
(code_label 415 414 416 64 146 (nil) [1 uses])
(note 416 415 417 64 [bb 64] NOTE_INSN_BASIC_BLOCK)
(debug_insn 417 416 418 64 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":819:12 -1
     (nil))
(insn 418 417 419 64 (set (reg/f:SI 310)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":819:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 419 418 420 64 (set (reg:SI 145 [ _38 ])
        (mem/v:SI (plus:SI (reg/f:SI 310)
                (const_int 144 [0x90])) [1 MEM[(struct RCC_TypeDef *)1073876992B].BDCR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":819:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 310)
        (nil)))
(insn 420 419 421 64 (set (reg/v:SI 276 [ <retval> ])
        (and:SI (reg:SI 145 [ _38 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":819:16 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 145 [ _38 ])
        (nil)))
(insn 421 420 422 64 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 276 [ <retval> ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":819:14 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 422 421 423 64 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1070)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":819:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 1070)
(note 423 422 1469 65 [bb 65] NOTE_INSN_BASIC_BLOCK)
(insn 1469 423 1470 65 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 271 [ srcclk ])
            (const_int 192 [0xc0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":739:19 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 271 [ srcclk ])
        (nil)))
(insn 1470 1469 429 65 (set (reg/v:SI 276 [ <retval> ])
        (if_then_else:SI (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (const_int 0 [0])
            (const_int 32768 [0x8000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":739:19 986 {*thumb2_movsicc_insn}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil)))
      ; pc falls through to BB 164
(code_label 429 1470 430 66 118 (nil) [1 uses])
(note 430 429 431 66 [bb 66] NOTE_INSN_BASIC_BLOCK)
(debug_insn 431 430 432 66 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":834:7 -1
     (nil))
(insn 432 431 433 66 (set (reg/f:SI 311)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":834:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 433 432 434 66 (set (reg:SI 146 [ _40 ])
        (mem/v:SI (plus:SI (reg/f:SI 311)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":834:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 434 433 435 66 (set (reg/v:SI 270 [ srcclk ])
        (and:SI (reg:SI 146 [ _40 ])
            (const_int 768 [0x300]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":834:14 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 146 [ _40 ])
        (nil)))
(debug_insn 435 434 436 66 (var_location:SI srcclk (reg/v:SI 270 [ srcclk ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":834:14 -1
     (nil))
(debug_insn 436 435 437 66 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":836:7 -1
     (nil))
(insn 437 436 438 66 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 270 [ srcclk ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":836:9 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 438 437 439 66 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 360)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":836:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 354334804 (nil)))
 -> 360)
(note 439 438 440 67 [bb 67] NOTE_INSN_BASIC_BLOCK)
(debug_insn 440 439 441 67 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":840:12 -1
     (nil))
(insn 441 440 442 67 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 270 [ srcclk ])
            (const_int 256 [0x100]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":840:14 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 442 441 443 67 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 325)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":840:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 217325348 (nil)))
 -> 325)
(note 443 442 444 68 [bb 68] NOTE_INSN_BASIC_BLOCK)
(debug_insn 444 443 446 68 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":844:12 -1
     (nil))
(insn 446 444 447 68 (set (reg:SI 147 [ _41 ])
        (mem/v:SI (reg/f:SI 311) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":844:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 311)
        (nil)))
(insn 447 446 448 68 (set (reg:SI 313)
        (and:SI (reg:SI 147 [ _41 ])
            (const_int 1024 [0x400]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":844:16 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 147 [ _41 ])
        (nil)))
(insn 448 447 449 68 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 313)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":844:14 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 313)
        (nil)))
(jump_insn 449 448 450 68 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 453)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":844:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 453)
(note 450 449 451 69 [bb 69] NOTE_INSN_BASIC_BLOCK)
(insn 451 450 452 69 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 270 [ srcclk ])
            (const_int 512 [0x200]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":844:56 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 452 451 453 69 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1134)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":844:56 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 233216732 (nil)))
 -> 1134)
(code_label 453 452 454 70 147 (nil) [1 uses])
(note 454 453 455 70 [bb 70] NOTE_INSN_BASIC_BLOCK)
(debug_insn 455 454 456 70 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":848:12 -1
     (nil))
(insn 456 455 457 70 (set (reg/f:SI 314)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":848:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 457 456 458 70 (set (reg:SI 149 [ _43 ])
        (mem/v:SI (plus:SI (reg/f:SI 314)
                (const_int 144 [0x90])) [1 MEM[(struct RCC_TypeDef *)1073876992B].BDCR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":848:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 314)
        (nil)))
(insn 458 457 459 70 (set (reg/v:SI 276 [ <retval> ])
        (and:SI (reg:SI 149 [ _43 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":848:16 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 149 [ _43 ])
        (nil)))
(insn 459 458 460 70 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 276 [ <retval> ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":848:14 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 460 459 461 70 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1070)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":848:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 1070)
(note 461 460 1471 71 [bb 71] NOTE_INSN_BASIC_BLOCK)
(insn 1471 461 1472 71 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 270 [ srcclk ])
            (const_int 768 [0x300]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":739:19 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 270 [ srcclk ])
        (nil)))
(insn 1472 1471 467 71 (set (reg/v:SI 276 [ <retval> ])
        (if_then_else:SI (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (const_int 0 [0])
            (const_int 32768 [0x8000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":739:19 986 {*thumb2_movsicc_insn}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil)))
      ; pc falls through to BB 164
(code_label 467 1472 468 72 116 (nil) [1 uses])
(note 468 467 469 72 [bb 72] NOTE_INSN_BASIC_BLOCK)
(debug_insn 469 468 470 72 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":862:7 -1
     (nil))
(insn 470 469 471 72 (set (reg/f:SI 315)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":862:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 471 470 472 72 (set (reg:SI 150 [ _45 ])
        (mem/v:SI (plus:SI (reg/f:SI 315)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":862:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 472 471 473 72 (set (reg/v:SI 269 [ srcclk ])
        (and:SI (reg:SI 150 [ _45 ])
            (const_int 3072 [0xc00]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":862:14 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 150 [ _45 ])
        (nil)))
(debug_insn 473 472 474 72 (var_location:SI srcclk (reg/v:SI 269 [ srcclk ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":862:14 -1
     (nil))
(debug_insn 474 473 475 72 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":864:7 -1
     (nil))
(insn 475 474 476 72 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 269 [ srcclk ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":864:9 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 476 475 477 72 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 360)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":864:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 354334804 (nil)))
 -> 360)
(note 477 476 478 73 [bb 73] NOTE_INSN_BASIC_BLOCK)
(debug_insn 478 477 479 73 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":868:12 -1
     (nil))
(insn 479 478 480 73 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 269 [ srcclk ])
            (const_int 1024 [0x400]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":868:14 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 480 479 481 73 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 325)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":868:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 217325348 (nil)))
 -> 325)
(note 481 480 482 74 [bb 74] NOTE_INSN_BASIC_BLOCK)
(debug_insn 482 481 484 74 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":872:12 -1
     (nil))
(insn 484 482 485 74 (set (reg:SI 151 [ _46 ])
        (mem/v:SI (reg/f:SI 315) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":872:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 315)
        (nil)))
(insn 485 484 486 74 (set (reg:SI 317)
        (and:SI (reg:SI 151 [ _46 ])
            (const_int 1024 [0x400]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":872:16 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 151 [ _46 ])
        (nil)))
(insn 486 485 487 74 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 317)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":872:14 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 317)
        (nil)))
(jump_insn 487 486 488 74 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 491)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":872:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 491)
(note 488 487 489 75 [bb 75] NOTE_INSN_BASIC_BLOCK)
(insn 489 488 490 75 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 269 [ srcclk ])
            (const_int 2048 [0x800]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":872:56 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 490 489 491 75 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1142)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":872:56 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 233216732 (nil)))
 -> 1142)
(code_label 491 490 492 76 148 (nil) [1 uses])
(note 492 491 493 76 [bb 76] NOTE_INSN_BASIC_BLOCK)
(debug_insn 493 492 494 76 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":876:12 -1
     (nil))
(insn 494 493 495 76 (set (reg/f:SI 318)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":876:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 495 494 496 76 (set (reg:SI 153 [ _48 ])
        (mem/v:SI (plus:SI (reg/f:SI 318)
                (const_int 144 [0x90])) [1 MEM[(struct RCC_TypeDef *)1073876992B].BDCR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":876:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 318)
        (nil)))
(insn 496 495 497 76 (set (reg/v:SI 276 [ <retval> ])
        (and:SI (reg:SI 153 [ _48 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":876:16 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 153 [ _48 ])
        (nil)))
(insn 497 496 498 76 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 276 [ <retval> ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":876:14 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 498 497 499 76 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1070)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":876:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 1070)
(note 499 498 1473 77 [bb 77] NOTE_INSN_BASIC_BLOCK)
(insn 1473 499 1474 77 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 269 [ srcclk ])
            (const_int 3072 [0xc00]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":739:19 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 269 [ srcclk ])
        (nil)))
(insn 1474 1473 505 77 (set (reg/v:SI 276 [ <retval> ])
        (if_then_else:SI (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (const_int 0 [0])
            (const_int 32768 [0x8000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":739:19 986 {*thumb2_movsicc_insn}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil)))
      ; pc falls through to BB 164
(code_label 505 1474 506 78 125 (nil) [1 uses])
(note 506 505 507 78 [bb 78] NOTE_INSN_BASIC_BLOCK)
(debug_insn 507 506 509 78 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":889:7 -1
     (nil))
(insn 509 507 510 78 (set (reg:SI 154 [ _50 ])
        (mem/v:SI (plus:SI (reg/f:SI 290)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":889:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 510 509 511 78 (set (reg/v:SI 268 [ srcclk ])
        (and:SI (reg:SI 154 [ _50 ])
            (const_int 12288 [0x3000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":889:14 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 154 [ _50 ])
        (nil)))
(debug_insn 511 510 512 78 (var_location:SI srcclk (reg/v:SI 268 [ srcclk ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":889:14 -1
     (nil))
(debug_insn 512 511 513 78 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":891:7 -1
     (nil))
(insn 513 512 514 78 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 268 [ srcclk ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":891:9 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 514 513 515 78 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 360)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":891:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 354334804 (nil)))
 -> 360)
(note 515 514 516 79 [bb 79] NOTE_INSN_BASIC_BLOCK)
(debug_insn 516 515 517 79 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":895:12 -1
     (nil))
(insn 517 516 518 79 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 268 [ srcclk ])
            (const_int 4096 [0x1000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":895:14 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 518 517 519 79 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 325)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":895:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 217325348 (nil)))
 -> 325)
(note 519 518 520 80 [bb 80] NOTE_INSN_BASIC_BLOCK)
(debug_insn 520 519 522 80 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":899:12 -1
     (nil))
(insn 522 520 523 80 (set (reg:SI 155 [ _51 ])
        (mem/v:SI (reg/f:SI 290) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":899:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 290)
        (nil)))
(insn 523 522 524 80 (set (reg/v:SI 276 [ <retval> ])
        (and:SI (reg:SI 155 [ _51 ])
            (const_int 1024 [0x400]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":899:16 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 155 [ _51 ])
        (nil)))
(insn 524 523 525 80 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 276 [ <retval> ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":899:14 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 525 524 526 80 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1070)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":899:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 1070)
(note 526 525 1478 81 [bb 81] NOTE_INSN_BASIC_BLOCK)
(insn 1478 526 1479 81 (set (reg:SI 422)
        (const_int 16000000 [0xf42400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":901:19 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1479 1478 1480 81 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 268 [ srcclk ])
            (const_int 8192 [0x2000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":901:19 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 268 [ srcclk ])
        (nil)))
(insn 1480 1479 532 81 (set (reg/v:SI 276 [ <retval> ])
        (if_then_else:SI (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (const_int 0 [0])
            (reg:SI 422))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":901:19 986 {*thumb2_movsicc_insn}
     (expr_list:REG_DEAD (reg:SI 422)
        (expr_list:REG_DEAD (reg:CC 100 cc)
            (nil))))
      ; pc falls through to BB 164
(code_label 532 1480 533 82 123 (nil) [1 uses])
(note 533 532 534 82 [bb 82] NOTE_INSN_BASIC_BLOCK)
(debug_insn 534 533 536 82 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":912:7 -1
     (nil))
(insn 536 534 537 82 (set (reg:SI 156 [ _53 ])
        (mem/v:SI (plus:SI (reg/f:SI 290)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":912:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 537 536 538 82 (set (reg/v:SI 267 [ srcclk ])
        (and:SI (reg:SI 156 [ _53 ])
            (const_int 49152 [0xc000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":912:14 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 156 [ _53 ])
        (nil)))
(debug_insn 538 537 539 82 (var_location:SI srcclk (reg/v:SI 267 [ srcclk ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":912:14 -1
     (nil))
(debug_insn 539 538 540 82 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":914:7 -1
     (nil))
(insn 540 539 541 82 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 267 [ srcclk ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":914:9 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 541 540 542 82 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 360)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":914:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 354334804 (nil)))
 -> 360)
(note 542 541 543 83 [bb 83] NOTE_INSN_BASIC_BLOCK)
(debug_insn 543 542 544 83 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":918:12 -1
     (nil))
(insn 544 543 545 83 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 267 [ srcclk ])
            (const_int 16384 [0x4000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":918:14 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 545 544 546 83 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 325)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":918:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 217325348 (nil)))
 -> 325)
(note 546 545 547 84 [bb 84] NOTE_INSN_BASIC_BLOCK)
(debug_insn 547 546 549 84 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":922:12 -1
     (nil))
(insn 549 547 550 84 (set (reg:SI 157 [ _54 ])
        (mem/v:SI (reg/f:SI 290) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":922:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 290)
        (nil)))
(insn 550 549 551 84 (set (reg/v:SI 276 [ <retval> ])
        (and:SI (reg:SI 157 [ _54 ])
            (const_int 1024 [0x400]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":922:16 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 157 [ _54 ])
        (nil)))
(insn 551 550 552 84 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 276 [ <retval> ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":922:14 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 552 551 553 84 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1070)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":922:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 1070)
(note 553 552 1484 85 [bb 85] NOTE_INSN_BASIC_BLOCK)
(insn 1484 553 1485 85 (set (reg:SI 424)
        (const_int 16000000 [0xf42400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":901:19 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1485 1484 1486 85 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 267 [ srcclk ])
            (const_int 32768 [0x8000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":901:19 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 267 [ srcclk ])
        (nil)))
(insn 1486 1485 559 85 (set (reg/v:SI 276 [ <retval> ])
        (if_then_else:SI (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (const_int 0 [0])
            (reg:SI 424))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":901:19 986 {*thumb2_movsicc_insn}
     (expr_list:REG_DEAD (reg:SI 424)
        (expr_list:REG_DEAD (reg:CC 100 cc)
            (nil))))
      ; pc falls through to BB 164
(code_label 559 1486 560 86 124 (nil) [1 uses])
(note 560 559 561 86 [bb 86] NOTE_INSN_BASIC_BLOCK)
(debug_insn 561 560 563 86 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":935:7 -1
     (nil))
(insn 563 561 564 86 (set (reg:SI 158 [ _56 ])
        (mem/v:SI (plus:SI (reg/f:SI 290)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":935:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 564 563 565 86 (set (reg/v:SI 266 [ srcclk ])
        (and:SI (reg:SI 158 [ _56 ])
            (const_int 196608 [0x30000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":935:14 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 158 [ _56 ])
        (nil)))
(debug_insn 565 564 566 86 (var_location:SI srcclk (reg/v:SI 266 [ srcclk ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":935:14 -1
     (nil))
(debug_insn 566 565 567 86 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":937:7 -1
     (nil))
(insn 567 566 568 86 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 266 [ srcclk ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":937:9 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 568 567 569 86 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 360)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":937:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 354334804 (nil)))
 -> 360)
(note 569 568 570 87 [bb 87] NOTE_INSN_BASIC_BLOCK)
(debug_insn 570 569 571 87 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":941:12 -1
     (nil))
(insn 571 570 572 87 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 266 [ srcclk ])
            (const_int 65536 [0x10000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":941:14 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 572 571 573 87 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 325)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":941:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 217325348 (nil)))
 -> 325)
(note 573 572 574 88 [bb 88] NOTE_INSN_BASIC_BLOCK)
(debug_insn 574 573 576 88 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":945:12 -1
     (nil))
(insn 576 574 577 88 (set (reg:SI 159 [ _57 ])
        (mem/v:SI (reg/f:SI 290) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":945:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 290)
        (nil)))
(insn 577 576 578 88 (set (reg/v:SI 276 [ <retval> ])
        (and:SI (reg:SI 159 [ _57 ])
            (const_int 1024 [0x400]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":945:16 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 159 [ _57 ])
        (nil)))
(insn 578 577 579 88 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 276 [ <retval> ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":945:14 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 579 578 580 88 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1070)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":945:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 1070)
(note 580 579 1490 89 [bb 89] NOTE_INSN_BASIC_BLOCK)
(insn 1490 580 1491 89 (set (reg:SI 426)
        (const_int 16000000 [0xf42400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":901:19 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1491 1490 1492 89 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 266 [ srcclk ])
            (const_int 131072 [0x20000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":901:19 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 266 [ srcclk ])
        (nil)))
(insn 1492 1491 586 89 (set (reg/v:SI 276 [ <retval> ])
        (if_then_else:SI (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (const_int 0 [0])
            (reg:SI 426))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":901:19 986 {*thumb2_movsicc_insn}
     (expr_list:REG_DEAD (reg:SI 426)
        (expr_list:REG_DEAD (reg:CC 100 cc)
            (nil))))
      ; pc falls through to BB 164
(code_label 586 1492 587 90 133 (nil) [1 uses])
(note 587 586 588 90 [bb 90] NOTE_INSN_BASIC_BLOCK)
(debug_insn 588 587 590 90 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":960:7 -1
     (nil))
(insn 590 588 591 90 (set (reg:SI 160 [ _59 ])
        (mem/v:SI (plus:SI (reg/f:SI 290)
                (const_int 156 [0x9c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":960:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 591 590 592 90 (set (reg/v:SI 250 [ srcclk ])
        (and:SI (reg:SI 160 [ _59 ])
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":960:14 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 160 [ _59 ])
        (nil)))
(debug_insn 592 591 593 90 (var_location:SI srcclk (reg/v:SI 250 [ srcclk ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":960:14 -1
     (nil))
(debug_insn 593 592 594 90 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":962:7 -1
     (nil))
(insn 594 593 595 90 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 250 [ srcclk ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":962:9 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 595 594 596 90 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 360)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":962:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 354334804 (nil)))
 -> 360)
(note 596 595 597 91 [bb 91] NOTE_INSN_BASIC_BLOCK)
(debug_insn 597 596 598 91 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":966:12 -1
     (nil))
(insn 598 597 599 91 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 250 [ srcclk ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":966:14 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 599 598 600 91 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 325)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":966:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 217325348 (nil)))
 -> 325)
(note 600 599 601 92 [bb 92] NOTE_INSN_BASIC_BLOCK)
(debug_insn 601 600 603 92 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":970:12 -1
     (nil))
(insn 603 601 604 92 (set (reg:SI 161 [ _60 ])
        (mem/v:SI (reg/f:SI 290) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":970:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 290)
        (nil)))
(insn 604 603 605 92 (set (reg/v:SI 276 [ <retval> ])
        (and:SI (reg:SI 161 [ _60 ])
            (const_int 1024 [0x400]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":970:16 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 161 [ _60 ])
        (nil)))
(insn 605 604 606 92 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 276 [ <retval> ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":970:14 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 606 605 607 92 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1070)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":970:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 1070)
(note 607 606 1496 93 [bb 93] NOTE_INSN_BASIC_BLOCK)
(insn 1496 607 1497 93 (set (reg:SI 428)
        (const_int 16000000 [0xf42400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":901:19 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1497 1496 1498 93 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 250 [ srcclk ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":901:19 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 250 [ srcclk ])
        (nil)))
(insn 1498 1497 613 93 (set (reg/v:SI 276 [ <retval> ])
        (if_then_else:SI (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (const_int 0 [0])
            (reg:SI 428))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":901:19 986 {*thumb2_movsicc_insn}
     (expr_list:REG_DEAD (reg:SI 428)
        (expr_list:REG_DEAD (reg:CC 100 cc)
            (nil))))
      ; pc falls through to BB 164
(code_label 613 1498 614 94 113 (nil) [1 uses])
(note 614 613 615 94 [bb 94] NOTE_INSN_BASIC_BLOCK)
(debug_insn 615 614 617 94 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":985:7 -1
     (nil))
(insn 617 615 618 94 (set (reg:SI 162 [ _62 ])
        (mem/v:SI (plus:SI (reg/f:SI 290)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":985:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 618 617 619 94 (set (reg/v:SI 265 [ srcclk ])
        (and:SI (reg:SI 162 [ _62 ])
            (const_int 786432 [0xc0000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":985:14 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 162 [ _62 ])
        (nil)))
(debug_insn 619 618 620 94 (var_location:SI srcclk (reg/v:SI 265 [ srcclk ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":985:14 -1
     (nil))
(debug_insn 620 619 621 94 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":987:7 -1
     (nil))
(insn 621 620 622 94 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 265 [ srcclk ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":987:9 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 622 621 623 94 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 360)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":987:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 354334804 (nil)))
 -> 360)
(note 623 622 624 95 [bb 95] NOTE_INSN_BASIC_BLOCK)
(debug_insn 624 623 626 95 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":991:12 -1
     (nil))
(insn 626 624 627 95 (set (reg:SI 163 [ _63 ])
        (mem/v:SI (plus:SI (reg/f:SI 290)
                (const_int 148 [0x94])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CSR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":991:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 290)
        (nil)))
(insn 627 626 628 95 (set (reg:SI 329)
        (and:SI (reg:SI 163 [ _63 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":991:16 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 163 [ _63 ])
        (nil)))
(insn 628 627 629 95 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 329)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":991:14 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 329)
        (nil)))
(jump_insn 629 628 630 95 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 633)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":991:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 633)
(note 630 629 631 96 [bb 96] NOTE_INSN_BASIC_BLOCK)
(insn 631 630 632 96 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 265 [ srcclk ])
            (const_int 262144 [0x40000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":991:58 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 632 631 633 96 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1166)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":991:58 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 233216732 (nil)))
 -> 1166)
(code_label 633 632 634 97 149 (nil) [1 uses])
(note 634 633 635 97 [bb 97] NOTE_INSN_BASIC_BLOCK)
(debug_insn 635 634 636 97 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":995:12 -1
     (nil))
(insn 636 635 637 97 (set (reg/f:SI 330)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":995:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 637 636 638 97 (set (reg:SI 165 [ _65 ])
        (mem/v:SI (reg/f:SI 330) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":995:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 330)
        (nil)))
(insn 638 637 639 97 (set (reg:SI 331)
        (and:SI (reg:SI 165 [ _65 ])
            (const_int 1024 [0x400]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":995:16 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 165 [ _65 ])
        (nil)))
(insn 639 638 640 97 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 331)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":995:14 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 331)
        (nil)))
(jump_insn 640 639 641 97 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 644)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":995:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 644)
(note 641 640 642 98 [bb 98] NOTE_INSN_BASIC_BLOCK)
(insn 642 641 643 98 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 265 [ srcclk ])
            (const_int 524288 [0x80000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":995:56 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 643 642 644 98 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1170)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":995:56 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 233216732 (nil)))
 -> 1170)
(code_label 644 643 645 99 150 (nil) [1 uses])
(note 645 644 646 99 [bb 99] NOTE_INSN_BASIC_BLOCK)
(debug_insn 646 645 647 99 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":999:12 -1
     (nil))
(insn 647 646 648 99 (set (reg/f:SI 332)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":999:17 728 {*thumb2_movsi_vfp}
     (nil))
(insn 648 647 649 99 (set (reg:SI 167 [ _67 ])
        (mem/v:SI (plus:SI (reg/f:SI 332)
                (const_int 144 [0x90])) [1 MEM[(struct RCC_TypeDef *)1073876992B].BDCR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":999:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 332)
        (nil)))
(insn 649 648 650 99 (set (reg/v:SI 276 [ <retval> ])
        (and:SI (reg:SI 167 [ _67 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":999:17 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 167 [ _67 ])
        (nil)))
(insn 650 649 651 99 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 276 [ <retval> ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":999:15 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 651 650 652 99 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1070)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":999:15 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 1070)
(note 652 651 1499 100 [bb 100] NOTE_INSN_BASIC_BLOCK)
(insn 1499 652 1500 100 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 265 [ srcclk ])
            (const_int 786432 [0xc0000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":739:19 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 265 [ srcclk ])
        (nil)))
(insn 1500 1499 658 100 (set (reg/v:SI 276 [ <retval> ])
        (if_then_else:SI (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (const_int 0 [0])
            (const_int 32768 [0x8000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":739:19 986 {*thumb2_movsicc_insn}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil)))
      ; pc falls through to BB 164
(code_label 658 1500 659 101 130 (nil) [1 uses])
(note 659 658 660 101 [bb 101] NOTE_INSN_BASIC_BLOCK)
(debug_insn 660 659 662 101 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1012:7 -1
     (nil))
(insn 662 660 663 101 (set (reg:SI 168 [ _69 ])
        (mem/v:SI (plus:SI (reg/f:SI 290)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1012:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 663 662 664 101 (set (reg/v:SI 263 [ srcclk ])
        (and:SI (reg:SI 168 [ _69 ])
            (const_int 3145728 [0x300000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1012:14 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 168 [ _69 ])
        (nil)))
(debug_insn 664 663 665 101 (var_location:SI srcclk (reg/v:SI 263 [ srcclk ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1012:14 -1
     (nil))
(debug_insn 665 664 666 101 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1014:7 -1
     (nil))
(insn 666 665 667 101 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 263 [ srcclk ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1014:9 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 667 666 668 101 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 325)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1014:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 354334804 (nil)))
 -> 325)
(note 668 667 669 102 [bb 102] NOTE_INSN_BASIC_BLOCK)
(debug_insn 669 668 670 102 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1018:12 -1
     (nil))
(insn 670 669 671 102 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 263 [ srcclk ])
            (const_int 1048576 [0x100000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1018:14 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 671 670 672 102 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 699)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1018:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 699)
(note 672 671 673 103 [bb 103] NOTE_INSN_BASIC_BLOCK)
(debug_insn 673 672 675 103 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1020:9 -1
     (nil))
(insn 675 673 676 103 (set (reg:SI 169 [ _70 ])
        (mem/v:SI (plus:SI (reg/f:SI 290)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1020:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 290)
        (nil)))
(insn 676 675 677 103 (set (reg/v:SI 276 [ <retval> ])
        (and:SI (reg:SI 169 [ _70 ])
            (const_int 1048576 [0x100000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1020:12 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 169 [ _70 ])
        (nil)))
(insn 677 676 678 103 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 276 [ <retval> ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1020:11 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 678 677 679 103 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1070)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1020:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 1070)
(note 679 678 680 104 [bb 104] NOTE_INSN_BASIC_BLOCK)
(debug_insn 680 679 681 104 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1023:11 -1
     (nil))
(insn 681 680 682 104 (set (reg/f:SI 335)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1023:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 682 681 683 104 (set (reg:SI 170 [ _72 ])
        (mem/v:SI (plus:SI (reg/f:SI 335)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1023:18 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 683 682 684 104 (var_location:SI plln (and:SI (lshiftrt:SI (reg:SI 170 [ _72 ])
            (const_int 8 [0x8]))
        (const_int 127 [0x7f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1023:16 -1
     (nil))
(debug_insn 684 683 686 104 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1024:11 -1
     (nil))
(insn 686 684 687 104 (set (reg:SI 173 [ _75 ])
        (mem/v:SI (plus:SI (reg/f:SI 335)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1024:44 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 335)
        (nil)))
(insn 687 686 688 104 (set (reg:SI 337)
        (lshiftrt:SI (reg:SI 170 [ _72 ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1023:59 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 170 [ _72 ])
        (nil)))
(insn 688 687 689 104 (set (reg:SI 338 [ plln ])
        (and:SI (reg:SI 337)
            (const_int 127 [0x7f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1023:16 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 337)
        (nil)))
(insn 689 688 690 104 (set (reg:SI 339)
        (mult:SI (reg/v:SI 247 [ pllvco ])
            (reg:SI 338 [ plln ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1024:31 56 {*mul}
     (expr_list:REG_DEAD (reg:SI 338 [ plln ])
        (expr_list:REG_DEAD (reg/v:SI 247 [ pllvco ])
            (nil))))
(insn 690 689 691 104 (set (reg:SI 340)
        (lshiftrt:SI (reg:SI 173 [ _75 ])
            (const_int 21 [0x15]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1024:85 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 173 [ _75 ])
        (nil)))
(insn 691 690 692 104 (set (reg:SI 341)
        (and:SI (reg:SI 340)
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1024:85 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 340)
        (nil)))
(insn 692 691 693 104 (set (reg:SI 342)
        (plus:SI (reg:SI 341)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1024:110 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 341)
        (nil)))
(insn 693 692 694 104 (set (reg:SI 343)
        (ashift:SI (reg:SI 342)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1024:116 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 342)
        (nil)))
(insn 694 693 696 104 (set (reg/v:SI 276 [ <retval> ])
        (udiv:SI (reg:SI 339)
            (reg:SI 343))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1024:21 163 {udivsi3}
     (expr_list:REG_DEAD (reg:SI 343)
        (expr_list:REG_DEAD (reg:SI 339)
            (nil))))
(debug_insn 696 694 699 104 (var_location:SI frequency (reg/v:SI 276 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1024:21 -1
     (nil))
      ; pc falls through to BB 164
(code_label 699 696 700 105 151 (nil) [1 uses])
(note 700 699 701 105 [bb 105] NOTE_INSN_BASIC_BLOCK)
(debug_insn 701 700 702 105 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1027:12 -1
     (nil))
(insn 702 701 703 105 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 263 [ srcclk ])
            (const_int 2097152 [0x200000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1027:14 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 703 702 704 105 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1178)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1027:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 233216732 (nil)))
 -> 1178)
(note 704 703 705 106 [bb 106] NOTE_INSN_BASIC_BLOCK)
(debug_insn 705 704 706 106 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1032:12 -1
     (nil))
(insn 706 705 707 106 (set (reg/f:SI 344)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1032:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 707 706 708 106 (set (reg:SI 178 [ _80 ])
        (mem/v:SI (reg/f:SI 344) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1032:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 344)
        (nil)))
(insn 708 707 709 106 (set (reg/v:SI 276 [ <retval> ])
        (and:SI (reg:SI 178 [ _80 ])
            (const_int 1024 [0x400]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1032:16 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 178 [ _80 ])
        (nil)))
(insn 709 708 710 106 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 276 [ <retval> ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1032:14 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 710 709 711 106 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1070)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1032:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 1070)
(note 711 710 1504 107 [bb 107] NOTE_INSN_BASIC_BLOCK)
(insn 1504 711 1505 107 (set (reg:SI 430)
        (const_int 16000000 [0xf42400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":901:19 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1505 1504 1506 107 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 263 [ srcclk ])
            (const_int 3145728 [0x300000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":901:19 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 263 [ srcclk ])
        (nil)))
(insn 1506 1505 717 107 (set (reg/v:SI 276 [ <retval> ])
        (if_then_else:SI (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (const_int 0 [0])
            (reg:SI 430))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":901:19 986 {*thumb2_movsicc_insn}
     (expr_list:REG_DEAD (reg:SI 430)
        (expr_list:REG_DEAD (reg:CC 100 cc)
            (nil))))
      ; pc falls through to BB 164
(code_label 717 1506 718 108 131 (nil) [1 uses])
(note 718 717 719 108 [bb 108] NOTE_INSN_BASIC_BLOCK)
(debug_insn 719 718 721 108 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1045:7 -1
     (nil))
(insn 721 719 722 108 (set (reg:SI 179 [ _82 ])
        (mem/v:SI (plus:SI (reg/f:SI 290)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1045:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 290)
        (nil)))
(insn 722 721 723 108 (set (reg/v:SI 261 [ srcclk ])
        (and:SI (reg:SI 179 [ _82 ])
            (const_int 12582912 [0xc00000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1045:14 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 179 [ _82 ])
        (nil)))
(debug_insn 723 722 724 108 (var_location:SI srcclk (reg/v:SI 261 [ srcclk ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1045:14 -1
     (nil))
(debug_insn 724 723 725 108 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1047:7 -1
     (nil))
(insn 725 724 726 108 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 261 [ srcclk ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1047:9 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 726 725 727 108 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 325)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1047:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 354334804 (nil)))
 -> 325)
(note 727 726 728 109 [bb 109] NOTE_INSN_BASIC_BLOCK)
(debug_insn 728 727 729 109 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1051:12 -1
     (nil))
(insn 729 728 730 109 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 261 [ srcclk ])
            (const_int 4194304 [0x400000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1051:14 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 730 729 731 109 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 758)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1051:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 758)
(note 731 730 732 110 [bb 110] NOTE_INSN_BASIC_BLOCK)
(debug_insn 732 731 733 110 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1053:9 -1
     (nil))
(insn 733 732 734 110 (set (reg/f:SI 346)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1053:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 734 733 735 110 (set (reg:SI 180 [ _83 ])
        (mem/v:SI (plus:SI (reg/f:SI 346)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1053:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 735 734 736 110 (set (reg/v:SI 276 [ <retval> ])
        (and:SI (reg:SI 180 [ _83 ])
            (const_int 1048576 [0x100000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1053:12 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 180 [ _83 ])
        (nil)))
(insn 736 735 737 110 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 276 [ <retval> ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1053:11 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 737 736 738 110 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1070)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1053:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 1070)
(note 738 737 739 111 [bb 111] NOTE_INSN_BASIC_BLOCK)
(debug_insn 739 738 741 111 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1056:11 -1
     (nil))
(insn 741 739 742 111 (set (reg:SI 181 [ _85 ])
        (mem/v:SI (plus:SI (reg/f:SI 346)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1056:18 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 742 741 743 111 (var_location:SI plln (and:SI (lshiftrt:SI (reg:SI 181 [ _85 ])
            (const_int 8 [0x8]))
        (const_int 127 [0x7f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1056:16 -1
     (nil))
(debug_insn 743 742 745 111 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1057:11 -1
     (nil))
(insn 745 743 746 111 (set (reg:SI 184 [ _88 ])
        (mem/v:SI (plus:SI (reg/f:SI 346)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1057:44 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 346)
        (nil)))
(insn 746 745 747 111 (set (reg:SI 349)
        (lshiftrt:SI (reg:SI 181 [ _85 ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1056:59 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 181 [ _85 ])
        (nil)))
(insn 747 746 748 111 (set (reg:SI 350 [ plln ])
        (and:SI (reg:SI 349)
            (const_int 127 [0x7f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1056:16 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 349)
        (nil)))
(insn 748 747 749 111 (set (reg:SI 351)
        (mult:SI (reg/v:SI 247 [ pllvco ])
            (reg:SI 350 [ plln ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1057:31 56 {*mul}
     (expr_list:REG_DEAD (reg:SI 350 [ plln ])
        (expr_list:REG_DEAD (reg/v:SI 247 [ pllvco ])
            (nil))))
(insn 749 748 750 111 (set (reg:SI 352)
        (lshiftrt:SI (reg:SI 184 [ _88 ])
            (const_int 21 [0x15]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1057:85 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 184 [ _88 ])
        (nil)))
(insn 750 749 751 111 (set (reg:SI 353)
        (and:SI (reg:SI 352)
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1057:85 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 352)
        (nil)))
(insn 751 750 752 111 (set (reg:SI 354)
        (plus:SI (reg:SI 353)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1057:110 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 353)
        (nil)))
(insn 752 751 753 111 (set (reg:SI 355)
        (ashift:SI (reg:SI 354)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1057:116 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 354)
        (nil)))
(insn 753 752 755 111 (set (reg/v:SI 276 [ <retval> ])
        (udiv:SI (reg:SI 351)
            (reg:SI 355))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1057:21 163 {udivsi3}
     (expr_list:REG_DEAD (reg:SI 355)
        (expr_list:REG_DEAD (reg:SI 351)
            (nil))))
(debug_insn 755 753 758 111 (var_location:SI frequency (reg/v:SI 276 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1057:21 -1
     (nil))
      ; pc falls through to BB 164
(code_label 758 755 759 112 152 (nil) [1 uses])
(note 759 758 760 112 [bb 112] NOTE_INSN_BASIC_BLOCK)
(debug_insn 760 759 761 112 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1060:12 -1
     (nil))
(insn 761 760 762 112 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 261 [ srcclk ])
            (const_int 8388608 [0x800000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1060:14 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 762 761 763 112 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1186)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1060:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 233216732 (nil)))
 -> 1186)
(note 763 762 764 113 [bb 113] NOTE_INSN_BASIC_BLOCK)
(debug_insn 764 763 765 113 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1065:12 -1
     (nil))
(insn 765 764 766 113 (set (reg/f:SI 356)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1065:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 766 765 767 113 (set (reg:SI 189 [ _93 ])
        (mem/v:SI (reg/f:SI 356) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1065:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 356)
        (nil)))
(insn 767 766 768 113 (set (reg/v:SI 276 [ <retval> ])
        (and:SI (reg:SI 189 [ _93 ])
            (const_int 1024 [0x400]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1065:16 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 189 [ _93 ])
        (nil)))
(insn 768 767 769 113 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 276 [ <retval> ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1065:14 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 769 768 770 113 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1070)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1065:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 1070)
(note 770 769 1510 114 [bb 114] NOTE_INSN_BASIC_BLOCK)
(insn 1510 770 1511 114 (set (reg:SI 432)
        (const_int 16000000 [0xf42400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":901:19 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1511 1510 1512 114 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 261 [ srcclk ])
            (const_int 12582912 [0xc00000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":901:19 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 261 [ srcclk ])
        (nil)))
(insn 1512 1511 776 114 (set (reg/v:SI 276 [ <retval> ])
        (if_then_else:SI (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (const_int 0 [0])
            (reg:SI 432))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":901:19 986 {*thumb2_movsicc_insn}
     (expr_list:REG_DEAD (reg:SI 432)
        (expr_list:REG_DEAD (reg:CC 100 cc)
            (nil))))
      ; pc falls through to BB 164
(code_label 776 1512 777 115 128 (nil) [1 uses])
(note 777 776 778 115 [bb 115] NOTE_INSN_BASIC_BLOCK)
(debug_insn 778 777 780 115 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1079:7 -1
     (nil))
(insn 780 778 781 115 (set (reg:SI 190 [ _95 ])
        (mem/v:SI (plus:SI (reg/f:SI 290)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1079:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 781 780 782 115 (set (reg/v:SI 259 [ srcclk ])
        (and:SI (reg:SI 190 [ _95 ])
            (const_int 50331648 [0x3000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1079:14 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 190 [ _95 ])
        (nil)))
(debug_insn 782 781 783 115 (var_location:SI srcclk (reg/v:SI 259 [ srcclk ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1079:14 -1
     (nil))
(debug_insn 783 782 784 115 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1081:7 -1
     (nil))
(insn 784 783 785 115 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 259 [ srcclk ])
            (const_int 33554432 [0x2000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1081:9 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 785 784 786 115 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 360)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1081:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 217325348 (nil)))
 -> 360)
(note 786 785 787 116 [bb 116] NOTE_INSN_BASIC_BLOCK)
(debug_insn 787 786 788 116 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1085:12 -1
     (nil))
(insn 788 787 789 116 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 259 [ srcclk ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1085:14 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 789 788 790 116 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1194)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1085:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 375809644 (nil)))
 -> 1194)
(note 790 789 791 117 [bb 117] NOTE_INSN_BASIC_BLOCK)
(debug_insn 791 790 792 117 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1089:12 -1
     (nil))
(insn 792 791 793 117 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 259 [ srcclk ])
            (const_int 16777216 [0x1000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1089:14 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 259 [ srcclk ])
        (nil)))
(jump_insn 793 792 794 117 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1198)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1089:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 1198)
(note 794 793 795 118 [bb 118] NOTE_INSN_BASIC_BLOCK)
(debug_insn 795 794 797 118 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1091:9 -1
     (nil))
(insn 797 795 798 118 (set (reg:SI 191 [ _96 ])
        (mem/v:SI (plus:SI (reg/f:SI 290)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1091:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 798 797 799 118 (set (reg/v:SI 276 [ <retval> ])
        (and:SI (reg:SI 191 [ _96 ])
            (const_int 1048576 [0x100000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1091:12 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 191 [ _96 ])
        (nil)))
(insn 799 798 800 118 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 276 [ <retval> ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1091:11 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 800 799 801 118 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1070)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1091:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 1070)
(note 801 800 802 119 [bb 119] NOTE_INSN_BASIC_BLOCK)
(debug_insn 802 801 804 119 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1094:11 -1
     (nil))
(insn 804 802 805 119 (set (reg:SI 192 [ _98 ])
        (mem/v:SI (plus:SI (reg/f:SI 290)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1094:18 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 805 804 806 119 (var_location:SI plln (and:SI (lshiftrt:SI (reg:SI 192 [ _98 ])
            (const_int 8 [0x8]))
        (const_int 127 [0x7f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1094:16 -1
     (nil))
(debug_insn 806 805 808 119 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1095:11 -1
     (nil))
(insn 808 806 809 119 (set (reg:SI 195 [ _101 ])
        (mem/v:SI (plus:SI (reg/f:SI 290)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1095:44 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 290)
        (nil)))
(insn 809 808 810 119 (set (reg:SI 361)
        (lshiftrt:SI (reg:SI 192 [ _98 ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1094:59 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 192 [ _98 ])
        (nil)))
(insn 810 809 811 119 (set (reg:SI 362 [ plln ])
        (and:SI (reg:SI 361)
            (const_int 127 [0x7f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1094:16 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 361)
        (nil)))
(insn 811 810 812 119 (set (reg:SI 363)
        (mult:SI (reg/v:SI 247 [ pllvco ])
            (reg:SI 362 [ plln ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1095:31 56 {*mul}
     (expr_list:REG_DEAD (reg:SI 362 [ plln ])
        (expr_list:REG_DEAD (reg/v:SI 247 [ pllvco ])
            (nil))))
(insn 812 811 813 119 (set (reg:SI 364)
        (lshiftrt:SI (reg:SI 195 [ _101 ])
            (const_int 21 [0x15]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1095:85 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 195 [ _101 ])
        (nil)))
(insn 813 812 814 119 (set (reg:SI 365)
        (and:SI (reg:SI 364)
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1095:85 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 364)
        (nil)))
(insn 814 813 815 119 (set (reg:SI 366)
        (plus:SI (reg:SI 365)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1095:110 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 365)
        (nil)))
(insn 815 814 816 119 (set (reg:SI 367)
        (ashift:SI (reg:SI 366)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1095:116 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 366)
        (nil)))
(insn 816 815 818 119 (set (reg/v:SI 276 [ <retval> ])
        (udiv:SI (reg:SI 363)
            (reg:SI 367))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1095:21 163 {udivsi3}
     (expr_list:REG_DEAD (reg:SI 367)
        (expr_list:REG_DEAD (reg:SI 363)
            (nil))))
(debug_insn 818 816 821 119 (var_location:SI frequency (reg/v:SI 276 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1095:21 -1
     (nil))
      ; pc falls through to BB 164
(code_label 821 818 822 120 132 (nil) [1 uses])
(note 822 821 823 120 [bb 120] NOTE_INSN_BASIC_BLOCK)
(debug_insn 823 822 825 120 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1110:7 -1
     (nil))
(insn 825 823 826 120 (set (reg:SI 200 [ _106 ])
        (mem/v:SI (plus:SI (reg/f:SI 290)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1110:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 826 825 827 120 (set (reg/v:SI 257 [ srcclk ])
        (and:SI (reg:SI 200 [ _106 ])
            (const_int 201326592 [0xc000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1110:14 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 200 [ _106 ])
        (nil)))
(debug_insn 827 826 828 120 (var_location:SI srcclk (reg/v:SI 257 [ srcclk ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1110:14 -1
     (nil))
(debug_insn 828 827 829 120 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1112:7 -1
     (nil))
(insn 829 828 830 120 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 257 [ srcclk ])
            (const_int 134217728 [0x8000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1112:9 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 830 829 831 120 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 851)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1112:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 851)
(note 831 830 832 121 [bb 121] NOTE_INSN_BASIC_BLOCK)
(debug_insn 832 831 834 121 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1115:9 -1
     (nil))
(insn 834 832 835 121 (set (reg:SI 201 [ _107 ])
        (mem/v:SI (plus:SI (reg/f:SI 290)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1115:16 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 835 834 836 121 (var_location:SI plln (and:SI (lshiftrt:SI (reg:SI 201 [ _107 ])
            (const_int 8 [0x8]))
        (const_int 127 [0x7f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1115:14 -1
     (nil))
(debug_insn 836 835 838 121 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1116:9 -1
     (nil))
(insn 838 836 839 121 (set (reg:SI 204 [ _110 ])
        (mem/v:SI (plus:SI (reg/f:SI 290)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1116:42 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 290)
        (nil)))
(insn 839 838 840 121 (set (reg:SI 371)
        (lshiftrt:SI (reg:SI 201 [ _107 ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1115:57 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 201 [ _107 ])
        (nil)))
(insn 840 839 841 121 (set (reg:SI 372 [ plln ])
        (and:SI (reg:SI 371)
            (const_int 127 [0x7f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1115:14 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 371)
        (nil)))
(insn 841 840 842 121 (set (reg:SI 373)
        (mult:SI (reg/v:SI 247 [ pllvco ])
            (reg:SI 372 [ plln ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1116:29 56 {*mul}
     (expr_list:REG_DEAD (reg:SI 372 [ plln ])
        (expr_list:REG_DEAD (reg/v:SI 247 [ pllvco ])
            (nil))))
(insn 842 841 843 121 (set (reg:SI 374)
        (lshiftrt:SI (reg:SI 204 [ _110 ])
            (const_int 21 [0x15]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1116:83 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 204 [ _110 ])
        (nil)))
(insn 843 842 844 121 (set (reg:SI 375)
        (and:SI (reg:SI 374)
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1116:83 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 374)
        (nil)))
(insn 844 843 845 121 (set (reg:SI 376)
        (plus:SI (reg:SI 375)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1116:108 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 375)
        (nil)))
(insn 845 844 846 121 (set (reg:SI 377)
        (ashift:SI (reg:SI 376)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1116:114 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 376)
        (nil)))
(insn 846 845 848 121 (set (reg/v:SI 276 [ <retval> ])
        (udiv:SI (reg:SI 373)
            (reg:SI 377))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1116:19 163 {udivsi3}
     (expr_list:REG_DEAD (reg:SI 377)
        (expr_list:REG_DEAD (reg:SI 373)
            (nil))))
(debug_insn 848 846 851 121 (var_location:SI frequency (reg/v:SI 276 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1116:19 -1
     (nil))
      ; pc falls through to BB 164
(code_label 851 848 852 122 153 (nil) [1 uses])
(note 852 851 853 122 [bb 122] NOTE_INSN_BASIC_BLOCK)
(debug_insn 853 852 855 122 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1118:12 -1
     (nil))
(insn 855 853 856 122 (set (reg:SI 209 [ _115 ])
        (mem/v:SI (plus:SI (reg/f:SI 290)
                (const_int 152 [0x98])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CRRCR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1118:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 290)
        (nil)))
(insn 856 855 857 122 (set (reg/v:SI 276 [ <retval> ])
        (and:SI (reg:SI 209 [ _115 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1118:16 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 209 [ _115 ])
        (nil)))
(insn 857 856 858 122 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 276 [ <retval> ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1118:14 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 858 857 859 122 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1070)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1118:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 1070)
(note 859 858 1516 123 [bb 123] NOTE_INSN_BASIC_BLOCK)
(insn 1516 859 1517 123 (set (reg:SI 434)
        (const_int 48000000 [0x2dc6c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1120:19 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1517 1516 1518 123 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 257 [ srcclk ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1120:19 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 257 [ srcclk ])
        (nil)))
(insn 1518 1517 865 123 (set (reg/v:SI 276 [ <retval> ])
        (if_then_else:SI (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (const_int 0 [0])
            (reg:SI 434))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1120:19 986 {*thumb2_movsicc_insn}
     (expr_list:REG_DEAD (reg:SI 434)
        (expr_list:REG_DEAD (reg:CC 100 cc)
            (nil))))
      ; pc falls through to BB 164
(code_label 865 1518 866 124 126 (nil) [1 uses])
(note 866 865 867 124 [bb 124] NOTE_INSN_BASIC_BLOCK)
(debug_insn 867 866 869 124 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1132:7 -1
     (nil))
(insn 869 867 870 124 (set (reg:SI 210 [ _117 ])
        (mem/v:SI (plus:SI (reg/f:SI 290)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1132:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 870 869 871 124 (set (reg/v:SI 255 [ srcclk ])
        (and:SI (reg:SI 210 [ _117 ])
            (const_int 201326592 [0xc000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1132:14 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 210 [ _117 ])
        (nil)))
(debug_insn 871 870 872 124 (var_location:SI srcclk (reg/v:SI 255 [ srcclk ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1132:14 -1
     (nil))
(debug_insn 872 871 873 124 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1134:7 -1
     (nil))
(insn 873 872 874 124 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 255 [ srcclk ])
            (const_int 134217728 [0x8000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1134:9 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 874 873 875 124 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 895)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1134:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 895)
(note 875 874 876 125 [bb 125] NOTE_INSN_BASIC_BLOCK)
(debug_insn 876 875 878 125 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1137:9 -1
     (nil))
(insn 878 876 879 125 (set (reg:SI 211 [ _118 ])
        (mem/v:SI (plus:SI (reg/f:SI 290)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1137:16 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 879 878 880 125 (var_location:SI plln (and:SI (lshiftrt:SI (reg:SI 211 [ _118 ])
            (const_int 8 [0x8]))
        (const_int 127 [0x7f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1137:14 -1
     (nil))
(debug_insn 880 879 882 125 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1138:9 -1
     (nil))
(insn 882 880 883 125 (set (reg:SI 214 [ _121 ])
        (mem/v:SI (plus:SI (reg/f:SI 290)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1138:42 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 290)
        (nil)))
(insn 883 882 884 125 (set (reg:SI 382)
        (lshiftrt:SI (reg:SI 211 [ _118 ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1137:57 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 211 [ _118 ])
        (nil)))
(insn 884 883 885 125 (set (reg:SI 383 [ plln ])
        (and:SI (reg:SI 382)
            (const_int 127 [0x7f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1137:14 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 382)
        (nil)))
(insn 885 884 886 125 (set (reg:SI 384)
        (mult:SI (reg/v:SI 247 [ pllvco ])
            (reg:SI 383 [ plln ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1138:29 56 {*mul}
     (expr_list:REG_DEAD (reg:SI 383 [ plln ])
        (expr_list:REG_DEAD (reg/v:SI 247 [ pllvco ])
            (nil))))
(insn 886 885 887 125 (set (reg:SI 385)
        (lshiftrt:SI (reg:SI 214 [ _121 ])
            (const_int 21 [0x15]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1138:83 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 214 [ _121 ])
        (nil)))
(insn 887 886 888 125 (set (reg:SI 386)
        (and:SI (reg:SI 385)
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1138:83 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 385)
        (nil)))
(insn 888 887 889 125 (set (reg:SI 387)
        (plus:SI (reg:SI 386)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1138:108 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 386)
        (nil)))
(insn 889 888 890 125 (set (reg:SI 388)
        (ashift:SI (reg:SI 387)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1138:114 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 387)
        (nil)))
(insn 890 889 892 125 (set (reg/v:SI 276 [ <retval> ])
        (udiv:SI (reg:SI 384)
            (reg:SI 388))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1138:19 163 {udivsi3}
     (expr_list:REG_DEAD (reg:SI 388)
        (expr_list:REG_DEAD (reg:SI 384)
            (nil))))
(debug_insn 892 890 895 125 (var_location:SI frequency (reg/v:SI 276 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1138:19 -1
     (nil))
      ; pc falls through to BB 164
(code_label 895 892 896 126 154 (nil) [1 uses])
(note 896 895 897 126 [bb 126] NOTE_INSN_BASIC_BLOCK)
(debug_insn 897 896 899 126 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1140:12 -1
     (nil))
(insn 899 897 900 126 (set (reg:SI 219 [ _126 ])
        (mem/v:SI (plus:SI (reg/f:SI 290)
                (const_int 152 [0x98])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CRRCR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1140:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 290)
        (nil)))
(insn 900 899 901 126 (set (reg/v:SI 276 [ <retval> ])
        (and:SI (reg:SI 219 [ _126 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1140:17 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 219 [ _126 ])
        (nil)))
(insn 901 900 902 126 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 276 [ <retval> ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1140:14 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 902 901 903 126 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1070)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1140:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 1070)
(note 903 902 1522 127 [bb 127] NOTE_INSN_BASIC_BLOCK)
(insn 1522 903 1523 127 (set (reg:SI 436)
        (const_int 48000000 [0x2dc6c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1120:19 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1523 1522 1524 127 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 255 [ srcclk ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1120:19 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 255 [ srcclk ])
        (nil)))
(insn 1524 1523 909 127 (set (reg/v:SI 276 [ <retval> ])
        (if_then_else:SI (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (const_int 0 [0])
            (reg:SI 436))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1120:19 986 {*thumb2_movsicc_insn}
     (expr_list:REG_DEAD (reg:SI 436)
        (expr_list:REG_DEAD (reg:CC 100 cc)
            (nil))))
      ; pc falls through to BB 164
(code_label 909 1524 910 128 135 (nil) [1 uses])
(note 910 909 911 128 [bb 128] NOTE_INSN_BASIC_BLOCK)
(debug_insn 911 910 913 128 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1152:7 -1
     (nil))
(insn 913 911 914 128 (set (reg:SI 220 [ _128 ])
        (mem/v:SI (plus:SI (reg/f:SI 290)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1152:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 914 913 915 128 (set (reg/v:SI 253 [ srcclk ])
        (and:SI (reg:SI 220 [ _128 ])
            (const_int 805306368 [0x30000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1152:14 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 220 [ _128 ])
        (nil)))
(debug_insn 915 914 916 128 (var_location:SI srcclk (reg/v:SI 253 [ srcclk ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1152:14 -1
     (nil))
(debug_insn 916 915 917 128 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1154:7 -1
     (nil))
(insn 917 916 918 128 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 253 [ srcclk ])
            (const_int 268435456 [0x10000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1154:9 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 918 917 919 128 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 959)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1154:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 959)
(note 919 918 920 129 [bb 129] NOTE_INSN_BASIC_BLOCK)
(debug_insn 920 919 922 129 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1156:9 -1
     (nil))
(insn 922 920 923 129 (set (reg:SI 221 [ _129 ])
        (mem/v:SI (plus:SI (reg/f:SI 290)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1156:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 923 922 924 129 (set (reg/v:SI 276 [ <retval> ])
        (and:SI (reg:SI 221 [ _129 ])
            (const_int 65536 [0x10000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1156:12 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 221 [ _129 ])
        (nil)))
(insn 924 923 925 129 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 276 [ <retval> ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1156:11 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 925 924 926 129 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1070)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1156:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 1070)
(note 926 925 927 130 [bb 130] NOTE_INSN_BASIC_BLOCK)
(debug_insn 927 926 929 130 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1159:11 -1
     (nil))
(insn 929 927 930 130 (set (reg:SI 222 [ _131 ])
        (mem/v:SI (plus:SI (reg/f:SI 290)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1159:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 930 929 931 130 (set (reg:SI 393)
        (lshiftrt:SI (reg:SI 222 [ _131 ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1159:59 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 222 [ _131 ])
        (nil)))
(insn 931 930 932 130 (set (reg/v:SI 254 [ plln ])
        (and:SI (reg:SI 393)
            (const_int 127 [0x7f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1159:16 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 393)
        (nil)))
(debug_insn 932 931 933 130 (var_location:SI plln (reg/v:SI 254 [ plln ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1159:16 -1
     (nil))
(debug_insn 933 932 935 130 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1160:11 -1
     (nil))
(insn 935 933 936 130 (set (reg:SI 224 [ _133 ])
        (mem/v:SI (plus:SI (reg/f:SI 290)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1160:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 290)
        (nil)))
(insn 936 935 937 130 (set (reg/v:SI 225 [ pllp ])
        (lshiftrt:SI (reg:SI 224 [ _133 ])
            (const_int 27 [0x1b]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1160:62 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 224 [ _133 ])
        (nil)))
(debug_insn 937 936 938 130 (var_location:SI pllp (reg/v:SI 225 [ pllp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1160:16 -1
     (nil))
(debug_insn 938 937 939 130 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1161:11 -1
     (nil))
(insn 939 938 940 130 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 225 [ pllp ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1161:13 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 940 939 941 130 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 949)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1161:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 949)
(note 941 940 942 131 [bb 131] NOTE_INSN_BASIC_BLOCK)
(debug_insn 942 941 943 131 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1163:13 -1
     (nil))
(insn 943 942 944 131 (set (reg/f:SI 395)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1163:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 944 943 945 131 (set (reg:SI 226 [ _135 ])
        (mem/v:SI (plus:SI (reg/f:SI 395)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1163:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 395)
        (nil)))
(insn 945 944 1525 131 (set (reg:SI 396)
        (and:SI (reg:SI 226 [ _135 ])
            (const_int 131072 [0x20000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1163:16 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 226 [ _135 ])
        (nil)))
(insn 1525 945 1526 131 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 396)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1169:20 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 396)
        (nil)))
(insn 1526 1525 949 131 (set (reg/v:SI 225 [ pllp ])
        (if_then_else:SI (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (const_int 17 [0x11])
            (const_int 7 [0x7]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1169:20 986 {*thumb2_movsicc_insn}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil)))
(code_label 949 1526 950 132 156 (nil) [1 uses])
(note 950 949 951 132 [bb 132] NOTE_INSN_BASIC_BLOCK)
(debug_insn 951 950 952 132 (var_location:SI pllp (reg/v:SI 225 [ pllp ])) -1
     (nil))
(debug_insn 952 951 953 132 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1172:11 -1
     (nil))
(insn 953 952 954 132 (set (reg:SI 397)
        (mult:SI (reg/v:SI 254 [ plln ])
            (reg/v:SI 247 [ pllvco ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1172:31 56 {*mul}
     (expr_list:REG_DEAD (reg/v:SI 254 [ plln ])
        (expr_list:REG_DEAD (reg/v:SI 247 [ pllvco ])
            (nil))))
(insn 954 953 956 132 (set (reg/v:SI 276 [ <retval> ])
        (udiv:SI (reg:SI 397)
            (reg/v:SI 225 [ pllp ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1172:21 163 {udivsi3}
     (expr_list:REG_DEAD (reg:SI 397)
        (expr_list:REG_DEAD (reg/v:SI 225 [ pllp ])
            (nil))))
(debug_insn 956 954 959 132 (var_location:SI frequency (reg/v:SI 276 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1172:21 -1
     (nil))
      ; pc falls through to BB 164
(code_label 959 956 960 133 155 (nil) [1 uses])
(note 960 959 961 133 [bb 133] NOTE_INSN_BASIC_BLOCK)
(debug_insn 961 960 962 133 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1175:12 -1
     (nil))
(insn 962 961 963 133 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 253 [ srcclk ])
            (const_int 536870912 [0x20000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1175:14 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 253 [ srcclk ])
        (nil)))
(jump_insn 963 962 966 133 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 325)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1175:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 217325348 (nil)))
 -> 325)
(note 966 963 26 134 [bb 134] NOTE_INSN_BASIC_BLOCK)
(insn 26 966 967 134 (set (reg/v:SI 276 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":650:12 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 164
(code_label 967 26 968 135 136 (nil) [1 uses])
(note 968 967 969 135 [bb 135] NOTE_INSN_BASIC_BLOCK)
(debug_insn 969 968 971 135 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1189:7 -1
     (nil))
(insn 971 969 972 135 (set (reg:SI 229 [ _138 ])
        (mem/v:SI (plus:SI (reg/f:SI 290)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1189:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 972 971 973 135 (set (reg/v:SI 251 [ srcclk ])
        (and:SI (reg:SI 229 [ _138 ])
            (const_int -1073741824 [0xffffffffc0000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1189:14 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 229 [ _138 ])
        (nil)))
(debug_insn 973 972 974 135 (var_location:SI srcclk (reg/v:SI 251 [ srcclk ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1189:14 -1
     (nil))
(debug_insn 974 973 975 135 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1191:7 -1
     (nil))
(insn 975 974 976 135 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 251 [ srcclk ])
            (const_int 1073741824 [0x40000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1191:9 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 976 975 977 135 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 1017)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1191:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 1017)
(note 977 976 978 136 [bb 136] NOTE_INSN_BASIC_BLOCK)
(debug_insn 978 977 980 136 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1193:9 -1
     (nil))
(insn 980 978 981 136 (set (reg:SI 230 [ _139 ])
        (mem/v:SI (plus:SI (reg/f:SI 290)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1193:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 290)
        (nil)))
(insn 981 980 982 136 (set (reg/v:SI 276 [ <retval> ])
        (and:SI (reg:SI 230 [ _139 ])
            (const_int 65536 [0x10000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1193:12 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 230 [ _139 ])
        (nil)))
(insn 982 981 983 136 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 276 [ <retval> ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1193:11 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 983 982 984 136 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1070)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1193:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 1070)
(note 984 983 985 137 [bb 137] NOTE_INSN_BASIC_BLOCK)
(debug_insn 985 984 986 137 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1196:11 -1
     (nil))
(insn 986 985 987 137 (set (reg/f:SI 400)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1196:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 987 986 988 137 (set (reg:SI 231 [ _141 ])
        (mem/v:SI (plus:SI (reg/f:SI 400)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1196:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 988 987 989 137 (set (reg:SI 401)
        (lshiftrt:SI (reg:SI 231 [ _141 ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1196:59 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 231 [ _141 ])
        (nil)))
(insn 989 988 990 137 (set (reg/v:SI 252 [ plln ])
        (and:SI (reg:SI 401)
            (const_int 127 [0x7f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1196:16 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 401)
        (nil)))
(debug_insn 990 989 991 137 (var_location:SI plln (reg/v:SI 252 [ plln ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1196:16 -1
     (nil))
(debug_insn 991 990 993 137 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1197:11 -1
     (nil))
(insn 993 991 994 137 (set (reg:SI 233 [ _143 ])
        (mem/v:SI (plus:SI (reg/f:SI 400)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1197:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 994 993 995 137 (set (reg/v:SI 234 [ _144 ])
        (lshiftrt:SI (reg:SI 233 [ _143 ])
            (const_int 27 [0x1b]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1197:62 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 233 [ _143 ])
        (nil)))
(debug_insn 995 994 996 137 (var_location:SI pllp (reg/v:SI 234 [ _144 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1197:16 -1
     (nil))
(debug_insn 996 995 997 137 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1198:11 -1
     (nil))
(insn 997 996 998 137 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 234 [ _144 ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1198:13 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 998 997 999 137 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 1007)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1198:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 1007)
(note 999 998 1000 138 [bb 138] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1000 999 1002 138 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1200:13 -1
     (nil))
(insn 1002 1000 1003 138 (set (reg:SI 235 [ _145 ])
        (mem/v:SI (plus:SI (reg/f:SI 400)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1200:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 400)
        (nil)))
(insn 1003 1002 1527 138 (set (reg:SI 404)
        (and:SI (reg:SI 235 [ _145 ])
            (const_int 131072 [0x20000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1200:16 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 235 [ _145 ])
        (nil)))
(insn 1527 1003 1528 138 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 404)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1206:20 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 404)
        (nil)))
(insn 1528 1527 1007 138 (set (reg/v:SI 234 [ _144 ])
        (if_then_else:SI (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (const_int 17 [0x11])
            (const_int 7 [0x7]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1206:20 986 {*thumb2_movsicc_insn}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil)))
(code_label 1007 1528 1008 139 158 (nil) [1 uses])
(note 1008 1007 1009 139 [bb 139] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1009 1008 1010 139 (var_location:SI pllp (reg/v:SI 234 [ _144 ])) -1
     (nil))
(debug_insn 1010 1009 1011 139 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1209:11 -1
     (nil))
(insn 1011 1010 1012 139 (set (reg:SI 405)
        (mult:SI (reg/v:SI 252 [ plln ])
            (reg/v:SI 247 [ pllvco ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1209:31 56 {*mul}
     (expr_list:REG_DEAD (reg/v:SI 252 [ plln ])
        (expr_list:REG_DEAD (reg/v:SI 247 [ pllvco ])
            (nil))))
(insn 1012 1011 1014 139 (set (reg/v:SI 276 [ <retval> ])
        (udiv:SI (reg:SI 405)
            (reg/v:SI 234 [ _144 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1209:21 163 {udivsi3}
     (expr_list:REG_DEAD (reg:SI 405)
        (expr_list:REG_DEAD (reg/v:SI 234 [ _144 ])
            (nil))))
(debug_insn 1014 1012 1017 139 (var_location:SI frequency (reg/v:SI 276 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1209:21 -1
     (nil))
      ; pc falls through to BB 164
(code_label 1017 1014 1018 140 157 (nil) [1 uses])
(note 1018 1017 1019 140 [bb 140] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1019 1018 1020 140 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1212:12 -1
     (nil))
(insn 1020 1019 1021 140 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 251 [ srcclk ])
            (const_int -2147483648 [0xffffffff80000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1212:14 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 251 [ srcclk ])
        (nil)))
(jump_insn 1021 1020 1024 140 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 325)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1212:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 217325348 (nil)))
 -> 325)
(note 1024 1021 17 141 [bb 141] NOTE_INSN_BASIC_BLOCK)
(insn 17 1024 1025 141 (set (reg/v:SI 276 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":650:12 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 164
(code_label 1025 17 1026 142 137 (nil) [1 uses])
(note 1026 1025 1027 142 [bb 142] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1027 1026 1029 142 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1228:7 -1
     (nil))
(insn 1029 1027 1030 142 (set (reg:SI 238 [ _148 ])
        (mem/v:SI (plus:SI (reg/f:SI 290)
                (const_int 156 [0x9c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1228:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1030 1029 1031 142 (set (reg/v:SI 248 [ srcclk ])
        (and:SI (reg:SI 238 [ _148 ])
            (const_int 3145728 [0x300000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1228:14 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 238 [ _148 ])
        (nil)))
(debug_insn 1031 1030 1032 142 (var_location:SI srcclk (reg/v:SI 248 [ srcclk ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1228:14 -1
     (nil))
(debug_insn 1032 1031 1033 142 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1230:7 -1
     (nil))
(insn 1033 1032 1034 142 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 248 [ srcclk ])
            (const_int 2097152 [0x200000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1230:9 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 1034 1033 1035 142 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 1055)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1230:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 1055)
(note 1035 1034 1036 143 [bb 143] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1036 1035 1038 143 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1233:9 -1
     (nil))
(insn 1038 1036 1039 143 (set (reg:SI 239 [ _149 ])
        (mem/v:SI (plus:SI (reg/f:SI 290)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1233:16 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 1039 1038 1040 143 (var_location:SI plln (and:SI (lshiftrt:SI (reg:SI 239 [ _149 ])
            (const_int 8 [0x8]))
        (const_int 127 [0x7f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1233:14 -1
     (nil))
(debug_insn 1040 1039 1042 143 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1234:9 -1
     (nil))
(insn 1042 1040 1043 143 (set (reg:SI 242 [ _152 ])
        (mem/v:SI (plus:SI (reg/f:SI 290)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1234:42 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 290)
        (nil)))
(insn 1043 1042 1044 143 (set (reg:SI 409)
        (lshiftrt:SI (reg:SI 239 [ _149 ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1233:57 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 239 [ _149 ])
        (nil)))
(insn 1044 1043 1045 143 (set (reg:SI 410 [ plln ])
        (and:SI (reg:SI 409)
            (const_int 127 [0x7f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1233:14 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 409)
        (nil)))
(insn 1045 1044 1046 143 (set (reg:SI 411)
        (mult:SI (reg/v:SI 247 [ pllvco ])
            (reg:SI 410 [ plln ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1234:29 56 {*mul}
     (expr_list:REG_DEAD (reg:SI 410 [ plln ])
        (expr_list:REG_DEAD (reg/v:SI 247 [ pllvco ])
            (nil))))
(insn 1046 1045 1047 143 (set (reg:SI 412)
        (lshiftrt:SI (reg:SI 242 [ _152 ])
            (const_int 21 [0x15]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1234:83 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 242 [ _152 ])
        (nil)))
(insn 1047 1046 1048 143 (set (reg:SI 413)
        (and:SI (reg:SI 412)
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1234:83 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 412)
        (nil)))
(insn 1048 1047 1049 143 (set (reg:SI 414)
        (plus:SI (reg:SI 413)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1234:108 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 413)
        (nil)))
(insn 1049 1048 1050 143 (set (reg:SI 415)
        (ashift:SI (reg:SI 414)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1234:114 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 414)
        (nil)))
(insn 1050 1049 1052 143 (set (reg/v:SI 276 [ <retval> ])
        (udiv:SI (reg:SI 411)
            (reg:SI 415))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1234:19 163 {udivsi3}
     (expr_list:REG_DEAD (reg:SI 415)
        (expr_list:REG_DEAD (reg:SI 411)
            (nil))))
(debug_insn 1052 1050 1055 143 (var_location:SI frequency (reg/v:SI 276 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1234:19 -1
     (nil))
      ; pc falls through to BB 164
(code_label 1055 1052 1056 144 159 (nil) [1 uses])
(note 1056 1055 1057 144 [bb 144] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1057 1056 1058 144 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1236:12 -1
     (nil))
(insn 1058 1057 1059 144 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 248 [ srcclk ])
            (const_int 1048576 [0x100000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1236:14 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 1059 1058 1060 144 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1218)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1236:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 233216732 (nil)))
 -> 1218)
(note 1060 1059 1061 145 [bb 145] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1061 1060 1062 145 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1240:12 -1
     (nil))
(insn 1062 1061 1063 145 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 248 [ srcclk ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1240:14 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 248 [ srcclk ])
        (nil)))
(jump_insn 1063 1062 1074 145 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 325)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1240:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 354334804 (nil)))
 -> 325)
(note 1074 1063 67 146 [bb 146] NOTE_INSN_BASIC_BLOCK)
(insn 67 1074 1078 146 (set (reg/v:SI 276 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":650:12 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 164
(code_label 1078 67 1077 147 160 (nil) [1 uses])
(note 1077 1078 15 147 [bb 147] NOTE_INSN_BASIC_BLOCK)
(insn 15 1077 1082 147 (set (reg/v:SI 276 [ <retval> ])
        (const_int 32768 [0x8000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":739:19 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 164
(code_label 1082 15 1081 148 161 (nil) [1 uses])
(note 1081 1082 16 148 [bb 148] NOTE_INSN_BASIC_BLOCK)
(insn 16 1081 1094 148 (set (reg/v:SI 276 [ <retval> ])
        (const_int 32000 [0x7d00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":670:17 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 164
(code_label 1094 16 1093 149 164 (nil) [1 uses])
(note 1093 1094 18 149 [bb 149] NOTE_INSN_BASIC_BLOCK)
(insn 18 1093 1098 149 (set (reg/v:SI 276 [ <retval> ])
        (reg/v:SI 277 [ PeriphClk ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":718:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 277 [ PeriphClk ])
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
      ; pc falls through to BB 164
(code_label 1098 18 1097 150 165 (nil) [27 uses])
(note 1097 1098 63 150 [bb 150] NOTE_INSN_BASIC_BLOCK)
(insn 63 1097 1102 150 (set (reg/v:SI 276 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":718:5 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 164
(code_label 1102 63 1101 151 166 (nil) [1 uses])
(note 1101 1102 60 151 [bb 151] NOTE_INSN_BASIC_BLOCK)
(insn 60 1101 1110 151 (set (reg/v:SI 276 [ <retval> ])
        (const_int 16000000 [0xf42400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":901:19 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 164
(code_label 1110 60 1109 152 168 (nil) [1 uses])
(note 1109 1110 58 152 [bb 152] NOTE_INSN_BASIC_BLOCK)
(insn 58 1109 1118 152 (set (reg/v:SI 276 [ <retval> ])
        (const_int 16000000 [0xf42400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":901:19 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 164
(code_label 1118 58 1117 153 170 (nil) [1 uses])
(note 1117 1118 56 153 [bb 153] NOTE_INSN_BASIC_BLOCK)
(insn 56 1117 1126 153 (set (reg/v:SI 276 [ <retval> ])
        (const_int 16000000 [0xf42400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":901:19 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 164
(code_label 1126 56 1125 154 172 (nil) [1 uses])
(note 1125 1126 54 154 [bb 154] NOTE_INSN_BASIC_BLOCK)
(insn 54 1125 1134 154 (set (reg/v:SI 276 [ <retval> ])
        (const_int 16000000 [0xf42400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":901:19 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 164
(code_label 1134 54 1133 155 174 (nil) [1 uses])
(note 1133 1134 52 155 [bb 155] NOTE_INSN_BASIC_BLOCK)
(insn 52 1133 1142 155 (set (reg/v:SI 276 [ <retval> ])
        (const_int 16000000 [0xf42400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":901:19 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 164
(code_label 1142 52 1141 156 176 (nil) [1 uses])
(note 1141 1142 50 156 [bb 156] NOTE_INSN_BASIC_BLOCK)
(insn 50 1141 1166 156 (set (reg/v:SI 276 [ <retval> ])
        (const_int 16000000 [0xf42400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":901:19 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 164
(code_label 1166 50 1165 157 182 (nil) [1 uses])
(note 1165 1166 11 157 [bb 157] NOTE_INSN_BASIC_BLOCK)
(insn 11 1165 1170 157 (set (reg/v:SI 276 [ <retval> ])
        (const_int 32000 [0x7d00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":993:19 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 164
(code_label 1170 11 1169 158 183 (nil) [1 uses])
(note 1169 1170 40 158 [bb 158] NOTE_INSN_BASIC_BLOCK)
(insn 40 1169 1178 158 (set (reg/v:SI 276 [ <retval> ])
        (const_int 16000000 [0xf42400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":997:19 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 164
(code_label 1178 40 1177 159 185 (nil) [1 uses])
(note 1177 1178 37 159 [bb 159] NOTE_INSN_BASIC_BLOCK)
(insn 37 1177 1186 159 (set (reg/v:SI 276 [ <retval> ])
        (const_int 12288000 [0xbb8000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1030:19 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 164
(code_label 1186 37 1185 160 187 (nil) [1 uses])
(note 1185 1186 34 160 [bb 160] NOTE_INSN_BASIC_BLOCK)
(insn 34 1185 1194 160 (set (reg/v:SI 276 [ <retval> ])
        (const_int 12288000 [0xbb8000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1030:19 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 164
(code_label 1194 34 1193 161 189 (nil) [1 uses])
(note 1193 1194 32 161 [bb 161] NOTE_INSN_BASIC_BLOCK)
(insn 32 1193 1198 161 (set (reg/v:SI 276 [ <retval> ])
        (const_int 8000000 [0x7a1200])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1087:19 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 164
(code_label 1198 32 1197 162 190 (nil) [1 uses])
(note 1197 1198 31 162 [bb 162] NOTE_INSN_BASIC_BLOCK)
(insn 31 1197 1218 162 (set (reg/v:SI 276 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":650:12 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 164
(code_label 1218 31 1217 163 195 (nil) [1 uses])
(note 1217 1218 25 163 [bb 163] NOTE_INSN_BASIC_BLOCK)
(insn 25 1217 1066 163 (set (reg/v:SI 276 [ <retval> ])
        (const_int 16000000 [0xf42400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1238:19 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 1066 25 1067 163 (var_location:SI frequency (const_int 16000000 [0xf42400])) -1
     (nil))
(debug_insn 1067 1066 1070 163 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1257:3 -1
     (nil))
(code_label 1070 1067 1073 164 106 (nil) [21 uses])
(note 1073 1070 1071 164 [bb 164] NOTE_INSN_BASIC_BLOCK)
(insn 1071 1073 1072 164 (set (reg/i:SI 0 r0)
        (reg/v:SI 276 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1258:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 276 [ <retval> ])
        (nil)))
(insn 1072 1071 0 164 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1258:1 -1
     (nil))

;; Function HAL_RCCEx_EnableLSECSS (HAL_RCCEx_EnableLSECSS, funcdef_no=332, decl_uid=7432, cgraph_uid=336, symbol_order=335)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


HAL_RCCEx_EnableLSECSS

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,2u} 
;;    total ref usage 39{28d,11u,0e} in 5{5 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22
;;  reg->defs[] map:	0[0,0] 1[1,1] 2[2,2] 3[3,3] 7[4,4] 13[5,5] 14[6,6] 16[7,7] 17[8,8] 18[9,9] 19[10,10] 20[11,11] 21[12,12] 22[13,13] 23[14,14] 24[15,15] 25[16,16] 26[17,17] 27[18,18] 28[19,19] 29[20,20] 30[21,21] 31[22,22] 102[23,23] 103[24,24] 113[25,25] 114[26,26] 115[27,27] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(16){ }d8(17){ }d9(18){ }d10(19){ }d11(20){ }d12(21){ }d13(22){ }d14(23){ }d15(24){ }d16(25){ }d17(26){ }d18(27){ }d19(28){ }d20(29){ }d21(30){ }d22(31){ }d23(102){ }d24(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;; rd  kill	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d4(bb 0 insn -1) }u1(13){ d5(bb 0 insn -1) }u2(102){ d23(bb 0 insn -1) }u3(103){ d24(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 113 114 115
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 113 114 115
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[23],103[24]
;; rd  gen 	(3) 113[25],114[26],115[27]
;; rd  kill	(3) 113[25],114[26],115[27]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }
;;   reg 103 { d24(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u8(7){ d4(bb 0 insn -1) }u9(13){ d5(bb 0 insn -1) }u10(102){ d23(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[23],103[24]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 10 to worklist
  Adding insn 7 to worklist
Finished finding needed instructions:
Processing use of (reg 115) in insn 7:
  Adding insn 6 to worklist
Processing use of (reg 114 [ _2 ]) in insn 10:
  Adding insn 8 to worklist
Processing use of (reg 115) in insn 10:
Processing use of (reg 113 [ _1 ]) in insn 8:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_RCCEx_EnableLSECSS

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,2u} 
;;    total ref usage 39{28d,11u,0e} in 5{5 regular + 0 call} insns.
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1288:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 115)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1288:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 7 6 8 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 144 [0x90])) [1 MEM[(struct RCC_TypeDef *)1073876992B].BDCR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1288:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 10 2 (set (reg:SI 114 [ _2 ])
        (ior:SI (reg:SI 113 [ _1 ])
            (const_int 32 [0x20]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1288:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 10 8 0 2 (set (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 144 [0x90])) [1 MEM[(struct RCC_TypeDef *)1073876992B].BDCR+0 S4 A64])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1288:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 115)
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))

;; Function HAL_RCCEx_DisableLSECSS (HAL_RCCEx_DisableLSECSS, funcdef_no=333, decl_uid=7434, cgraph_uid=337, symbol_order=336)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


HAL_RCCEx_DisableLSECSS

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,4u} 
;;    total ref usage 45{30d,15u,0e} in 9{9 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22
;;  reg->defs[] map:	0[0,0] 1[1,1] 2[2,2] 3[3,3] 7[4,4] 13[5,5] 14[6,6] 16[7,7] 17[8,8] 18[9,9] 19[10,10] 20[11,11] 21[12,12] 22[13,13] 23[14,14] 24[15,15] 25[16,16] 26[17,17] 27[18,18] 28[19,19] 29[20,20] 30[21,21] 31[22,22] 102[23,23] 103[24,24] 113[25,25] 114[26,26] 115[27,27] 116[28,28] 117[29,29] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(16){ }d8(17){ }d9(18){ }d10(19){ }d11(20){ }d12(21){ }d13(22){ }d14(23){ }d15(24){ }d16(25){ }d17(26){ }d18(27){ }d19(28){ }d20(29){ }d21(30){ }d22(31){ }d23(102){ }d24(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;; rd  kill	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d4(bb 0 insn -1) }u1(13){ d5(bb 0 insn -1) }u2(102){ d23(bb 0 insn -1) }u3(103){ d24(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 113 114 115 116 117
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 113 114 115 116 117
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[23],103[24]
;; rd  gen 	(5) 113[25],114[26],115[27],116[28],117[29]
;; rd  kill	(5) 113[25],114[26],115[27],116[28],117[29]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }
;;   reg 103 { d24(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u12(7){ d4(bb 0 insn -1) }u13(13){ d5(bb 0 insn -1) }u14(102){ d23(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[23],103[24]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 16 to worklist
  Adding insn 13 to worklist
  Adding insn 10 to worklist
  Adding insn 7 to worklist
Finished finding needed instructions:
Processing use of (reg 117) in insn 7:
  Adding insn 6 to worklist
Processing use of (reg 114 [ _2 ]) in insn 10:
  Adding insn 8 to worklist
Processing use of (reg 117) in insn 10:
Processing use of (reg 113 [ _1 ]) in insn 8:
Processing use of (reg 117) in insn 13:
Processing use of (reg 116 [ _4 ]) in insn 16:
  Adding insn 14 to worklist
Processing use of (reg 117) in insn 16:
Processing use of (reg 115 [ _3 ]) in insn 14:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_RCCEx_DisableLSECSS

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,4u} 
;;    total ref usage 45{30d,15u,0e} in 9{9 regular + 0 call} insns.
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1298:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 117)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1298:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 7 6 8 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 117)
                (const_int 144 [0x90])) [1 MEM[(struct RCC_TypeDef *)1073876992B].BDCR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1298:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 10 2 (set (reg:SI 114 [ _2 ])
        (and:SI (reg:SI 113 [ _1 ])
            (const_int -33 [0xffffffffffffffdf]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1298:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 10 8 11 2 (set (mem/v:SI (plus:SI (reg/f:SI 117)
                (const_int 144 [0x90])) [1 MEM[(struct RCC_TypeDef *)1073876992B].BDCR+0 S4 A64])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1298:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(debug_insn 11 10 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1301:3 -1
     (nil))
(insn 13 11 14 2 (set (reg:SI 115 [ _3 ])
        (mem/v:SI (plus:SI (reg/f:SI 117)
                (const_int 24 [0x18])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CIER+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1301:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 14 13 16 2 (set (reg:SI 116 [ _4 ])
        (and:SI (reg:SI 115 [ _3 ])
            (const_int -513 [0xfffffffffffffdff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1301:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(insn 16 14 0 2 (set (mem/v:SI (plus:SI (reg/f:SI 117)
                (const_int 24 [0x18])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CIER+0 S4 A64])
        (reg:SI 116 [ _4 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1301:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 117)
        (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
            (nil))))

;; Function HAL_RCCEx_EnableLSECSS_IT (HAL_RCCEx_EnableLSECSS_IT, funcdef_no=334, decl_uid=7436, cgraph_uid=338, symbol_order=337)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


HAL_RCCEx_EnableLSECSS_IT

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,4u} r125={1d,4u} 
;;    total ref usage 58{35d,23u,0e} in 18{18 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22
;;  reg->defs[] map:	0[0,0] 1[1,1] 2[2,2] 3[3,3] 7[4,4] 13[5,5] 14[6,6] 16[7,7] 17[8,8] 18[9,9] 19[10,10] 20[11,11] 21[12,12] 22[13,13] 23[14,14] 24[15,15] 25[16,16] 26[17,17] 27[18,18] 28[19,19] 29[20,20] 30[21,21] 31[22,22] 102[23,23] 103[24,24] 113[25,25] 114[26,26] 115[27,27] 116[28,28] 117[29,29] 118[30,30] 119[31,31] 120[32,32] 121[33,33] 125[34,34] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(16){ }d8(17){ }d9(18){ }d10(19){ }d11(20){ }d12(21){ }d13(22){ }d14(23){ }d15(24){ }d16(25){ }d17(26){ }d18(27){ }d19(28){ }d20(29){ }d21(30){ }d22(31){ }d23(102){ }d24(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;; rd  kill	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d4(bb 0 insn -1) }u1(13){ d5(bb 0 insn -1) }u2(102){ d23(bb 0 insn -1) }u3(103){ d24(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 113 114 115 116 117 118 119 120 121 125
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 113 114 115 116 117 118 119 120 121 125
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[23],103[24]
;; rd  gen 	(10) 113[25],114[26],115[27],116[28],117[29],118[30],119[31],120[32],121[33],125[34]
;; rd  kill	(10) 113[25],114[26],115[27],116[28],117[29],118[30],119[31],120[32],121[33],125[34]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }
;;   reg 103 { d24(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u20(7){ d4(bb 0 insn -1) }u21(13){ d5(bb 0 insn -1) }u22(102){ d23(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[23],103[24]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 28 to worklist
  Adding insn 25 to worklist
  Adding insn 22 to worklist
  Adding insn 19 to worklist
  Adding insn 16 to worklist
  Adding insn 13 to worklist
  Adding insn 10 to worklist
  Adding insn 7 to worklist
Finished finding needed instructions:
Processing use of (reg 121) in insn 7:
  Adding insn 6 to worklist
Processing use of (reg 114 [ _2 ]) in insn 10:
  Adding insn 8 to worklist
Processing use of (reg 121) in insn 10:
Processing use of (reg 113 [ _1 ]) in insn 8:
Processing use of (reg 121) in insn 13:
Processing use of (reg 116 [ _4 ]) in insn 16:
  Adding insn 14 to worklist
Processing use of (reg 121) in insn 16:
Processing use of (reg 115 [ _3 ]) in insn 14:
Processing use of (reg 125) in insn 19:
  Adding insn 18 to worklist
Processing use of (reg 118 [ _6 ]) in insn 22:
  Adding insn 20 to worklist
Processing use of (reg 125) in insn 22:
Processing use of (reg 117 [ _5 ]) in insn 20:
Processing use of (reg 125) in insn 25:
Processing use of (reg 120 [ _8 ]) in insn 28:
  Adding insn 26 to worklist
Processing use of (reg 125) in insn 28:
Processing use of (reg 119 [ _7 ]) in insn 26:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_RCCEx_EnableLSECSS_IT

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,4u} r125={1d,4u} 
;;    total ref usage 58{35d,23u,0e} in 18{18 regular + 0 call} insns.
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1312:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 121)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1312:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 7 6 8 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 121)
                (const_int 144 [0x90])) [1 MEM[(struct RCC_TypeDef *)1073876992B].BDCR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1312:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 10 2 (set (reg:SI 114 [ _2 ])
        (ior:SI (reg:SI 113 [ _1 ])
            (const_int 32 [0x20]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1312:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 10 8 11 2 (set (mem/v:SI (plus:SI (reg/f:SI 121)
                (const_int 144 [0x90])) [1 MEM[(struct RCC_TypeDef *)1073876992B].BDCR+0 S4 A64])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1312:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(debug_insn 11 10 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1315:3 -1
     (nil))
(insn 13 11 14 2 (set (reg:SI 115 [ _3 ])
        (mem/v:SI (plus:SI (reg/f:SI 121)
                (const_int 24 [0x18])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CIER+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1315:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 14 13 16 2 (set (reg:SI 116 [ _4 ])
        (ior:SI (reg:SI 115 [ _3 ])
            (const_int 512 [0x200]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1315:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(insn 16 14 17 2 (set (mem/v:SI (plus:SI (reg/f:SI 121)
                (const_int 24 [0x18])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CIER+0 S4 A64])
        (reg:SI 116 [ _4 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1315:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 121)
        (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
            (nil))))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1318:3 -1
     (nil))
(insn 18 17 19 2 (set (reg/f:SI 125)
        (const_int 1073808384 [0x40010400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1318:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 19 18 20 2 (set (reg:SI 117 [ _5 ])
        (mem/v:SI (reg/f:SI 125) [1 MEM[(struct EXTI_TypeDef *)1073808384B].IMR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1318:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 20 19 22 2 (set (reg:SI 118 [ _6 ])
        (ior:SI (reg:SI 117 [ _5 ])
            (const_int 524288 [0x80000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1318:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
        (nil)))
(insn 22 20 23 2 (set (mem/v:SI (reg/f:SI 125) [1 MEM[(struct EXTI_TypeDef *)1073808384B].IMR1+0 S4 A64])
        (reg:SI 118 [ _6 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1318:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (nil)))
(debug_insn 23 22 25 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1319:3 -1
     (nil))
(insn 25 23 26 2 (set (reg:SI 119 [ _7 ])
        (mem/v:SI (plus:SI (reg/f:SI 125)
                (const_int 8 [0x8])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].RTSR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1319:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 26 25 28 2 (set (reg:SI 120 [ _8 ])
        (ior:SI (reg:SI 119 [ _7 ])
            (const_int 524288 [0x80000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1319:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
        (nil)))
(insn 28 26 0 2 (set (mem/v:SI (plus:SI (reg/f:SI 125)
                (const_int 8 [0x8])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].RTSR1+0 S4 A64])
        (reg:SI 120 [ _8 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1319:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 125)
        (expr_list:REG_DEAD (reg:SI 120 [ _8 ])
            (nil))))

;; Function HAL_RCCEx_LSECSS_Callback (HAL_RCCEx_LSECSS_Callback, funcdef_no=336, decl_uid=7440, cgraph_uid=340, symbol_order=339)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


HAL_RCCEx_LSECSS_Callback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 1{1 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22
;;  reg->defs[] map:	0[0,0] 1[1,1] 2[2,2] 3[3,3] 7[4,4] 13[5,5] 14[6,6] 16[7,7] 17[8,8] 18[9,9] 19[10,10] 20[11,11] 21[12,12] 22[13,13] 23[14,14] 24[15,15] 25[16,16] 26[17,17] 27[18,18] 28[19,19] 29[20,20] 30[21,21] 31[22,22] 102[23,23] 103[24,24] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(16){ }d8(17){ }d9(18){ }d10(19){ }d11(20){ }d12(21){ }d13(22){ }d14(23){ }d15(24){ }d16(25){ }d17(26){ }d18(27){ }d19(28){ }d20(29){ }d21(30){ }d22(31){ }d23(102){ }d24(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;; rd  kill	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d4(bb 0 insn -1) }u1(13){ d5(bb 0 insn -1) }u2(102){ d23(bb 0 insn -1) }u3(103){ d24(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[23],103[24]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }
;;   reg 103 { d24(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u4(7){ d4(bb 0 insn -1) }u5(13){ d5(bb 0 insn -1) }u6(102){ d23(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[23],103[24]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }

Finding needed instructions:
Finished finding needed instructions:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_RCCEx_LSECSS_Callback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 1{1 regular + 0 call} insns.
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 0 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1348:1 -1
     (nil))

;; Function HAL_RCCEx_LSECSS_IRQHandler (HAL_RCCEx_LSECSS_IRQHandler, funcdef_no=335, decl_uid=7438, cgraph_uid=339, symbol_order=338)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 5 (    1)


HAL_RCCEx_LSECSS_IRQHandler

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={2d} r1={2d} r2={2d} r3={2d} r7={1d,4u} r12={2d} r13={1d,5u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={2d,1u} r101={1d} r102={1d,4u} r103={1d,3u} r104={1d} r105={1d} r106={1d} r113={1d,1u} r115={1d,2u} r116={1d,1u} r118={1d,1u} 
;;    total ref usage 133{111d,22u,0e} in 11{10 regular + 1 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 9, 10, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 104, 105, 106
;;  reg->defs[] map:	0[0,1] 1[2,3] 2[4,5] 3[6,7] 7[8,8] 12[9,10] 13[11,11] 14[12,13] 15[14,14] 16[15,16] 17[17,18] 18[19,20] 19[21,22] 20[23,24] 21[25,26] 22[27,28] 23[29,30] 24[31,32] 25[33,34] 26[35,36] 27[37,38] 28[39,40] 29[41,42] 30[43,44] 31[45,46] 48[47,47] 49[48,48] 50[49,49] 51[50,50] 52[51,51] 53[52,52] 54[53,53] 55[54,54] 56[55,55] 57[56,56] 58[57,57] 59[58,58] 60[59,59] 61[60,60] 62[61,61] 63[62,62] 64[63,63] 65[64,64] 66[65,65] 67[66,66] 68[67,67] 69[68,68] 70[69,69] 71[70,70] 72[71,71] 73[72,72] 74[73,73] 75[74,74] 76[75,75] 77[76,76] 78[77,77] 79[78,78] 80[79,79] 81[80,80] 82[81,81] 83[82,82] 84[83,83] 85[84,84] 86[85,85] 87[86,86] 88[87,87] 89[88,88] 90[89,89] 91[90,90] 92[91,91] 93[92,92] 94[93,93] 95[94,94] 96[95,95] 97[96,96] 98[97,97] 99[98,98] 100[99,100] 101[101,101] 102[102,102] 103[103,103] 104[104,104] 105[105,105] 106[106,106] 113[107,107] 115[108,108] 116[109,109] 118[110,110] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d3(1){ }d5(2){ }d7(3){ }d8(7){ }d11(13){ }d13(14){ }d16(16){ }d18(17){ }d20(18){ }d22(19){ }d24(20){ }d26(21){ }d28(22){ }d30(23){ }d32(24){ }d34(25){ }d36(26){ }d38(27){ }d40(28){ }d42(29){ }d44(30){ }d46(31){ }d102(102){ }d103(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[3],2[5],3[7],7[8],13[11],14[13],16[16],17[18],18[20],19[22],20[24],21[26],22[28],23[30],24[32],25[34],26[36],27[38],28[40],29[42],30[44],31[46],102[102],103[103]
;; rd  kill	(46) 0[0,1],1[2,3],2[4,5],3[6,7],7[8],13[11],14[12,13],16[15,16],17[17,18],18[19,20],19[21,22],20[23,24],21[25,26],22[27,28],23[29,30],24[31,32],25[33,34],26[35,36],27[37,38],28[39,40],29[41,42],30[43,44],31[45,46],102[102],103[103]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[8],13[11],102[102],103[103]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d8(bb 0 insn -1) }u1(13){ d11(bb 0 insn -1) }u2(102){ d102(bb 0 insn -1) }u3(103){ d103(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 115 116
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 113 115 116
;; live  kill	
;; rd  in  	(4) 7[8],13[11],102[102],103[103]
;; rd  gen 	(4) 100[100],113[107],115[108],116[109]
;; rd  kill	(5) 100[99,100],113[107],115[108],116[109]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; rd  out 	(5) 7[8],13[11],102[102],103[103],115[108]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d8(bb 0 insn -1) }
;;   reg 13 { d11(bb 0 insn -1) }
;;   reg 102 { d102(bb 0 insn -1) }
;;   reg 103 { d103(bb 0 insn -1) }

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ d8(bb 0 insn -1) }u9(13){ d11(bb 0 insn -1) }u10(102){ d102(bb 0 insn -1) }u11(103){ d103(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 118
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; live  gen 	 118
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(5) 7[8],13[11],102[102],103[103],115[108]
;; rd  gen 	(1) 118[110]
;; rd  kill	(3) 14[12,13],118[110]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[8],13[11],102[102],103[103]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d8(bb 0 insn -1) }
;;   reg 13 { d11(bb 0 insn -1) }
;;   reg 102 { d102(bb 0 insn -1) }
;;   reg 103 { d103(bb 0 insn -1) }

( 3 2 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u15(7){ d8(bb 0 insn -1) }u16(13){ d11(bb 0 insn -1) }u17(102){ d102(bb 0 insn -1) }u18(103){ d103(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 7[8],13[11],102[102],103[103],115[108]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[8],13[11],102[102],103[103]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d8(bb 0 insn -1) }
;;   reg 13 { d11(bb 0 insn -1) }
;;   reg 102 { d102(bb 0 insn -1) }
;;   reg 103 { d103(bb 0 insn -1) }

( 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u19(7){ d8(bb 0 insn -1) }u20(13){ d11(bb 0 insn -1) }u21(102){ d102(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[8],13[11],102[102],103[103]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d8(bb 0 insn -1) }
;;   reg 13 { d11(bb 0 insn -1) }
;;   reg 102 { d102(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 10 to worklist
  Adding insn 7 to worklist
  Adding insn 17 to worklist
  Adding insn 13 to worklist
Finished finding needed instructions:
Processing use of (reg 13 sp) in insn 13:
Processing use of (reg 115) in insn 17:
  Adding insn 6 to worklist
Processing use of (reg 118) in insn 17:
  Adding insn 16 to worklist
Processing use of (reg 115) in insn 7:
Processing use of (reg 100 cc) in insn 10:
  Adding insn 9 to worklist
Processing use of (reg 116) in insn 9:
  Adding insn 8 to worklist
Processing use of (reg 113 [ _1 ]) in insn 8:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_RCCEx_LSECSS_IRQHandler

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={2d} r1={2d} r2={2d} r3={2d} r7={1d,4u} r12={2d} r13={1d,5u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={2d,1u} r101={1d} r102={1d,4u} r103={1d,3u} r104={1d} r105={1d} r106={1d} r113={1d,1u} r115={1d,2u} r116={1d,1u} r118={1d,1u} 
;;    total ref usage 133{111d,22u,0e} in 11{10 regular + 1 call} insns.
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1329:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 115)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1329:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 7 6 8 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 28 [0x1c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CIFR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1329:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 9 2 (set (reg:SI 116)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 512 [0x200]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1329:6 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 9 8 10 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 116)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1329:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 116)
        (nil)))
(jump_insn 10 9 11 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 20)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1329:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 20)
(note 11 10 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 12 11 13 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1332:5 -1
     (nil))
(call_insn 13 12 14 3 (parallel [
            (call (mem:SI (symbol_ref/i:SI ("HAL_RCCEx_LSECSS_Callback") [flags 0x3]  <function_decl 00000000068d5100 HAL_RCCEx_LSECSS_Callback>) [0 HAL_RCCEx_LSECSS_Callback S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1332:5 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref/i:SI ("HAL_RCCEx_LSECSS_Callback") [flags 0x3]  <function_decl 00000000068d5100 HAL_RCCEx_LSECSS_Callback>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(debug_insn 14 13 16 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1335:5 -1
     (nil))
(insn 16 14 17 3 (set (reg:SI 118)
        (const_int 512 [0x200])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1335:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 17 16 20 3 (set (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 32 [0x20])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CICR+0 S4 A64])
        (reg:SI 118)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1335:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 118)
        (expr_list:REG_DEAD (reg/f:SI 115)
            (nil))))
(code_label 20 17 21 4 403 (nil) [1 uses])
(note 21 20 0 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

;; Function HAL_RCCEx_EnableLSCO (HAL_RCCEx_EnableLSCO, funcdef_no=337, decl_uid=7442, cgraph_uid=341, symbol_order=340)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 11 n_edges 13 count 11 (    1)


HAL_RCCEx_EnableLSCO

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={5d,2u} r1={5d,1u} r2={4d} r3={4d} r7={1d,10u} r12={6d} r13={1d,13u} r14={4d} r15={3d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={6d,3u} r101={3d} r102={1d,17u,1e} r103={1d,9u} r104={3d} r105={3d} r106={3d} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r125={1d,1u} r126={1d,1u} r127={2d,2u} r128={1d} r129={1d} r130={1d,1u} r133={1d,1u} r134={1d,1u} r137={1d,1u} r138={1d,2u} r139={1d,7u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r146={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,2u} r153={1d,1u} r154={1d,1u} r156={1d,2u} r157={1d,1u} r158={1d,1u} r160={1d,2u} 
;;    total ref usage 407{308d,98u,1e} in 94{91 regular + 3 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 19, 20, 21, 22, 23, 24, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 264, 265, 266, 267, 268, 269, 270, 271, 272
;;  reg->defs[] map:	0[0,4] 1[5,9] 2[10,13] 3[14,17] 7[18,18] 12[19,24] 13[25,25] 14[26,29] 15[30,32] 16[33,36] 17[37,40] 18[41,44] 19[45,48] 20[49,52] 21[53,56] 22[57,60] 23[61,64] 24[65,68] 25[69,72] 26[73,76] 27[77,80] 28[81,84] 29[85,88] 30[89,92] 31[93,96] 48[97,99] 49[100,102] 50[103,105] 51[106,108] 52[109,111] 53[112,114] 54[115,117] 55[118,120] 56[121,123] 57[124,126] 58[127,129] 59[130,132] 60[133,135] 61[136,138] 62[139,141] 63[142,144] 64[145,147] 65[148,150] 66[151,153] 67[154,156] 68[157,159] 69[160,162] 70[163,165] 71[166,168] 72[169,171] 73[172,174] 74[175,177] 75[178,180] 76[181,183] 77[184,186] 78[187,189] 79[190,192] 80[193,195] 81[196,198] 82[199,201] 83[202,204] 84[205,207] 85[208,210] 86[211,213] 87[214,216] 88[217,219] 89[220,222] 90[223,225] 91[226,228] 92[229,231] 93[232,234] 94[235,237] 95[238,240] 96[241,243] 97[244,246] 98[247,249] 99[250,252] 100[253,258] 101[259,261] 102[262,262] 103[263,263] 104[264,266] 105[267,269] 106[270,272] 113[273,273] 114[274,274] 115[275,275] 116[276,276] 117[277,277] 119[278,278] 120[279,279] 121[280,280] 122[281,281] 123[282,282] 125[283,283] 126[284,284] 127[285,286] 128[287,287] 129[288,288] 130[289,289] 133[290,290] 134[291,291] 137[292,292] 138[293,293] 139[294,294] 142[295,295] 143[296,296] 144[297,297] 146[298,298] 150[299,299] 151[300,300] 152[301,301] 153[302,302] 154[303,303] 156[304,304] 157[305,305] 158[306,306] 160[307,307] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d4(0){ }d9(1){ }d13(2){ }d17(3){ }d18(7){ }d25(13){ }d29(14){ }d36(16){ }d40(17){ }d44(18){ }d48(19){ }d52(20){ }d56(21){ }d60(22){ }d64(23){ }d68(24){ }d72(25){ }d76(26){ }d80(27){ }d84(28){ }d88(29){ }d92(30){ }d96(31){ }d262(102){ }d263(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[4],1[9],2[13],3[17],7[18],13[25],14[29],16[36],17[40],18[44],19[48],20[52],21[56],22[60],23[64],24[68],25[72],26[76],27[80],28[84],29[88],30[92],31[96],102[262],103[263]
;; rd  kill	(90) 0[0,1,2,3,4],1[5,6,7,8,9],2[10,11,12,13],3[14,15,16,17],7[18],13[25],14[26,27,28,29],16[33,34,35,36],17[37,38,39,40],18[41,42,43,44],19[45,46,47,48],20[49,50,51,52],21[53,54,55,56],22[57,58,59,60],23[61,62,63,64],24[65,66,67,68],25[69,70,71,72],26[73,74,75,76],27[77,78,79,80],28[81,82,83,84],29[85,86,87,88],30[89,90,91,92],31[93,94,95,96],102[262],103[263]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[4],7[18],13[25],102[262],103[263]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d18(bb 0 insn -1) }u1(13){ d25(bb 0 insn -1) }u2(102){ d262(bb 0 insn -1) }u3(103){ d263(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 113 114 115 116 117 128 138 139 142 143 144 146
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 1 [r1] 100 [cc] 113 114 115 116 117 128 138 139 142 143 144 146
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(5) 0[4],7[18],13[25],102[262],103[263]
;; rd  gen 	(13) 100[257],113[273],114[274],115[275],116[276],117[277],128[287],138[293],139[294],142[295],143[296],144[297],146[298]
;; rd  kill	(22) 14[26,27,28,29],100[253,254,255,256,257,258],113[273],114[274],115[275],116[276],117[277],128[287],138[293],139[294],142[295],143[296],144[297],146[298]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 139
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 139
;; rd  out 	(6) 7[18],13[25],102[262],103[263],138[293],139[294]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d18(bb 0 insn -1) }
;;   reg 13 { d25(bb 0 insn -1) }
;;   reg 102 { d262(bb 0 insn -1) }
;;   reg 103 { d263(bb 0 insn -1) }

( 2 )->[3]->( 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u28(7){ d18(bb 0 insn -1) }u29(13){ d25(bb 0 insn -1) }u30(102){ d262(bb 0 insn -1) }u31(103){ d263(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 139
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139
;; lr  def 	 119 120 121 122 127 129
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 139
;; live  gen 	 119 120 121 122 127 129
;; live  kill	
;; rd  in  	(6) 7[18],13[25],102[262],103[263],138[293],139[294]
;; rd  gen 	(6) 119[278],120[279],121[280],122[281],127[286],129[288]
;; rd  kill	(7) 119[278],120[279],121[280],122[281],127[285,286],129[288]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 138
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 138
;; rd  out 	(6) 7[18],13[25],102[262],103[263],127[286],138[293]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d18(bb 0 insn -1) }
;;   reg 13 { d25(bb 0 insn -1) }
;;   reg 102 { d262(bb 0 insn -1) }
;;   reg 103 { d263(bb 0 insn -1) }

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u41(7){ d18(bb 0 insn -1) }u42(13){ d25(bb 0 insn -1) }u43(102){ d262(bb 0 insn -1) }u44(103){ d263(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 127
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138
;; live  gen 	 127
;; live  kill	
;; rd  in  	(6) 7[18],13[25],102[262],103[263],138[293],139[294]
;; rd  gen 	(1) 127[285]
;; rd  kill	(2) 127[285,286]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 138
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 138
;; rd  out 	(6) 7[18],13[25],102[262],103[263],127[285],138[293]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d18(bb 0 insn -1) }
;;   reg 13 { d25(bb 0 insn -1) }
;;   reg 102 { d262(bb 0 insn -1) }
;;   reg 103 { d263(bb 0 insn -1) }

( 4 3 )->[5]->( 7 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u45(7){ d18(bb 0 insn -1) }u46(13){ d25(bb 0 insn -1) }u47(102){ d262(bb 0 insn -1) }u48(103){ d263(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 138
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 123 150 151
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 138
;; live  gen 	 100 [cc] 123 150 151
;; live  kill	
;; rd  in  	(7) 7[18],13[25],102[262],103[263],127[285,286],138[293]
;; rd  gen 	(4) 100[256],123[282],150[299],151[300]
;; rd  kill	(9) 100[253,254,255,256,257,258],123[282],150[299],151[300]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 138
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 138
;; rd  out 	(7) 7[18],13[25],102[262],103[263],127[285,286],138[293]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d18(bb 0 insn -1) }
;;   reg 13 { d25(bb 0 insn -1) }
;;   reg 102 { d262(bb 0 insn -1) }
;;   reg 103 { d263(bb 0 insn -1) }

( 5 )->[6]->( 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u54(7){ d18(bb 0 insn -1) }u55(13){ d25(bb 0 insn -1) }u56(102){ d262(bb 0 insn -1) }u57(103){ d263(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 138
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138
;; lr  def 	 130 133 152 153 154
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 138
;; live  gen 	 130 133 152 153 154
;; live  kill	
;; rd  in  	(7) 7[18],13[25],102[262],103[263],127[285,286],138[293]
;; rd  gen 	(5) 130[289],133[290],152[301],153[302],154[303]
;; rd  kill	(5) 130[289],133[290],152[301],153[302],154[303]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; rd  out 	(6) 7[18],13[25],102[262],103[263],127[285,286]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d18(bb 0 insn -1) }
;;   reg 13 { d25(bb 0 insn -1) }
;;   reg 102 { d262(bb 0 insn -1) }
;;   reg 103 { d263(bb 0 insn -1) }

( 5 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u65(7){ d18(bb 0 insn -1) }u66(13){ d25(bb 0 insn -1) }u67(102){ d262(bb 0 insn -1) }u68(103){ d263(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 138
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 134 137 156 157 158
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 138
;; live  gen 	 134 137 156 157 158
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(7) 7[18],13[25],102[262],103[263],127[285,286],138[293]
;; rd  gen 	(5) 134[291],137[292],156[304],157[305],158[306]
;; rd  kill	(9) 14[26,27,28,29],134[291],137[292],156[304],157[305],158[306]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; rd  out 	(6) 7[18],13[25],102[262],103[263],127[285,286]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d18(bb 0 insn -1) }
;;   reg 13 { d25(bb 0 insn -1) }
;;   reg 102 { d262(bb 0 insn -1) }
;;   reg 103 { d263(bb 0 insn -1) }

( 6 7 )->[8]->( 9 10 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u78(7){ d18(bb 0 insn -1) }u79(13){ d25(bb 0 insn -1) }u80(102){ d262(bb 0 insn -1) }u81(103){ d263(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(6) 7[18],13[25],102[262],103[263],127[285,286]
;; rd  gen 	(1) 100[253]
;; rd  kill	(6) 100[253,254,255,256,257,258]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[18],13[25],102[262],103[263]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d18(bb 0 insn -1) }
;;   reg 13 { d25(bb 0 insn -1) }
;;   reg 102 { d262(bb 0 insn -1) }
;;   reg 103 { d263(bb 0 insn -1) }

( 8 )->[9]->( 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u84(7){ d18(bb 0 insn -1) }u85(13){ d25(bb 0 insn -1) }u86(102){ d262(bb 0 insn -1) }u87(103){ d263(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 125 126 160
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 125 126 160
;; live  kill	
;; rd  in  	(4) 7[18],13[25],102[262],103[263]
;; rd  gen 	(3) 125[283],126[284],160[307]
;; rd  kill	(3) 125[283],126[284],160[307]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[18],13[25],102[262],103[263]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d18(bb 0 insn -1) }
;;   reg 13 { d25(bb 0 insn -1) }
;;   reg 102 { d262(bb 0 insn -1) }
;;   reg 103 { d263(bb 0 insn -1) }

( 9 8 )->[10]->( 1 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u92(7){ d18(bb 0 insn -1) }u93(13){ d25(bb 0 insn -1) }u94(102){ d262(bb 0 insn -1) }u95(103){ d263(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[18],13[25],102[262],103[263]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[18],13[25],102[262],103[263]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d18(bb 0 insn -1) }
;;   reg 13 { d25(bb 0 insn -1) }
;;   reg 102 { d262(bb 0 insn -1) }
;;   reg 103 { d263(bb 0 insn -1) }

( 10 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u96(7){ d18(bb 0 insn -1) }u97(13){ d25(bb 0 insn -1) }u98(102){ d262(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[18],13[25],102[262],103[263]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d18(bb 0 insn -1) }
;;   reg 13 { d25(bb 0 insn -1) }
;;   reg 102 { d262(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 48 to worklist
  Adding insn 45 to worklist
  Adding insn 42 to worklist
  Adding insn 37 to worklist
  Adding insn 35 to worklist
  Adding insn 28 to worklist
  Adding insn 26 to worklist
  Adding insn 24 to worklist
  Adding insn 21 to worklist
  Adding insn 18 to worklist
  Adding insn 64 to worklist
  Adding insn 62 to worklist
  Adding insn 60 to worklist
  Adding insn 57 to worklist
  Adding insn 54 to worklist
  Adding insn 76 to worklist
  Adding insn 73 to worklist
  Adding insn 86 to worklist
  Adding insn 81 to worklist
  Adding insn 106 to worklist
  Adding insn 103 to worklist
  Adding insn 98 to worklist
  Adding insn 93 to worklist
  Adding insn 111 to worklist
  Adding insn 118 to worklist
  Adding insn 115 to worklist
Finished finding needed instructions:
Processing use of (reg 160) in insn 115:
  Adding insn 114 to worklist
Processing use of (reg 126 [ _18 ]) in insn 118:
  Adding insn 116 to worklist
Processing use of (reg 160) in insn 118:
Processing use of (reg 125 [ _17 ]) in insn 116:
Processing use of (reg 100 cc) in insn 111:
  Adding insn 110 to worklist
Processing use of (reg 127 [ pwrclkchanged ]) in insn 110:
  Adding insn 4 to worklist
  Adding insn 5 to worklist
Processing use of (reg 13 sp) in insn 93:
Processing use of (reg 156) in insn 98:
  Adding insn 97 to worklist
Processing use of (reg 137 [ _55 ]) in insn 103:
  Adding insn 101 to worklist
Processing use of (reg 156) in insn 103:
Processing use of (reg 158) in insn 101:
  Adding insn 100 to worklist
Processing use of (reg 138 [ LSCOSource ]) in insn 100:
  Adding insn 2 to worklist
Processing use of (reg 157) in insn 100:
  Adding insn 99 to worklist
Processing use of (reg 134 [ _52 ]) in insn 99:
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 13 sp) in insn 106:
Processing use of (reg 152) in insn 81:
  Adding insn 80 to worklist
Processing use of (reg 133 [ _48 ]) in insn 86:
  Adding insn 84 to worklist
Processing use of (reg 152) in insn 86:
Processing use of (reg 154) in insn 84:
  Adding insn 83 to worklist
Processing use of (reg 138 [ LSCOSource ]) in insn 83:
Processing use of (reg 153) in insn 83:
  Adding insn 82 to worklist
Processing use of (reg 130 [ _45 ]) in insn 82:
Processing use of (reg 150) in insn 73:
  Adding insn 72 to worklist
Processing use of (reg 100 cc) in insn 76:
  Adding insn 75 to worklist
Processing use of (reg 151) in insn 75:
  Adding insn 74 to worklist
Processing use of (reg 123 [ _11 ]) in insn 74:
Processing use of (reg 139) in insn 54:
  Adding insn 17 to worklist
Processing use of (reg 120 [ _8 ]) in insn 57:
  Adding insn 55 to worklist
Processing use of (reg 139) in insn 57:
Processing use of (reg 119 [ _7 ]) in insn 55:
Processing use of (reg 139) in insn 60:
Processing use of (reg 102 sfp) in insn 62:
Processing use of (reg 122 [ _10 ]) in insn 62:
  Adding insn 61 to worklist
Processing use of (reg 121 [ _9 ]) in insn 61:
Processing use of (reg 102 sfp) in insn 64:
Processing use of (reg 139) in insn 18:
Processing use of (reg 114 [ _2 ]) in insn 21:
  Adding insn 19 to worklist
Processing use of (reg 139) in insn 21:
Processing use of (reg 113 [ _1 ]) in insn 19:
Processing use of (reg 139) in insn 24:
Processing use of (reg 102 sfp) in insn 26:
Processing use of (reg 116 [ _4 ]) in insn 26:
  Adding insn 25 to worklist
Processing use of (reg 115 [ _3 ]) in insn 25:
Processing use of (reg 102 sfp) in insn 28:
Processing use of (reg 102 sfp) in insn 35:
Processing use of (reg 142) in insn 35:
  Adding insn 34 to worklist
Processing use of (reg 102 sfp) in insn 37:
Processing use of (reg 143) in insn 37:
  Adding insn 36 to worklist
Processing use of (reg 13 sp) in insn 42:
Processing use of (reg 0 r0) in insn 42:
  Adding insn 41 to worklist
Processing use of (reg 1 r1) in insn 42:
  Adding insn 40 to worklist
Processing use of (reg 144) in insn 40:
  Adding insn 39 to worklist
Processing use of (reg 102 sfp) in insn 39:
Processing use of (reg 139) in insn 45:
Processing use of (reg 100 cc) in insn 48:
  Adding insn 47 to worklist
Processing use of (reg 146) in insn 47:
  Adding insn 46 to worklist
Processing use of (reg 117 [ _5 ]) in insn 46:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_RCCEx_EnableLSCO

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={5d,2u} r1={5d,1u} r2={4d} r3={4d} r7={1d,10u} r12={6d} r13={1d,13u} r14={4d} r15={3d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={6d,3u} r101={3d} r102={1d,17u,1e} r103={1d,9u} r104={3d} r105={3d} r106={3d} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r125={1d,1u} r126={1d,1u} r127={2d,2u} r128={1d} r129={1d} r130={1d,1u} r133={1d,1u} r134={1d,1u} r137={1d,1u} r138={1d,2u} r139={1d,7u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r146={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,2u} r153={1d,1u} r154={1d,1u} r156={1d,2u} r157={1d,1u} r158={1d,1u} r160={1d,2u} 
;;    total ref usage 407{308d,98u,1e} in 94{91 regular + 3 call} insns.
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg/v:SI 138 [ LSCOSource ])
        (reg:SI 0 r0 [ LSCOSource ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1359:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ LSCOSource ])
        (nil)))
(note 3 2 8 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 8 3 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1360:3 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1361:3 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:QI pwrclkchanged (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1361:20 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1362:3 -1
     (nil))
(debug_insn 12 11 13 2 (var_location:QI backupchanged (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1362:20 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1365:3 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1368:3 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1368:3 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1368:3 -1
     (nil))
(insn 17 16 18 2 (set (reg/f:SI 139)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1368:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 18 17 19 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 139)
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1368:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 19 18 21 2 (set (reg:SI 114 [ _2 ])
        (ior:SI (reg:SI 113 [ _1 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1368:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 21 19 22 2 (set (mem/v:SI (plus:SI (reg/f:SI 139)
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1368:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(debug_insn 22 21 24 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1368:3 -1
     (nil))
(insn 24 22 25 2 (set (reg:SI 115 [ _3 ])
        (mem/v:SI (plus:SI (reg/f:SI 139)
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1368:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 25 24 26 2 (set (reg:SI 116 [ _4 ])
        (and:SI (reg:SI 115 [ _3 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1368:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(insn 26 25 27 2 (set (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -32 [0xffffffffffffffe0])) [1 tmpreg+0 S4 A64])
        (reg:SI 116 [ _4 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1368:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(debug_insn 27 26 28 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1368:3 -1
     (nil))
(insn 28 27 29 2 (set (reg:SI 128 [ vol.1_28 ])
        (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -32 [0xffffffffffffffe0])) [1 tmpreg+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1368:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_UNUSED (reg:SI 128 [ vol.1_28 ])
        (nil)))
(debug_insn 29 28 30 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1368:3 -1
     (nil))
(debug_insn 30 29 31 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1371:3 -1
     (nil))
(debug_insn 31 30 32 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1372:3 -1
     (nil))
(debug_insn 32 31 33 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1373:3 -1
     (nil))
(debug_insn 33 32 34 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1374:3 -1
     (nil))
(insn 34 33 35 2 (set (reg:DI 142)
        (const_int 12884901892 [0x300000004])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1371:23 729 {*movdi_vfp}
     (nil))
(insn 35 34 36 2 (set (mem/c:DI (plus:SI (reg/f:SI 102 sfp)
                (const_int -24 [0xffffffffffffffe8])) [1 MEM <vector(2) long unsigned int> [(long unsigned int *)&GPIO_InitStruct]+0 S8 A64])
        (reg:DI 142)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1371:23 729 {*movdi_vfp}
     (expr_list:REG_DEAD (reg:DI 142)
        (nil)))
(insn 36 35 37 2 (set (reg:DI 143)
        (const_int 8589934592 [0x200000000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1371:23 729 {*movdi_vfp}
     (nil))
(insn 37 36 38 2 (set (mem/c:DI (plus:SI (reg/f:SI 102 sfp)
                (const_int -16 [0xfffffffffffffff0])) [1 MEM <vector(2) long unsigned int> [(long unsigned int *)&GPIO_InitStruct + 8B]+0 S8 A64])
        (reg:DI 143)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1371:23 729 {*movdi_vfp}
     (expr_list:REG_DEAD (reg:DI 143)
        (nil)))
(debug_insn 38 37 39 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1375:3 -1
     (nil))
(insn 39 38 40 2 (set (reg/f:SI 144)
        (plus:SI (reg/f:SI 102 sfp)
            (const_int -24 [0xffffffffffffffe8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1375:3 7 {*arm_addsi3}
     (nil))
(insn 40 39 41 2 (set (reg:SI 1 r1)
        (reg/f:SI 144)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1375:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 144)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
                (const_int -24 [0xffffffffffffffe8]))
            (nil))))
(insn 41 40 42 2 (set (reg:SI 0 r0)
        (const_int 1207959552 [0x48000000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1375:3 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 42 41 43 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_GPIO_Init") [flags 0x41]  <function_decl 00000000068b8500 HAL_GPIO_Init>) [0 HAL_GPIO_Init S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1375:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GPIO_Init") [flags 0x41]  <function_decl 00000000068b8500 HAL_GPIO_Init>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 43 42 45 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1378:3 -1
     (nil))
(insn 45 43 46 2 (set (reg:SI 117 [ _5 ])
        (mem/v:SI (plus:SI (reg/f:SI 139)
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1378:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 46 45 47 2 (set (reg:SI 146)
        (and:SI (reg:SI 117 [ _5 ])
            (const_int 268435456 [0x10000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1378:6 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
        (nil)))
(insn 47 46 48 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 146)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1378:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 146)
        (nil)))
(jump_insn 48 47 49 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 126)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1378:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 126)
(note 49 48 50 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 50 49 51 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1380:5 -1
     (nil))
(debug_insn 51 50 52 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1380:5 -1
     (nil))
(debug_insn 52 51 54 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1380:5 -1
     (nil))
(insn 54 52 55 3 (set (reg:SI 119 [ _7 ])
        (mem/v:SI (plus:SI (reg/f:SI 139)
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1380:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 55 54 57 3 (set (reg:SI 120 [ _8 ])
        (ior:SI (reg:SI 119 [ _7 ])
            (const_int 268435456 [0x10000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1380:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
        (nil)))
(insn 57 55 58 3 (set (mem/v:SI (plus:SI (reg/f:SI 139)
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])
        (reg:SI 120 [ _8 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1380:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 120 [ _8 ])
        (nil)))
(debug_insn 58 57 60 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1380:5 -1
     (nil))
(insn 60 58 61 3 (set (reg:SI 121 [ _9 ])
        (mem/v:SI (plus:SI (reg/f:SI 139)
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1380:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 139)
        (nil)))
(insn 61 60 62 3 (set (reg:SI 122 [ _10 ])
        (and:SI (reg:SI 121 [ _9 ])
            (const_int 268435456 [0x10000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1380:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 121 [ _9 ])
        (nil)))
(insn 62 61 63 3 (set (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -28 [0xffffffffffffffe4])) [1 tmpreg+0 S4 A32])
        (reg:SI 122 [ _10 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1380:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 122 [ _10 ])
        (nil)))
(debug_insn 63 62 64 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1380:5 -1
     (nil))
(insn 64 63 65 3 (set (reg:SI 129 [ vol.2_36 ])
        (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -28 [0xffffffffffffffe4])) [1 tmpreg+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1380:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_UNUSED (reg:SI 129 [ vol.2_36 ])
        (nil)))
(debug_insn 65 64 66 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1380:5 -1
     (nil))
(debug_insn 66 65 67 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1381:5 -1
     (nil))
(debug_insn 67 66 4 3 (var_location:QI pwrclkchanged (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1381:19 -1
     (nil))
(insn 4 67 126 3 (set (reg/v:SI 127 [ pwrclkchanged ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1381:19 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 5
(code_label 126 4 125 4 417 (nil) [1 uses])
(note 125 126 5 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 5 125 68 4 (set (reg/v:SI 127 [ pwrclkchanged ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1361:20 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 68 5 69 5 413 (nil) [0 uses])
(note 69 68 70 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 70 69 71 5 (var_location:QI pwrclkchanged (subreg:QI (reg/v:SI 127 [ pwrclkchanged ]) 0)) -1
     (nil))
(debug_insn 71 70 72 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1383:3 -1
     (nil))
(insn 72 71 73 5 (set (reg/f:SI 150)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1383:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 73 72 74 5 (set (reg:SI 123 [ _11 ])
        (mem/v:SI (reg/f:SI 150) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1383:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 150)
        (nil)))
(insn 74 73 75 5 (set (reg:SI 151)
        (and:SI (reg:SI 123 [ _11 ])
            (const_int 256 [0x100]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1383:6 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 123 [ _11 ])
        (nil)))
(insn 75 74 76 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 151)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1383:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 151)
        (nil)))
(jump_insn 76 75 77 5 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 90)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1383:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 354334804 (nil)))
 -> 90)
(note 77 76 78 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 78 77 79 6 (var_location:QI backupchanged (const_int 0 [0])) -1
     (nil))
(debug_insn 79 78 80 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1389:3 -1
     (nil))
(insn 80 79 81 6 (set (reg/f:SI 152)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1389:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 81 80 82 6 (set (reg:SI 130 [ _45 ])
        (mem/v:SI (plus:SI (reg/f:SI 152)
                (const_int 144 [0x90])) [1 MEM[(struct RCC_TypeDef *)1073876992B].BDCR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1389:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 82 81 83 6 (set (reg:SI 153)
        (and:SI (reg:SI 130 [ _45 ])
            (const_int -50331649 [0xfffffffffcffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1389:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 130 [ _45 ])
        (nil)))
(insn 83 82 84 6 (set (reg:SI 154)
        (ior:SI (reg:SI 153)
            (reg/v:SI 138 [ LSCOSource ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1389:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 153)
        (expr_list:REG_DEAD (reg/v:SI 138 [ LSCOSource ])
            (nil))))
(insn 84 83 86 6 (set (reg:SI 133 [ _48 ])
        (ior:SI (reg:SI 154)
            (const_int 16777216 [0x1000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1389:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 154)
        (nil)))
(insn 86 84 87 6 (set (mem/v:SI (plus:SI (reg/f:SI 152)
                (const_int 144 [0x90])) [1 MEM[(struct RCC_TypeDef *)1073876992B].BDCR+0 S4 A64])
        (reg:SI 133 [ _48 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1389:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 152)
        (expr_list:REG_DEAD (reg:SI 133 [ _48 ])
            (nil))))
(debug_insn 87 86 90 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1391:3 -1
     (nil))
      ; pc falls through to BB 8
(code_label 90 87 91 7 414 (nil) [1 uses])
(note 91 90 92 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 92 91 93 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1385:5 -1
     (nil))
(call_insn 93 92 94 7 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_PWR_EnableBkUpAccess") [flags 0x41]  <function_decl 0000000006b66300 HAL_PWR_EnableBkUpAccess>) [0 HAL_PWR_EnableBkUpAccess S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1385:5 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_PWR_EnableBkUpAccess") [flags 0x41]  <function_decl 0000000006b66300 HAL_PWR_EnableBkUpAccess>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(debug_insn 94 93 95 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1386:5 -1
     (nil))
(debug_insn 95 94 96 7 (var_location:QI backupchanged (const_int 1 [0x1])) -1
     (nil))
(debug_insn 96 95 97 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1389:3 -1
     (nil))
(insn 97 96 98 7 (set (reg/f:SI 156)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1389:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 98 97 99 7 (set (reg:SI 134 [ _52 ])
        (mem/v:SI (plus:SI (reg/f:SI 156)
                (const_int 144 [0x90])) [1 MEM[(struct RCC_TypeDef *)1073876992B].BDCR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1389:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 99 98 100 7 (set (reg:SI 157)
        (and:SI (reg:SI 134 [ _52 ])
            (const_int -50331649 [0xfffffffffcffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1389:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 134 [ _52 ])
        (nil)))
(insn 100 99 101 7 (set (reg:SI 158)
        (ior:SI (reg:SI 157)
            (reg/v:SI 138 [ LSCOSource ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1389:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 157)
        (expr_list:REG_DEAD (reg/v:SI 138 [ LSCOSource ])
            (nil))))
(insn 101 100 103 7 (set (reg:SI 137 [ _55 ])
        (ior:SI (reg:SI 158)
            (const_int 16777216 [0x1000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1389:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 158)
        (nil)))
(insn 103 101 104 7 (set (mem/v:SI (plus:SI (reg/f:SI 156)
                (const_int 144 [0x90])) [1 MEM[(struct RCC_TypeDef *)1073876992B].BDCR+0 S4 A64])
        (reg:SI 137 [ _55 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1389:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 156)
        (expr_list:REG_DEAD (reg:SI 137 [ _55 ])
            (nil))))
(debug_insn 104 103 105 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1391:3 -1
     (nil))
(debug_insn 105 104 106 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1393:5 -1
     (nil))
(call_insn 106 105 107 7 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_PWR_DisableBkUpAccess") [flags 0x41]  <function_decl 0000000006b66400 HAL_PWR_DisableBkUpAccess>) [0 HAL_PWR_DisableBkUpAccess S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1393:5 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_PWR_DisableBkUpAccess") [flags 0x41]  <function_decl 0000000006b66400 HAL_PWR_DisableBkUpAccess>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(code_label 107 106 108 8 415 (nil) [0 uses])
(note 108 107 109 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 109 108 110 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1395:3 -1
     (nil))
(insn 110 109 111 8 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 127 [ pwrclkchanged ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1395:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 127 [ pwrclkchanged ])
        (nil)))
(jump_insn 111 110 112 8 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 121)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1395:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 121)
(note 112 111 113 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 113 112 114 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1397:5 -1
     (nil))
(insn 114 113 115 9 (set (reg/f:SI 160)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1397:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 115 114 116 9 (set (reg:SI 125 [ _17 ])
        (mem/v:SI (plus:SI (reg/f:SI 160)
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1397:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 116 115 118 9 (set (reg:SI 126 [ _18 ])
        (and:SI (reg:SI 125 [ _17 ])
            (const_int -268435457 [0xffffffffefffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1397:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 125 [ _17 ])
        (nil)))
(insn 118 116 121 9 (set (mem/v:SI (plus:SI (reg/f:SI 160)
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])
        (reg:SI 126 [ _18 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1397:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 160)
        (expr_list:REG_DEAD (reg:SI 126 [ _18 ])
            (nil))))
(code_label 121 118 122 10 412 (nil) [1 uses])
(note 122 121 0 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

;; Function HAL_RCCEx_DisableLSCO (HAL_RCCEx_DisableLSCO, funcdef_no=338, decl_uid=7444, cgraph_uid=342, symbol_order=341)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 11 n_edges 13 count 11 (    1)


HAL_RCCEx_DisableLSCO

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={3d} r1={3d} r2={3d} r3={3d} r7={1d,10u} r12={4d} r13={1d,12u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={5d,3u} r101={2d} r102={1d,12u} r103={1d,9u} r104={2d} r105={2d} r106={2d} r113={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r121={1d,1u} r122={1d,1u} r123={2d,2u} r124={1d} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,4u} r130={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,2u} r138={1d,2u} r140={1d,2u} 
;;    total ref usage 285{212d,73u,0e} in 61{59 regular + 2 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 13, 14, 15, 16, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 184, 185, 186, 187, 188, 189
;;  reg->defs[] map:	0[0,2] 1[3,5] 2[6,8] 3[9,11] 7[12,12] 12[13,16] 13[17,17] 14[18,20] 15[21,22] 16[23,25] 17[26,28] 18[29,31] 19[32,34] 20[35,37] 21[38,40] 22[41,43] 23[44,46] 24[47,49] 25[50,52] 26[53,55] 27[56,58] 28[59,61] 29[62,64] 30[65,67] 31[68,70] 48[71,72] 49[73,74] 50[75,76] 51[77,78] 52[79,80] 53[81,82] 54[83,84] 55[85,86] 56[87,88] 57[89,90] 58[91,92] 59[93,94] 60[95,96] 61[97,98] 62[99,100] 63[101,102] 64[103,104] 65[105,106] 66[107,108] 67[109,110] 68[111,112] 69[113,114] 70[115,116] 71[117,118] 72[119,120] 73[121,122] 74[123,124] 75[125,126] 76[127,128] 77[129,130] 78[131,132] 79[133,134] 80[135,136] 81[137,138] 82[139,140] 83[141,142] 84[143,144] 85[145,146] 86[147,148] 87[149,150] 88[151,152] 89[153,154] 90[155,156] 91[157,158] 92[159,160] 93[161,162] 94[163,164] 95[165,166] 96[167,168] 97[169,170] 98[171,172] 99[173,174] 100[175,179] 101[180,181] 102[182,182] 103[183,183] 104[184,185] 105[186,187] 106[188,189] 113[190,190] 115[191,191] 116[192,192] 117[193,193] 118[194,194] 119[195,195] 121[196,196] 122[197,197] 123[198,199] 124[200,200] 125[201,201] 126[202,202] 127[203,203] 128[204,204] 129[205,205] 130[206,206] 134[207,207] 135[208,208] 136[209,209] 138[210,210] 140[211,211] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d2(0){ }d5(1){ }d8(2){ }d11(3){ }d12(7){ }d17(13){ }d20(14){ }d25(16){ }d28(17){ }d31(18){ }d34(19){ }d37(20){ }d40(21){ }d43(22){ }d46(23){ }d49(24){ }d52(25){ }d55(26){ }d58(27){ }d61(28){ }d64(29){ }d67(30){ }d70(31){ }d182(102){ }d183(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[2],1[5],2[8],3[11],7[12],13[17],14[20],16[25],17[28],18[31],19[34],20[37],21[40],22[43],23[46],24[49],25[52],26[55],27[58],28[61],29[64],30[67],31[70],102[182],103[183]
;; rd  kill	(67) 0[0,1,2],1[3,4,5],2[6,7,8],3[9,10,11],7[12],13[17],14[18,19,20],16[23,24,25],17[26,27,28],18[29,30,31],19[32,33,34],20[35,36,37],21[38,39,40],22[41,42,43],23[44,45,46],24[47,48,49],25[50,51,52],26[53,54,55],27[56,57,58],28[59,60,61],29[62,63,64],30[65,66,67],31[68,69,70],102[182],103[183]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[12],13[17],102[182],103[183]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d12(bb 0 insn -1) }u1(13){ d17(bb 0 insn -1) }u2(102){ d182(bb 0 insn -1) }u3(103){ d183(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 129 130
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 113 129 130
;; live  kill	
;; rd  in  	(4) 7[12],13[17],102[182],103[183]
;; rd  gen 	(4) 100[179],113[190],129[205],130[206]
;; rd  kill	(8) 100[175,176,177,178,179],113[190],129[205],130[206]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; rd  out 	(5) 7[12],13[17],102[182],103[183],129[205]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d17(bb 0 insn -1) }
;;   reg 102 { d182(bb 0 insn -1) }
;;   reg 103 { d183(bb 0 insn -1) }

( 2 )->[3]->( 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ d12(bb 0 insn -1) }u9(13){ d17(bb 0 insn -1) }u10(102){ d182(bb 0 insn -1) }u11(103){ d183(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; lr  def 	 115 116 117 118 123 124
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; live  gen 	 115 116 117 118 123 124
;; live  kill	
;; rd  in  	(5) 7[12],13[17],102[182],103[183],129[205]
;; rd  gen 	(6) 115[191],116[192],117[193],118[194],123[199],124[200]
;; rd  kill	(7) 115[191],116[192],117[193],118[194],123[198,199],124[200]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; rd  out 	(5) 7[12],13[17],102[182],103[183],123[199]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d17(bb 0 insn -1) }
;;   reg 102 { d182(bb 0 insn -1) }
;;   reg 103 { d183(bb 0 insn -1) }

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u21(7){ d12(bb 0 insn -1) }u22(13){ d17(bb 0 insn -1) }u23(102){ d182(bb 0 insn -1) }u24(103){ d183(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 123
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 123
;; live  kill	
;; rd  in  	(5) 7[12],13[17],102[182],103[183],129[205]
;; rd  gen 	(1) 123[198]
;; rd  kill	(2) 123[198,199]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; rd  out 	(5) 7[12],13[17],102[182],103[183],123[198]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d17(bb 0 insn -1) }
;;   reg 102 { d182(bb 0 insn -1) }
;;   reg 103 { d183(bb 0 insn -1) }

( 4 3 )->[5]->( 7 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u25(7){ d12(bb 0 insn -1) }u26(13){ d17(bb 0 insn -1) }u27(102){ d182(bb 0 insn -1) }u28(103){ d183(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 119 134 135
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; live  gen 	 100 [cc] 119 134 135
;; live  kill	
;; rd  in  	(6) 7[12],13[17],102[182],103[183],123[198,199]
;; rd  gen 	(4) 100[178],119[195],134[207],135[208]
;; rd  kill	(8) 100[175,176,177,178,179],119[195],134[207],135[208]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; rd  out 	(6) 7[12],13[17],102[182],103[183],123[198,199]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d17(bb 0 insn -1) }
;;   reg 102 { d182(bb 0 insn -1) }
;;   reg 103 { d183(bb 0 insn -1) }

( 5 )->[6]->( 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u34(7){ d12(bb 0 insn -1) }u35(13){ d17(bb 0 insn -1) }u36(102){ d182(bb 0 insn -1) }u37(103){ d183(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 125 126 136
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; live  gen 	 125 126 136
;; live  kill	
;; rd  in  	(6) 7[12],13[17],102[182],103[183],123[198,199]
;; rd  gen 	(3) 125[201],126[202],136[209]
;; rd  kill	(3) 125[201],126[202],136[209]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; rd  out 	(6) 7[12],13[17],102[182],103[183],123[198,199]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d17(bb 0 insn -1) }
;;   reg 102 { d182(bb 0 insn -1) }
;;   reg 103 { d183(bb 0 insn -1) }

( 5 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u42(7){ d12(bb 0 insn -1) }u43(13){ d17(bb 0 insn -1) }u44(102){ d182(bb 0 insn -1) }u45(103){ d183(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 127 128 138
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; live  gen 	 127 128 138
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(6) 7[12],13[17],102[182],103[183],123[198,199]
;; rd  gen 	(3) 127[203],128[204],138[210]
;; rd  kill	(6) 14[18,19,20],127[203],128[204],138[210]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; rd  out 	(6) 7[12],13[17],102[182],103[183],123[198,199]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d17(bb 0 insn -1) }
;;   reg 102 { d182(bb 0 insn -1) }
;;   reg 103 { d183(bb 0 insn -1) }

( 6 7 )->[8]->( 9 10 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u52(7){ d12(bb 0 insn -1) }u53(13){ d17(bb 0 insn -1) }u54(102){ d182(bb 0 insn -1) }u55(103){ d183(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(6) 7[12],13[17],102[182],103[183],123[198,199]
;; rd  gen 	(1) 100[175]
;; rd  kill	(5) 100[175,176,177,178,179]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[12],13[17],102[182],103[183]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d17(bb 0 insn -1) }
;;   reg 102 { d182(bb 0 insn -1) }
;;   reg 103 { d183(bb 0 insn -1) }

( 8 )->[9]->( 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u58(7){ d12(bb 0 insn -1) }u59(13){ d17(bb 0 insn -1) }u60(102){ d182(bb 0 insn -1) }u61(103){ d183(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 121 122 140
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 121 122 140
;; live  kill	
;; rd  in  	(4) 7[12],13[17],102[182],103[183]
;; rd  gen 	(3) 121[196],122[197],140[211]
;; rd  kill	(3) 121[196],122[197],140[211]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[12],13[17],102[182],103[183]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d17(bb 0 insn -1) }
;;   reg 102 { d182(bb 0 insn -1) }
;;   reg 103 { d183(bb 0 insn -1) }

( 9 8 )->[10]->( 1 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u66(7){ d12(bb 0 insn -1) }u67(13){ d17(bb 0 insn -1) }u68(102){ d182(bb 0 insn -1) }u69(103){ d183(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[12],13[17],102[182],103[183]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[12],13[17],102[182],103[183]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d17(bb 0 insn -1) }
;;   reg 102 { d182(bb 0 insn -1) }
;;   reg 103 { d183(bb 0 insn -1) }

( 10 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u70(7){ d12(bb 0 insn -1) }u71(13){ d17(bb 0 insn -1) }u72(102){ d182(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[12],13[17],102[182],103[183]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d17(bb 0 insn -1) }
;;   reg 102 { d182(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 16 to worklist
  Adding insn 13 to worklist
  Adding insn 32 to worklist
  Adding insn 30 to worklist
  Adding insn 28 to worklist
  Adding insn 25 to worklist
  Adding insn 22 to worklist
  Adding insn 44 to worklist
  Adding insn 41 to worklist
  Adding insn 52 to worklist
  Adding insn 49 to worklist
  Adding insn 70 to worklist
  Adding insn 67 to worklist
  Adding insn 64 to worklist
  Adding insn 59 to worklist
  Adding insn 75 to worklist
  Adding insn 82 to worklist
  Adding insn 79 to worklist
Finished finding needed instructions:
Processing use of (reg 140) in insn 79:
  Adding insn 78 to worklist
Processing use of (reg 122 [ _12 ]) in insn 82:
  Adding insn 80 to worklist
Processing use of (reg 140) in insn 82:
Processing use of (reg 121 [ _11 ]) in insn 80:
Processing use of (reg 100 cc) in insn 75:
  Adding insn 74 to worklist
Processing use of (reg 123 [ pwrclkchanged ]) in insn 74:
  Adding insn 3 to worklist
  Adding insn 4 to worklist
Processing use of (reg 13 sp) in insn 59:
Processing use of (reg 138) in insn 64:
  Adding insn 63 to worklist
Processing use of (reg 128 [ _35 ]) in insn 67:
  Adding insn 65 to worklist
Processing use of (reg 138) in insn 67:
Processing use of (reg 127 [ _34 ]) in insn 65:
Processing use of (reg 13 sp) in insn 70:
Processing use of (reg 136) in insn 49:
  Adding insn 48 to worklist
Processing use of (reg 126 [ _30 ]) in insn 52:
  Adding insn 50 to worklist
Processing use of (reg 136) in insn 52:
Processing use of (reg 125 [ _29 ]) in insn 50:
Processing use of (reg 134) in insn 41:
  Adding insn 40 to worklist
Processing use of (reg 100 cc) in insn 44:
  Adding insn 43 to worklist
Processing use of (reg 135) in insn 43:
  Adding insn 42 to worklist
Processing use of (reg 119 [ _7 ]) in insn 42:
Processing use of (reg 129) in insn 22:
  Adding insn 12 to worklist
Processing use of (reg 116 [ _4 ]) in insn 25:
  Adding insn 23 to worklist
Processing use of (reg 129) in insn 25:
Processing use of (reg 115 [ _3 ]) in insn 23:
Processing use of (reg 129) in insn 28:
Processing use of (reg 102 sfp) in insn 30:
Processing use of (reg 118 [ _6 ]) in insn 30:
  Adding insn 29 to worklist
Processing use of (reg 117 [ _5 ]) in insn 29:
Processing use of (reg 102 sfp) in insn 32:
Processing use of (reg 129) in insn 13:
Processing use of (reg 100 cc) in insn 16:
  Adding insn 15 to worklist
Processing use of (reg 130) in insn 15:
  Adding insn 14 to worklist
Processing use of (reg 113 [ _1 ]) in insn 14:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_RCCEx_DisableLSCO

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={3d} r1={3d} r2={3d} r3={3d} r7={1d,10u} r12={4d} r13={1d,12u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={5d,3u} r101={2d} r102={1d,12u} r103={1d,9u} r104={2d} r105={2d} r106={2d} r113={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r121={1d,1u} r122={1d,1u} r123={2d,2u} r124={1d} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,4u} r130={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,2u} r138={1d,2u} r140={1d,2u} 
;;    total ref usage 285{212d,73u,0e} in 61{59 regular + 2 call} insns.
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 5 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 2 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1407:3 -1
     (nil))
(debug_insn 8 7 9 2 (var_location:QI pwrclkchanged (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1407:20 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1408:3 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:QI backupchanged (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1408:20 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1411:3 -1
     (nil))
(insn 12 11 13 2 (set (reg/f:SI 129)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1411:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 13 12 14 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 129)
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1411:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 14 13 15 2 (set (reg:SI 130)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 268435456 [0x10000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1411:6 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 15 14 16 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 130)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1411:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 130)
        (nil)))
(jump_insn 16 15 17 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 90)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1411:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 90)
(note 17 16 18 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 18 17 19 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1413:5 -1
     (nil))
(debug_insn 19 18 20 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1413:5 -1
     (nil))
(debug_insn 20 19 22 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1413:5 -1
     (nil))
(insn 22 20 23 3 (set (reg:SI 115 [ _3 ])
        (mem/v:SI (plus:SI (reg/f:SI 129)
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1413:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 23 22 25 3 (set (reg:SI 116 [ _4 ])
        (ior:SI (reg:SI 115 [ _3 ])
            (const_int 268435456 [0x10000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1413:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(insn 25 23 26 3 (set (mem/v:SI (plus:SI (reg/f:SI 129)
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])
        (reg:SI 116 [ _4 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1413:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(debug_insn 26 25 28 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1413:5 -1
     (nil))
(insn 28 26 29 3 (set (reg:SI 117 [ _5 ])
        (mem/v:SI (plus:SI (reg/f:SI 129)
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1413:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 129)
        (nil)))
(insn 29 28 30 3 (set (reg:SI 118 [ _6 ])
        (and:SI (reg:SI 117 [ _5 ])
            (const_int 268435456 [0x10000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1413:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
        (nil)))
(insn 30 29 31 3 (set (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 tmpreg+0 S4 A32])
        (reg:SI 118 [ _6 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1413:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (nil)))
(debug_insn 31 30 32 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1413:5 -1
     (nil))
(insn 32 31 33 3 (set (reg:SI 124 [ vol.3_22 ])
        (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 tmpreg+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1413:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_UNUSED (reg:SI 124 [ vol.3_22 ])
        (nil)))
(debug_insn 33 32 34 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1413:5 -1
     (nil))
(debug_insn 34 33 35 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1414:5 -1
     (nil))
(debug_insn 35 34 3 3 (var_location:QI pwrclkchanged (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1414:19 -1
     (nil))
(insn 3 35 90 3 (set (reg/v:SI 123 [ pwrclkchanged ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1414:19 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 5
(code_label 90 3 89 4 427 (nil) [1 uses])
(note 89 90 4 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 4 89 36 4 (set (reg/v:SI 123 [ pwrclkchanged ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1407:20 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 36 4 37 5 423 (nil) [0 uses])
(note 37 36 38 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 38 37 39 5 (var_location:QI pwrclkchanged (subreg:QI (reg/v:SI 123 [ pwrclkchanged ]) 0)) -1
     (nil))
(debug_insn 39 38 40 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1416:3 -1
     (nil))
(insn 40 39 41 5 (set (reg/f:SI 134)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1416:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 41 40 42 5 (set (reg:SI 119 [ _7 ])
        (mem/v:SI (reg/f:SI 134) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1416:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 134)
        (nil)))
(insn 42 41 43 5 (set (reg:SI 135)
        (and:SI (reg:SI 119 [ _7 ])
            (const_int 256 [0x100]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1416:6 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
        (nil)))
(insn 43 42 44 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 135)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1416:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 135)
        (nil)))
(jump_insn 44 43 45 5 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 56)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1416:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 354334804 (nil)))
 -> 56)
(note 45 44 46 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 46 45 47 6 (var_location:QI backupchanged (const_int 0 [0])) -1
     (nil))
(debug_insn 47 46 48 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1423:3 -1
     (nil))
(insn 48 47 49 6 (set (reg/f:SI 136)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1423:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 49 48 50 6 (set (reg:SI 125 [ _29 ])
        (mem/v:SI (plus:SI (reg/f:SI 136)
                (const_int 144 [0x90])) [1 MEM[(struct RCC_TypeDef *)1073876992B].BDCR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1423:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 50 49 52 6 (set (reg:SI 126 [ _30 ])
        (and:SI (reg:SI 125 [ _29 ])
            (const_int -16777217 [0xfffffffffeffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1423:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 125 [ _29 ])
        (nil)))
(insn 52 50 53 6 (set (mem/v:SI (plus:SI (reg/f:SI 136)
                (const_int 144 [0x90])) [1 MEM[(struct RCC_TypeDef *)1073876992B].BDCR+0 S4 A64])
        (reg:SI 126 [ _30 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1423:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 136)
        (expr_list:REG_DEAD (reg:SI 126 [ _30 ])
            (nil))))
(debug_insn 53 52 56 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1426:3 -1
     (nil))
      ; pc falls through to BB 8
(code_label 56 53 57 7 424 (nil) [1 uses])
(note 57 56 58 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 58 57 59 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1419:5 -1
     (nil))
(call_insn 59 58 60 7 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_PWR_EnableBkUpAccess") [flags 0x41]  <function_decl 0000000006b66300 HAL_PWR_EnableBkUpAccess>) [0 HAL_PWR_EnableBkUpAccess S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1419:5 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_PWR_EnableBkUpAccess") [flags 0x41]  <function_decl 0000000006b66300 HAL_PWR_EnableBkUpAccess>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(debug_insn 60 59 61 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1420:5 -1
     (nil))
(debug_insn 61 60 62 7 (var_location:QI backupchanged (const_int 1 [0x1])) -1
     (nil))
(debug_insn 62 61 63 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1423:3 -1
     (nil))
(insn 63 62 64 7 (set (reg/f:SI 138)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1423:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 64 63 65 7 (set (reg:SI 127 [ _34 ])
        (mem/v:SI (plus:SI (reg/f:SI 138)
                (const_int 144 [0x90])) [1 MEM[(struct RCC_TypeDef *)1073876992B].BDCR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1423:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 65 64 67 7 (set (reg:SI 128 [ _35 ])
        (and:SI (reg:SI 127 [ _34 ])
            (const_int -16777217 [0xfffffffffeffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1423:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 127 [ _34 ])
        (nil)))
(insn 67 65 68 7 (set (mem/v:SI (plus:SI (reg/f:SI 138)
                (const_int 144 [0x90])) [1 MEM[(struct RCC_TypeDef *)1073876992B].BDCR+0 S4 A64])
        (reg:SI 128 [ _35 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1423:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 138)
        (expr_list:REG_DEAD (reg:SI 128 [ _35 ])
            (nil))))
(debug_insn 68 67 69 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1426:3 -1
     (nil))
(debug_insn 69 68 70 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1429:5 -1
     (nil))
(call_insn 70 69 71 7 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_PWR_DisableBkUpAccess") [flags 0x41]  <function_decl 0000000006b66400 HAL_PWR_DisableBkUpAccess>) [0 HAL_PWR_DisableBkUpAccess S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1429:5 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_PWR_DisableBkUpAccess") [flags 0x41]  <function_decl 0000000006b66400 HAL_PWR_DisableBkUpAccess>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(code_label 71 70 72 8 425 (nil) [0 uses])
(note 72 71 73 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 73 72 74 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1431:3 -1
     (nil))
(insn 74 73 75 8 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 123 [ pwrclkchanged ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1431:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 123 [ pwrclkchanged ])
        (nil)))
(jump_insn 75 74 76 8 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 85)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1431:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 85)
(note 76 75 77 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 77 76 78 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1433:5 -1
     (nil))
(insn 78 77 79 9 (set (reg/f:SI 140)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1433:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 79 78 80 9 (set (reg:SI 121 [ _11 ])
        (mem/v:SI (plus:SI (reg/f:SI 140)
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1433:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 80 79 82 9 (set (reg:SI 122 [ _12 ])
        (and:SI (reg:SI 121 [ _11 ])
            (const_int -268435457 [0xffffffffefffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1433:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 121 [ _11 ])
        (nil)))
(insn 82 80 85 9 (set (mem/v:SI (plus:SI (reg/f:SI 140)
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])
        (reg:SI 122 [ _12 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1433:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 140)
        (expr_list:REG_DEAD (reg:SI 122 [ _12 ])
            (nil))))
(code_label 85 82 86 10 422 (nil) [1 uses])
(note 86 85 0 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

;; Function HAL_RCCEx_CRSConfig (HAL_RCCEx_CRSConfig, funcdef_no=339, decl_uid=7446, cgraph_uid=343, symbol_order=342)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


HAL_RCCEx_CRSConfig

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r124={1d,1u} r128={1d,1u} r129={1d,1u} r130={1d,1u} r131={1d,2u} r132={1d,2u} r133={1d,2u} r134={1d,6u} r135={1d,4u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,5u} r148={1d,1u} r149={1d,1u} r150={1d,1u} 
;;    total ref usage 96{49d,47u,0e} in 47{47 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22
;;  reg->defs[] map:	0[0,0] 1[1,1] 2[2,2] 3[3,3] 7[4,4] 13[5,5] 14[6,6] 16[7,7] 17[8,8] 18[9,9] 19[10,10] 20[11,11] 21[12,12] 22[13,13] 23[14,14] 24[15,15] 25[16,16] 26[17,17] 27[18,18] 28[19,19] 29[20,20] 30[21,21] 31[22,22] 102[23,23] 103[24,24] 113[25,25] 114[26,26] 115[27,27] 116[28,28] 124[29,29] 128[30,30] 129[31,31] 130[32,32] 131[33,33] 132[34,34] 133[35,35] 134[36,36] 135[37,37] 139[38,38] 140[39,39] 141[40,40] 142[41,41] 143[42,42] 144[43,43] 145[44,44] 146[45,45] 148[46,46] 149[47,47] 150[48,48] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(16){ }d8(17){ }d9(18){ }d10(19){ }d11(20){ }d12(21){ }d13(22){ }d14(23){ }d15(24){ }d16(25){ }d17(26){ }d18(27){ }d19(28){ }d20(29){ }d21(30){ }d22(31){ }d23(102){ }d24(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;; rd  kill	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d4(bb 0 insn -1) }u1(13){ d5(bb 0 insn -1) }u2(102){ d23(bb 0 insn -1) }u3(103){ d24(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 113 114 115 116 124 128 129 130 131 132 133 134 135 139 140 141 142 143 144 145 146 148 149 150
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 113 114 115 116 124 128 129 130 131 132 133 134 135 139 140 141 142 143 144 145 146 148 149 150
;; live  kill	
;; rd  in  	(5) 0[0],7[4],13[5],102[23],103[24]
;; rd  gen 	(24) 113[25],114[26],115[27],116[28],124[29],128[30],129[31],130[32],131[33],132[34],133[35],134[36],135[37],139[38],140[39],141[40],142[41],143[42],144[43],145[44],146[45],148[46],149[47],150[48]
;; rd  kill	(24) 113[25],114[26],115[27],116[28],124[29],128[30],129[31],130[32],131[33],132[34],133[35],134[36],135[37],139[38],140[39],141[40],142[41],143[42],144[43],145[44],146[45],148[46],149[47],150[48]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }
;;   reg 103 { d24(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u44(7){ d4(bb 0 insn -1) }u45(13){ d5(bb 0 insn -1) }u46(102){ d23(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[23],103[24]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 58 to worklist
  Adding insn 55 to worklist
  Adding insn 52 to worklist
  Adding insn 46 to worklist
  Adding insn 43 to worklist
  Adding insn 24 to worklist
  Adding insn 21 to worklist
  Adding insn 18 to worklist
  Adding insn 15 to worklist
Finished finding needed instructions:
Processing use of (reg 135) in insn 15:
  Adding insn 14 to worklist
Processing use of (reg 114 [ _2 ]) in insn 18:
  Adding insn 16 to worklist
Processing use of (reg 135) in insn 18:
Processing use of (reg 113 [ _1 ]) in insn 16:
Processing use of (reg 135) in insn 21:
Processing use of (reg 116 [ _4 ]) in insn 24:
  Adding insn 22 to worklist
Processing use of (reg 135) in insn 24:
Processing use of (reg 115 [ _3 ]) in insn 22:
Processing use of (reg 133 [ value ]) in insn 43:
  Adding insn 39 to worklist
Processing use of (reg 146) in insn 43:
  Adding insn 42 to worklist
Processing use of (reg 132 [ value ]) in insn 39:
  Adding insn 34 to worklist
Processing use of (reg 144) in insn 39:
  Adding insn 38 to worklist
Processing use of (reg 145 [ pInit_22(D)->ErrorLimitValue ]) in insn 38:
  Adding insn 37 to worklist
Processing use of (reg 134 [ pInit ]) in insn 37:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 131 [ value ]) in insn 34:
  Adding insn 30 to worklist
Processing use of (reg 143 [ pInit_22(D)->ReloadValue ]) in insn 34:
  Adding insn 33 to worklist
Processing use of (reg 134 [ pInit ]) in insn 33:
Processing use of (reg 139) in insn 30:
  Adding insn 28 to worklist
Processing use of (reg 142 [ pInit_22(D)->Polarity ]) in insn 30:
  Adding insn 29 to worklist
Processing use of (reg 134 [ pInit ]) in insn 29:
Processing use of (reg 140 [ pInit_22(D)->Prescaler ]) in insn 28:
  Adding insn 26 to worklist
Processing use of (reg 141 [ pInit_22(D)->Source ]) in insn 28:
  Adding insn 27 to worklist
Processing use of (reg 134 [ pInit ]) in insn 27:
Processing use of (reg 134 [ pInit ]) in insn 26:
Processing use of (reg 146) in insn 46:
Processing use of (reg 128 [ _16 ]) in insn 52:
  Adding insn 50 to worklist
Processing use of (reg 146) in insn 52:
Processing use of (reg 148) in insn 50:
  Adding insn 48 to worklist
Processing use of (reg 150) in insn 50:
  Adding insn 49 to worklist
Processing use of (reg 124 [ _12 ]) in insn 49:
Processing use of (reg 149 [ pInit_22(D)->HSI48CalibrationValue ]) in insn 48:
  Adding insn 47 to worklist
Processing use of (reg 134 [ pInit ]) in insn 47:
Processing use of (reg 146) in insn 55:
Processing use of (reg 130 [ _18 ]) in insn 58:
  Adding insn 56 to worklist
Processing use of (reg 146) in insn 58:
Processing use of (reg 129 [ _17 ]) in insn 56:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_RCCEx_CRSConfig

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r124={1d,1u} r128={1d,1u} r129={1d,1u} r130={1d,1u} r131={1d,2u} r132={1d,2u} r133={1d,2u} r134={1d,6u} r135={1d,4u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,5u} r148={1d,1u} r149={1d,1u} r150={1d,1u} 
;;    total ref usage 96{49d,47u,0e} in 47{47 regular + 0 call} insns.
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 134 [ pInit ])
        (reg:SI 0 r0 [ pInit ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1514:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ pInit ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1515:3 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1518:3 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1519:3 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1520:3 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1521:3 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1522:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1523:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1528:3 -1
     (nil))
(insn 14 13 15 2 (set (reg/f:SI 135)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1528:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 15 14 16 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 135)
                (const_int 56 [0x38])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1RSTR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1528:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 16 15 18 2 (set (reg:SI 114 [ _2 ])
        (ior:SI (reg:SI 113 [ _1 ])
            (const_int 256 [0x100]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1528:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 18 16 19 2 (set (mem/v:SI (plus:SI (reg/f:SI 135)
                (const_int 56 [0x38])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1RSTR1+0 S4 A64])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1528:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(debug_insn 19 18 21 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1529:3 -1
     (nil))
(insn 21 19 22 2 (set (reg:SI 115 [ _3 ])
        (mem/v:SI (plus:SI (reg/f:SI 135)
                (const_int 56 [0x38])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1RSTR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1529:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 22 21 24 2 (set (reg:SI 116 [ _4 ])
        (and:SI (reg:SI 115 [ _3 ])
            (const_int -257 [0xfffffffffffffeff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1529:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(insn 24 22 25 2 (set (mem/v:SI (plus:SI (reg/f:SI 135)
                (const_int 56 [0x38])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1RSTR1+0 S4 A64])
        (reg:SI 116 [ _4 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1529:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 135)
        (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
            (nil))))
(debug_insn 25 24 26 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1534:3 -1
     (nil))
(insn 26 25 27 2 (set (reg:SI 140 [ pInit_22(D)->Prescaler ])
        (mem:SI (reg/v/f:SI 134 [ pInit ]) [1 pInit_22(D)->Prescaler+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1534:29 728 {*thumb2_movsi_vfp}
     (nil))
(insn 27 26 28 2 (set (reg:SI 141 [ pInit_22(D)->Source ])
        (mem:SI (plus:SI (reg/v/f:SI 134 [ pInit ])
                (const_int 4 [0x4])) [1 pInit_22(D)->Source+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1534:29 728 {*thumb2_movsi_vfp}
     (nil))
(insn 28 27 29 2 (set (reg:SI 139)
        (ior:SI (reg:SI 140 [ pInit_22(D)->Prescaler ])
            (reg:SI 141 [ pInit_22(D)->Source ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1534:29 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 141 [ pInit_22(D)->Source ])
        (expr_list:REG_DEAD (reg:SI 140 [ pInit_22(D)->Prescaler ])
            (nil))))
(insn 29 28 30 2 (set (reg:SI 142 [ pInit_22(D)->Polarity ])
        (mem:SI (plus:SI (reg/v/f:SI 134 [ pInit ])
                (const_int 8 [0x8])) [1 pInit_22(D)->Polarity+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1534:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 30 29 31 2 (set (reg/v:SI 131 [ value ])
        (ior:SI (reg:SI 139)
            (reg:SI 142 [ pInit_22(D)->Polarity ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1534:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 142 [ pInit_22(D)->Polarity ])
        (expr_list:REG_DEAD (reg:SI 139)
            (nil))))
(debug_insn 31 30 32 2 (var_location:SI value (reg/v:SI 131 [ value ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1534:9 -1
     (nil))
(debug_insn 32 31 33 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1536:3 -1
     (nil))
(insn 33 32 34 2 (set (reg:SI 143 [ pInit_22(D)->ReloadValue ])
        (mem:SI (plus:SI (reg/v/f:SI 134 [ pInit ])
                (const_int 12 [0xc])) [1 pInit_22(D)->ReloadValue+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1536:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 34 33 35 2 (set (reg/v:SI 132 [ value ])
        (ior:SI (reg/v:SI 131 [ value ])
            (reg:SI 143 [ pInit_22(D)->ReloadValue ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1536:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 143 [ pInit_22(D)->ReloadValue ])
        (expr_list:REG_DEAD (reg/v:SI 131 [ value ])
            (nil))))
(debug_insn 35 34 36 2 (var_location:SI value (reg/v:SI 132 [ value ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1536:9 -1
     (nil))
(debug_insn 36 35 37 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1538:3 -1
     (nil))
(insn 37 36 38 2 (set (reg:SI 145 [ pInit_22(D)->ErrorLimitValue ])
        (mem:SI (plus:SI (reg/v/f:SI 134 [ pInit ])
                (const_int 16 [0x10])) [1 pInit_22(D)->ErrorLimitValue+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1538:36 728 {*thumb2_movsi_vfp}
     (nil))
(insn 38 37 39 2 (set (reg:SI 144)
        (ashift:SI (reg:SI 145 [ pInit_22(D)->ErrorLimitValue ])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1538:36 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 145 [ pInit_22(D)->ErrorLimitValue ])
        (nil)))
(insn 39 38 40 2 (set (reg/v:SI 133 [ value ])
        (ior:SI (reg:SI 144)
            (reg/v:SI 132 [ value ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1538:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 144)
        (expr_list:REG_DEAD (reg/v:SI 132 [ value ])
            (nil))))
(debug_insn 40 39 41 2 (var_location:SI value (reg/v:SI 133 [ value ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1538:9 -1
     (nil))
(debug_insn 41 40 42 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1539:3 -1
     (nil))
(insn 42 41 43 2 (set (reg/f:SI 146)
        (const_int 1073750016 [0x40002000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1539:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 43 42 44 2 (set (mem/v:SI (plus:SI (reg/f:SI 146)
                (const_int 4 [0x4])) [1 MEM[(struct CRS_TypeDef *)1073750016B].CFGR+0 S4 A32])
        (reg/v:SI 133 [ value ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1539:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 133 [ value ])
        (nil)))
(debug_insn 44 43 46 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1543:3 -1
     (nil))
(insn 46 44 47 2 (set (reg:SI 124 [ _12 ])
        (mem/v:SI (reg/f:SI 146) [1 MEM[(struct CRS_TypeDef *)1073750016B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1543:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 47 46 48 2 (set (reg:SI 149 [ pInit_22(D)->HSI48CalibrationValue ])
        (mem:SI (plus:SI (reg/v/f:SI 134 [ pInit ])
                (const_int 20 [0x14])) [1 pInit_22(D)->HSI48CalibrationValue+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1543:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 134 [ pInit ])
        (nil)))
(insn 48 47 49 2 (set (reg:SI 148)
        (ashift:SI (reg:SI 149 [ pInit_22(D)->HSI48CalibrationValue ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1543:3 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 149 [ pInit_22(D)->HSI48CalibrationValue ])
        (nil)))
(insn 49 48 50 2 (set (reg:SI 150)
        (and:SI (reg:SI 124 [ _12 ])
            (const_int -32513 [0xffffffffffff80ff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1543:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 124 [ _12 ])
        (nil)))
(insn 50 49 52 2 (set (reg:SI 128 [ _16 ])
        (ior:SI (reg:SI 148)
            (reg:SI 150))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1543:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 150)
        (expr_list:REG_DEAD (reg:SI 148)
            (nil))))
(insn 52 50 53 2 (set (mem/v:SI (reg/f:SI 146) [1 MEM[(struct CRS_TypeDef *)1073750016B].CR+0 S4 A64])
        (reg:SI 128 [ _16 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1543:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 128 [ _16 ])
        (nil)))
(debug_insn 53 52 55 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1548:3 -1
     (nil))
(insn 55 53 56 2 (set (reg:SI 129 [ _17 ])
        (mem/v:SI (reg/f:SI 146) [1 MEM[(struct CRS_TypeDef *)1073750016B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1548:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 56 55 58 2 (set (reg:SI 130 [ _18 ])
        (ior:SI (reg:SI 129 [ _17 ])
            (const_int 96 [0x60]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1548:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 129 [ _17 ])
        (nil)))
(insn 58 56 0 2 (set (mem/v:SI (reg/f:SI 146) [1 MEM[(struct CRS_TypeDef *)1073750016B].CR+0 S4 A64])
        (reg:SI 130 [ _18 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1548:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 146)
        (expr_list:REG_DEAD (reg:SI 130 [ _18 ])
            (nil))))

;; Function HAL_RCCEx_CRSSoftwareSynchronizationGenerate (HAL_RCCEx_CRSSoftwareSynchronizationGenerate, funcdef_no=340, decl_uid=7448, cgraph_uid=344, symbol_order=343)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


HAL_RCCEx_CRSSoftwareSynchronizationGenerate

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,2u} 
;;    total ref usage 39{28d,11u,0e} in 5{5 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22
;;  reg->defs[] map:	0[0,0] 1[1,1] 2[2,2] 3[3,3] 7[4,4] 13[5,5] 14[6,6] 16[7,7] 17[8,8] 18[9,9] 19[10,10] 20[11,11] 21[12,12] 22[13,13] 23[14,14] 24[15,15] 25[16,16] 26[17,17] 27[18,18] 28[19,19] 29[20,20] 30[21,21] 31[22,22] 102[23,23] 103[24,24] 113[25,25] 114[26,26] 115[27,27] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(16){ }d8(17){ }d9(18){ }d10(19){ }d11(20){ }d12(21){ }d13(22){ }d14(23){ }d15(24){ }d16(25){ }d17(26){ }d18(27){ }d19(28){ }d20(29){ }d21(30){ }d22(31){ }d23(102){ }d24(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;; rd  kill	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d4(bb 0 insn -1) }u1(13){ d5(bb 0 insn -1) }u2(102){ d23(bb 0 insn -1) }u3(103){ d24(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 113 114 115
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 113 114 115
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[23],103[24]
;; rd  gen 	(3) 113[25],114[26],115[27]
;; rd  kill	(3) 113[25],114[26],115[27]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }
;;   reg 103 { d24(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u8(7){ d4(bb 0 insn -1) }u9(13){ d5(bb 0 insn -1) }u10(102){ d23(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[23],103[24]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 10 to worklist
  Adding insn 7 to worklist
Finished finding needed instructions:
Processing use of (reg 115) in insn 7:
  Adding insn 6 to worklist
Processing use of (reg 114 [ _2 ]) in insn 10:
  Adding insn 8 to worklist
Processing use of (reg 115) in insn 10:
Processing use of (reg 113 [ _1 ]) in insn 8:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_RCCEx_CRSSoftwareSynchronizationGenerate

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,2u} 
;;    total ref usage 39{28d,11u,0e} in 5{5 regular + 0 call} insns.
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1557:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 115)
        (const_int 1073750016 [0x40002000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1557:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 7 6 8 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (reg/f:SI 115) [1 MEM[(struct CRS_TypeDef *)1073750016B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1557:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 10 2 (set (reg:SI 114 [ _2 ])
        (ior:SI (reg:SI 113 [ _1 ])
            (const_int 128 [0x80]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1557:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 10 8 0 2 (set (mem/v:SI (reg/f:SI 115) [1 MEM[(struct CRS_TypeDef *)1073750016B].CR+0 S4 A64])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1557:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 115)
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))

;; Function HAL_RCCEx_CRSGetSynchronizationInfo (HAL_RCCEx_CRSGetSynchronizationInfo, funcdef_no=341, decl_uid=7450, cgraph_uid=345, symbol_order=344)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


HAL_RCCEx_CRSGetSynchronizationInfo

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r115={1d,1u} r118={1d,1u} r120={1d,1u} r122={1d,4u} r123={1d,4u} r124={1d,1u} r127={1d,1u} r128={1d,1u} r130={1d,1u} r132={1d,1u} 
;;    total ref usage 61{36d,25u,0e} in 20{20 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22
;;  reg->defs[] map:	0[0,0] 1[1,1] 2[2,2] 3[3,3] 7[4,4] 13[5,5] 14[6,6] 16[7,7] 17[8,8] 18[9,9] 19[10,10] 20[11,11] 21[12,12] 22[13,13] 23[14,14] 24[15,15] 25[16,16] 26[17,17] 27[18,18] 28[19,19] 29[20,20] 30[21,21] 31[22,22] 102[23,23] 103[24,24] 113[25,25] 115[26,26] 118[27,27] 120[28,28] 122[29,29] 123[30,30] 124[31,31] 127[32,32] 128[33,33] 130[34,34] 132[35,35] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(16){ }d8(17){ }d9(18){ }d10(19){ }d11(20){ }d12(21){ }d13(22){ }d14(23){ }d15(24){ }d16(25){ }d17(26){ }d18(27){ }d19(28){ }d20(29){ }d21(30){ }d22(31){ }d23(102){ }d24(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;; rd  kill	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d4(bb 0 insn -1) }u1(13){ d5(bb 0 insn -1) }u2(102){ d23(bb 0 insn -1) }u3(103){ d24(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 113 115 118 120 122 123 124 127 128 130 132
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 113 115 118 120 122 123 124 127 128 130 132
;; live  kill	
;; rd  in  	(5) 0[0],7[4],13[5],102[23],103[24]
;; rd  gen 	(11) 113[25],115[26],118[27],120[28],122[29],123[30],124[31],127[32],128[33],130[34],132[35]
;; rd  kill	(11) 113[25],115[26],118[27],120[28],122[29],123[30],124[31],127[32],128[33],130[34],132[35]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }
;;   reg 103 { d24(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u22(7){ d4(bb 0 insn -1) }u23(13){ d5(bb 0 insn -1) }u24(102){ d23(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[23],103[24]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 28 to worklist
  Adding insn 26 to worklist
  Adding insn 23 to worklist
  Adding insn 21 to worklist
  Adding insn 18 to worklist
  Adding insn 15 to worklist
  Adding insn 12 to worklist
  Adding insn 9 to worklist
Finished finding needed instructions:
Processing use of (reg 123) in insn 9:
  Adding insn 8 to worklist
Processing use of (reg 122 [ pSynchroInfo ]) in insn 12:
  Adding insn 2 to worklist
Processing use of (reg 124) in insn 12:
  Adding insn 11 to worklist
Processing use of (reg 113 [ _1 ]) in insn 11:
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 123) in insn 15:
Processing use of (reg 122 [ pSynchroInfo ]) in insn 18:
Processing use of (reg 128) in insn 18:
  Adding insn 17 to worklist
Processing use of (reg 127) in insn 17:
  Adding insn 16 to worklist
Processing use of (reg 115 [ _3 ]) in insn 16:
Processing use of (reg 123) in insn 21:
Processing use of (reg 122 [ pSynchroInfo ]) in insn 23:
Processing use of (reg 130) in insn 23:
  Adding insn 22 to worklist
Processing use of (reg 118 [ _6 ]) in insn 22:
Processing use of (reg 123) in insn 26:
Processing use of (reg 122 [ pSynchroInfo ]) in insn 28:
Processing use of (reg 132) in insn 28:
  Adding insn 27 to worklist
Processing use of (reg 120 [ _8 ]) in insn 27:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_RCCEx_CRSGetSynchronizationInfo

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r115={1d,1u} r118={1d,1u} r120={1d,1u} r122={1d,4u} r123={1d,4u} r124={1d,1u} r127={1d,1u} r128={1d,1u} r130={1d,1u} r132={1d,1u} 
;;    total ref usage 61{36d,25u,0e} in 20{20 regular + 0 call} insns.
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 122 [ pSynchroInfo ])
        (reg:SI 0 r0 [ pSynchroInfo ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1566:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ pSynchroInfo ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1568:3 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1571:3 -1
     (nil))
(insn 8 7 9 2 (set (reg/f:SI 123)
        (const_int 1073750016 [0x40002000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1571:32 728 {*thumb2_movsi_vfp}
     (nil))
(insn 9 8 11 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 123)
                (const_int 4 [0x4])) [1 MEM[(struct CRS_TypeDef *)1073750016B].CFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1571:32 728 {*thumb2_movsi_vfp}
     (nil))
(insn 11 9 12 2 (set (reg:SI 124)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 65535 [0xffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1571:32 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 12 11 13 2 (set (mem:SI (reg/v/f:SI 122 [ pSynchroInfo ]) [1 pSynchroInfo_11(D)->ReloadValue+0 S4 A32])
        (reg:SI 124)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1571:29 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 124)
        (nil)))
(debug_insn 13 12 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1574:3 -1
     (nil))
(insn 15 13 16 2 (set (reg:SI 115 [ _3 ])
        (mem/v:SI (reg/f:SI 123) [1 MEM[(struct CRS_TypeDef *)1073750016B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1574:42 728 {*thumb2_movsi_vfp}
     (nil))
(insn 16 15 17 2 (set (reg:SI 127)
        (lshiftrt:SI (reg:SI 115 [ _3 ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1574:73 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(insn 17 16 18 2 (set (reg:SI 128)
        (and:SI (reg:SI 127)
            (const_int 127 [0x7f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1574:73 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 127)
        (nil)))
(insn 18 17 19 2 (set (mem:SI (plus:SI (reg/v/f:SI 122 [ pSynchroInfo ])
                (const_int 4 [0x4])) [1 pSynchroInfo_11(D)->HSI48CalibrationValue+0 S4 A32])
        (reg:SI 128)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1574:39 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 128)
        (nil)))
(debug_insn 19 18 21 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1577:3 -1
     (nil))
(insn 21 19 22 2 (set (reg:SI 118 [ _6 ])
        (mem/v:SI (plus:SI (reg/f:SI 123)
                (const_int 8 [0x8])) [1 MEM[(struct CRS_TypeDef *)1073750016B].ISR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1577:37 728 {*thumb2_movsi_vfp}
     (nil))
(insn 22 21 23 2 (set (reg:SI 130)
        (lshiftrt:SI (reg:SI 118 [ _6 ])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1577:71 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (nil)))
(insn 23 22 24 2 (set (mem:SI (plus:SI (reg/v/f:SI 122 [ pSynchroInfo ])
                (const_int 8 [0x8])) [1 pSynchroInfo_11(D)->FreqErrorCapture+0 S4 A32])
        (reg:SI 130)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1577:34 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 130)
        (nil)))
(debug_insn 24 23 26 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1580:3 -1
     (nil))
(insn 26 24 27 2 (set (reg:SI 120 [ _8 ])
        (mem/v:SI (plus:SI (reg/f:SI 123)
                (const_int 8 [0x8])) [1 MEM[(struct CRS_TypeDef *)1073750016B].ISR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1580:39 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 123)
        (nil)))
(insn 27 26 28 2 (set (reg:SI 132)
        (and:SI (reg:SI 120 [ _8 ])
            (const_int 32768 [0x8000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1580:39 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 120 [ _8 ])
        (nil)))
(insn 28 27 0 2 (set (mem:SI (plus:SI (reg/v/f:SI 122 [ pSynchroInfo ])
                (const_int 12 [0xc])) [1 pSynchroInfo_11(D)->FreqErrorDirection+0 S4 A32])
        (reg:SI 132)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1580:36 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 132)
        (expr_list:REG_DEAD (reg/v/f:SI 122 [ pSynchroInfo ])
            (nil))))

;; Function HAL_RCCEx_CRSWaitSynchronization (HAL_RCCEx_CRSWaitSynchronization, funcdef_no=342, decl_uid=7452, cgraph_uid=346, symbol_order=345)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 46 n_edges 70 count 60 (  1.3)


HAL_RCCEx_CRSWaitSynchronization

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={5d,5u} r1={4d} r2={4d} r3={4d} r7={1d,45u} r12={6d} r13={1d,48u} r14={4d} r15={3d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={29d,27u} r101={3d} r102={1d,45u} r103={1d,44u} r104={3d} r105={3d} r106={3d} r113={1d,1u} r115={1d,1u} r117={1d,1u} r119={1d,1u} r121={1d,1u} r123={1d,1u} r125={1d,2u} r126={1d,1u} r128={1d,2u} r129={1d,1u} r131={1d,1u} r133={1d,1u} r135={1d,1u} r137={1d,1u} r139={1d,1u} r141={1d,1u} r143={1d,2u} r144={1d,1u} r146={1d,1u} r148={1d,1u} r150={1d,1u} r152={1d,1u} r154={1d,1u} r156={1d,1u} r158={18d,28u} r159={1d,3u} r160={1d,13u} r164={1d,1u} r168={1d,1u} r172={1d,1u} r176={1d,1u} r180={1d,1u} r184={1d,1u} r185={1d,1u} r186={1d,13u} r187={1d,1u} r191={1d,1u} r195={1d,1u} r197={1d,1u} r199={1d,1u} r201={1d,1u} r203={1d,1u} r205={1d,1u} r207={1d,1u} r209={1d,1u} r211={1d,1u} r212={1d,2u} r213={1d,1u} r215={1d,1u} r216={1d,2u} r217={1d,1u} r219={1d,1u} r220={1d,2u} r221={1d,1u} r223={1d,1u} r224={1d,2u} r225={1d,1u} r227={1d,1u} r228={1d,4u} r229={1d,1u} r231={1d,1u} r233={1d,1u} r235={1d,1u} r236={1d,1u} r237={1d,1u} r239={1d,1u} r240={1d,1u} r241={1d,3u} r242={1d,1u} r243={1d,1u} r244={1d,1u} 
;;    total ref usage 733{383d,350u,0e} in 345{342 regular + 3 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 18, 19, 20, 21, 22, 23, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 286, 287, 288, 289, 290, 291, 292, 293, 294
;;  reg->defs[] map:	0[0,4] 1[5,8] 2[9,12] 3[13,16] 7[17,17] 12[18,23] 13[24,24] 14[25,28] 15[29,31] 16[32,35] 17[36,39] 18[40,43] 19[44,47] 20[48,51] 21[52,55] 22[56,59] 23[60,63] 24[64,67] 25[68,71] 26[72,75] 27[76,79] 28[80,83] 29[84,87] 30[88,91] 31[92,95] 48[96,98] 49[99,101] 50[102,104] 51[105,107] 52[108,110] 53[111,113] 54[114,116] 55[117,119] 56[120,122] 57[123,125] 58[126,128] 59[129,131] 60[132,134] 61[135,137] 62[138,140] 63[141,143] 64[144,146] 65[147,149] 66[150,152] 67[153,155] 68[156,158] 69[159,161] 70[162,164] 71[165,167] 72[168,170] 73[171,173] 74[174,176] 75[177,179] 76[180,182] 77[183,185] 78[186,188] 79[189,191] 80[192,194] 81[195,197] 82[198,200] 83[201,203] 84[204,206] 85[207,209] 86[210,212] 87[213,215] 88[216,218] 89[219,221] 90[222,224] 91[225,227] 92[228,230] 93[231,233] 94[234,236] 95[237,239] 96[240,242] 97[243,245] 98[246,248] 99[249,251] 100[252,280] 101[281,283] 102[284,284] 103[285,285] 104[286,288] 105[289,291] 106[292,294] 113[295,295] 115[296,296] 117[297,297] 119[298,298] 121[299,299] 123[300,300] 125[301,301] 126[302,302] 128[303,303] 129[304,304] 131[305,305] 133[306,306] 135[307,307] 137[308,308] 139[309,309] 141[310,310] 143[311,311] 144[312,312] 146[313,313] 148[314,314] 150[315,315] 152[316,316] 154[317,317] 156[318,318] 158[319,336] 159[337,337] 160[338,338] 164[339,339] 168[340,340] 172[341,341] 176[342,342] 180[343,343] 184[344,344] 185[345,345] 186[346,346] 187[347,347] 191[348,348] 195[349,349] 197[350,350] 199[351,351] 201[352,352] 203[353,353] 205[354,354] 207[355,355] 209[356,356] 211[357,357] 212[358,358] 213[359,359] 215[360,360] 216[361,361] 217[362,362] 219[363,363] 220[364,364] 221[365,365] 223[366,366] 224[367,367] 225[368,368] 227[369,369] 228[370,370] 229[371,371] 231[372,372] 233[373,373] 235[374,374] 236[375,375] 237[376,376] 239[377,377] 240[378,378] 241[379,379] 242[380,380] 243[381,381] 244[382,382] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d4(0){ }d8(1){ }d12(2){ }d16(3){ }d17(7){ }d24(13){ }d28(14){ }d35(16){ }d39(17){ }d43(18){ }d47(19){ }d51(20){ }d55(21){ }d59(22){ }d63(23){ }d67(24){ }d71(25){ }d75(26){ }d79(27){ }d83(28){ }d87(29){ }d91(30){ }d95(31){ }d284(102){ }d285(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[4],1[8],2[12],3[16],7[17],13[24],14[28],16[35],17[39],18[43],19[47],20[51],21[55],22[59],23[63],24[67],25[71],26[75],27[79],28[83],29[87],30[91],31[95],102[284],103[285]
;; rd  kill	(89) 0[0,1,2,3,4],1[5,6,7,8],2[9,10,11,12],3[13,14,15,16],7[17],13[24],14[25,26,27,28],16[32,33,34,35],17[36,37,38,39],18[40,41,42,43],19[44,45,46,47],20[48,49,50,51],21[52,53,54,55],22[56,57,58,59],23[60,61,62,63],24[64,65,66,67],25[68,69,70,71],26[72,73,74,75],27[76,77,78,79],28[80,81,82,83],29[84,85,86,87],30[88,89,90,91],31[92,93,94,95],102[284],103[285]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[4],7[17],13[24],102[284],103[285]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 17 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d17(bb 0 insn -1) }u1(13){ d24(bb 0 insn -1) }u2(102){ d284(bb 0 insn -1) }u3(103){ d285(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 125 159
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 100 [cc] 125 159
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(5) 0[4],7[17],13[24],102[284],103[285]
;; rd  gen 	(4) 0[3],100[279],125[301],159[337]
;; rd  kill	(40) 0[0,1,2,3,4],14[25,26,27,28],100[252,253,254,255,256,257,258,259,260,261,262,263,264,265,266,267,268,269,270,271,272,273,274,275,276,277,278,279,280],125[301],159[337]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 159
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 159
;; rd  out 	(6) 7[17],13[24],102[284],103[285],125[301],159[337]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d284(bb 0 insn -1) }
;;   reg 103 { d285(bb 0 insn -1) }

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(7){ d17(bb 0 insn -1) }u11(13){ d24(bb 0 insn -1) }u12(102){ d284(bb 0 insn -1) }u13(103){ d285(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 160 239 240 241 242
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 160 239 240 241 242
;; live  kill	
;; rd  in  	(6) 7[17],13[24],102[284],103[285],125[301],159[337]
;; rd  gen 	(5) 160[338],239[377],240[378],241[379],242[380]
;; rd  kill	(5) 160[338],239[377],240[378],241[379],242[380]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 239 240 241 242
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 239 240 241 242
;; rd  out 	(9) 7[17],13[24],102[284],103[285],160[338],239[377],240[378],241[379],242[380]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d284(bb 0 insn -1) }
;;   reg 103 { d285(bb 0 insn -1) }

( 3 16 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u14(7){ d17(bb 0 insn -1) }u15(13){ d24(bb 0 insn -1) }u16(102){ d284(bb 0 insn -1) }u17(103){ d285(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 239 240 241 242
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160
;; lr  def 	 100 [cc] 128 158
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 239 240 241 242
;; live  gen 	 100 [cc] 128 158
;; live  kill	
;; rd  in  	(15) 7[17],13[24],102[284],103[285],158[331,332,333,334,335,336],160[338],239[377],240[378],241[379],242[380]
;; rd  gen 	(3) 100[278],128[303],158[336]
;; rd  kill	(48) 100[252,253,254,255,256,257,258,259,260,261,262,263,264,265,266,267,268,269,270,271,272,273,274,275,276,277,278,279,280],128[303],158[319,320,321,322,323,324,325,326,327,328,329,330,331,332,333,334,335,336]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
;; rd  out 	(10) 7[17],13[24],102[284],103[285],158[336],160[338],239[377],240[378],241[379],242[380]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d284(bb 0 insn -1) }
;;   reg 103 { d285(bb 0 insn -1) }

( 4 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u23(7){ d17(bb 0 insn -1) }u24(13){ d24(bb 0 insn -1) }u25(102){ d284(bb 0 insn -1) }u26(103){ d285(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 239 240 241 242
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 239
;; lr  def 	 158
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 239 240 241 242
;; live  gen 	 158
;; live  kill	
;; rd  in  	(10) 7[17],13[24],102[284],103[285],158[336],160[338],239[377],240[378],241[379],242[380]
;; rd  gen 	(1) 158[335]
;; rd  kill	(18) 158[319,320,321,322,323,324,325,326,327,328,329,330,331,332,333,334,335,336]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
;; rd  out 	(10) 7[17],13[24],102[284],103[285],158[335],160[338],239[377],240[378],241[379],242[380]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d284(bb 0 insn -1) }
;;   reg 103 { d285(bb 0 insn -1) }

( 5 4 )->[6]->( 7 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u29(7){ d17(bb 0 insn -1) }u30(13){ d24(bb 0 insn -1) }u31(102){ d284(bb 0 insn -1) }u32(103){ d285(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160
;; lr  def 	 100 [cc] 129 164
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
;; live  gen 	 100 [cc] 129 164
;; live  kill	
;; rd  in  	(11) 7[17],13[24],102[284],103[285],158[335,336],160[338],239[377],240[378],241[379],242[380]
;; rd  gen 	(3) 100[277],129[304],164[339]
;; rd  kill	(31) 100[252,253,254,255,256,257,258,259,260,261,262,263,264,265,266,267,268,269,270,271,272,273,274,275,276,277,278,279,280],129[304],164[339]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
;; rd  out 	(11) 7[17],13[24],102[284],103[285],158[335,336],160[338],239[377],240[378],241[379],242[380]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d284(bb 0 insn -1) }
;;   reg 103 { d285(bb 0 insn -1) }

( 6 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u37(7){ d17(bb 0 insn -1) }u38(13){ d24(bb 0 insn -1) }u39(102){ d284(bb 0 insn -1) }u40(103){ d285(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 240
;; lr  def 	 158
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
;; live  gen 	 158
;; live  kill	
;; rd  in  	(11) 7[17],13[24],102[284],103[285],158[335,336],160[338],239[377],240[378],241[379],242[380]
;; rd  gen 	(1) 158[334]
;; rd  kill	(18) 158[319,320,321,322,323,324,325,326,327,328,329,330,331,332,333,334,335,336]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
;; rd  out 	(10) 7[17],13[24],102[284],103[285],158[334],160[338],239[377],240[378],241[379],242[380]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d284(bb 0 insn -1) }
;;   reg 103 { d285(bb 0 insn -1) }

( 7 6 )->[8]->( 9 10 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u45(7){ d17(bb 0 insn -1) }u46(13){ d24(bb 0 insn -1) }u47(102){ d284(bb 0 insn -1) }u48(103){ d285(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160
;; lr  def 	 100 [cc] 131 168
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
;; live  gen 	 100 [cc] 131 168
;; live  kill	
;; rd  in  	(12) 7[17],13[24],102[284],103[285],158[334,335,336],160[338],239[377],240[378],241[379],242[380]
;; rd  gen 	(3) 100[276],131[305],168[340]
;; rd  kill	(31) 100[252,253,254,255,256,257,258,259,260,261,262,263,264,265,266,267,268,269,270,271,272,273,274,275,276,277,278,279,280],131[305],168[340]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
;; rd  out 	(12) 7[17],13[24],102[284],103[285],158[334,335,336],160[338],239[377],240[378],241[379],242[380]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d284(bb 0 insn -1) }
;;   reg 103 { d285(bb 0 insn -1) }

( 8 )->[9]->( 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u53(7){ d17(bb 0 insn -1) }u54(13){ d24(bb 0 insn -1) }u55(102){ d284(bb 0 insn -1) }u56(103){ d285(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 241
;; lr  def 	 158
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
;; live  gen 	 158
;; live  kill	
;; rd  in  	(12) 7[17],13[24],102[284],103[285],158[334,335,336],160[338],239[377],240[378],241[379],242[380]
;; rd  gen 	(1) 158[333]
;; rd  kill	(18) 158[319,320,321,322,323,324,325,326,327,328,329,330,331,332,333,334,335,336]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
;; rd  out 	(10) 7[17],13[24],102[284],103[285],158[333],160[338],239[377],240[378],241[379],242[380]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d284(bb 0 insn -1) }
;;   reg 103 { d285(bb 0 insn -1) }

( 9 8 )->[10]->( 11 12 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u61(7){ d17(bb 0 insn -1) }u62(13){ d24(bb 0 insn -1) }u63(102){ d284(bb 0 insn -1) }u64(103){ d285(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160
;; lr  def 	 100 [cc] 133 172
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
;; live  gen 	 100 [cc] 133 172
;; live  kill	
;; rd  in  	(13) 7[17],13[24],102[284],103[285],158[333,334,335,336],160[338],239[377],240[378],241[379],242[380]
;; rd  gen 	(3) 100[275],133[306],172[341]
;; rd  kill	(31) 100[252,253,254,255,256,257,258,259,260,261,262,263,264,265,266,267,268,269,270,271,272,273,274,275,276,277,278,279,280],133[306],172[341]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
;; rd  out 	(13) 7[17],13[24],102[284],103[285],158[333,334,335,336],160[338],239[377],240[378],241[379],242[380]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d284(bb 0 insn -1) }
;;   reg 103 { d285(bb 0 insn -1) }

( 10 )->[11]->( 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u69(7){ d17(bb 0 insn -1) }u70(13){ d24(bb 0 insn -1) }u71(102){ d284(bb 0 insn -1) }u72(103){ d285(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 241
;; lr  def 	 158
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
;; live  gen 	 158
;; live  kill	
;; rd  in  	(13) 7[17],13[24],102[284],103[285],158[333,334,335,336],160[338],239[377],240[378],241[379],242[380]
;; rd  gen 	(1) 158[332]
;; rd  kill	(18) 158[319,320,321,322,323,324,325,326,327,328,329,330,331,332,333,334,335,336]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
;; rd  out 	(10) 7[17],13[24],102[284],103[285],158[332],160[338],239[377],240[378],241[379],242[380]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d284(bb 0 insn -1) }
;;   reg 103 { d285(bb 0 insn -1) }

( 11 10 )->[12]->( 15 14 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u77(7){ d17(bb 0 insn -1) }u78(13){ d24(bb 0 insn -1) }u79(102){ d284(bb 0 insn -1) }u80(103){ d285(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160
;; lr  def 	 100 [cc] 135 176
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
;; live  gen 	 100 [cc] 135 176
;; live  kill	
;; rd  in  	(14) 7[17],13[24],102[284],103[285],158[332,333,334,335,336],160[338],239[377],240[378],241[379],242[380]
;; rd  gen 	(3) 100[274],135[307],176[342]
;; rd  kill	(31) 100[252,253,254,255,256,257,258,259,260,261,262,263,264,265,266,267,268,269,270,271,272,273,274,275,276,277,278,279,280],135[307],176[342]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
;; rd  out 	(14) 7[17],13[24],102[284],103[285],158[332,333,334,335,336],160[338],239[377],240[378],241[379],242[380]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d284(bb 0 insn -1) }
;;   reg 103 { d285(bb 0 insn -1) }

( 14 15 )->[13]->( 16 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u85(7){ d17(bb 0 insn -1) }u86(13){ d24(bb 0 insn -1) }u87(102){ d284(bb 0 insn -1) }u88(103){ d285(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 242
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
;; live  gen 	
;; live  kill	
;; rd  in  	(18) 7[17],13[24],100[272],102[284],103[285],139[309],158[331,332,333,334,335,336],160[338],184[344],239[377],240[378],241[379],242[380]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
;; rd  out 	(15) 7[17],13[24],102[284],103[285],158[331,332,333,334,335,336],160[338],239[377],240[378],241[379],242[380]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d284(bb 0 insn -1) }
;;   reg 103 { d285(bb 0 insn -1) }

( 12 )->[14]->( 13 16 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u91(7){ d17(bb 0 insn -1) }u92(13){ d24(bb 0 insn -1) }u93(102){ d284(bb 0 insn -1) }u94(103){ d285(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160
;; lr  def 	 100 [cc] 137 180
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
;; live  gen 	 100 [cc] 137 180
;; live  kill	
;; rd  in  	(17) 7[17],13[24],100[274],102[284],103[285],135[307],158[332,333,334,335,336],160[338],176[342],239[377],240[378],241[379],242[380]
;; rd  gen 	(3) 100[273],137[308],180[343]
;; rd  kill	(31) 100[252,253,254,255,256,257,258,259,260,261,262,263,264,265,266,267,268,269,270,271,272,273,274,275,276,277,278,279,280],137[308],180[343]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
;; rd  out 	(14) 7[17],13[24],102[284],103[285],158[332,333,334,335,336],160[338],239[377],240[378],241[379],242[380]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d284(bb 0 insn -1) }
;;   reg 103 { d285(bb 0 insn -1) }

( 12 )->[15]->( 13 45 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u99(7){ d17(bb 0 insn -1) }u100(13){ d24(bb 0 insn -1) }u101(102){ d284(bb 0 insn -1) }u102(103){ d285(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 241
;; lr  def 	 100 [cc] 139 158 184
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
;; live  gen 	 100 [cc] 139 158 184
;; live  kill	
;; rd  in  	(14) 7[17],13[24],102[284],103[285],158[332,333,334,335,336],160[338],239[377],240[378],241[379],242[380]
;; rd  gen 	(4) 100[272],139[309],158[331],184[344]
;; rd  kill	(49) 100[252,253,254,255,256,257,258,259,260,261,262,263,264,265,266,267,268,269,270,271,272,273,274,275,276,277,278,279,280],139[309],158[319,320,321,322,323,324,325,326,327,328,329,330,331,332,333,334,335,336],184[344]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
;; rd  out 	(10) 7[17],13[24],102[284],103[285],158[331],160[338],239[377],240[378],241[379],242[380]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d284(bb 0 insn -1) }
;;   reg 103 { d285(bb 0 insn -1) }

( 13 14 )->[16]->( 4 45 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u111(7){ d17(bb 0 insn -1) }u112(13){ d24(bb 0 insn -1) }u113(102){ d284(bb 0 insn -1) }u114(103){ d285(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(15) 7[17],13[24],102[284],103[285],158[331,332,333,334,335,336],160[338],239[377],240[378],241[379],242[380]
;; rd  gen 	(1) 100[271]
;; rd  kill	(29) 100[252,253,254,255,256,257,258,259,260,261,262,263,264,265,266,267,268,269,270,271,272,273,274,275,276,277,278,279,280]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
;; rd  out 	(15) 7[17],13[24],102[284],103[285],158[331,332,333,334,335,336],160[338],239[377],240[378],241[379],242[380]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d284(bb 0 insn -1) }
;;   reg 103 { d285(bb 0 insn -1) }

( 2 )->[17]->( 18 32 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u117(7){ d17(bb 0 insn -1) }u118(13){ d24(bb 0 insn -1) }u119(102){ d284(bb 0 insn -1) }u120(103){ d285(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 159
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 159
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(6) 7[17],13[24],102[284],103[285],125[301],159[337]
;; rd  gen 	(1) 100[270]
;; rd  kill	(29) 100[252,253,254,255,256,257,258,259,260,261,262,263,264,265,266,267,268,269,270,271,272,273,274,275,276,277,278,279,280]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 159
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 159
;; rd  out 	(6) 7[17],13[24],102[284],103[285],125[301],159[337]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d284(bb 0 insn -1) }
;;   reg 103 { d285(bb 0 insn -1) }

( 17 )->[18]->( 19 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u123(7){ d17(bb 0 insn -1) }u124(13){ d24(bb 0 insn -1) }u125(102){ d284(bb 0 insn -1) }u126(103){ d285(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 159
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 186 243 244
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 159
;; live  gen 	 186 243 244
;; live  kill	
;; rd  in  	(6) 7[17],13[24],102[284],103[285],125[301],159[337]
;; rd  gen 	(3) 186[346],243[381],244[382]
;; rd  kill	(3) 186[346],243[381],244[382]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 159 186 243 244
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 159 186 243 244
;; rd  out 	(9) 7[17],13[24],102[284],103[285],125[301],159[337],186[346],243[381],244[382]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d284(bb 0 insn -1) }
;;   reg 103 { d285(bb 0 insn -1) }

( 18 31 )->[19]->( 20 21 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u127(7){ d17(bb 0 insn -1) }u128(13){ d24(bb 0 insn -1) }u129(102){ d284(bb 0 insn -1) }u130(103){ d285(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 159 186 243 244
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 159 186
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 141 143 144 158 185 187
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 159 186 243 244
;; live  gen 	 0 [r0] 100 [cc] 141 143 144 158 185 187
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(15) 7[17],13[24],102[284],103[285],125[301],158[319,326,327,328,329,330],159[337],186[346],243[381],244[382]
;; rd  gen 	(8) 0[2],100[268],141[310],143[311],144[312],158[319],185[345],187[347]
;; rd  kill	(61) 0[0,1,2,3,4],14[25,26,27,28],100[252,253,254,255,256,257,258,259,260,261,262,263,264,265,266,267,268,269,270,271,272,273,274,275,276,277,278,279,280],141[310],143[311],144[312],158[319,320,321,322,323,324,325,326,327,328,329,330,331,332,333,334,335,336],185[345],187[347]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 143 158 159 186 243 244
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 143 158 159 186 243 244
;; rd  out 	(11) 7[17],13[24],102[284],103[285],125[301],143[311],158[319],159[337],186[346],243[381],244[382]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d284(bb 0 insn -1) }
;;   reg 103 { d285(bb 0 insn -1) }

( 19 )->[20]->( 21 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u143(7){ d17(bb 0 insn -1) }u144(13){ d24(bb 0 insn -1) }u145(102){ d284(bb 0 insn -1) }u146(103){ d285(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 143 159 186 243 244
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 186 243
;; lr  def 	 158
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 143 159 186 243 244
;; live  gen 	 158
;; live  kill	
;; rd  in  	(11) 7[17],13[24],102[284],103[285],125[301],143[311],158[319],159[337],186[346],243[381],244[382]
;; rd  gen 	(1) 158[330]
;; rd  kill	(18) 158[319,320,321,322,323,324,325,326,327,328,329,330,331,332,333,334,335,336]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244
;; rd  out 	(10) 7[17],13[24],102[284],103[285],125[301],158[330],159[337],186[346],243[381],244[382]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d284(bb 0 insn -1) }
;;   reg 103 { d285(bb 0 insn -1) }

( 20 19 )->[21]->( 22 23 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u151(7){ d17(bb 0 insn -1) }u152(13){ d24(bb 0 insn -1) }u153(102){ d284(bb 0 insn -1) }u154(103){ d285(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 186
;; lr  def 	 100 [cc] 146 191
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244
;; live  gen 	 100 [cc] 146 191
;; live  kill	
;; rd  in  	(12) 7[17],13[24],102[284],103[285],125[301],143[311],158[319,330],159[337],186[346],243[381],244[382]
;; rd  gen 	(3) 100[267],146[313],191[348]
;; rd  kill	(31) 100[252,253,254,255,256,257,258,259,260,261,262,263,264,265,266,267,268,269,270,271,272,273,274,275,276,277,278,279,280],146[313],191[348]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244
;; rd  out 	(11) 7[17],13[24],102[284],103[285],125[301],158[319,330],159[337],186[346],243[381],244[382]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d284(bb 0 insn -1) }
;;   reg 103 { d285(bb 0 insn -1) }

( 21 )->[22]->( 23 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u159(7){ d17(bb 0 insn -1) }u160(13){ d24(bb 0 insn -1) }u161(102){ d284(bb 0 insn -1) }u162(103){ d285(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 186 244
;; lr  def 	 158
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244
;; live  gen 	 158
;; live  kill	
;; rd  in  	(11) 7[17],13[24],102[284],103[285],125[301],158[319,330],159[337],186[346],243[381],244[382]
;; rd  gen 	(1) 158[329]
;; rd  kill	(18) 158[319,320,321,322,323,324,325,326,327,328,329,330,331,332,333,334,335,336]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244
;; rd  out 	(10) 7[17],13[24],102[284],103[285],125[301],158[329],159[337],186[346],243[381],244[382]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d284(bb 0 insn -1) }
;;   reg 103 { d285(bb 0 insn -1) }

( 22 21 )->[23]->( 24 25 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u167(7){ d17(bb 0 insn -1) }u168(13){ d24(bb 0 insn -1) }u169(102){ d284(bb 0 insn -1) }u170(103){ d285(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 186
;; lr  def 	 100 [cc] 148 195
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244
;; live  gen 	 100 [cc] 148 195
;; live  kill	
;; rd  in  	(12) 7[17],13[24],102[284],103[285],125[301],158[319,329,330],159[337],186[346],243[381],244[382]
;; rd  gen 	(3) 100[266],148[314],195[349]
;; rd  kill	(31) 100[252,253,254,255,256,257,258,259,260,261,262,263,264,265,266,267,268,269,270,271,272,273,274,275,276,277,278,279,280],148[314],195[349]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244
;; rd  out 	(12) 7[17],13[24],102[284],103[285],125[301],158[319,329,330],159[337],186[346],243[381],244[382]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d284(bb 0 insn -1) }
;;   reg 103 { d285(bb 0 insn -1) }

( 23 )->[24]->( 25 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u175(7){ d17(bb 0 insn -1) }u176(13){ d24(bb 0 insn -1) }u177(102){ d284(bb 0 insn -1) }u178(103){ d285(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 186
;; lr  def 	 158 197
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244
;; live  gen 	 158 197
;; live  kill	
;; rd  in  	(12) 7[17],13[24],102[284],103[285],125[301],158[319,329,330],159[337],186[346],243[381],244[382]
;; rd  gen 	(2) 158[328],197[350]
;; rd  kill	(19) 158[319,320,321,322,323,324,325,326,327,328,329,330,331,332,333,334,335,336],197[350]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244
;; rd  out 	(10) 7[17],13[24],102[284],103[285],125[301],158[328],159[337],186[346],243[381],244[382]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d284(bb 0 insn -1) }
;;   reg 103 { d285(bb 0 insn -1) }

( 24 23 )->[25]->( 26 27 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u183(7){ d17(bb 0 insn -1) }u184(13){ d24(bb 0 insn -1) }u185(102){ d284(bb 0 insn -1) }u186(103){ d285(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 186
;; lr  def 	 100 [cc] 150 199
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244
;; live  gen 	 100 [cc] 150 199
;; live  kill	
;; rd  in  	(13) 7[17],13[24],102[284],103[285],125[301],158[319,328,329,330],159[337],186[346],243[381],244[382]
;; rd  gen 	(3) 100[265],150[315],199[351]
;; rd  kill	(31) 100[252,253,254,255,256,257,258,259,260,261,262,263,264,265,266,267,268,269,270,271,272,273,274,275,276,277,278,279,280],150[315],199[351]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244
;; rd  out 	(13) 7[17],13[24],102[284],103[285],125[301],158[319,328,329,330],159[337],186[346],243[381],244[382]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d284(bb 0 insn -1) }
;;   reg 103 { d285(bb 0 insn -1) }

( 25 )->[26]->( 27 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u191(7){ d17(bb 0 insn -1) }u192(13){ d24(bb 0 insn -1) }u193(102){ d284(bb 0 insn -1) }u194(103){ d285(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 186
;; lr  def 	 158 201
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244
;; live  gen 	 158 201
;; live  kill	
;; rd  in  	(13) 7[17],13[24],102[284],103[285],125[301],158[319,328,329,330],159[337],186[346],243[381],244[382]
;; rd  gen 	(2) 158[327],201[352]
;; rd  kill	(19) 158[319,320,321,322,323,324,325,326,327,328,329,330,331,332,333,334,335,336],201[352]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244
;; rd  out 	(10) 7[17],13[24],102[284],103[285],125[301],158[327],159[337],186[346],243[381],244[382]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d284(bb 0 insn -1) }
;;   reg 103 { d285(bb 0 insn -1) }

( 26 25 )->[27]->( 30 29 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u199(7){ d17(bb 0 insn -1) }u200(13){ d24(bb 0 insn -1) }u201(102){ d284(bb 0 insn -1) }u202(103){ d285(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 186
;; lr  def 	 100 [cc] 152 203
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244
;; live  gen 	 100 [cc] 152 203
;; live  kill	
;; rd  in  	(14) 7[17],13[24],102[284],103[285],125[301],158[319,327,328,329,330],159[337],186[346],243[381],244[382]
;; rd  gen 	(3) 100[264],152[316],203[353]
;; rd  kill	(31) 100[252,253,254,255,256,257,258,259,260,261,262,263,264,265,266,267,268,269,270,271,272,273,274,275,276,277,278,279,280],152[316],203[353]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244
;; rd  out 	(14) 7[17],13[24],102[284],103[285],125[301],158[319,327,328,329,330],159[337],186[346],243[381],244[382]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d284(bb 0 insn -1) }
;;   reg 103 { d285(bb 0 insn -1) }

( 29 30 )->[28]->( 31 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u207(7){ d17(bb 0 insn -1) }u208(13){ d24(bb 0 insn -1) }u209(102){ d284(bb 0 insn -1) }u210(103){ d285(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 186
;; lr  def 	 205
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244
;; live  gen 	 205
;; live  kill	
;; rd  in  	(19) 7[17],13[24],100[262],102[284],103[285],125[301],156[318],158[319,326,327,328,329,330],159[337],186[346],209[356],211[357],243[381],244[382]
;; rd  gen 	(1) 205[354]
;; rd  kill	(1) 205[354]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244
;; rd  out 	(15) 7[17],13[24],102[284],103[285],125[301],158[319,326,327,328,329,330],159[337],186[346],243[381],244[382]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d284(bb 0 insn -1) }
;;   reg 103 { d285(bb 0 insn -1) }

( 27 )->[29]->( 28 31 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u213(7){ d17(bb 0 insn -1) }u214(13){ d24(bb 0 insn -1) }u215(102){ d284(bb 0 insn -1) }u216(103){ d285(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 186
;; lr  def 	 100 [cc] 154 207
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244
;; live  gen 	 100 [cc] 154 207
;; live  kill	
;; rd  in  	(17) 7[17],13[24],100[264],102[284],103[285],125[301],152[316],158[319,327,328,329,330],159[337],186[346],203[353],243[381],244[382]
;; rd  gen 	(3) 100[263],154[317],207[355]
;; rd  kill	(31) 100[252,253,254,255,256,257,258,259,260,261,262,263,264,265,266,267,268,269,270,271,272,273,274,275,276,277,278,279,280],154[317],207[355]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244
;; rd  out 	(14) 7[17],13[24],102[284],103[285],125[301],158[319,327,328,329,330],159[337],186[346],243[381],244[382]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d284(bb 0 insn -1) }
;;   reg 103 { d285(bb 0 insn -1) }

( 27 )->[30]->( 28 45 )
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u221(7){ d17(bb 0 insn -1) }u222(13){ d24(bb 0 insn -1) }u223(102){ d284(bb 0 insn -1) }u224(103){ d285(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 186
;; lr  def 	 100 [cc] 156 158 209 211
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244
;; live  gen 	 100 [cc] 156 158 209 211
;; live  kill	
;; rd  in  	(14) 7[17],13[24],102[284],103[285],125[301],158[319,327,328,329,330],159[337],186[346],243[381],244[382]
;; rd  gen 	(5) 100[262],156[318],158[326],209[356],211[357]
;; rd  kill	(50) 100[252,253,254,255,256,257,258,259,260,261,262,263,264,265,266,267,268,269,270,271,272,273,274,275,276,277,278,279,280],156[318],158[319,320,321,322,323,324,325,326,327,328,329,330,331,332,333,334,335,336],209[356],211[357]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244
;; rd  out 	(10) 7[17],13[24],102[284],103[285],125[301],158[326],159[337],186[346],243[381],244[382]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d284(bb 0 insn -1) }
;;   reg 103 { d285(bb 0 insn -1) }

( 28 29 )->[31]->( 19 45 )
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u233(7){ d17(bb 0 insn -1) }u234(13){ d24(bb 0 insn -1) }u235(102){ d284(bb 0 insn -1) }u236(103){ d285(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(15) 7[17],13[24],102[284],103[285],125[301],158[319,326,327,328,329,330],159[337],186[346],243[381],244[382]
;; rd  gen 	(1) 100[261]
;; rd  kill	(29) 100[252,253,254,255,256,257,258,259,260,261,262,263,264,265,266,267,268,269,270,271,272,273,274,275,276,277,278,279,280]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244
;; rd  out 	(15) 7[17],13[24],102[284],103[285],125[301],158[319,326,327,328,329,330],159[337],186[346],243[381],244[382]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d284(bb 0 insn -1) }
;;   reg 103 { d285(bb 0 insn -1) }

( 17 )->[32]->( 33 34 )
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u239(7){ d17(bb 0 insn -1) }u240(13){ d24(bb 0 insn -1) }u241(102){ d284(bb 0 insn -1) }u242(103){ d285(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 113 212 213
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 100 [cc] 113 212 213
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(6) 7[17],13[24],102[284],103[285],125[301],159[337]
;; rd  gen 	(5) 0[1],100[259],113[295],212[358],213[359]
;; rd  kill	(41) 0[0,1,2,3,4],14[25,26,27,28],100[252,253,254,255,256,257,258,259,260,261,262,263,264,265,266,267,268,269,270,271,272,273,274,275,276,277,278,279,280],113[295],212[358],213[359]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 212
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 212
;; rd  out 	(5) 7[17],13[24],102[284],103[285],212[358]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d284(bb 0 insn -1) }
;;   reg 103 { d285(bb 0 insn -1) }

( 32 )->[33]->( 35 )
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u248(7){ d17(bb 0 insn -1) }u249(13){ d24(bb 0 insn -1) }u250(102){ d284(bb 0 insn -1) }u251(103){ d285(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 212
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 212
;; lr  def 	 158 215
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 212
;; live  gen 	 158 215
;; live  kill	
;; rd  in  	(5) 7[17],13[24],102[284],103[285],212[358]
;; rd  gen 	(2) 158[325],215[360]
;; rd  kill	(19) 158[319,320,321,322,323,324,325,326,327,328,329,330,331,332,333,334,335,336],215[360]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
;; rd  out 	(5) 7[17],13[24],102[284],103[285],158[325]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d284(bb 0 insn -1) }
;;   reg 103 { d285(bb 0 insn -1) }

( 32 )->[34]->( 35 )
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u254(7){ d17(bb 0 insn -1) }u255(13){ d24(bb 0 insn -1) }u256(102){ d284(bb 0 insn -1) }u257(103){ d285(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 158
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 158
;; live  kill	
;; rd  in  	(5) 7[17],13[24],102[284],103[285],212[358]
;; rd  gen 	(1) 158[324]
;; rd  kill	(18) 158[319,320,321,322,323,324,325,326,327,328,329,330,331,332,333,334,335,336]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
;; rd  out 	(5) 7[17],13[24],102[284],103[285],158[324]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d284(bb 0 insn -1) }
;;   reg 103 { d285(bb 0 insn -1) }

( 34 33 )->[35]->( 36 37 )
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u258(7){ d17(bb 0 insn -1) }u259(13){ d24(bb 0 insn -1) }u260(102){ d284(bb 0 insn -1) }u261(103){ d285(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 115 216 217
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
;; live  gen 	 100 [cc] 115 216 217
;; live  kill	
;; rd  in  	(6) 7[17],13[24],102[284],103[285],158[324,325]
;; rd  gen 	(4) 100[258],115[296],216[361],217[362]
;; rd  kill	(32) 100[252,253,254,255,256,257,258,259,260,261,262,263,264,265,266,267,268,269,270,271,272,273,274,275,276,277,278,279,280],115[296],216[361],217[362]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 216
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 216
;; rd  out 	(7) 7[17],13[24],102[284],103[285],158[324,325],216[361]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d284(bb 0 insn -1) }
;;   reg 103 { d285(bb 0 insn -1) }

( 35 )->[36]->( 37 )
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u266(7){ d17(bb 0 insn -1) }u267(13){ d24(bb 0 insn -1) }u268(102){ d284(bb 0 insn -1) }u269(103){ d285(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 216
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 216
;; lr  def 	 158 219
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 216
;; live  gen 	 158 219
;; live  kill	
;; rd  in  	(7) 7[17],13[24],102[284],103[285],158[324,325],216[361]
;; rd  gen 	(2) 158[323],219[363]
;; rd  kill	(19) 158[319,320,321,322,323,324,325,326,327,328,329,330,331,332,333,334,335,336],219[363]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
;; rd  out 	(5) 7[17],13[24],102[284],103[285],158[323]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d284(bb 0 insn -1) }
;;   reg 103 { d285(bb 0 insn -1) }

( 36 35 )->[37]->( 38 39 )
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u274(7){ d17(bb 0 insn -1) }u275(13){ d24(bb 0 insn -1) }u276(102){ d284(bb 0 insn -1) }u277(103){ d285(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 117 220 221
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
;; live  gen 	 100 [cc] 117 220 221
;; live  kill	
;; rd  in  	(8) 7[17],13[24],102[284],103[285],158[323,324,325],216[361]
;; rd  gen 	(4) 100[257],117[297],220[364],221[365]
;; rd  kill	(32) 100[252,253,254,255,256,257,258,259,260,261,262,263,264,265,266,267,268,269,270,271,272,273,274,275,276,277,278,279,280],117[297],220[364],221[365]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 220
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 220
;; rd  out 	(8) 7[17],13[24],102[284],103[285],158[323,324,325],220[364]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d284(bb 0 insn -1) }
;;   reg 103 { d285(bb 0 insn -1) }

( 37 )->[38]->( 39 )
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u282(7){ d17(bb 0 insn -1) }u283(13){ d24(bb 0 insn -1) }u284(102){ d284(bb 0 insn -1) }u285(103){ d285(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 220
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 220
;; lr  def 	 158 223
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 220
;; live  gen 	 158 223
;; live  kill	
;; rd  in  	(8) 7[17],13[24],102[284],103[285],158[323,324,325],220[364]
;; rd  gen 	(2) 158[322],223[366]
;; rd  kill	(19) 158[319,320,321,322,323,324,325,326,327,328,329,330,331,332,333,334,335,336],223[366]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
;; rd  out 	(5) 7[17],13[24],102[284],103[285],158[322]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d284(bb 0 insn -1) }
;;   reg 103 { d285(bb 0 insn -1) }

( 38 37 )->[39]->( 40 41 )
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u290(7){ d17(bb 0 insn -1) }u291(13){ d24(bb 0 insn -1) }u292(102){ d284(bb 0 insn -1) }u293(103){ d285(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 119 224 225
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
;; live  gen 	 100 [cc] 119 224 225
;; live  kill	
;; rd  in  	(9) 7[17],13[24],102[284],103[285],158[322,323,324,325],220[364]
;; rd  gen 	(4) 100[256],119[298],224[367],225[368]
;; rd  kill	(32) 100[252,253,254,255,256,257,258,259,260,261,262,263,264,265,266,267,268,269,270,271,272,273,274,275,276,277,278,279,280],119[298],224[367],225[368]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 224
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 224
;; rd  out 	(9) 7[17],13[24],102[284],103[285],158[322,323,324,325],224[367]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d284(bb 0 insn -1) }
;;   reg 103 { d285(bb 0 insn -1) }

( 39 )->[40]->( 41 )
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u298(7){ d17(bb 0 insn -1) }u299(13){ d24(bb 0 insn -1) }u300(102){ d284(bb 0 insn -1) }u301(103){ d285(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 224
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 224
;; lr  def 	 158 227
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 224
;; live  gen 	 158 227
;; live  kill	
;; rd  in  	(9) 7[17],13[24],102[284],103[285],158[322,323,324,325],224[367]
;; rd  gen 	(2) 158[321],227[369]
;; rd  kill	(19) 158[319,320,321,322,323,324,325,326,327,328,329,330,331,332,333,334,335,336],227[369]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
;; rd  out 	(5) 7[17],13[24],102[284],103[285],158[321]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d284(bb 0 insn -1) }
;;   reg 103 { d285(bb 0 insn -1) }

( 40 39 )->[41]->( 42 43 )
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u306(7){ d17(bb 0 insn -1) }u307(13){ d24(bb 0 insn -1) }u308(102){ d284(bb 0 insn -1) }u309(103){ d285(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 121 228 229
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
;; live  gen 	 100 [cc] 121 228 229
;; live  kill	
;; rd  in  	(10) 7[17],13[24],102[284],103[285],158[321,322,323,324,325],224[367]
;; rd  gen 	(4) 100[255],121[299],228[370],229[371]
;; rd  kill	(32) 100[252,253,254,255,256,257,258,259,260,261,262,263,264,265,266,267,268,269,270,271,272,273,274,275,276,277,278,279,280],121[299],228[370],229[371]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 228
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 228
;; rd  out 	(10) 7[17],13[24],102[284],103[285],158[321,322,323,324,325],228[370]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d284(bb 0 insn -1) }
;;   reg 103 { d285(bb 0 insn -1) }

( 41 )->[42]->( 44 45 )
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u314(7){ d17(bb 0 insn -1) }u315(13){ d24(bb 0 insn -1) }u316(102){ d284(bb 0 insn -1) }u317(103){ d285(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 228
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 228
;; lr  def 	 100 [cc] 126 158 231 233
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 228
;; live  gen 	 100 [cc] 126 158 231 233
;; live  kill	
;; rd  in  	(10) 7[17],13[24],102[284],103[285],158[321,322,323,324,325],228[370]
;; rd  gen 	(5) 100[254],126[302],158[320],231[372],233[373]
;; rd  kill	(50) 100[252,253,254,255,256,257,258,259,260,261,262,263,264,265,266,267,268,269,270,271,272,273,274,275,276,277,278,279,280],126[302],158[319,320,321,322,323,324,325,326,327,328,329,330,331,332,333,334,335,336],231[372],233[373]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
;; rd  out 	(5) 7[17],13[24],102[284],103[285],158[320]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d284(bb 0 insn -1) }
;;   reg 103 { d285(bb 0 insn -1) }

( 41 )->[43]->( 44 45 )
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u326(7){ d17(bb 0 insn -1) }u327(13){ d24(bb 0 insn -1) }u328(102){ d284(bb 0 insn -1) }u329(103){ d285(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 228
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 228
;; lr  def 	 100 [cc] 123 235
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 228
;; live  gen 	 100 [cc] 123 235
;; live  kill	
;; rd  in  	(10) 7[17],13[24],102[284],103[285],158[321,322,323,324,325],228[370]
;; rd  gen 	(3) 100[253],123[300],235[374]
;; rd  kill	(31) 100[252,253,254,255,256,257,258,259,260,261,262,263,264,265,266,267,268,269,270,271,272,273,274,275,276,277,278,279,280],123[300],235[374]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
;; rd  out 	(9) 7[17],13[24],102[284],103[285],158[321,322,323,324,325]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d284(bb 0 insn -1) }
;;   reg 103 { d285(bb 0 insn -1) }

( 42 43 )->[44]->( 45 )
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u334(7){ d17(bb 0 insn -1) }u335(13){ d24(bb 0 insn -1) }u336(102){ d284(bb 0 insn -1) }u337(103){ d285(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 236 237
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
;; live  gen 	 236 237
;; live  kill	
;; rd  in  	(10) 7[17],13[24],102[284],103[285],158[320,321,322,323,324,325]
;; rd  gen 	(2) 236[375],237[376]
;; rd  kill	(2) 236[375],237[376]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
;; rd  out 	(10) 7[17],13[24],102[284],103[285],158[320,321,322,323,324,325]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d284(bb 0 insn -1) }
;;   reg 103 { d285(bb 0 insn -1) }

( 44 15 16 30 31 42 43 )->[45]->( 1 )
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u340(7){ d17(bb 0 insn -1) }u341(13){ d24(bb 0 insn -1) }u342(102){ d284(bb 0 insn -1) }u343(103){ d285(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(32) 7[17],13[24],102[284],103[285],125[301],158[319,320,321,322,323,324,325,326,327,328,329,330,331,332,333,334,335,336],159[337],160[338],186[346],239[377],240[378],241[379],242[380],243[381],244[382]
;; rd  gen 	(1) 0[0]
;; rd  kill	(5) 0[0,1,2,3,4]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[17],13[24],102[284],103[285]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d284(bb 0 insn -1) }
;;   reg 103 { d285(bb 0 insn -1) }

( 45 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u346(0){ d0(bb 45 insn 480) }u347(7){ d17(bb 0 insn -1) }u348(13){ d24(bb 0 insn -1) }u349(102){ d284(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[17],13[24],102[284],103[285]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 45 insn 480) }
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d24(bb 0 insn -1) }
;;   reg 102 { d284(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 22 to worklist
  Adding insn 18 to worklist
  Adding insn 33 to worklist
  Adding insn 30 to worklist
  Adding insn 42 to worklist
  Adding insn 52 to worklist
  Adding insn 49 to worklist
  Adding insn 62 to worklist
  Adding insn 72 to worklist
  Adding insn 69 to worklist
  Adding insn 82 to worklist
  Adding insn 92 to worklist
  Adding insn 89 to worklist
  Adding insn 102 to worklist
  Adding insn 112 to worklist
  Adding insn 109 to worklist
  Adding insn 122 to worklist
  Adding insn 135 to worklist
  Adding insn 131 to worklist
  Adding insn 157 to worklist
  Adding insn 154 to worklist
  Adding insn 149 to worklist
  Adding insn 167 to worklist
  Adding insn 174 to worklist
  Adding insn 194 to worklist
  Adding insn 191 to worklist
  Adding insn 180 to worklist
  Adding insn 203 to worklist
  Adding insn 213 to worklist
  Adding insn 210 to worklist
  Adding insn 223 to worklist
  Adding insn 233 to worklist
  Adding insn 230 to worklist
  Adding insn 243 to worklist
  Adding insn 253 to worklist
  Adding insn 250 to worklist
  Adding insn 263 to worklist
  Adding insn 273 to worklist
  Adding insn 270 to worklist
  Adding insn 283 to worklist
  Adding insn 296 to worklist
  Adding insn 292 to worklist
  Adding insn 318 to worklist
  Adding insn 315 to worklist
  Adding insn 310 to worklist
  Adding insn 328 to worklist
  Adding insn 345 to worklist
  Adding insn 342 to worklist
  Adding insn 338 to worklist
  Adding insn 354 to worklist
  Adding insn 364 to worklist
  Adding insn 361 to worklist
  Adding insn 374 to worklist
  Adding insn 384 to worklist
  Adding insn 381 to worklist
  Adding insn 394 to worklist
  Adding insn 404 to worklist
  Adding insn 401 to worklist
  Adding insn 414 to worklist
  Adding insn 424 to worklist
  Adding insn 421 to worklist
  Adding insn 442 to worklist
  Adding insn 439 to worklist
  Adding insn 434 to worklist
  Adding insn 455 to worklist
  Adding insn 452 to worklist
  Adding insn 463 to worklist
  Adding insn 481 to worklist
Finished finding needed instructions:
  Adding insn 480 to worklist
Processing use of (reg 158 [ <retval> ]) in insn 480:
  Adding insn 31 to worklist
  Adding insn 4 to worklist
  Adding insn 55 to worklist
  Adding insn 75 to worklist
  Adding insn 95 to worklist
  Adding insn 142 to worklist
  Adding insn 9 to worklist
  Adding insn 216 to worklist
  Adding insn 236 to worklist
  Adding insn 256 to worklist
  Adding insn 303 to worklist
  Adding insn 10 to worklist
  Adding insn 11 to worklist
  Adding insn 367 to worklist
  Adding insn 387 to worklist
  Adding insn 407 to worklist
  Adding insn 427 to worklist
  Adding insn 576 to worklist
Processing use of (reg 100 cc) in insn 576:
  Adding insn 573 to worklist
Processing use of (reg 159 [ Timeout ]) in insn 573:
  Adding insn 2 to worklist
Processing use of (reg 185) in insn 573:
  Adding insn 182 to worklist
Processing use of (reg 125 [ tickstart ]) in insn 182:
  Adding insn 19 to worklist
Processing use of (reg 141 [ _102 ]) in insn 182:
  Adding insn 181 to worklist
Processing use of (reg 0 r0) in insn 181:
Processing use of (reg 0 r0) in insn 19:
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 158 [ <retval> ]) in insn 427:
Processing use of (reg 158 [ <retval> ]) in insn 407:
Processing use of (reg 158 [ <retval> ]) in insn 387:
Processing use of (reg 158 [ <retval> ]) in insn 367:
Processing use of (reg 158 [ <retval> ]) in insn 303:
Processing use of (reg 158 [ <retval> ]) in insn 256:
Processing use of (reg 158 [ <retval> ]) in insn 236:
Processing use of (reg 158 [ <retval> ]) in insn 216:
Processing use of (reg 143 [ prephitmp_106 ]) in insn 9:
  Adding insn 574 to worklist
Processing use of (reg 100 cc) in insn 574:
Processing use of (reg 158 [ <retval> ]) in insn 142:
Processing use of (reg 158 [ <retval> ]) in insn 95:
Processing use of (reg 158 [ <retval> ]) in insn 75:
Processing use of (reg 158 [ <retval> ]) in insn 55:
Processing use of (reg 128 [ _61 ]) in insn 31:
Processing use of (reg 0 r0) in insn 481:
Processing use of (reg 236) in insn 463:
  Adding insn 461 to worklist
Processing use of (reg 237) in insn 463:
  Adding insn 462 to worklist
Processing use of (reg 228) in insn 452:
  Adding insn 420 to worklist
Processing use of (reg 100 cc) in insn 455:
  Adding insn 454 to worklist
Processing use of (reg 235) in insn 454:
  Adding insn 453 to worklist
Processing use of (reg 123 [ _18 ]) in insn 453:
Processing use of (reg 228) in insn 434:
Processing use of (reg 231) in insn 434:
  Adding insn 433 to worklist
Processing use of (reg 228) in insn 439:
Processing use of (reg 100 cc) in insn 442:
  Adding insn 441 to worklist
Processing use of (reg 233) in insn 441:
  Adding insn 440 to worklist
Processing use of (reg 126 [ _52 ]) in insn 440:
Processing use of (reg 228) in insn 421:
Processing use of (reg 100 cc) in insn 424:
  Adding insn 423 to worklist
Processing use of (reg 229) in insn 423:
  Adding insn 422 to worklist
Processing use of (reg 121 [ _15 ]) in insn 422:
Processing use of (reg 224) in insn 414:
  Adding insn 400 to worklist
Processing use of (reg 227) in insn 414:
  Adding insn 413 to worklist
Processing use of (reg 224) in insn 401:
Processing use of (reg 100 cc) in insn 404:
  Adding insn 403 to worklist
Processing use of (reg 225) in insn 403:
  Adding insn 402 to worklist
Processing use of (reg 119 [ _12 ]) in insn 402:
Processing use of (reg 220) in insn 394:
  Adding insn 380 to worklist
Processing use of (reg 223) in insn 394:
  Adding insn 393 to worklist
Processing use of (reg 220) in insn 381:
Processing use of (reg 100 cc) in insn 384:
  Adding insn 383 to worklist
Processing use of (reg 221) in insn 383:
  Adding insn 382 to worklist
Processing use of (reg 117 [ _9 ]) in insn 382:
Processing use of (reg 216) in insn 374:
  Adding insn 360 to worklist
Processing use of (reg 219) in insn 374:
  Adding insn 373 to worklist
Processing use of (reg 216) in insn 361:
Processing use of (reg 100 cc) in insn 364:
  Adding insn 363 to worklist
Processing use of (reg 217) in insn 363:
  Adding insn 362 to worklist
Processing use of (reg 115 [ _6 ]) in insn 362:
Processing use of (reg 212) in insn 354:
  Adding insn 341 to worklist
Processing use of (reg 215) in insn 354:
  Adding insn 353 to worklist
Processing use of (reg 13 sp) in insn 338:
Processing use of (reg 212) in insn 342:
Processing use of (reg 100 cc) in insn 345:
  Adding insn 344 to worklist
Processing use of (reg 213) in insn 344:
  Adding insn 343 to worklist
Processing use of (reg 113 [ _3 ]) in insn 343:
Processing use of (reg 100 cc) in insn 328:
  Adding insn 327 to worklist
Processing use of (reg 158 [ <retval> ]) in insn 327:
Processing use of (reg 186) in insn 310:
  Adding insn 190 to worklist
Processing use of (reg 209) in insn 310:
  Adding insn 309 to worklist
Processing use of (reg 186) in insn 315:
Processing use of (reg 100 cc) in insn 318:
  Adding insn 317 to worklist
Processing use of (reg 211) in insn 317:
  Adding insn 316 to worklist
Processing use of (reg 156 [ _139 ]) in insn 316:
Processing use of (reg 186) in insn 292:
Processing use of (reg 100 cc) in insn 296:
  Adding insn 295 to worklist
Processing use of (reg 207) in insn 295:
  Adding insn 294 to worklist
Processing use of (reg 154 [ _135 ]) in insn 294:
Processing use of (reg 186) in insn 283:
Processing use of (reg 205) in insn 283:
  Adding insn 282 to worklist
Processing use of (reg 186) in insn 270:
Processing use of (reg 100 cc) in insn 273:
  Adding insn 272 to worklist
Processing use of (reg 203) in insn 272:
  Adding insn 271 to worklist
Processing use of (reg 152 [ _130 ]) in insn 271:
Processing use of (reg 186) in insn 263:
Processing use of (reg 201) in insn 263:
  Adding insn 262 to worklist
Processing use of (reg 186) in insn 250:
Processing use of (reg 100 cc) in insn 253:
  Adding insn 252 to worklist
Processing use of (reg 199) in insn 252:
  Adding insn 251 to worklist
Processing use of (reg 150 [ _124 ]) in insn 251:
Processing use of (reg 186) in insn 243:
Processing use of (reg 197) in insn 243:
  Adding insn 242 to worklist
Processing use of (reg 186) in insn 230:
Processing use of (reg 100 cc) in insn 233:
  Adding insn 232 to worklist
Processing use of (reg 195) in insn 232:
  Adding insn 231 to worklist
Processing use of (reg 148 [ _118 ]) in insn 231:
Processing use of (reg 186) in insn 223:
Processing use of (reg 244) in insn 223:
  Adding insn 222 to worklist
Processing use of (reg 186) in insn 210:
Processing use of (reg 100 cc) in insn 213:
  Adding insn 212 to worklist
Processing use of (reg 191) in insn 212:
  Adding insn 211 to worklist
Processing use of (reg 146 [ _112 ]) in insn 211:
Processing use of (reg 186) in insn 203:
Processing use of (reg 243) in insn 203:
  Adding insn 202 to worklist
Processing use of (reg 13 sp) in insn 180:
Processing use of (reg 186) in insn 191:
Processing use of (reg 100 cc) in insn 194:
  Adding insn 193 to worklist
Processing use of (reg 187) in insn 193:
  Adding insn 192 to worklist
Processing use of (reg 144 [ _107 ]) in insn 192:
Processing use of (reg 100 cc) in insn 174:
  Adding insn 173 to worklist
Processing use of (reg 159 [ Timeout ]) in insn 173:
Processing use of (reg 100 cc) in insn 167:
  Adding insn 166 to worklist
Processing use of (reg 158 [ <retval> ]) in insn 166:
Processing use of (reg 160) in insn 149:
  Adding insn 29 to worklist
Processing use of (reg 241) in insn 149:
  Adding insn 81 to worklist
Processing use of (reg 160) in insn 154:
Processing use of (reg 100 cc) in insn 157:
  Adding insn 156 to worklist
Processing use of (reg 184) in insn 156:
  Adding insn 155 to worklist
Processing use of (reg 139 [ _93 ]) in insn 155:
Processing use of (reg 160) in insn 131:
Processing use of (reg 100 cc) in insn 135:
  Adding insn 134 to worklist
Processing use of (reg 180) in insn 134:
  Adding insn 133 to worklist
Processing use of (reg 137 [ _89 ]) in insn 133:
Processing use of (reg 160) in insn 122:
Processing use of (reg 242) in insn 122:
  Adding insn 121 to worklist
Processing use of (reg 160) in insn 109:
Processing use of (reg 100 cc) in insn 112:
  Adding insn 111 to worklist
Processing use of (reg 176) in insn 111:
  Adding insn 110 to worklist
Processing use of (reg 135 [ _84 ]) in insn 110:
Processing use of (reg 160) in insn 102:
Processing use of (reg 241) in insn 102:
Processing use of (reg 160) in insn 89:
Processing use of (reg 100 cc) in insn 92:
  Adding insn 91 to worklist
Processing use of (reg 172) in insn 91:
  Adding insn 90 to worklist
Processing use of (reg 133 [ _78 ]) in insn 90:
Processing use of (reg 160) in insn 82:
Processing use of (reg 241) in insn 82:
Processing use of (reg 160) in insn 69:
Processing use of (reg 100 cc) in insn 72:
  Adding insn 71 to worklist
Processing use of (reg 168) in insn 71:
  Adding insn 70 to worklist
Processing use of (reg 131 [ _72 ]) in insn 70:
Processing use of (reg 160) in insn 62:
Processing use of (reg 240) in insn 62:
  Adding insn 61 to worklist
Processing use of (reg 160) in insn 49:
Processing use of (reg 100 cc) in insn 52:
  Adding insn 51 to worklist
Processing use of (reg 164) in insn 51:
  Adding insn 50 to worklist
Processing use of (reg 129 [ _66 ]) in insn 50:
Processing use of (reg 160) in insn 42:
Processing use of (reg 239) in insn 42:
  Adding insn 41 to worklist
Processing use of (reg 160) in insn 30:
Processing use of (reg 100 cc) in insn 33:
  Adding insn 32 to worklist
Processing use of (reg 158 [ <retval> ]) in insn 32:
Processing use of (reg 13 sp) in insn 18:
Processing use of (reg 100 cc) in insn 22:
  Adding insn 21 to worklist
Processing use of (reg 159 [ Timeout ]) in insn 21:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_RCCEx_CRSWaitSynchronization

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={5d,5u} r1={4d} r2={4d} r3={4d} r7={1d,45u} r12={6d} r13={1d,48u} r14={4d} r15={3d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={29d,27u} r101={3d} r102={1d,45u} r103={1d,44u} r104={3d} r105={3d} r106={3d} r113={1d,1u} r115={1d,1u} r117={1d,1u} r119={1d,1u} r121={1d,1u} r123={1d,1u} r125={1d,2u} r126={1d,1u} r128={1d,2u} r129={1d,1u} r131={1d,1u} r133={1d,1u} r135={1d,1u} r137={1d,1u} r139={1d,1u} r141={1d,1u} r143={1d,2u} r144={1d,1u} r146={1d,1u} r148={1d,1u} r150={1d,1u} r152={1d,1u} r154={1d,1u} r156={1d,1u} r158={18d,28u} r159={1d,3u} r160={1d,13u} r164={1d,1u} r168={1d,1u} r172={1d,1u} r176={1d,1u} r180={1d,1u} r184={1d,1u} r185={1d,1u} r186={1d,13u} r187={1d,1u} r191={1d,1u} r195={1d,1u} r197={1d,1u} r199={1d,1u} r201={1d,1u} r203={1d,1u} r205={1d,1u} r207={1d,1u} r209={1d,1u} r211={1d,1u} r212={1d,2u} r213={1d,1u} r215={1d,1u} r216={1d,2u} r217={1d,1u} r219={1d,1u} r220={1d,2u} r221={1d,1u} r223={1d,1u} r224={1d,2u} r225={1d,1u} r227={1d,1u} r228={1d,4u} r229={1d,1u} r231={1d,1u} r233={1d,1u} r235={1d,1u} r236={1d,1u} r237={1d,1u} r239={1d,1u} r240={1d,1u} r241={1d,3u} r242={1d,1u} r243={1d,1u} r244={1d,1u} 
;;    total ref usage 733{383d,350u,0e} in 345{342 regular + 3 call} insns.
(note 12 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 12 3 2 (set (reg/v:SI 159 [ Timeout ])
        (reg:SI 0 r0 [ Timeout ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1599:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ Timeout ])
        (nil)))
(note 3 2 14 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 14 3 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1600:3 -1
     (nil))
(debug_insn 15 14 16 2 (var_location:SI crsstatus (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1600:12 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1601:3 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1604:3 -1
     (nil))
(call_insn 18 17 19 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006c91f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1604:15 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006c91f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 19 18 20 2 (set (reg/v:SI 125 [ tickstart ])
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1604:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 20 19 21 2 (var_location:SI tickstart (reg/v:SI 125 [ tickstart ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1604:15 -1
     (nil))
(insn 21 20 22 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 159 [ Timeout ])
            (const_int -1 [0xffffffffffffffff]))) 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 22 21 510 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 171)
            (pc))) 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 524845004 (nil)))
 -> 171)
(note 510 22 29 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 29 510 41 3 (set (reg/f:SI 160)
        (const_int 1073750016 [0x40002000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1617:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 41 29 61 3 (set (reg:SI 239)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1623:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 61 41 81 3 (set (reg:SI 240)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1633:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 81 61 121 3 (set (reg:SI 241)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1643:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 121 81 165 3 (set (reg:SI 242)
        (const_int 8 [0x8])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1670:7 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 165 121 23 4 453 (nil) [1 uses])
(note 23 165 24 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 24 23 25 4 (var_location:SI crsstatus (const_int 0 [0])) -1
     (nil))
(debug_insn 25 24 26 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1607:3 -1
     (nil))
(debug_insn 26 25 27 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1609:5 -1
     (nil))
(debug_insn 27 26 28 4 (var_location:SI crsstatus (const_int 0 [0])) -1
     (nil))
(debug_insn 28 27 30 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1617:5 -1
     (nil))
(insn 30 28 509 4 (set (reg:SI 128 [ _61 ])
        (mem/v:SI (plus:SI (reg/f:SI 160)
                (const_int 8 [0x8])) [1 MEM[(struct CRS_TypeDef *)1073750016B].ISR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1617:8 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 509 30 31 4 (var_location:SI D#2 (and:SI (reg:SI 128 [ _61 ])
        (const_int 1 [0x1]))) -1
     (nil))
(insn 31 509 32 4 (set (reg/v:SI 158 [ <retval> ])
        (and:SI (reg:SI 128 [ _61 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1617:8 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 128 [ _61 ])
        (nil)))
(insn 32 31 33 4 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 158 [ <retval> ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1617:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 33 32 34 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 43)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1617:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 43)
(note 34 33 35 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 35 34 36 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1620:7 -1
     (nil))
(debug_insn 36 35 37 5 (var_location:SI crsstatus (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1620:17 -1
     (nil))
(debug_insn 37 36 38 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1623:7 -1
     (nil))
(debug_insn 38 37 39 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1623:7 -1
     (nil))
(debug_insn 39 38 42 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1623:7 -1
     (nil))
(insn 42 39 508 5 (set (mem/v:SI (plus:SI (reg/f:SI 160)
                (const_int 12 [0xc])) [1 MEM[(struct CRS_TypeDef *)1073750016B].ICR+0 S4 A32])
        (reg:SI 239)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1623:7 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 508 42 4 5 (var_location:SI D#2 (const_int 2 [0x2])) -1
     (nil))
(insn 4 508 43 5 (set (reg/v:SI 158 [ <retval> ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1623:7 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 43 4 44 6 444 (nil) [1 uses])
(note 44 43 45 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 45 44 46 6 (var_location:SI crsstatus (debug_expr:SI D#2)) -1
     (nil))
(debug_insn 46 45 47 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1623:7 -1
     (nil))
(debug_insn 47 46 49 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1627:5 -1
     (nil))
(insn 49 47 50 6 (set (reg:SI 129 [ _66 ])
        (mem/v:SI (plus:SI (reg/f:SI 160)
                (const_int 8 [0x8])) [1 MEM[(struct CRS_TypeDef *)1073750016B].ISR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1627:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 50 49 51 6 (set (reg:SI 164)
        (and:SI (reg:SI 129 [ _66 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1627:8 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 129 [ _66 ])
        (nil)))
(insn 51 50 52 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 164)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1627:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 164)
        (nil)))
(jump_insn 52 51 53 6 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 63)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1627:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 63)
(note 53 52 54 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 54 53 507 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1630:7 -1
     (nil))
(debug_insn 507 54 55 7 (var_location:SI D#2 (ior:SI (reg/v:SI 158 [ <retval> ])
        (const_int 4 [0x4]))) -1
     (nil))
(insn 55 507 56 7 (set (reg/v:SI 158 [ <retval> ])
        (ior:SI (reg/v:SI 158 [ <retval> ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1630:17 106 {*iorsi3_insn}
     (nil))
(debug_insn 56 55 57 7 (var_location:SI crsstatus (debug_expr:SI D#2)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1630:17 -1
     (nil))
(debug_insn 57 56 58 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1633:7 -1
     (nil))
(debug_insn 58 57 59 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1633:7 -1
     (nil))
(debug_insn 59 58 62 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1633:7 -1
     (nil))
(insn 62 59 63 7 (set (mem/v:SI (plus:SI (reg/f:SI 160)
                (const_int 12 [0xc])) [1 MEM[(struct CRS_TypeDef *)1073750016B].ICR+0 S4 A32])
        (reg:SI 240)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1633:7 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 63 62 64 8 445 (nil) [1 uses])
(note 64 63 65 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 65 64 66 8 (var_location:SI crsstatus (debug_expr:SI D#2)) -1
     (nil))
(debug_insn 66 65 67 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1633:7 -1
     (nil))
(debug_insn 67 66 69 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1637:5 -1
     (nil))
(insn 69 67 70 8 (set (reg:SI 131 [ _72 ])
        (mem/v:SI (plus:SI (reg/f:SI 160)
                (const_int 8 [0x8])) [1 MEM[(struct CRS_TypeDef *)1073750016B].ISR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1637:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 70 69 71 8 (set (reg:SI 168)
        (and:SI (reg:SI 131 [ _72 ])
            (const_int 1024 [0x400]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1637:8 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 131 [ _72 ])
        (nil)))
(insn 71 70 72 8 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 168)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1637:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 168)
        (nil)))
(jump_insn 72 71 73 8 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 83)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1637:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 83)
(note 73 72 74 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 74 73 506 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1640:7 -1
     (nil))
(debug_insn 506 74 75 9 (var_location:SI D#2 (ior:SI (reg/v:SI 158 [ <retval> ])
        (const_int 32 [0x20]))) -1
     (nil))
(insn 75 506 76 9 (set (reg/v:SI 158 [ <retval> ])
        (ior:SI (reg/v:SI 158 [ <retval> ])
            (const_int 32 [0x20]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1640:17 106 {*iorsi3_insn}
     (nil))
(debug_insn 76 75 77 9 (var_location:SI crsstatus (debug_expr:SI D#2)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1640:17 -1
     (nil))
(debug_insn 77 76 78 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1643:7 -1
     (nil))
(debug_insn 78 77 79 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1643:7 -1
     (nil))
(debug_insn 79 78 82 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1643:7 -1
     (nil))
(insn 82 79 83 9 (set (mem/v:SI (plus:SI (reg/f:SI 160)
                (const_int 12 [0xc])) [1 MEM[(struct CRS_TypeDef *)1073750016B].ICR+0 S4 A32])
        (reg:SI 241)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1643:7 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 83 82 84 10 446 (nil) [1 uses])
(note 84 83 85 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 85 84 86 10 (var_location:SI crsstatus (debug_expr:SI D#2)) -1
     (nil))
(debug_insn 86 85 87 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1643:7 -1
     (nil))
(debug_insn 87 86 89 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1647:5 -1
     (nil))
(insn 89 87 90 10 (set (reg:SI 133 [ _78 ])
        (mem/v:SI (plus:SI (reg/f:SI 160)
                (const_int 8 [0x8])) [1 MEM[(struct CRS_TypeDef *)1073750016B].ISR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1647:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 90 89 91 10 (set (reg:SI 172)
        (and:SI (reg:SI 133 [ _78 ])
            (const_int 256 [0x100]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1647:8 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 133 [ _78 ])
        (nil)))
(insn 91 90 92 10 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 172)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1647:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 172)
        (nil)))
(jump_insn 92 91 93 10 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 103)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1647:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 103)
(note 93 92 94 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 94 93 505 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1650:7 -1
     (nil))
(debug_insn 505 94 95 11 (var_location:SI D#2 (ior:SI (reg/v:SI 158 [ <retval> ])
        (const_int 8 [0x8]))) -1
     (nil))
(insn 95 505 96 11 (set (reg/v:SI 158 [ <retval> ])
        (ior:SI (reg/v:SI 158 [ <retval> ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1650:17 106 {*iorsi3_insn}
     (nil))
(debug_insn 96 95 97 11 (var_location:SI crsstatus (debug_expr:SI D#2)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1650:17 -1
     (nil))
(debug_insn 97 96 98 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1653:7 -1
     (nil))
(debug_insn 98 97 99 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1653:7 -1
     (nil))
(debug_insn 99 98 102 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1653:7 -1
     (nil))
(insn 102 99 103 11 (set (mem/v:SI (plus:SI (reg/f:SI 160)
                (const_int 12 [0xc])) [1 MEM[(struct CRS_TypeDef *)1073750016B].ICR+0 S4 A32])
        (reg:SI 241)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1653:7 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 103 102 104 12 447 (nil) [1 uses])
(note 104 103 105 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 105 104 106 12 (var_location:SI crsstatus (debug_expr:SI D#2)) -1
     (nil))
(debug_insn 106 105 107 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1653:7 -1
     (nil))
(debug_insn 107 106 109 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1657:5 -1
     (nil))
(insn 109 107 110 12 (set (reg:SI 135 [ _84 ])
        (mem/v:SI (plus:SI (reg/f:SI 160)
                (const_int 8 [0x8])) [1 MEM[(struct CRS_TypeDef *)1073750016B].ISR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1657:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 110 109 111 12 (set (reg:SI 176)
        (and:SI (reg:SI 135 [ _84 ])
            (const_int 512 [0x200]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1657:8 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 135 [ _84 ])
        (nil)))
(insn 111 110 112 12 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 176)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1657:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 176)
        (nil)))
(jump_insn 112 111 132 12 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 139)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1657:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 139)
      ; pc falls through to BB 14
(code_label 132 112 116 13 451 (nil) [2 uses])
(note 116 132 117 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 117 116 118 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1670:7 -1
     (nil))
(debug_insn 118 117 119 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1670:7 -1
     (nil))
(debug_insn 119 118 122 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1670:7 -1
     (nil))
(insn 122 119 126 13 (set (mem/v:SI (plus:SI (reg/f:SI 160)
                (const_int 12 [0xc])) [1 MEM[(struct CRS_TypeDef *)1073750016B].ICR+0 S4 A32])
        (reg:SI 242)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1670:7 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 16
(note 126 122 127 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 127 126 128 14 (var_location:SI crsstatus (debug_expr:SI D#2)) -1
     (nil))
(debug_insn 128 127 129 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1663:7 -1
     (nil))
(debug_insn 129 128 131 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1667:5 -1
     (nil))
(insn 131 129 133 14 (set (reg:SI 137 [ _89 ])
        (mem/v:SI (plus:SI (reg/f:SI 160)
                (const_int 8 [0x8])) [1 MEM[(struct CRS_TypeDef *)1073750016B].ISR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1667:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 133 131 134 14 (set (reg:SI 180)
        (and:SI (reg:SI 137 [ _89 ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1667:8 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 137 [ _89 ])
        (nil)))
(insn 134 133 135 14 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 180)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1667:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 180)
        (nil)))
(jump_insn 135 134 139 14 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 132)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1667:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 236223204 (nil)))
 -> 132)
      ; pc falls through to BB 16
(code_label 139 135 140 15 448 (nil) [1 uses])
(note 140 139 141 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 141 140 504 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1660:7 -1
     (nil))
(debug_insn 504 141 142 15 (var_location:SI D#2 (ior:SI (reg/v:SI 158 [ <retval> ])
        (const_int 16 [0x10]))) -1
     (nil))
(insn 142 504 143 15 (set (reg/v:SI 158 [ <retval> ])
        (ior:SI (reg/v:SI 158 [ <retval> ])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1660:17 106 {*iorsi3_insn}
     (nil))
(debug_insn 143 142 144 15 (var_location:SI crsstatus (debug_expr:SI D#2)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1660:17 -1
     (nil))
(debug_insn 144 143 145 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1663:7 -1
     (nil))
(debug_insn 145 144 146 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1663:7 -1
     (nil))
(debug_insn 146 145 149 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1663:7 -1
     (nil))
(insn 149 146 150 15 (set (mem/v:SI (plus:SI (reg/f:SI 160)
                (const_int 12 [0xc])) [1 MEM[(struct CRS_TypeDef *)1073750016B].ICR+0 S4 A32])
        (reg:SI 241)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1663:7 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 150 149 151 15 (var_location:SI crsstatus (debug_expr:SI D#2)) -1
     (nil))
(debug_insn 151 150 152 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1663:7 -1
     (nil))
(debug_insn 152 151 154 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1667:5 -1
     (nil))
(insn 154 152 155 15 (set (reg:SI 139 [ _93 ])
        (mem/v:SI (plus:SI (reg/f:SI 160)
                (const_int 8 [0x8])) [1 MEM[(struct CRS_TypeDef *)1073750016B].ISR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1667:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 155 154 156 15 (set (reg:SI 184)
        (and:SI (reg:SI 139 [ _93 ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1667:8 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 139 [ _93 ])
        (nil)))
(insn 156 155 157 15 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 184)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1667:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 184)
        (nil)))
(jump_insn 157 156 161 15 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 132)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1667:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 837518628 (nil)))
 -> 132)
      ; pc falls through to BB 45
(code_label 161 157 162 16 450 (nil) [0 uses])
(note 162 161 163 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(debug_insn 163 162 164 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1670:7 -1
     (nil))
(debug_insn 164 163 166 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1672:10 -1
     (nil))
(insn 166 164 167 16 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 158 [ <retval> ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1672:3 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 167 166 171 16 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 165)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1672:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1073741828 (nil)))
 -> 165)
      ; pc falls through to BB 45
(code_label 171 167 172 17 443 (nil) [1 uses])
(note 172 171 173 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 173 172 174 17 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 159 [ Timeout ])
            (const_int 0 [0]))) 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 174 173 577 17 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 332)
            (pc))) 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 332)
(note 577 174 190 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 190 577 202 18 (set (reg/f:SI 186)
        (const_int 1073750016 [0x40002000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1617:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 202 190 222 18 (set (reg:SI 243)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1623:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 222 202 326 18 (set (reg:SI 244)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1633:7 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 326 222 175 19 465 (nil) [1 uses])
(note 175 326 176 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(debug_insn 176 175 177 19 (var_location:SI crsstatus (const_int 0 [0])) -1
     (nil))
(debug_insn 177 176 178 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1607:3 -1
     (nil))
(debug_insn 178 177 179 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1609:5 -1
     (nil))
(debug_insn 179 178 180 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1611:7 -1
     (nil))
(call_insn 180 179 181 19 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006c91f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1611:12 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006c91f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 181 180 182 19 (set (reg:SI 141 [ _102 ])
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1611:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 182 181 573 19 (set (reg:SI 185)
        (minus:SI (reg:SI 141 [ _102 ])
            (reg/v:SI 125 [ tickstart ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1611:26 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg:SI 141 [ _102 ])
        (nil)))
(insn 573 182 574 19 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 159 [ Timeout ])
            (reg:SI 185))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1611:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 185)
        (nil)))
(insn 574 573 576 19 (set (reg:SI 143 [ prephitmp_106 ])
        (if_then_else:SI (geu (reg:CC 100 cc)
                (const_int 0 [0]))
            (const_int 2 [0x2])
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1611:9 986 {*thumb2_movsicc_insn}
     (nil))
(insn 576 574 188 19 (set (reg/v:SI 158 [ <retval> ])
        (if_then_else:SI (geu (reg:CC 100 cc)
                (const_int 0 [0]))
            (const_int 0 [0])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1611:9 986 {*thumb2_movsicc_insn}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil)))
(debug_insn 188 576 189 19 (var_location:SI crsstatus (debug_expr:SI D#2)) -1
     (nil))
(debug_insn 189 188 191 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1617:5 -1
     (nil))
(insn 191 189 192 19 (set (reg:SI 144 [ _107 ])
        (mem/v:SI (plus:SI (reg/f:SI 186)
                (const_int 8 [0x8])) [1 MEM[(struct CRS_TypeDef *)1073750016B].ISR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1617:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 192 191 193 19 (set (reg:SI 187)
        (and:SI (reg:SI 144 [ _107 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1617:8 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 144 [ _107 ])
        (nil)))
(insn 193 192 194 19 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 187)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1617:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 187)
        (nil)))
(jump_insn 194 193 195 19 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 204)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1617:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 204)
(note 195 194 196 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(debug_insn 196 195 197 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1620:7 -1
     (nil))
(debug_insn 197 196 198 20 (var_location:SI crsstatus (ior:SI (debug_expr:SI D#2)
        (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1620:17 -1
     (nil))
(debug_insn 198 197 199 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1623:7 -1
     (nil))
(debug_insn 199 198 200 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1623:7 -1
     (nil))
(debug_insn 200 199 203 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1623:7 -1
     (nil))
(insn 203 200 501 20 (set (mem/v:SI (plus:SI (reg/f:SI 186)
                (const_int 12 [0xc])) [1 MEM[(struct CRS_TypeDef *)1073750016B].ICR+0 S4 A32])
        (reg:SI 243)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1623:7 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 501 203 9 20 (var_location:SI D#2 (reg:SI 143 [ prephitmp_106 ])) -1
     (nil))
(insn 9 501 204 20 (set (reg/v:SI 158 [ <retval> ])
        (reg:SI 143 [ prephitmp_106 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1623:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 143 [ prephitmp_106 ])
        (nil)))
(code_label 204 9 205 21 457 (nil) [1 uses])
(note 205 204 206 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(debug_insn 206 205 207 21 (var_location:SI crsstatus (debug_expr:SI D#2)) -1
     (nil))
(debug_insn 207 206 208 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1623:7 -1
     (nil))
(debug_insn 208 207 210 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1627:5 -1
     (nil))
(insn 210 208 211 21 (set (reg:SI 146 [ _112 ])
        (mem/v:SI (plus:SI (reg/f:SI 186)
                (const_int 8 [0x8])) [1 MEM[(struct CRS_TypeDef *)1073750016B].ISR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1627:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 211 210 212 21 (set (reg:SI 191)
        (and:SI (reg:SI 146 [ _112 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1627:8 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 146 [ _112 ])
        (nil)))
(insn 212 211 213 21 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 191)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1627:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 191)
        (nil)))
(jump_insn 213 212 214 21 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 224)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1627:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 224)
(note 214 213 215 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(debug_insn 215 214 500 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1630:7 -1
     (nil))
(debug_insn 500 215 216 22 (var_location:SI D#2 (ior:SI (reg/v:SI 158 [ <retval> ])
        (const_int 4 [0x4]))) -1
     (nil))
(insn 216 500 217 22 (set (reg/v:SI 158 [ <retval> ])
        (ior:SI (reg/v:SI 158 [ <retval> ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1630:17 106 {*iorsi3_insn}
     (nil))
(debug_insn 217 216 218 22 (var_location:SI crsstatus (debug_expr:SI D#2)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1630:17 -1
     (nil))
(debug_insn 218 217 219 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1633:7 -1
     (nil))
(debug_insn 219 218 220 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1633:7 -1
     (nil))
(debug_insn 220 219 223 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1633:7 -1
     (nil))
(insn 223 220 224 22 (set (mem/v:SI (plus:SI (reg/f:SI 186)
                (const_int 12 [0xc])) [1 MEM[(struct CRS_TypeDef *)1073750016B].ICR+0 S4 A32])
        (reg:SI 244)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1633:7 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 224 223 225 23 458 (nil) [1 uses])
(note 225 224 226 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(debug_insn 226 225 227 23 (var_location:SI crsstatus (debug_expr:SI D#2)) -1
     (nil))
(debug_insn 227 226 228 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1633:7 -1
     (nil))
(debug_insn 228 227 230 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1637:5 -1
     (nil))
(insn 230 228 231 23 (set (reg:SI 148 [ _118 ])
        (mem/v:SI (plus:SI (reg/f:SI 186)
                (const_int 8 [0x8])) [1 MEM[(struct CRS_TypeDef *)1073750016B].ISR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1637:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 231 230 232 23 (set (reg:SI 195)
        (and:SI (reg:SI 148 [ _118 ])
            (const_int 1024 [0x400]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1637:8 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 148 [ _118 ])
        (nil)))
(insn 232 231 233 23 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 195)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1637:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 195)
        (nil)))
(jump_insn 233 232 234 23 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 244)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1637:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 244)
(note 234 233 235 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(debug_insn 235 234 499 24 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1640:7 -1
     (nil))
(debug_insn 499 235 236 24 (var_location:SI D#2 (ior:SI (reg/v:SI 158 [ <retval> ])
        (const_int 32 [0x20]))) -1
     (nil))
(insn 236 499 237 24 (set (reg/v:SI 158 [ <retval> ])
        (ior:SI (reg/v:SI 158 [ <retval> ])
            (const_int 32 [0x20]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1640:17 106 {*iorsi3_insn}
     (nil))
(debug_insn 237 236 238 24 (var_location:SI crsstatus (debug_expr:SI D#2)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1640:17 -1
     (nil))
(debug_insn 238 237 239 24 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1643:7 -1
     (nil))
(debug_insn 239 238 240 24 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1643:7 -1
     (nil))
(debug_insn 240 239 242 24 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1643:7 -1
     (nil))
(insn 242 240 243 24 (set (reg:SI 197)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1643:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 243 242 244 24 (set (mem/v:SI (plus:SI (reg/f:SI 186)
                (const_int 12 [0xc])) [1 MEM[(struct CRS_TypeDef *)1073750016B].ICR+0 S4 A32])
        (reg:SI 197)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1643:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 197)
        (nil)))
(code_label 244 243 245 25 459 (nil) [1 uses])
(note 245 244 246 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(debug_insn 246 245 247 25 (var_location:SI crsstatus (debug_expr:SI D#2)) -1
     (nil))
(debug_insn 247 246 248 25 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1643:7 -1
     (nil))
(debug_insn 248 247 250 25 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1647:5 -1
     (nil))
(insn 250 248 251 25 (set (reg:SI 150 [ _124 ])
        (mem/v:SI (plus:SI (reg/f:SI 186)
                (const_int 8 [0x8])) [1 MEM[(struct CRS_TypeDef *)1073750016B].ISR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1647:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 251 250 252 25 (set (reg:SI 199)
        (and:SI (reg:SI 150 [ _124 ])
            (const_int 256 [0x100]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1647:8 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 150 [ _124 ])
        (nil)))
(insn 252 251 253 25 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 199)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1647:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 199)
        (nil)))
(jump_insn 253 252 254 25 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 264)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1647:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 264)
(note 254 253 255 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(debug_insn 255 254 498 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1650:7 -1
     (nil))
(debug_insn 498 255 256 26 (var_location:SI D#2 (ior:SI (reg/v:SI 158 [ <retval> ])
        (const_int 8 [0x8]))) -1
     (nil))
(insn 256 498 257 26 (set (reg/v:SI 158 [ <retval> ])
        (ior:SI (reg/v:SI 158 [ <retval> ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1650:17 106 {*iorsi3_insn}
     (nil))
(debug_insn 257 256 258 26 (var_location:SI crsstatus (debug_expr:SI D#2)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1650:17 -1
     (nil))
(debug_insn 258 257 259 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1653:7 -1
     (nil))
(debug_insn 259 258 260 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1653:7 -1
     (nil))
(debug_insn 260 259 262 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1653:7 -1
     (nil))
(insn 262 260 263 26 (set (reg:SI 201)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1653:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 263 262 264 26 (set (mem/v:SI (plus:SI (reg/f:SI 186)
                (const_int 12 [0xc])) [1 MEM[(struct CRS_TypeDef *)1073750016B].ICR+0 S4 A32])
        (reg:SI 201)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1653:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 201)
        (nil)))
(code_label 264 263 265 27 460 (nil) [1 uses])
(note 265 264 266 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(debug_insn 266 265 267 27 (var_location:SI crsstatus (debug_expr:SI D#2)) -1
     (nil))
(debug_insn 267 266 268 27 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1653:7 -1
     (nil))
(debug_insn 268 267 270 27 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1657:5 -1
     (nil))
(insn 270 268 271 27 (set (reg:SI 152 [ _130 ])
        (mem/v:SI (plus:SI (reg/f:SI 186)
                (const_int 8 [0x8])) [1 MEM[(struct CRS_TypeDef *)1073750016B].ISR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1657:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 271 270 272 27 (set (reg:SI 203)
        (and:SI (reg:SI 152 [ _130 ])
            (const_int 512 [0x200]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1657:8 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 152 [ _130 ])
        (nil)))
(insn 272 271 273 27 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 203)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1657:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 203)
        (nil)))
(jump_insn 273 272 293 27 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 300)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1657:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 300)
      ; pc falls through to BB 29
(code_label 293 273 277 28 464 (nil) [2 uses])
(note 277 293 278 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(debug_insn 278 277 279 28 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1670:7 -1
     (nil))
(debug_insn 279 278 280 28 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1670:7 -1
     (nil))
(debug_insn 280 279 282 28 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1670:7 -1
     (nil))
(insn 282 280 283 28 (set (reg:SI 205)
        (const_int 8 [0x8])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1670:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 283 282 287 28 (set (mem/v:SI (plus:SI (reg/f:SI 186)
                (const_int 12 [0xc])) [1 MEM[(struct CRS_TypeDef *)1073750016B].ICR+0 S4 A32])
        (reg:SI 205)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1670:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 205)
        (nil)))
      ; pc falls through to BB 31
(note 287 283 288 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(debug_insn 288 287 289 29 (var_location:SI crsstatus (debug_expr:SI D#2)) -1
     (nil))
(debug_insn 289 288 290 29 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1663:7 -1
     (nil))
(debug_insn 290 289 292 29 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1667:5 -1
     (nil))
(insn 292 290 294 29 (set (reg:SI 154 [ _135 ])
        (mem/v:SI (plus:SI (reg/f:SI 186)
                (const_int 8 [0x8])) [1 MEM[(struct CRS_TypeDef *)1073750016B].ISR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1667:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 294 292 295 29 (set (reg:SI 207)
        (and:SI (reg:SI 154 [ _135 ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1667:8 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 154 [ _135 ])
        (nil)))
(insn 295 294 296 29 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 207)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1667:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 207)
        (nil)))
(jump_insn 296 295 300 29 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 293)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1667:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 236223204 (nil)))
 -> 293)
      ; pc falls through to BB 31
(code_label 300 296 301 30 461 (nil) [1 uses])
(note 301 300 302 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(debug_insn 302 301 497 30 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1660:7 -1
     (nil))
(debug_insn 497 302 303 30 (var_location:SI D#2 (ior:SI (reg/v:SI 158 [ <retval> ])
        (const_int 16 [0x10]))) -1
     (nil))
(insn 303 497 304 30 (set (reg/v:SI 158 [ <retval> ])
        (ior:SI (reg/v:SI 158 [ <retval> ])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1660:17 106 {*iorsi3_insn}
     (nil))
(debug_insn 304 303 305 30 (var_location:SI crsstatus (debug_expr:SI D#2)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1660:17 -1
     (nil))
(debug_insn 305 304 306 30 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1663:7 -1
     (nil))
(debug_insn 306 305 307 30 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1663:7 -1
     (nil))
(debug_insn 307 306 309 30 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1663:7 -1
     (nil))
(insn 309 307 310 30 (set (reg:SI 209)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1663:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 310 309 311 30 (set (mem/v:SI (plus:SI (reg/f:SI 186)
                (const_int 12 [0xc])) [1 MEM[(struct CRS_TypeDef *)1073750016B].ICR+0 S4 A32])
        (reg:SI 209)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1663:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 209)
        (nil)))
(debug_insn 311 310 312 30 (var_location:SI crsstatus (debug_expr:SI D#2)) -1
     (nil))
(debug_insn 312 311 313 30 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1663:7 -1
     (nil))
(debug_insn 313 312 315 30 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1667:5 -1
     (nil))
(insn 315 313 316 30 (set (reg:SI 156 [ _139 ])
        (mem/v:SI (plus:SI (reg/f:SI 186)
                (const_int 8 [0x8])) [1 MEM[(struct CRS_TypeDef *)1073750016B].ISR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1667:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 316 315 317 30 (set (reg:SI 211)
        (and:SI (reg:SI 156 [ _139 ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1667:8 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 156 [ _139 ])
        (nil)))
(insn 317 316 318 30 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 211)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1667:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 211)
        (nil)))
(jump_insn 318 317 322 30 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 293)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1667:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 837518628 (nil)))
 -> 293)
      ; pc falls through to BB 45
(code_label 322 318 323 31 463 (nil) [0 uses])
(note 323 322 324 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(debug_insn 324 323 325 31 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1670:7 -1
     (nil))
(debug_insn 325 324 327 31 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1672:10 -1
     (nil))
(insn 327 325 328 31 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 158 [ <retval> ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1672:3 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 328 327 332 31 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 326)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1672:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1073741828 (nil)))
 -> 326)
      ; pc falls through to BB 45
(code_label 332 328 333 32 455 (nil) [1 uses])
(note 333 332 334 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(debug_insn 334 333 335 32 (var_location:SI crsstatus (const_int 0 [0])) -1
     (nil))
(debug_insn 335 334 336 32 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1607:3 -1
     (nil))
(debug_insn 336 335 337 32 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1609:5 -1
     (nil))
(debug_insn 337 336 338 32 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1611:7 -1
     (nil))
(call_insn 338 337 339 32 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006c91f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1611:12 291 {*call_value_symbol}
     (expr_list:REG_UNUSED (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006c91f00 HAL_GetTick>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(debug_insn 339 338 340 32 (var_location:SI crsstatus (const_int 1 [0x1])) -1
     (nil))
(debug_insn 340 339 341 32 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1617:5 -1
     (nil))
(insn 341 340 342 32 (set (reg/f:SI 212)
        (const_int 1073750016 [0x40002000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1617:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 342 341 343 32 (set (reg:SI 113 [ _3 ])
        (mem/v:SI (plus:SI (reg/f:SI 212)
                (const_int 8 [0x8])) [1 MEM[(struct CRS_TypeDef *)1073750016B].ISR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1617:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 343 342 344 32 (set (reg:SI 213)
        (and:SI (reg:SI 113 [ _3 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1617:8 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _3 ])
        (nil)))
(insn 344 343 345 32 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 213)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1617:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 213)
        (nil)))
(jump_insn 345 344 346 32 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 490)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1617:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 490)
(note 346 345 347 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(debug_insn 347 346 348 33 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1620:7 -1
     (nil))
(debug_insn 348 347 349 33 (var_location:SI crsstatus (const_int 3 [0x3])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1620:17 -1
     (nil))
(debug_insn 349 348 350 33 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1623:7 -1
     (nil))
(debug_insn 350 349 351 33 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1623:7 -1
     (nil))
(debug_insn 351 350 353 33 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1623:7 -1
     (nil))
(insn 353 351 354 33 (set (reg:SI 215)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1623:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 354 353 496 33 (set (mem/v:SI (plus:SI (reg/f:SI 212)
                (const_int 12 [0xc])) [1 MEM[(struct CRS_TypeDef *)1073750016B].ICR+0 S4 A32])
        (reg:SI 215)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1623:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 215)
        (expr_list:REG_DEAD (reg/f:SI 212)
            (nil))))
(debug_insn 496 354 10 33 (var_location:SI D#2 (const_int 3 [0x3])) -1
     (nil))
(insn 10 496 490 33 (set (reg/v:SI 158 [ <retval> ])
        (const_int 3 [0x3])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1623:7 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 35
(code_label 490 10 489 34 475 (nil) [1 uses])
(note 489 490 495 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(debug_insn 495 489 11 34 (var_location:SI D#2 (const_int 1 [0x1])) -1
     (nil))
(insn 11 495 355 34 (set (reg/v:SI 158 [ <retval> ])
        (const_int 1 [0x1])) 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 355 11 356 35 466 (nil) [0 uses])
(note 356 355 357 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(debug_insn 357 356 358 35 (var_location:SI crsstatus (debug_expr:SI D#2)) -1
     (nil))
(debug_insn 358 357 359 35 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1623:7 -1
     (nil))
(debug_insn 359 358 360 35 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1627:5 -1
     (nil))
(insn 360 359 361 35 (set (reg/f:SI 216)
        (const_int 1073750016 [0x40002000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1627:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 361 360 362 35 (set (reg:SI 115 [ _6 ])
        (mem/v:SI (plus:SI (reg/f:SI 216)
                (const_int 8 [0x8])) [1 MEM[(struct CRS_TypeDef *)1073750016B].ISR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1627:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 362 361 363 35 (set (reg:SI 217)
        (and:SI (reg:SI 115 [ _6 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1627:8 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _6 ])
        (nil)))
(insn 363 362 364 35 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 217)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1627:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 217)
        (nil)))
(jump_insn 364 363 365 35 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 375)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1627:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 375)
(note 365 364 366 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
(debug_insn 366 365 494 36 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1630:7 -1
     (nil))
(debug_insn 494 366 367 36 (var_location:SI D#2 (ior:SI (reg/v:SI 158 [ <retval> ])
        (const_int 4 [0x4]))) -1
     (nil))
(insn 367 494 368 36 (set (reg/v:SI 158 [ <retval> ])
        (ior:SI (reg/v:SI 158 [ <retval> ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1630:17 106 {*iorsi3_insn}
     (nil))
(debug_insn 368 367 369 36 (var_location:SI crsstatus (debug_expr:SI D#2)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1630:17 -1
     (nil))
(debug_insn 369 368 370 36 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1633:7 -1
     (nil))
(debug_insn 370 369 371 36 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1633:7 -1
     (nil))
(debug_insn 371 370 373 36 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1633:7 -1
     (nil))
(insn 373 371 374 36 (set (reg:SI 219)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1633:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 374 373 375 36 (set (mem/v:SI (plus:SI (reg/f:SI 216)
                (const_int 12 [0xc])) [1 MEM[(struct CRS_TypeDef *)1073750016B].ICR+0 S4 A32])
        (reg:SI 219)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1633:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 219)
        (expr_list:REG_DEAD (reg/f:SI 216)
            (nil))))
(code_label 375 374 376 37 467 (nil) [1 uses])
(note 376 375 377 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
(debug_insn 377 376 378 37 (var_location:SI crsstatus (debug_expr:SI D#2)) -1
     (nil))
(debug_insn 378 377 379 37 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1633:7 -1
     (nil))
(debug_insn 379 378 380 37 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1637:5 -1
     (nil))
(insn 380 379 381 37 (set (reg/f:SI 220)
        (const_int 1073750016 [0x40002000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1637:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 381 380 382 37 (set (reg:SI 117 [ _9 ])
        (mem/v:SI (plus:SI (reg/f:SI 220)
                (const_int 8 [0x8])) [1 MEM[(struct CRS_TypeDef *)1073750016B].ISR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1637:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 382 381 383 37 (set (reg:SI 221)
        (and:SI (reg:SI 117 [ _9 ])
            (const_int 1024 [0x400]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1637:8 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 117 [ _9 ])
        (nil)))
(insn 383 382 384 37 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 221)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1637:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 221)
        (nil)))
(jump_insn 384 383 385 37 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 395)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1637:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 395)
(note 385 384 386 38 [bb 38] NOTE_INSN_BASIC_BLOCK)
(debug_insn 386 385 493 38 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1640:7 -1
     (nil))
(debug_insn 493 386 387 38 (var_location:SI D#2 (ior:SI (reg/v:SI 158 [ <retval> ])
        (const_int 32 [0x20]))) -1
     (nil))
(insn 387 493 388 38 (set (reg/v:SI 158 [ <retval> ])
        (ior:SI (reg/v:SI 158 [ <retval> ])
            (const_int 32 [0x20]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1640:17 106 {*iorsi3_insn}
     (nil))
(debug_insn 388 387 389 38 (var_location:SI crsstatus (debug_expr:SI D#2)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1640:17 -1
     (nil))
(debug_insn 389 388 390 38 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1643:7 -1
     (nil))
(debug_insn 390 389 391 38 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1643:7 -1
     (nil))
(debug_insn 391 390 393 38 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1643:7 -1
     (nil))
(insn 393 391 394 38 (set (reg:SI 223)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1643:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 394 393 395 38 (set (mem/v:SI (plus:SI (reg/f:SI 220)
                (const_int 12 [0xc])) [1 MEM[(struct CRS_TypeDef *)1073750016B].ICR+0 S4 A32])
        (reg:SI 223)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1643:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 223)
        (expr_list:REG_DEAD (reg/f:SI 220)
            (nil))))
(code_label 395 394 396 39 468 (nil) [1 uses])
(note 396 395 397 39 [bb 39] NOTE_INSN_BASIC_BLOCK)
(debug_insn 397 396 398 39 (var_location:SI crsstatus (debug_expr:SI D#2)) -1
     (nil))
(debug_insn 398 397 399 39 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1643:7 -1
     (nil))
(debug_insn 399 398 400 39 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1647:5 -1
     (nil))
(insn 400 399 401 39 (set (reg/f:SI 224)
        (const_int 1073750016 [0x40002000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1647:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 401 400 402 39 (set (reg:SI 119 [ _12 ])
        (mem/v:SI (plus:SI (reg/f:SI 224)
                (const_int 8 [0x8])) [1 MEM[(struct CRS_TypeDef *)1073750016B].ISR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1647:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 402 401 403 39 (set (reg:SI 225)
        (and:SI (reg:SI 119 [ _12 ])
            (const_int 256 [0x100]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1647:8 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 119 [ _12 ])
        (nil)))
(insn 403 402 404 39 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 225)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1647:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 225)
        (nil)))
(jump_insn 404 403 405 39 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 415)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1647:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 415)
(note 405 404 406 40 [bb 40] NOTE_INSN_BASIC_BLOCK)
(debug_insn 406 405 492 40 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1650:7 -1
     (nil))
(debug_insn 492 406 407 40 (var_location:SI D#2 (ior:SI (reg/v:SI 158 [ <retval> ])
        (const_int 8 [0x8]))) -1
     (nil))
(insn 407 492 408 40 (set (reg/v:SI 158 [ <retval> ])
        (ior:SI (reg/v:SI 158 [ <retval> ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1650:17 106 {*iorsi3_insn}
     (nil))
(debug_insn 408 407 409 40 (var_location:SI crsstatus (debug_expr:SI D#2)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1650:17 -1
     (nil))
(debug_insn 409 408 410 40 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1653:7 -1
     (nil))
(debug_insn 410 409 411 40 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1653:7 -1
     (nil))
(debug_insn 411 410 413 40 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1653:7 -1
     (nil))
(insn 413 411 414 40 (set (reg:SI 227)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1653:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 414 413 415 40 (set (mem/v:SI (plus:SI (reg/f:SI 224)
                (const_int 12 [0xc])) [1 MEM[(struct CRS_TypeDef *)1073750016B].ICR+0 S4 A32])
        (reg:SI 227)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1653:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 227)
        (expr_list:REG_DEAD (reg/f:SI 224)
            (nil))))
(code_label 415 414 416 41 469 (nil) [1 uses])
(note 416 415 417 41 [bb 41] NOTE_INSN_BASIC_BLOCK)
(debug_insn 417 416 418 41 (var_location:SI crsstatus (debug_expr:SI D#2)) -1
     (nil))
(debug_insn 418 417 419 41 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1653:7 -1
     (nil))
(debug_insn 419 418 420 41 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1657:5 -1
     (nil))
(insn 420 419 421 41 (set (reg/f:SI 228)
        (const_int 1073750016 [0x40002000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1657:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 421 420 422 41 (set (reg:SI 121 [ _15 ])
        (mem/v:SI (plus:SI (reg/f:SI 228)
                (const_int 8 [0x8])) [1 MEM[(struct CRS_TypeDef *)1073750016B].ISR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1657:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 422 421 423 41 (set (reg:SI 229)
        (and:SI (reg:SI 121 [ _15 ])
            (const_int 512 [0x200]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1657:8 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 121 [ _15 ])
        (nil)))
(insn 423 422 424 41 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 229)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1657:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 229)
        (nil)))
(jump_insn 424 423 425 41 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 446)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1657:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 446)
(note 425 424 426 42 [bb 42] NOTE_INSN_BASIC_BLOCK)
(debug_insn 426 425 491 42 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1660:7 -1
     (nil))
(debug_insn 491 426 427 42 (var_location:SI D#2 (ior:SI (reg/v:SI 158 [ <retval> ])
        (const_int 16 [0x10]))) -1
     (nil))
(insn 427 491 428 42 (set (reg/v:SI 158 [ <retval> ])
        (ior:SI (reg/v:SI 158 [ <retval> ])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1660:17 106 {*iorsi3_insn}
     (nil))
(debug_insn 428 427 429 42 (var_location:SI crsstatus (debug_expr:SI D#2)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1660:17 -1
     (nil))
(debug_insn 429 428 430 42 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1663:7 -1
     (nil))
(debug_insn 430 429 431 42 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1663:7 -1
     (nil))
(debug_insn 431 430 433 42 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1663:7 -1
     (nil))
(insn 433 431 434 42 (set (reg:SI 231)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1663:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 434 433 435 42 (set (mem/v:SI (plus:SI (reg/f:SI 228)
                (const_int 12 [0xc])) [1 MEM[(struct CRS_TypeDef *)1073750016B].ICR+0 S4 A32])
        (reg:SI 231)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1663:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 231)
        (nil)))
(debug_insn 435 434 436 42 (var_location:SI crsstatus (debug_expr:SI D#2)) -1
     (nil))
(debug_insn 436 435 437 42 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1663:7 -1
     (nil))
(debug_insn 437 436 439 42 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1667:5 -1
     (nil))
(insn 439 437 440 42 (set (reg:SI 126 [ _52 ])
        (mem/v:SI (plus:SI (reg/f:SI 228)
                (const_int 8 [0x8])) [1 MEM[(struct CRS_TypeDef *)1073750016B].ISR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1667:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 228)
        (nil)))
(insn 440 439 441 42 (set (reg:SI 233)
        (and:SI (reg:SI 126 [ _52 ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1667:8 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 126 [ _52 ])
        (nil)))
(insn 441 440 442 42 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 233)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1667:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 233)
        (nil)))
(jump_insn 442 441 446 42 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 456)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1667:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 837518628 (nil)))
 -> 456)
      ; pc falls through to BB 45
(code_label 446 442 447 43 470 (nil) [1 uses])
(note 447 446 448 43 [bb 43] NOTE_INSN_BASIC_BLOCK)
(debug_insn 448 447 449 43 (var_location:SI crsstatus (debug_expr:SI D#2)) -1
     (nil))
(debug_insn 449 448 450 43 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1663:7 -1
     (nil))
(debug_insn 450 449 452 43 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1667:5 -1
     (nil))
(insn 452 450 453 43 (set (reg:SI 123 [ _18 ])
        (mem/v:SI (plus:SI (reg/f:SI 228)
                (const_int 8 [0x8])) [1 MEM[(struct CRS_TypeDef *)1073750016B].ISR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1667:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 228)
        (nil)))
(insn 453 452 454 43 (set (reg:SI 235)
        (and:SI (reg:SI 123 [ _18 ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1667:8 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 123 [ _18 ])
        (nil)))
(insn 454 453 455 43 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 235)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1667:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 235)
        (nil)))
(jump_insn 455 454 456 43 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 479)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1667:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 837518628 (nil)))
 -> 479)
(code_label 456 455 457 44 471 (nil) [1 uses])
(note 457 456 458 44 [bb 44] NOTE_INSN_BASIC_BLOCK)
(debug_insn 458 457 459 44 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1670:7 -1
     (nil))
(debug_insn 459 458 460 44 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1670:7 -1
     (nil))
(debug_insn 460 459 461 44 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1670:7 -1
     (nil))
(insn 461 460 462 44 (set (reg/f:SI 236)
        (const_int 1073750016 [0x40002000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1670:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 462 461 463 44 (set (reg:SI 237)
        (const_int 8 [0x8])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1670:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 463 462 466 44 (set (mem/v:SI (plus:SI (reg/f:SI 236)
                (const_int 12 [0xc])) [1 MEM[(struct CRS_TypeDef *)1073750016B].ICR+0 S4 A32])
        (reg:SI 237)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1670:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 237)
        (expr_list:REG_DEAD (reg/f:SI 236)
            (nil))))
(debug_insn 466 463 467 44 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1670:7 -1
     (nil))
(debug_insn 467 466 479 44 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1672:10 -1
     (nil))
(code_label 479 467 482 45 442 (nil) [1 uses])
(note 482 479 480 45 [bb 45] NOTE_INSN_BASIC_BLOCK)
(insn 480 482 481 45 (set (reg/i:SI 0 r0)
        (reg/v:SI 158 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1675:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 158 [ <retval> ])
        (nil)))
(insn 481 480 0 45 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1675:1 -1
     (nil))

;; Function HAL_RCCEx_CRS_SyncOkCallback (HAL_RCCEx_CRS_SyncOkCallback, funcdef_no=349, decl_uid=7456, cgraph_uid=348, symbol_order=347)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


HAL_RCCEx_CRS_SyncOkCallback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 1{1 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22
;;  reg->defs[] map:	0[0,0] 1[1,1] 2[2,2] 3[3,3] 7[4,4] 13[5,5] 14[6,6] 16[7,7] 17[8,8] 18[9,9] 19[10,10] 20[11,11] 21[12,12] 22[13,13] 23[14,14] 24[15,15] 25[16,16] 26[17,17] 27[18,18] 28[19,19] 29[20,20] 30[21,21] 31[22,22] 102[23,23] 103[24,24] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(16){ }d8(17){ }d9(18){ }d10(19){ }d11(20){ }d12(21){ }d13(22){ }d14(23){ }d15(24){ }d16(25){ }d17(26){ }d18(27){ }d19(28){ }d20(29){ }d21(30){ }d22(31){ }d23(102){ }d24(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;; rd  kill	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d4(bb 0 insn -1) }u1(13){ d5(bb 0 insn -1) }u2(102){ d23(bb 0 insn -1) }u3(103){ d24(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[23],103[24]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }
;;   reg 103 { d24(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u4(7){ d4(bb 0 insn -1) }u5(13){ d5(bb 0 insn -1) }u6(102){ d23(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[23],103[24]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }

Finding needed instructions:
Finished finding needed instructions:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_RCCEx_CRS_SyncOkCallback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 1{1 regular + 0 call} insns.
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 0 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1348:1 -1
     (nil))

;; Function HAL_RCCEx_CRS_SyncWarnCallback (HAL_RCCEx_CRS_SyncWarnCallback, funcdef_no=351, decl_uid=7458, cgraph_uid=349, symbol_order=348)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


HAL_RCCEx_CRS_SyncWarnCallback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 1{1 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22
;;  reg->defs[] map:	0[0,0] 1[1,1] 2[2,2] 3[3,3] 7[4,4] 13[5,5] 14[6,6] 16[7,7] 17[8,8] 18[9,9] 19[10,10] 20[11,11] 21[12,12] 22[13,13] 23[14,14] 24[15,15] 25[16,16] 26[17,17] 27[18,18] 28[19,19] 29[20,20] 30[21,21] 31[22,22] 102[23,23] 103[24,24] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(16){ }d8(17){ }d9(18){ }d10(19){ }d11(20){ }d12(21){ }d13(22){ }d14(23){ }d15(24){ }d16(25){ }d17(26){ }d18(27){ }d19(28){ }d20(29){ }d21(30){ }d22(31){ }d23(102){ }d24(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;; rd  kill	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d4(bb 0 insn -1) }u1(13){ d5(bb 0 insn -1) }u2(102){ d23(bb 0 insn -1) }u3(103){ d24(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[23],103[24]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }
;;   reg 103 { d24(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u4(7){ d4(bb 0 insn -1) }u5(13){ d5(bb 0 insn -1) }u6(102){ d23(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[23],103[24]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }

Finding needed instructions:
Finished finding needed instructions:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_RCCEx_CRS_SyncWarnCallback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 1{1 regular + 0 call} insns.
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 0 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1348:1 -1
     (nil))

;; Function HAL_RCCEx_CRS_ExpectedSyncCallback (HAL_RCCEx_CRS_ExpectedSyncCallback, funcdef_no=353, decl_uid=7460, cgraph_uid=350, symbol_order=349)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


HAL_RCCEx_CRS_ExpectedSyncCallback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 1{1 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22
;;  reg->defs[] map:	0[0,0] 1[1,1] 2[2,2] 3[3,3] 7[4,4] 13[5,5] 14[6,6] 16[7,7] 17[8,8] 18[9,9] 19[10,10] 20[11,11] 21[12,12] 22[13,13] 23[14,14] 24[15,15] 25[16,16] 26[17,17] 27[18,18] 28[19,19] 29[20,20] 30[21,21] 31[22,22] 102[23,23] 103[24,24] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(16){ }d8(17){ }d9(18){ }d10(19){ }d11(20){ }d12(21){ }d13(22){ }d14(23){ }d15(24){ }d16(25){ }d17(26){ }d18(27){ }d19(28){ }d20(29){ }d21(30){ }d22(31){ }d23(102){ }d24(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;; rd  kill	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d4(bb 0 insn -1) }u1(13){ d5(bb 0 insn -1) }u2(102){ d23(bb 0 insn -1) }u3(103){ d24(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[23],103[24]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }
;;   reg 103 { d24(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u4(7){ d4(bb 0 insn -1) }u5(13){ d5(bb 0 insn -1) }u6(102){ d23(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[23],103[24]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }

Finding needed instructions:
Finished finding needed instructions:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_RCCEx_CRS_ExpectedSyncCallback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 1{1 regular + 0 call} insns.
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 0 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1348:1 -1
     (nil))

;; Function HAL_RCCEx_CRS_ErrorCallback (HAL_RCCEx_CRS_ErrorCallback, funcdef_no=347, decl_uid=7462, cgraph_uid=351, symbol_order=350)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


HAL_RCCEx_CRS_ErrorCallback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 1{1 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22
;;  reg->defs[] map:	0[0,0] 1[1,1] 2[2,2] 3[3,3] 7[4,4] 13[5,5] 14[6,6] 16[7,7] 17[8,8] 18[9,9] 19[10,10] 20[11,11] 21[12,12] 22[13,13] 23[14,14] 24[15,15] 25[16,16] 26[17,17] 27[18,18] 28[19,19] 29[20,20] 30[21,21] 31[22,22] 102[23,23] 103[24,24] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(16){ }d8(17){ }d9(18){ }d10(19){ }d11(20){ }d12(21){ }d13(22){ }d14(23){ }d15(24){ }d16(25){ }d17(26){ }d18(27){ }d19(28){ }d20(29){ }d21(30){ }d22(31){ }d23(102){ }d24(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;; rd  kill	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d4(bb 0 insn -1) }u1(13){ d5(bb 0 insn -1) }u2(102){ d23(bb 0 insn -1) }u3(103){ d24(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[23],103[24]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }
;;   reg 103 { d24(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u4(7){ d4(bb 0 insn -1) }u5(13){ d5(bb 0 insn -1) }u6(102){ d23(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[23],103[24]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }

Finding needed instructions:
Finished finding needed instructions:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_RCCEx_CRS_ErrorCallback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 1{1 regular + 0 call} insns.
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 0 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1787:3 -1
     (nil))

;; Function HAL_RCCEx_CRS_IRQHandler (HAL_RCCEx_CRS_IRQHandler, funcdef_no=343, decl_uid=7454, cgraph_uid=347, symbol_order=346)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 18 n_edges 26 count 18 (    1)


HAL_RCCEx_CRS_IRQHandler

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={6d,1u} r1={5d} r2={5d} r3={5d} r7={1d,17u} r12={8d} r13={1d,21u} r14={5d} r15={4d} r16={5d} r17={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={15d,12u} r101={4d} r102={1d,17u} r103={1d,16u} r104={4d} r105={4d} r106={4d} r121={2d,3u} r124={4d,5u} r125={1d,8u} r126={1d,5u} r127={3d,2u} r128={2d,1u} r129={1d,3u} r131={1d,1u} r132={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} 
;;    total ref usage 520{392d,128u,0e} in 84{80 regular + 4 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 22, 23, 24, 25, 26, 27, 28, 29, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360
;;  reg->defs[] map:	0[0,5] 1[6,10] 2[11,15] 3[16,20] 7[21,21] 12[22,29] 13[30,30] 14[31,35] 15[36,39] 16[40,44] 17[45,49] 18[50,54] 19[55,59] 20[60,64] 21[65,69] 22[70,74] 23[75,79] 24[80,84] 25[85,89] 26[90,94] 27[95,99] 28[100,104] 29[105,109] 30[110,114] 31[115,119] 48[120,123] 49[124,127] 50[128,131] 51[132,135] 52[136,139] 53[140,143] 54[144,147] 55[148,151] 56[152,155] 57[156,159] 58[160,163] 59[164,167] 60[168,171] 61[172,175] 62[176,179] 63[180,183] 64[184,187] 65[188,191] 66[192,195] 67[196,199] 68[200,203] 69[204,207] 70[208,211] 71[212,215] 72[216,219] 73[220,223] 74[224,227] 75[228,231] 76[232,235] 77[236,239] 78[240,243] 79[244,247] 80[248,251] 81[252,255] 82[256,259] 83[260,263] 84[264,267] 85[268,271] 86[272,275] 87[276,279] 88[280,283] 89[284,287] 90[288,291] 91[292,295] 92[296,299] 93[300,303] 94[304,307] 95[308,311] 96[312,315] 97[316,319] 98[320,323] 99[324,327] 100[328,342] 101[343,346] 102[347,347] 103[348,348] 104[349,352] 105[353,356] 106[357,360] 121[361,362] 124[363,366] 125[367,367] 126[368,368] 127[369,371] 128[372,373] 129[374,374] 131[375,375] 132[376,376] 134[377,377] 135[378,378] 136[379,379] 137[380,380] 138[381,381] 139[382,382] 140[383,383] 141[384,384] 142[385,385] 143[386,386] 144[387,387] 145[388,388] 146[389,389] 147[390,390] 148[391,391] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d5(0){ }d10(1){ }d15(2){ }d20(3){ }d21(7){ }d30(13){ }d35(14){ }d44(16){ }d49(17){ }d54(18){ }d59(19){ }d64(20){ }d69(21){ }d74(22){ }d79(23){ }d84(24){ }d89(25){ }d94(26){ }d99(27){ }d104(28){ }d109(29){ }d114(30){ }d119(31){ }d347(102){ }d348(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[5],1[10],2[15],3[20],7[21],13[30],14[35],16[44],17[49],18[54],19[59],20[64],21[69],22[74],23[79],24[84],25[89],26[94],27[99],28[104],29[109],30[114],31[119],102[347],103[348]
;; rd  kill	(110) 0[0,1,2,3,4,5],1[6,7,8,9,10],2[11,12,13,14,15],3[16,17,18,19,20],7[21],13[30],14[31,32,33,34,35],16[40,41,42,43,44],17[45,46,47,48,49],18[50,51,52,53,54],19[55,56,57,58,59],20[60,61,62,63,64],21[65,66,67,68,69],22[70,71,72,73,74],23[75,76,77,78,79],24[80,81,82,83,84],25[85,86,87,88,89],26[90,91,92,93,94],27[95,96,97,98,99],28[100,101,102,103,104],29[105,106,107,108,109],30[110,111,112,113,114],31[115,116,117,118,119],102[347],103[348]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[21],13[30],102[347],103[348]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 5 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d21(bb 0 insn -1) }u1(13){ d30(bb 0 insn -1) }u2(102){ d347(bb 0 insn -1) }u3(103){ d348(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 125 126 129 131
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 125 126 129 131
;; live  kill	
;; rd  in  	(4) 7[21],13[30],102[347],103[348]
;; rd  gen 	(5) 100[342],125[367],126[368],129[374],131[375]
;; rd  kill	(19) 100[328,329,330,331,332,333,334,335,336,337,338,339,340,341,342],125[367],126[368],129[374],131[375]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 129
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 129
;; rd  out 	(7) 7[21],13[30],102[347],103[348],125[367],126[368],129[374]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d347(bb 0 insn -1) }
;;   reg 103 { d348(bb 0 insn -1) }

( 2 )->[3]->( 4 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u11(7){ d21(bb 0 insn -1) }u12(13){ d30(bb 0 insn -1) }u13(102){ d347(bb 0 insn -1) }u14(103){ d348(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 129
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; lr  def 	 100 [cc] 132
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 129
;; live  gen 	 100 [cc] 132
;; live  kill	
;; rd  in  	(7) 7[21],13[30],102[347],103[348],125[367],126[368],129[374]
;; rd  gen 	(2) 100[341],132[376]
;; rd  kill	(16) 100[328,329,330,331,332,333,334,335,336,337,338,339,340,341,342],132[376]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 129
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 129
;; rd  out 	(7) 7[21],13[30],102[347],103[348],125[367],126[368],129[374]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d347(bb 0 insn -1) }
;;   reg 103 { d348(bb 0 insn -1) }

( 3 )->[4]->( 17 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(7){ d21(bb 0 insn -1) }u19(13){ d30(bb 0 insn -1) }u20(102){ d347(bb 0 insn -1) }u21(103){ d348(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 134
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; live  gen 	 134
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(7) 7[21],13[30],102[347],103[348],125[367],126[368],129[374]
;; rd  gen 	(1) 134[377]
;; rd  kill	(6) 14[31,32,33,34,35],134[377]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[21],13[30],102[347],103[348]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d347(bb 0 insn -1) }
;;   reg 103 { d348(bb 0 insn -1) }

( 2 3 )->[5]->( 6 8 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u25(7){ d21(bb 0 insn -1) }u26(13){ d30(bb 0 insn -1) }u27(102){ d347(bb 0 insn -1) }u28(103){ d348(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; lr  def 	 100 [cc] 135
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126
;; live  gen 	 100 [cc] 135
;; live  kill	
;; rd  in  	(7) 7[21],13[30],102[347],103[348],125[367],126[368],129[374]
;; rd  gen 	(2) 100[339],135[378]
;; rd  kill	(16) 100[328,329,330,331,332,333,334,335,336,337,338,339,340,341,342],135[378]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126
;; rd  out 	(6) 7[21],13[30],102[347],103[348],125[367],126[368]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d347(bb 0 insn -1) }
;;   reg 103 { d348(bb 0 insn -1) }

( 5 )->[6]->( 7 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u32(7){ d21(bb 0 insn -1) }u33(13){ d30(bb 0 insn -1) }u34(102){ d347(bb 0 insn -1) }u35(103){ d348(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; lr  def 	 100 [cc] 136
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126
;; live  gen 	 100 [cc] 136
;; live  kill	
;; rd  in  	(6) 7[21],13[30],102[347],103[348],125[367],126[368]
;; rd  gen 	(2) 100[338],136[379]
;; rd  kill	(16) 100[328,329,330,331,332,333,334,335,336,337,338,339,340,341,342],136[379]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126
;; rd  out 	(6) 7[21],13[30],102[347],103[348],125[367],126[368]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d347(bb 0 insn -1) }
;;   reg 103 { d348(bb 0 insn -1) }

( 6 )->[7]->( 17 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u39(7){ d21(bb 0 insn -1) }u40(13){ d30(bb 0 insn -1) }u41(102){ d347(bb 0 insn -1) }u42(103){ d348(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 137 138
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 137 138
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(6) 7[21],13[30],102[347],103[348],125[367],126[368]
;; rd  gen 	(2) 137[380],138[381]
;; rd  kill	(7) 14[31,32,33,34,35],137[380],138[381]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[21],13[30],102[347],103[348]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d347(bb 0 insn -1) }
;;   reg 103 { d348(bb 0 insn -1) }

( 5 6 )->[8]->( 9 11 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u46(7){ d21(bb 0 insn -1) }u47(13){ d30(bb 0 insn -1) }u48(102){ d347(bb 0 insn -1) }u49(103){ d348(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; lr  def 	 100 [cc] 139
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126
;; live  gen 	 100 [cc] 139
;; live  kill	
;; rd  in  	(6) 7[21],13[30],102[347],103[348],125[367],126[368]
;; rd  gen 	(2) 100[336],139[382]
;; rd  kill	(16) 100[328,329,330,331,332,333,334,335,336,337,338,339,340,341,342],139[382]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126
;; rd  out 	(6) 7[21],13[30],102[347],103[348],125[367],126[368]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d347(bb 0 insn -1) }
;;   reg 103 { d348(bb 0 insn -1) }

( 8 )->[9]->( 10 11 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u53(7){ d21(bb 0 insn -1) }u54(13){ d30(bb 0 insn -1) }u55(102){ d347(bb 0 insn -1) }u56(103){ d348(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; lr  def 	 100 [cc] 140
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126
;; live  gen 	 100 [cc] 140
;; live  kill	
;; rd  in  	(6) 7[21],13[30],102[347],103[348],125[367],126[368]
;; rd  gen 	(2) 100[335],140[383]
;; rd  kill	(16) 100[328,329,330,331,332,333,334,335,336,337,338,339,340,341,342],140[383]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126
;; rd  out 	(6) 7[21],13[30],102[347],103[348],125[367],126[368]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d347(bb 0 insn -1) }
;;   reg 103 { d348(bb 0 insn -1) }

( 9 )->[10]->( 17 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u60(7){ d21(bb 0 insn -1) }u61(13){ d30(bb 0 insn -1) }u62(102){ d347(bb 0 insn -1) }u63(103){ d348(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 141 142
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 141 142
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(6) 7[21],13[30],102[347],103[348],125[367],126[368]
;; rd  gen 	(2) 141[384],142[385]
;; rd  kill	(7) 14[31,32,33,34,35],141[384],142[385]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[21],13[30],102[347],103[348]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d347(bb 0 insn -1) }
;;   reg 103 { d348(bb 0 insn -1) }

( 8 9 )->[11]->( 12 17 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u67(7){ d21(bb 0 insn -1) }u68(13){ d30(bb 0 insn -1) }u69(102){ d347(bb 0 insn -1) }u70(103){ d348(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; lr  def 	 100 [cc] 143
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126
;; live  gen 	 100 [cc] 143
;; live  kill	
;; rd  in  	(6) 7[21],13[30],102[347],103[348],125[367],126[368]
;; rd  gen 	(2) 100[333],143[386]
;; rd  kill	(16) 100[328,329,330,331,332,333,334,335,336,337,338,339,340,341,342],143[386]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126
;; rd  out 	(6) 7[21],13[30],102[347],103[348],125[367],126[368]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d347(bb 0 insn -1) }
;;   reg 103 { d348(bb 0 insn -1) }

( 11 )->[12]->( 13 17 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u74(7){ d21(bb 0 insn -1) }u75(13){ d30(bb 0 insn -1) }u76(102){ d347(bb 0 insn -1) }u77(103){ d348(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; lr  def 	 100 [cc] 144
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126
;; live  gen 	 100 [cc] 144
;; live  kill	
;; rd  in  	(6) 7[21],13[30],102[347],103[348],125[367],126[368]
;; rd  gen 	(2) 100[332],144[387]
;; rd  kill	(16) 100[328,329,330,331,332,333,334,335,336,337,338,339,340,341,342],144[387]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; rd  out 	(5) 7[21],13[30],102[347],103[348],125[367]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d347(bb 0 insn -1) }
;;   reg 103 { d348(bb 0 insn -1) }

( 12 )->[13]->( 14 15 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u81(7){ d21(bb 0 insn -1) }u82(13){ d30(bb 0 insn -1) }u83(102){ d347(bb 0 insn -1) }u84(103){ d348(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; lr  def 	 100 [cc] 121
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; live  gen 	 100 [cc] 121
;; live  kill	
;; rd  in  	(5) 7[21],13[30],102[347],103[348],125[367]
;; rd  gen 	(2) 100[331],121[362]
;; rd  kill	(17) 100[328,329,330,331,332,333,334,335,336,337,338,339,340,341,342],121[361,362]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 125
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 125
;; rd  out 	(6) 7[21],13[30],102[347],103[348],121[362],125[367]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d347(bb 0 insn -1) }
;;   reg 103 { d348(bb 0 insn -1) }

( 13 )->[14]->( 16 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u88(7){ d21(bb 0 insn -1) }u89(13){ d30(bb 0 insn -1) }u90(102){ d347(bb 0 insn -1) }u91(103){ d348(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 121 124 127 128
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; live  gen 	 121 124 127 128
;; live  kill	
;; rd  in  	(6) 7[21],13[30],102[347],103[348],121[362],125[367]
;; rd  gen 	(4) 121[361],124[366],127[371],128[373]
;; rd  kill	(11) 121[361,362],124[363,364,365,366],127[369,370,371],128[372,373]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 124 125 127 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 124 125 127 128
;; rd  out 	(9) 7[21],13[30],102[347],103[348],121[361],124[366],125[367],127[371],128[373]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d347(bb 0 insn -1) }
;;   reg 103 { d348(bb 0 insn -1) }

( 13 )->[15]->( 16 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u92(7){ d21(bb 0 insn -1) }u93(13){ d30(bb 0 insn -1) }u94(102){ d347(bb 0 insn -1) }u95(103){ d348(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 125
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 124 127 128
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 125
;; live  gen 	 124 127 128
;; live  kill	
;; rd  in  	(6) 7[21],13[30],102[347],103[348],121[362],125[367]
;; rd  gen 	(3) 124[365],127[370],128[372]
;; rd  kill	(9) 124[363,364,365,366],127[369,370,371],128[372,373]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 124 125 127 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 124 125 127 128
;; rd  out 	(9) 7[21],13[30],102[347],103[348],121[362],124[365],125[367],127[370],128[372]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d347(bb 0 insn -1) }
;;   reg 103 { d348(bb 0 insn -1) }

( 15 14 )->[16]->( 17 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u96(7){ d21(bb 0 insn -1) }u97(13){ d30(bb 0 insn -1) }u98(102){ d347(bb 0 insn -1) }u99(103){ d348(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 124 125 127 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 124 125 127 128
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 124 127 145 146 147 148
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 124 125 127 128
;; live  gen 	 0 [r0] 100 [cc] 124 127 145 146 147 148
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(13) 7[21],13[30],102[347],103[348],121[361,362],124[365,366],125[367],127[370,371],128[372,373]
;; rd  gen 	(6) 124[363],127[369],145[388],146[389],147[390],148[391]
;; rd  kill	(16) 14[31,32,33,34,35],124[363,364,365,366],127[369,370,371],145[388],146[389],147[390],148[391]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[21],13[30],102[347],103[348]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d347(bb 0 insn -1) }
;;   reg 103 { d348(bb 0 insn -1) }

( 16 4 7 10 11 12 )->[17]->( 1 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u121(7){ d21(bb 0 insn -1) }u122(13){ d30(bb 0 insn -1) }u123(102){ d347(bb 0 insn -1) }u124(103){ d348(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(6) 7[21],13[30],102[347],103[348],125[367],126[368]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[21],13[30],102[347],103[348]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d347(bb 0 insn -1) }
;;   reg 103 { d348(bb 0 insn -1) }

( 17 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u125(7){ d21(bb 0 insn -1) }u126(13){ d30(bb 0 insn -1) }u127(102){ d347(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[21],13[30],102[347],103[348]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d347(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 28 to worklist
  Adding insn 23 to worklist
  Adding insn 19 to worklist
  Adding insn 32 to worklist
  Adding insn 39 to worklist
  Adding insn 37 to worklist
  Adding insn 47 to worklist
  Adding insn 51 to worklist
  Adding insn 58 to worklist
  Adding insn 56 to worklist
  Adding insn 66 to worklist
  Adding insn 70 to worklist
  Adding insn 77 to worklist
  Adding insn 75 to worklist
  Adding insn 85 to worklist
  Adding insn 89 to worklist
  Adding insn 94 to worklist
  Adding insn 121 to worklist
  Adding insn 118 to worklist
Finished finding needed instructions:
Processing use of (reg 147) in insn 118:
  Adding insn 116 to worklist
Processing use of (reg 148) in insn 118:
  Adding insn 117 to worklist
Processing use of (reg 13 sp) in insn 121:
Processing use of (reg 0 r0) in insn 121:
  Adding insn 120 to worklist
Processing use of (reg 124 [ crserror ]) in insn 120:
  Adding insn 177 to worklist
Processing use of (reg 100 cc) in insn 177:
  Adding insn 176 to worklist
Processing use of (reg 124 [ crserror ]) in insn 177:
  Adding insn 175 to worklist
Processing use of (reg 127 [ prephitmp_40 ]) in insn 177:
  Adding insn 173 to worklist
Processing use of (reg 100 cc) in insn 173:
  Adding insn 172 to worklist
Processing use of (reg 127 [ prephitmp_40 ]) in insn 173:
  Adding insn 6 to worklist
  Adding insn 3 to worklist
Processing use of (reg 128 [ prephitmp_44 ]) in insn 173:
  Adding insn 7 to worklist
  Adding insn 4 to worklist
Processing use of (reg 145) in insn 172:
  Adding insn 100 to worklist
Processing use of (reg 125 [ itflags ]) in insn 100:
Processing use of (reg 100 cc) in insn 175:
Processing use of (reg 121 [ _9 ]) in insn 175:
  Adding insn 92 to worklist
  Adding insn 9 to worklist
Processing use of (reg 124 [ crserror ]) in insn 175:
  Adding insn 8 to worklist
  Adding insn 5 to worklist
Processing use of (reg 125 [ itflags ]) in insn 92:
Processing use of (reg 146) in insn 176:
  Adding insn 108 to worklist
Processing use of (reg 125 [ itflags ]) in insn 108:
Processing use of (reg 100 cc) in insn 94:
  Adding insn 93 to worklist
Processing use of (reg 121 [ _9 ]) in insn 93:
Processing use of (reg 100 cc) in insn 89:
  Adding insn 88 to worklist
Processing use of (reg 144) in insn 88:
  Adding insn 87 to worklist
Processing use of (reg 126 [ itsources ]) in insn 87:
Processing use of (reg 100 cc) in insn 85:
  Adding insn 84 to worklist
Processing use of (reg 143) in insn 84:
  Adding insn 83 to worklist
Processing use of (reg 125 [ itflags ]) in insn 83:
Processing use of (reg 141) in insn 75:
  Adding insn 73 to worklist
Processing use of (reg 142) in insn 75:
  Adding insn 74 to worklist
Processing use of (reg 13 sp) in insn 77:
Processing use of (reg 100 cc) in insn 70:
  Adding insn 69 to worklist
Processing use of (reg 140) in insn 69:
  Adding insn 68 to worklist
Processing use of (reg 126 [ itsources ]) in insn 68:
Processing use of (reg 100 cc) in insn 66:
  Adding insn 65 to worklist
Processing use of (reg 139) in insn 65:
  Adding insn 64 to worklist
Processing use of (reg 125 [ itflags ]) in insn 64:
Processing use of (reg 137) in insn 56:
  Adding insn 54 to worklist
Processing use of (reg 138) in insn 56:
  Adding insn 55 to worklist
Processing use of (reg 13 sp) in insn 58:
Processing use of (reg 100 cc) in insn 51:
  Adding insn 50 to worklist
Processing use of (reg 136) in insn 50:
  Adding insn 49 to worklist
Processing use of (reg 126 [ itsources ]) in insn 49:
Processing use of (reg 100 cc) in insn 47:
  Adding insn 46 to worklist
Processing use of (reg 135) in insn 46:
  Adding insn 45 to worklist
Processing use of (reg 125 [ itflags ]) in insn 45:
Processing use of (reg 129) in insn 37:
  Adding insn 18 to worklist
Processing use of (reg 134) in insn 37:
  Adding insn 36 to worklist
Processing use of (reg 13 sp) in insn 39:
Processing use of (reg 100 cc) in insn 32:
  Adding insn 31 to worklist
Processing use of (reg 132) in insn 31:
  Adding insn 30 to worklist
Processing use of (reg 126 [ itsources ]) in insn 30:
Processing use of (reg 129) in insn 19:
Processing use of (reg 129) in insn 23:
Processing use of (reg 100 cc) in insn 28:
  Adding insn 27 to worklist
Processing use of (reg 131) in insn 27:
  Adding insn 26 to worklist
Processing use of (reg 125 [ itflags ]) in insn 26:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_RCCEx_CRS_IRQHandler

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={6d,1u} r1={5d} r2={5d} r3={5d} r7={1d,17u} r12={8d} r13={1d,21u} r14={5d} r15={4d} r16={5d} r17={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={15d,12u} r101={4d} r102={1d,17u} r103={1d,16u} r104={4d} r105={4d} r106={4d} r121={2d,3u} r124={4d,5u} r125={1d,8u} r126={1d,5u} r127={3d,2u} r128={2d,1u} r129={1d,3u} r131={1d,1u} r132={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} 
;;    total ref usage 520{392d,128u,0e} in 84{80 regular + 4 call} insns.
(note 13 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 13 15 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 15 2 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1683:3 -1
     (nil))
(debug_insn 16 15 17 2 (var_location:SI crserror (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1683:12 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1685:3 -1
     (nil))
(insn 18 17 19 2 (set (reg/f:SI 129)
        (const_int 1073750016 [0x40002000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1685:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 19 18 20 2 (set (reg/v:SI 125 [ itflags ])
        (mem/v:SI (plus:SI (reg/f:SI 129)
                (const_int 8 [0x8])) [1 MEM[(struct CRS_TypeDef *)1073750016B].ISR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1685:12 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 20 19 21 2 (var_location:SI itflags (reg/v:SI 125 [ itflags ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1685:12 -1
     (nil))
(debug_insn 21 20 23 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1686:3 -1
     (nil))
(insn 23 21 24 2 (set (reg/v:SI 126 [ itsources ])
        (mem/v:SI (reg/f:SI 129) [1 MEM[(struct CRS_TypeDef *)1073750016B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1686:12 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 24 23 25 2 (var_location:SI itsources (reg/v:SI 126 [ itsources ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1686:12 -1
     (nil))
(debug_insn 25 24 26 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1689:3 -1
     (nil))
(insn 26 25 27 2 (set (reg:SI 131)
        (and:SI (reg/v:SI 125 [ itflags ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1689:16 90 {*arm_andsi3_insn}
     (nil))
(insn 27 26 28 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 131)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1689:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 131)
        (nil)))
(jump_insn 28 27 29 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 42)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1689:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 42)
(note 29 28 30 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 30 29 31 3 (set (reg:SI 132)
        (and:SI (reg/v:SI 126 [ itsources ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1689:61 90 {*arm_andsi3_insn}
     (nil))
(insn 31 30 32 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 132)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1689:46 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 132)
        (nil)))
(jump_insn 32 31 33 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 42)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1689:46 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 42)
(note 33 32 34 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 34 33 36 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1692:5 -1
     (nil))
(insn 36 34 37 4 (set (reg:SI 134)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1692:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 37 36 38 4 (set (mem/v:SI (plus:SI (reg/f:SI 129)
                (const_int 12 [0xc])) [1 MEM[(struct CRS_TypeDef *)1073750016B].ICR+0 S4 A32])
        (reg:SI 134)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1692:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 134)
        (expr_list:REG_DEAD (reg/f:SI 129)
            (nil))))
(debug_insn 38 37 39 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1695:5 -1
     (nil))
(call_insn 39 38 42 4 (parallel [
            (call (mem:SI (symbol_ref/i:SI ("HAL_RCCEx_CRS_SyncOkCallback") [flags 0x3]  <function_decl 00000000068d5900 HAL_RCCEx_CRS_SyncOkCallback>) [0 HAL_RCCEx_CRS_SyncOkCallback S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1695:5 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref/i:SI ("HAL_RCCEx_CRS_SyncOkCallback") [flags 0x3]  <function_decl 00000000068d5900 HAL_RCCEx_CRS_SyncOkCallback>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
      ; pc falls through to BB 17
(code_label 42 39 43 5 530 (nil) [2 uses])
(note 43 42 44 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 44 43 45 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1698:8 -1
     (nil))
(insn 45 44 46 5 (set (reg:SI 135)
        (and:SI (reg/v:SI 125 [ itflags ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1698:21 90 {*arm_andsi3_insn}
     (nil))
(insn 46 45 47 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 135)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1698:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 135)
        (nil)))
(jump_insn 47 46 48 5 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 61)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1698:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 61)
(note 48 47 49 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 49 48 50 6 (set (reg:SI 136)
        (and:SI (reg/v:SI 126 [ itsources ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1698:68 90 {*arm_andsi3_insn}
     (nil))
(insn 50 49 51 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 136)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1698:53 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 136)
        (nil)))
(jump_insn 51 50 52 6 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 61)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1698:53 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 61)
(note 52 51 53 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 53 52 54 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1701:5 -1
     (nil))
(insn 54 53 55 7 (set (reg/f:SI 137)
        (const_int 1073750016 [0x40002000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1701:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 55 54 56 7 (set (reg:SI 138)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1701:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 56 55 57 7 (set (mem/v:SI (plus:SI (reg/f:SI 137)
                (const_int 12 [0xc])) [1 MEM[(struct CRS_TypeDef *)1073750016B].ICR+0 S4 A32])
        (reg:SI 138)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1701:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 138)
        (expr_list:REG_DEAD (reg/f:SI 137)
            (nil))))
(debug_insn 57 56 58 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1704:5 -1
     (nil))
(call_insn 58 57 61 7 (parallel [
            (call (mem:SI (symbol_ref/i:SI ("HAL_RCCEx_CRS_SyncWarnCallback") [flags 0x3]  <function_decl 00000000068d5a00 HAL_RCCEx_CRS_SyncWarnCallback>) [0 HAL_RCCEx_CRS_SyncWarnCallback S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1704:5 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref/i:SI ("HAL_RCCEx_CRS_SyncWarnCallback") [flags 0x3]  <function_decl 00000000068d5a00 HAL_RCCEx_CRS_SyncWarnCallback>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
      ; pc falls through to BB 17
(code_label 61 58 62 8 532 (nil) [2 uses])
(note 62 61 63 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 63 62 64 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1707:8 -1
     (nil))
(insn 64 63 65 8 (set (reg:SI 139)
        (and:SI (reg/v:SI 125 [ itflags ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1707:21 90 {*arm_andsi3_insn}
     (nil))
(insn 65 64 66 8 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 139)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1707:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 139)
        (nil)))
(jump_insn 66 65 67 8 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 80)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1707:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 80)
(note 67 66 68 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 68 67 69 9 (set (reg:SI 140)
        (and:SI (reg/v:SI 126 [ itsources ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1707:65 90 {*arm_andsi3_insn}
     (nil))
(insn 69 68 70 9 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 140)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1707:50 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 140)
        (nil)))
(jump_insn 70 69 71 9 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 80)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1707:50 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 80)
(note 71 70 72 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 72 71 73 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1710:5 -1
     (nil))
(insn 73 72 74 10 (set (reg/f:SI 141)
        (const_int 1073750016 [0x40002000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1710:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 74 73 75 10 (set (reg:SI 142)
        (const_int 8 [0x8])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1710:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 75 74 76 10 (set (mem/v:SI (plus:SI (reg/f:SI 141)
                (const_int 12 [0xc])) [1 MEM[(struct CRS_TypeDef *)1073750016B].ICR+0 S4 A32])
        (reg:SI 142)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1710:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 142)
        (expr_list:REG_DEAD (reg/f:SI 141)
            (nil))))
(debug_insn 76 75 77 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1713:5 -1
     (nil))
(call_insn 77 76 80 10 (parallel [
            (call (mem:SI (symbol_ref/i:SI ("HAL_RCCEx_CRS_ExpectedSyncCallback") [flags 0x3]  <function_decl 00000000068d5b00 HAL_RCCEx_CRS_ExpectedSyncCallback>) [0 HAL_RCCEx_CRS_ExpectedSyncCallback S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1713:5 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref/i:SI ("HAL_RCCEx_CRS_ExpectedSyncCallback") [flags 0x3]  <function_decl 00000000068d5b00 HAL_RCCEx_CRS_ExpectedSyncCallback>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
      ; pc falls through to BB 17
(code_label 80 77 81 11 533 (nil) [2 uses])
(note 81 80 82 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 82 81 83 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1718:5 -1
     (nil))
(insn 83 82 84 11 (set (reg:SI 143)
        (and:SI (reg/v:SI 125 [ itflags ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1718:18 90 {*arm_andsi3_insn}
     (nil))
(insn 84 83 85 11 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 143)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1718:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 143)
        (nil)))
(jump_insn 85 84 86 11 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 124)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1718:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 124)
(note 86 85 87 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 87 86 88 12 (set (reg:SI 144)
        (and:SI (reg/v:SI 126 [ itsources ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1718:60 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 126 [ itsources ])
        (nil)))
(insn 88 87 89 12 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 144)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1718:45 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 144)
        (nil)))
(jump_insn 89 88 90 12 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 124)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1718:45 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 124)
(note 90 89 91 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 91 90 92 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1720:7 -1
     (nil))
(insn 92 91 93 13 (set (reg/v:SI 121 [ _9 ])
        (and:SI (reg/v:SI 125 [ itflags ])
            (const_int 256 [0x100]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1720:19 90 {*arm_andsi3_insn}
     (nil))
(insn 93 92 94 13 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 121 [ _9 ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1720:9 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 94 93 95 13 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 129)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1720:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 129)
(note 95 94 6 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 6 95 7 14 (set (reg:SI 127 [ prephitmp_40 ])
        (const_int 56 [0x38])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1720:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 7 6 8 14 (set (reg:SI 128 [ prephitmp_44 ])
        (const_int 40 [0x28])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1720:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 9 14 (set (reg/v:SI 124 [ crserror ])
        (const_int 24 [0x18])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1720:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 9 8 129 14 (set (reg/v:SI 121 [ _9 ])
        (const_int 8 [0x8])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1722:18 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 16
(code_label 129 9 128 15 537 (nil) [1 uses])
(note 128 129 3 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 3 128 4 15 (set (reg:SI 127 [ prephitmp_40 ])
        (const_int 48 [0x30])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 4 3 5 15 (set (reg:SI 128 [ prephitmp_44 ])
        (const_int 32 [0x20])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 5 4 96 15 (set (reg/v:SI 124 [ crserror ])
        (const_int 16 [0x10])) 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 96 5 97 16 534 (nil) [0 uses])
(note 97 96 98 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(debug_insn 98 97 99 16 (var_location:SI crserror (reg/v:SI 121 [ _9 ])) -1
     (nil))
(debug_insn 99 98 100 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1724:7 -1
     (nil))
(insn 100 99 172 16 (set (reg:SI 145)
        (and:SI (reg/v:SI 125 [ itflags ])
            (const_int 512 [0x200]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1724:19 90 {*arm_andsi3_insn}
     (nil))
(insn 172 100 173 16 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 145)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1724:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 145)
        (nil)))
(insn 173 172 175 16 (set (reg:SI 127 [ prephitmp_40 ])
        (if_then_else:SI (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (reg:SI 127 [ prephitmp_40 ])
            (reg:SI 128 [ prephitmp_44 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1724:9 986 {*thumb2_movsicc_insn}
     (expr_list:REG_DEAD (reg:SI 128 [ prephitmp_44 ])
        (nil)))
(insn 175 173 106 16 (set (reg/v:SI 124 [ crserror ])
        (if_then_else:SI (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (reg/v:SI 124 [ crserror ])
            (reg/v:SI 121 [ _9 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1724:9 986 {*thumb2_movsicc_insn}
     (expr_list:REG_DEAD (reg/v:SI 121 [ _9 ])
        (expr_list:REG_DEAD (reg:CC 100 cc)
            (nil))))
(debug_insn 106 175 107 16 (var_location:SI crserror (reg/v:SI 124 [ crserror ])) -1
     (nil))
(debug_insn 107 106 108 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1728:7 -1
     (nil))
(insn 108 107 176 16 (set (reg:SI 146)
        (and:SI (reg/v:SI 125 [ itflags ])
            (const_int 1024 [0x400]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1728:19 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 125 [ itflags ])
        (nil)))
(insn 176 108 177 16 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 146)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1730:18 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 146)
        (nil)))
(insn 177 176 114 16 (set (reg/v:SI 124 [ crserror ])
        (if_then_else:SI (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (reg/v:SI 124 [ crserror ])
            (reg:SI 127 [ prephitmp_40 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1730:18 986 {*thumb2_movsicc_insn}
     (expr_list:REG_DEAD (reg:SI 127 [ prephitmp_40 ])
        (expr_list:REG_DEAD (reg:CC 100 cc)
            (nil))))
(debug_insn 114 177 115 16 (var_location:SI crserror (reg/v:SI 124 [ crserror ])) -1
     (nil))
(debug_insn 115 114 116 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1734:7 -1
     (nil))
(insn 116 115 117 16 (set (reg/f:SI 147)
        (const_int 1073750016 [0x40002000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1734:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 117 116 118 16 (set (reg:SI 148)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1734:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 118 117 119 16 (set (mem/v:SI (plus:SI (reg/f:SI 147)
                (const_int 12 [0xc])) [1 MEM[(struct CRS_TypeDef *)1073750016B].ICR+0 S4 A32])
        (reg:SI 148)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1734:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 148)
        (expr_list:REG_DEAD (reg/f:SI 147)
            (nil))))
(debug_insn 119 118 120 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1737:7 -1
     (nil))
(insn 120 119 121 16 (set (reg:SI 0 r0)
        (reg/v:SI 124 [ crserror ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1737:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 124 [ crserror ])
        (nil)))
(call_insn 121 120 124 16 (parallel [
            (call (mem:SI (symbol_ref/i:SI ("HAL_RCCEx_CRS_ErrorCallback") [flags 0x3]  <function_decl 00000000068d5c00 HAL_RCCEx_CRS_ErrorCallback>) [0 HAL_RCCEx_CRS_ErrorCallback S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1737:7 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref/i:SI ("HAL_RCCEx_CRS_ErrorCallback") [flags 0x3]  <function_decl 00000000068d5c00 HAL_RCCEx_CRS_ErrorCallback>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(code_label 124 121 125 17 529 (nil) [2 uses])
(note 125 124 0 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
