#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000028ded9179d0 .scope module, "memory_tb" "memory_tb" 2 1;
 .timescale 0 0;
P_0000028ded909940 .param/l "RATE" 0 2 3, +C4<00000000000000000000000000000001>;
v0000028ded9740b0_0 .net "LED", 0 0, L_0000028ded902c40;  1 drivers
v0000028ded974fb0_0 .net "TX", 0 0, L_0000028ded9028c0;  1 drivers
v0000028ded973930_0 .var "clk", 0 0;
S_0000028ded8e7f90 .scope module, "top" "TOP" 2 17, 3 1 0, S_0000028ded9179d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /OUTPUT 1 "LED";
    .port_info 2 /OUTPUT 1 "tx";
v0000028ded974330_0 .net "LED", 0 0, L_0000028ded902c40;  alias, 1 drivers
v0000028ded974470_0 .net "clock", 0 0, v0000028ded973930_0;  1 drivers
v0000028ded973ed0_0 .net "iaddr", 31 0, v0000028ded970320_0;  1 drivers
v0000028ded9743d0_0 .net "inst", 31 0, L_0000028ded974c90;  1 drivers
v0000028ded973890_0 .net "raddr", 31 0, v0000028ded96f1a0_0;  1 drivers
v0000028ded974d30_0 .net "rdata", 31 0, L_0000028ded973b10;  1 drivers
v0000028ded974970_0 .net "tx", 0 0, L_0000028ded9028c0;  alias, 1 drivers
v0000028ded973f70_0 .net "tx_busy", 0 0, L_0000028ded9739d0;  1 drivers
v0000028ded974650_0 .net "tx_data", 7 0, L_0000028ded9033b0;  1 drivers
v0000028ded9748d0_0 .net "tx_start", 0 0, L_0000028ded902930;  1 drivers
v0000028ded974dd0_0 .net "wdata", 31 0, L_0000028ded903500;  1 drivers
v0000028ded974a10_0 .net "wen", 0 0, L_0000028ded9027e0;  1 drivers
S_0000028ded8e8120 .scope module, "core0" "CORE" 3 36, 4 1 0, S_0000028ded8e7f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /OUTPUT 1 "tx_start";
    .port_info 2 /OUTPUT 8 "tx_data";
    .port_info 3 /OUTPUT 32 "raddr";
    .port_info 4 /OUTPUT 32 "iaddr";
    .port_info 5 /OUTPUT 1 "wen";
    .port_info 6 /OUTPUT 32 "wdata";
    .port_info 7 /INPUT 32 "inst";
    .port_info 8 /INPUT 32 "rdata";
P_0000028ded906fb0 .param/l "ST_ACCESS" 1 4 54, +C4<00000000000000000000000000000011>;
P_0000028ded906fe8 .param/l "ST_EX" 1 4 53, +C4<00000000000000000000000000000010>;
P_0000028ded907020 .param/l "ST_ID" 1 4 52, +C4<00000000000000000000000000000001>;
P_0000028ded907058 .param/l "ST_IF" 1 4 51, +C4<00000000000000000000000000000000>;
P_0000028ded907090 .param/l "ST_WB" 1 4 55, +C4<00000000000000000000000000000100>;
L_0000028ded9030a0 .functor BUFZ 32, L_0000028ded975730, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000028ded902af0 .functor BUFZ 32, L_0000028ded973d90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000028ded902930 .functor BUFZ 1, v0000028ded96f2e0_0, C4<0>, C4<0>, C4<0>;
L_0000028ded9033b0 .functor BUFZ 8, v0000028ded970640_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000028ded903500 .functor BUFZ 32, v0000028ded970820_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000028ded9027e0 .functor BUFZ 1, v0000028ded96fa60_0, C4<0>, C4<0>, C4<0>;
v0000028ded900080_0 .var "REGISTER_TEST", 31 0;
v0000028ded8ffc20_0 .net *"_ivl_0", 31 0, L_0000028ded975730;  1 drivers
v0000028ded900620_0 .net *"_ivl_10", 6 0, L_0000028ded973e30;  1 drivers
L_0000028ded9803e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000028ded8ff7c0_0 .net *"_ivl_13", 1 0, L_0000028ded9803e8;  1 drivers
v0000028ded8ffe00_0 .net *"_ivl_17", 0 0, L_0000028ded975550;  1 drivers
v0000028ded8ff860_0 .net *"_ivl_18", 19 0, L_0000028ded9752d0;  1 drivers
v0000028ded970460_0 .net *"_ivl_2", 6 0, L_0000028ded973c50;  1 drivers
v0000028ded970780_0 .net *"_ivl_21", 10 0, L_0000028ded975410;  1 drivers
v0000028ded9706e0_0 .net *"_ivl_22", 30 0, L_0000028ded9754b0;  1 drivers
L_0000028ded980430 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000028ded96f100_0 .net *"_ivl_27", 0 0, L_0000028ded980430;  1 drivers
v0000028ded970e60_0 .net *"_ivl_29", 0 0, L_0000028ded974150;  1 drivers
v0000028ded96f920_0 .net *"_ivl_30", 19 0, L_0000028ded9746f0;  1 drivers
v0000028ded9703c0_0 .net *"_ivl_33", 10 0, L_0000028ded974290;  1 drivers
v0000028ded970500_0 .net *"_ivl_34", 30 0, L_0000028ded9d8a50;  1 drivers
L_0000028ded980478 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000028ded96fb00_0 .net *"_ivl_39", 0 0, L_0000028ded980478;  1 drivers
L_0000028ded9803a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000028ded96fec0_0 .net *"_ivl_5", 1 0, L_0000028ded9803a0;  1 drivers
v0000028ded9708c0_0 .net *"_ivl_8", 31 0, L_0000028ded973d90;  1 drivers
v0000028ded970a00_0 .var "alu_out", 31 0;
v0000028ded96f6a0_0 .var "b_imm", 12 0;
v0000028ded96ff60_0 .net "clock", 0 0, v0000028ded973930_0;  alias, 1 drivers
v0000028ded96f560_0 .var "funct3", 2 0;
v0000028ded96fce0_0 .var "funct7", 6 0;
v0000028ded9705a0_0 .var/i "i", 31 0;
v0000028ded9700a0_0 .var "i_imm", 11 0;
v0000028ded96f600_0 .net "i_imm_sext", 31 0, L_0000028ded975690;  1 drivers
v0000028ded970000_0 .net "iaddr", 31 0, v0000028ded970320_0;  alias, 1 drivers
v0000028ded9701e0_0 .net "inst", 31 0, L_0000028ded974c90;  alias, 1 drivers
v0000028ded970aa0_0 .var "j_imm", 20 0;
v0000028ded96f740_0 .var "opcode", 6 0;
v0000028ded96f7e0_0 .var "pc", 31 0;
v0000028ded970140_0 .var "pc_p4", 31 0;
v0000028ded96fe20_0 .net "raddr", 31 0, v0000028ded96f1a0_0;  alias, 1 drivers
v0000028ded970280_0 .var "rd", 4 0;
v0000028ded970b40_0 .net "rdata", 31 0, L_0000028ded973b10;  alias, 1 drivers
v0000028ded970320_0 .var "reg_iaddr", 31 0;
v0000028ded96f880_0 .var "reg_inst", 31 0;
v0000028ded96f1a0_0 .var "reg_raddr", 31 0;
v0000028ded970640_0 .var "reg_tx_data", 7 0;
v0000028ded96f2e0_0 .var "reg_tx_start", 0 0;
v0000028ded970820_0 .var "reg_wdata", 31 0;
v0000028ded96fa60_0 .var "reg_wen", 0 0;
v0000028ded970be0 .array "register", 0 31, 31 0;
v0000028ded96fba0_0 .var "rs1", 4 0;
v0000028ded96f9c0_0 .net "rs1_data", 31 0, L_0000028ded9030a0;  1 drivers
v0000028ded96fd80_0 .var "rs2", 4 0;
v0000028ded970960_0 .net "rs2_data", 31 0, L_0000028ded902af0;  1 drivers
v0000028ded970c80_0 .var "s_imm", 11 0;
v0000028ded970d20_0 .net "s_imm_sext", 31 0, L_0000028ded9d8e10;  1 drivers
v0000028ded970dc0_0 .var "stage", 3 0;
v0000028ded970f00_0 .net "tx_data", 7 0, L_0000028ded9033b0;  alias, 1 drivers
v0000028ded96f060_0 .net "tx_start", 0 0, L_0000028ded902930;  alias, 1 drivers
v0000028ded96f240_0 .var "u_imm", 31 0;
v0000028ded96f380_0 .net "wdata", 31 0, L_0000028ded903500;  alias, 1 drivers
v0000028ded96f420_0 .net "wen", 0 0, L_0000028ded9027e0;  alias, 1 drivers
E_0000028ded909700 .event posedge, v0000028ded96ff60_0;
L_0000028ded975730 .array/port v0000028ded970be0, L_0000028ded973c50;
L_0000028ded973c50 .concat [ 5 2 0 0], v0000028ded96fba0_0, L_0000028ded9803a0;
L_0000028ded973d90 .array/port v0000028ded970be0, L_0000028ded973e30;
L_0000028ded973e30 .concat [ 5 2 0 0], v0000028ded96fd80_0, L_0000028ded9803e8;
L_0000028ded975550 .part v0000028ded9700a0_0, 11, 1;
LS_0000028ded9752d0_0_0 .concat [ 1 1 1 1], L_0000028ded975550, L_0000028ded975550, L_0000028ded975550, L_0000028ded975550;
LS_0000028ded9752d0_0_4 .concat [ 1 1 1 1], L_0000028ded975550, L_0000028ded975550, L_0000028ded975550, L_0000028ded975550;
LS_0000028ded9752d0_0_8 .concat [ 1 1 1 1], L_0000028ded975550, L_0000028ded975550, L_0000028ded975550, L_0000028ded975550;
LS_0000028ded9752d0_0_12 .concat [ 1 1 1 1], L_0000028ded975550, L_0000028ded975550, L_0000028ded975550, L_0000028ded975550;
LS_0000028ded9752d0_0_16 .concat [ 1 1 1 1], L_0000028ded975550, L_0000028ded975550, L_0000028ded975550, L_0000028ded975550;
LS_0000028ded9752d0_1_0 .concat [ 4 4 4 4], LS_0000028ded9752d0_0_0, LS_0000028ded9752d0_0_4, LS_0000028ded9752d0_0_8, LS_0000028ded9752d0_0_12;
LS_0000028ded9752d0_1_4 .concat [ 4 0 0 0], LS_0000028ded9752d0_0_16;
L_0000028ded9752d0 .concat [ 16 4 0 0], LS_0000028ded9752d0_1_0, LS_0000028ded9752d0_1_4;
L_0000028ded975410 .part v0000028ded9700a0_0, 0, 11;
L_0000028ded9754b0 .concat [ 11 20 0 0], L_0000028ded975410, L_0000028ded9752d0;
L_0000028ded975690 .concat [ 31 1 0 0], L_0000028ded9754b0, L_0000028ded980430;
L_0000028ded974150 .part v0000028ded970c80_0, 11, 1;
LS_0000028ded9746f0_0_0 .concat [ 1 1 1 1], L_0000028ded974150, L_0000028ded974150, L_0000028ded974150, L_0000028ded974150;
LS_0000028ded9746f0_0_4 .concat [ 1 1 1 1], L_0000028ded974150, L_0000028ded974150, L_0000028ded974150, L_0000028ded974150;
LS_0000028ded9746f0_0_8 .concat [ 1 1 1 1], L_0000028ded974150, L_0000028ded974150, L_0000028ded974150, L_0000028ded974150;
LS_0000028ded9746f0_0_12 .concat [ 1 1 1 1], L_0000028ded974150, L_0000028ded974150, L_0000028ded974150, L_0000028ded974150;
LS_0000028ded9746f0_0_16 .concat [ 1 1 1 1], L_0000028ded974150, L_0000028ded974150, L_0000028ded974150, L_0000028ded974150;
LS_0000028ded9746f0_1_0 .concat [ 4 4 4 4], LS_0000028ded9746f0_0_0, LS_0000028ded9746f0_0_4, LS_0000028ded9746f0_0_8, LS_0000028ded9746f0_0_12;
LS_0000028ded9746f0_1_4 .concat [ 4 0 0 0], LS_0000028ded9746f0_0_16;
L_0000028ded9746f0 .concat [ 16 4 0 0], LS_0000028ded9746f0_1_0, LS_0000028ded9746f0_1_4;
L_0000028ded974290 .part v0000028ded970c80_0, 0, 11;
L_0000028ded9d8a50 .concat [ 11 20 0 0], L_0000028ded974290, L_0000028ded9746f0;
L_0000028ded9d8e10 .concat [ 31 1 0 0], L_0000028ded9d8a50, L_0000028ded980478;
S_0000028ded8c6d00 .scope module, "mem0" "MEMORY" 3 26, 5 1 0, S_0000028ded8e7f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 32 "raddr";
    .port_info 2 /INPUT 32 "iaddr";
    .port_info 3 /INPUT 1 "wen";
    .port_info 4 /INPUT 32 "wdata";
    .port_info 5 /OUTPUT 32 "inst";
    .port_info 6 /OUTPUT 32 "rdata";
v0000028ded96fc40_0 .net *"_ivl_0", 7 0, L_0000028ded9755f0;  1 drivers
v0000028ded96f4c0_0 .net *"_ivl_10", 31 0, L_0000028ded974b50;  1 drivers
v0000028ded972150_0 .net *"_ivl_12", 7 0, L_0000028ded973a70;  1 drivers
L_0000028ded9801f0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0000028ded9712f0_0 .net/2u *"_ivl_14", 31 0, L_0000028ded9801f0;  1 drivers
v0000028ded9719d0_0 .net *"_ivl_16", 31 0, L_0000028ded974790;  1 drivers
v0000028ded972bf0_0 .net *"_ivl_18", 7 0, L_0000028ded975370;  1 drivers
L_0000028ded980160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028ded972830_0 .net/2u *"_ivl_2", 31 0, L_0000028ded980160;  1 drivers
L_0000028ded980238 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0000028ded972dd0_0 .net/2u *"_ivl_20", 31 0, L_0000028ded980238;  1 drivers
v0000028ded971bb0_0 .net *"_ivl_22", 31 0, L_0000028ded974bf0;  1 drivers
v0000028ded972b50_0 .net *"_ivl_26", 7 0, L_0000028ded973bb0;  1 drivers
L_0000028ded980280 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028ded972c90_0 .net/2u *"_ivl_28", 31 0, L_0000028ded980280;  1 drivers
v0000028ded972510_0 .net *"_ivl_30", 31 0, L_0000028ded974e70;  1 drivers
v0000028ded972e70_0 .net *"_ivl_32", 7 0, L_0000028ded974f10;  1 drivers
L_0000028ded9802c8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000028ded972470_0 .net/2u *"_ivl_34", 31 0, L_0000028ded9802c8;  1 drivers
v0000028ded972ab0_0 .net *"_ivl_36", 31 0, L_0000028ded975050;  1 drivers
v0000028ded972d30_0 .net *"_ivl_38", 7 0, L_0000028ded974010;  1 drivers
v0000028ded972330_0 .net *"_ivl_4", 31 0, L_0000028ded974510;  1 drivers
L_0000028ded980310 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0000028ded972f10_0 .net/2u *"_ivl_40", 31 0, L_0000028ded980310;  1 drivers
v0000028ded9711b0_0 .net *"_ivl_42", 31 0, L_0000028ded9741f0;  1 drivers
v0000028ded9725b0_0 .net *"_ivl_44", 7 0, L_0000028ded9745b0;  1 drivers
L_0000028ded980358 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0000028ded972790_0 .net/2u *"_ivl_46", 31 0, L_0000028ded980358;  1 drivers
v0000028ded971070_0 .net *"_ivl_48", 31 0, L_0000028ded975190;  1 drivers
v0000028ded972290_0 .net *"_ivl_6", 7 0, L_0000028ded974ab0;  1 drivers
L_0000028ded9801a8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000028ded971430_0 .net/2u *"_ivl_8", 31 0, L_0000028ded9801a8;  1 drivers
v0000028ded972650_0 .net "clock", 0 0, v0000028ded973930_0;  alias, 1 drivers
v0000028ded972010_0 .var/i "i", 31 0;
v0000028ded9726f0_0 .net "iaddr", 31 0, v0000028ded970320_0;  alias, 1 drivers
v0000028ded971750_0 .net "inst", 31 0, L_0000028ded974c90;  alias, 1 drivers
v0000028ded9720b0 .array "mem", 0 32, 7 0;
v0000028ded9721f0_0 .net "raddr", 31 0, v0000028ded96f1a0_0;  alias, 1 drivers
v0000028ded971110_0 .net "rdata", 31 0, L_0000028ded973b10;  alias, 1 drivers
v0000028ded971250_0 .var "reg_raddr", 31 0;
v0000028ded971390_0 .net "wdata", 31 0, L_0000028ded903500;  alias, 1 drivers
v0000028ded9714d0_0 .net "wen", 0 0, L_0000028ded9027e0;  alias, 1 drivers
L_0000028ded9755f0 .array/port v0000028ded9720b0, L_0000028ded974510;
L_0000028ded974510 .arith/sum 32, v0000028ded970320_0, L_0000028ded980160;
L_0000028ded974ab0 .array/port v0000028ded9720b0, L_0000028ded974b50;
L_0000028ded974b50 .arith/sum 32, v0000028ded970320_0, L_0000028ded9801a8;
L_0000028ded973a70 .array/port v0000028ded9720b0, L_0000028ded974790;
L_0000028ded974790 .arith/sum 32, v0000028ded970320_0, L_0000028ded9801f0;
L_0000028ded975370 .array/port v0000028ded9720b0, L_0000028ded974bf0;
L_0000028ded974bf0 .arith/sum 32, v0000028ded970320_0, L_0000028ded980238;
L_0000028ded974c90 .concat [ 8 8 8 8], L_0000028ded975370, L_0000028ded973a70, L_0000028ded974ab0, L_0000028ded9755f0;
L_0000028ded973bb0 .array/port v0000028ded9720b0, L_0000028ded974e70;
L_0000028ded974e70 .arith/sum 32, v0000028ded96f1a0_0, L_0000028ded980280;
L_0000028ded974f10 .array/port v0000028ded9720b0, L_0000028ded975050;
L_0000028ded975050 .arith/sum 32, v0000028ded96f1a0_0, L_0000028ded9802c8;
L_0000028ded974010 .array/port v0000028ded9720b0, L_0000028ded9741f0;
L_0000028ded9741f0 .arith/sum 32, v0000028ded96f1a0_0, L_0000028ded980310;
L_0000028ded9745b0 .array/port v0000028ded9720b0, L_0000028ded975190;
L_0000028ded975190 .arith/sum 32, v0000028ded96f1a0_0, L_0000028ded980358;
L_0000028ded973b10 .concat [ 8 8 8 8], L_0000028ded9745b0, L_0000028ded974010, L_0000028ded974f10, L_0000028ded973bb0;
S_0000028ded8df9d0 .scope module, "uart0" "UART" 3 11, 6 1 0, S_0000028ded8e7f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 8 "data_in";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "tx_busy";
    .port_info 4 /OUTPUT 1 "tx";
    .port_info 5 /OUTPUT 1 "LED";
P_0000028ded8c6fd0 .param/l "FPGA_FREQ" 1 6 13, +C4<00000000000000000000000000011011>;
P_0000028ded8c7008 .param/l "S_END" 1 6 43, +C4<00000000000000000000000000000100>;
P_0000028ded8c7040 .param/l "S_IDLE" 1 6 39, +C4<00000000000000000000000000000000>;
P_0000028ded8c7078 .param/l "S_P" 1 6 42, +C4<00000000000000000000000000000011>;
P_0000028ded8c70b0 .param/l "S_SEND" 1 6 41, +C4<00000000000000000000000000000010>;
P_0000028ded8c70e8 .param/l "S_START" 1 6 40, +C4<00000000000000000000000000000001>;
P_0000028ded8c7120 .param/l "TX_CLOCK_COUNT_MAX" 1 6 15, +C4<00000000000000000000000000000000000000000000000000000000011101001>;
P_0000028ded8c7158 .param/l "UART_FREQ" 1 6 14, +C4<00000000000000011100001000000000>;
L_0000028ded902c40 .functor BUFZ 1, v0000028ded971b10_0, C4<0>, C4<0>, C4<0>;
L_0000028ded9028c0 .functor BUFZ 1, v0000028ded974830_0, C4<0>, C4<0>, C4<0>;
v0000028ded971a70_0 .net "LED", 0 0, L_0000028ded902c40;  alias, 1 drivers
L_0000028ded9800d0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028ded9723d0_0 .net *"_ivl_11", 26 0, L_0000028ded9800d0;  1 drivers
L_0000028ded980118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028ded9728d0_0 .net/2u *"_ivl_12", 31 0, L_0000028ded980118;  1 drivers
L_0000028ded980088 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028ded972970_0 .net/2u *"_ivl_2", 31 0, L_0000028ded980088;  1 drivers
v0000028ded971570_0 .net *"_ivl_8", 31 0, L_0000028ded9750f0;  1 drivers
v0000028ded971610_0 .net "clock", 0 0, v0000028ded973930_0;  alias, 1 drivers
v0000028ded9716b0_0 .var "clock_count", 31 0;
v0000028ded9717f0_0 .var "data", 7 0;
v0000028ded972a10_0 .net "data_in", 7 0, L_0000028ded9033b0;  alias, 1 drivers
v0000028ded971b10_0 .var "led_flag", 0 0;
v0000028ded971890_0 .var "local_in", 7 0;
v0000028ded971930_0 .var "local_start", 0 0;
v0000028ded971c50_0 .var "send_count", 3 0;
v0000028ded971cf0_0 .net "start", 0 0, L_0000028ded902930;  alias, 1 drivers
v0000028ded971d90_0 .var "state", 4 0;
v0000028ded971e30_0 .net "tx", 0 0, L_0000028ded9028c0;  alias, 1 drivers
v0000028ded971ed0_0 .net "tx_busy", 0 0, L_0000028ded9739d0;  alias, 1 drivers
v0000028ded971f70_0 .net "tx_clock", 0 0, L_0000028ded973cf0;  1 drivers
v0000028ded974830_0 .var "tx_reg", 0 0;
L_0000028ded973cf0 .cmp/eq 32, v0000028ded9716b0_0, L_0000028ded980088;
L_0000028ded9750f0 .concat [ 5 27 0 0], v0000028ded971d90_0, L_0000028ded9800d0;
L_0000028ded9739d0 .cmp/ne 32, L_0000028ded9750f0, L_0000028ded980118;
    .scope S_0000028ded8df9d0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028ded9716b0_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0000028ded8df9d0;
T_1 ;
    %wait E_0000028ded909700;
    %load/vec4 v0000028ded9716b0_0;
    %pad/u 65;
    %cmpi/e 233, 0, 65;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000028ded9716b0_0, 0;
    %load/vec4 v0000028ded971b10_0;
    %inv;
    %assign/vec4 v0000028ded971b10_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000028ded9716b0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000028ded9716b0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000028ded8df9d0;
T_2 ;
    %wait E_0000028ded909700;
    %load/vec4 v0000028ded972a10_0;
    %assign/vec4 v0000028ded971890_0, 0;
    %load/vec4 v0000028ded971cf0_0;
    %assign/vec4 v0000028ded971930_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0000028ded8df9d0;
T_3 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000028ded971d90_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000028ded971c50_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028ded974830_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0000028ded8df9d0;
T_4 ;
    %wait E_0000028ded909700;
    %load/vec4 v0000028ded971d90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %jmp T_4.5;
T_4.0 ;
    %load/vec4 v0000028ded971f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %load/vec4 v0000028ded971930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028ded974830_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0000028ded971d90_0, 0;
    %jmp T_4.9;
T_4.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028ded974830_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000028ded971d90_0, 0;
T_4.9 ;
T_4.6 ;
    %jmp T_4.5;
T_4.1 ;
    %load/vec4 v0000028ded971f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028ded974830_0, 0;
    %load/vec4 v0000028ded971890_0;
    %assign/vec4 v0000028ded9717f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028ded971c50_0, 0;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v0000028ded971d90_0, 0;
    %jmp T_4.11;
T_4.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028ded974830_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0000028ded971d90_0, 0;
T_4.11 ;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v0000028ded971f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.12, 8;
    %load/vec4 v0000028ded9717f0_0;
    %load/vec4 v0000028ded971c50_0;
    %part/u 1;
    %assign/vec4 v0000028ded974830_0, 0;
    %load/vec4 v0000028ded971c50_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_4.14, 4;
    %pushi/vec4 3, 0, 5;
    %assign/vec4 v0000028ded971d90_0, 0;
    %jmp T_4.15;
T_4.14 ;
    %load/vec4 v0000028ded971c50_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000028ded971c50_0, 0;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v0000028ded971d90_0, 0;
T_4.15 ;
    %jmp T_4.13;
T_4.12 ;
    %load/vec4 v0000028ded9717f0_0;
    %load/vec4 v0000028ded971c50_0;
    %part/u 1;
    %assign/vec4 v0000028ded974830_0, 0;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v0000028ded971d90_0, 0;
T_4.13 ;
    %jmp T_4.5;
T_4.3 ;
    %load/vec4 v0000028ded971f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.16, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028ded974830_0, 0;
    %pushi/vec4 4, 0, 5;
    %assign/vec4 v0000028ded971d90_0, 0;
    %jmp T_4.17;
T_4.16 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028ded974830_0, 0;
    %pushi/vec4 3, 0, 5;
    %assign/vec4 v0000028ded971d90_0, 0;
T_4.17 ;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0000028ded971f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.18, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028ded974830_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000028ded971d90_0, 0;
    %jmp T_4.19;
T_4.18 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028ded974830_0, 0;
    %pushi/vec4 4, 0, 5;
    %assign/vec4 v0000028ded971d90_0, 0;
T_4.19 ;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0000028ded8c6d00;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028ded972010_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000028ded972010_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0000028ded972010_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028ded9720b0, 0, 4;
    %load/vec4 v0000028ded972010_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028ded972010_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028ded9720b0, 0, 4;
    %pushi/vec4 32, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028ded9720b0, 0, 4;
    %pushi/vec4 162, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028ded9720b0, 0, 4;
    %pushi/vec4 35, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028ded9720b0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028ded9720b0, 0, 4;
    %pushi/vec4 32, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028ded9720b0, 0, 4;
    %pushi/vec4 162, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028ded9720b0, 0, 4;
    %pushi/vec4 35, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028ded9720b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000028ded971250_0, 0;
    %end;
    .thread T_5;
    .scope S_0000028ded8c6d00;
T_6 ;
    %wait E_0000028ded909700;
    %load/vec4 v0000028ded9714d0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0000028ded971390_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0000028ded9721f0_0;
    %store/vec4a v0000028ded9720b0, 4, 0;
    %load/vec4 v0000028ded971390_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000028ded9721f0_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %store/vec4a v0000028ded9720b0, 4, 0;
    %load/vec4 v0000028ded971390_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000028ded9721f0_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %store/vec4a v0000028ded9720b0, 4, 0;
    %load/vec4 v0000028ded971390_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0000028ded9721f0_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %store/vec4a v0000028ded9720b0, 4, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000028ded8e8120;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028ded9705a0_0, 0, 32;
T_7.0 ;
    %load/vec4 v0000028ded9705a0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_7.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000028ded9705a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028ded970be0, 0, 4;
    %load/vec4 v0000028ded9705a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028ded9705a0_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028ded970be0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028ded970be0, 0, 4;
    %pushi/vec4 65, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028ded970be0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028ded96f7e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028ded96f880_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028ded970320_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028ded96f1a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028ded970820_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028ded96fa60_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028ded970a00_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000028ded970dc0_0, 0, 4;
    %end;
    .thread T_7;
    .scope S_0000028ded8e8120;
T_8 ;
    %wait E_0000028ded909700;
    %load/vec4 v0000028ded970dc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %jmp T_8.5;
T_8.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028ded96f2e0_0, 0;
    %load/vec4 v0000028ded970b40_0;
    %parti/s 8, 24, 6;
    %assign/vec4 v0000028ded970640_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028ded970be0, 4;
    %assign/vec4 v0000028ded900080_0, 0;
    %load/vec4 v0000028ded9701e0_0;
    %assign/vec4 v0000028ded96f880_0, 0;
    %load/vec4 v0000028ded96f7e0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0000028ded970140_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000028ded970dc0_0, 0;
    %jmp T_8.5;
T_8.1 ;
    %load/vec4 v0000028ded96f880_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0000028ded96f740_0, 0, 7;
    %load/vec4 v0000028ded96f880_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0000028ded970280_0, 0, 5;
    %load/vec4 v0000028ded96f880_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0000028ded96f560_0, 0, 3;
    %load/vec4 v0000028ded96f880_0;
    %parti/s 5, 15, 5;
    %assign/vec4 v0000028ded96fba0_0, 0;
    %load/vec4 v0000028ded96f880_0;
    %parti/s 5, 20, 6;
    %assign/vec4 v0000028ded96fd80_0, 0;
    %load/vec4 v0000028ded96f880_0;
    %parti/s 7, 25, 6;
    %store/vec4 v0000028ded96fce0_0, 0, 7;
    %load/vec4 v0000028ded96f880_0;
    %parti/s 12, 20, 6;
    %assign/vec4 v0000028ded9700a0_0, 0;
    %load/vec4 v0000028ded96f880_0;
    %parti/s 7, 25, 6;
    %load/vec4 v0000028ded96f880_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000028ded970c80_0, 0;
    %load/vec4 v0000028ded96f880_0;
    %parti/s 7, 25, 6;
    %load/vec4 v0000028ded96f880_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 13;
    %store/vec4 v0000028ded96f6a0_0, 0, 13;
    %load/vec4 v0000028ded96f880_0;
    %parti/s 20, 12, 5;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000028ded96f240_0, 4, 20;
    %load/vec4 v0000028ded96f880_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v0000028ded96f880_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000028ded96f880_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000028ded96f880_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000028ded96f880_0;
    %parti/s 4, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %pad/u 21;
    %store/vec4 v0000028ded970aa0_0, 0, 21;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000028ded970dc0_0, 0;
    %jmp T_8.5;
T_8.2 ;
    %load/vec4 v0000028ded96f740_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0000028ded96f9c0_0;
    %load/vec4 v0000028ded970d20_0;
    %add;
    %store/vec4 v0000028ded970a00_0, 0, 32;
    %jmp T_8.7;
T_8.7 ;
    %pop/vec4 1;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000028ded970dc0_0, 0;
    %jmp T_8.5;
T_8.3 ;
    %load/vec4 v0000028ded970a00_0;
    %store/vec4 v0000028ded96f1a0_0, 0, 32;
    %load/vec4 v0000028ded96f740_0;
    %pushi/vec4 35, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000028ded96fa60_0, 0, 1;
    %load/vec4 v0000028ded970960_0;
    %store/vec4 v0000028ded970820_0, 0, 32;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000028ded970dc0_0, 0;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0000028ded970140_0;
    %store/vec4 v0000028ded96f7e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028ded970a00_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028ded96fa60_0, 0, 1;
    %load/vec4 v0000028ded970140_0;
    %store/vec4 v0000028ded970320_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028ded970dc0_0, 0;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0000028ded9179d0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028ded973930_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0000028ded9179d0;
T_10 ;
    %vpi_call 2 6 "$dumpfile", "tb_memory.vcd" {0 0 0};
    %vpi_call 2 7 "$dumpvars", 32'sb00000000000000000000000000000011, S_0000028ded9179d0 {0 0 0};
    %delay 10000, 0;
    %vpi_call 2 9 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_0000028ded9179d0;
T_11 ;
    %delay 1, 0;
    %load/vec4 v0000028ded973930_0;
    %nor/r;
    %store/vec4 v0000028ded973930_0, 0, 1;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "uart_tb.v";
    "top.v";
    "core.v";
    "memory.v";
    "uart.v";
