{"sha": "23d2a817bfe45bc2067aedae02b61f9980bd2730", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MjNkMmE4MTdiZmU0NWJjMjA2N2FlZGFlMDJiNjFmOTk4MGJkMjczMA==", "commit": {"author": {"name": "Richard Earnshaw", "email": "rearnsha@arm.com", "date": "2012-02-21T15:38:35Z"}, "committer": {"name": "Richard Earnshaw", "email": "rearnsha@gcc.gnu.org", "date": "2012-02-21T15:38:35Z"}, "message": "re PR target/52294 ([ARM Thumb] generated asm code produces \"branch out of range\" error in gas with -Os -mcpu=cortex-a9)\n\n\tPR target/52294\n\t* thumb2.md (thumb2_shiftsi3_short): Split register and \t\n\timmediate shifts.  For register shifts tie operands 0 and 1.\n\t(peephole2 for above): Check that register-controlled shifts\n\thave suitably tied operands.\n\nFrom-SVN: r184442", "tree": {"sha": "48fe59a405330210ecee291dec3ae758c92a7b2c", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/48fe59a405330210ecee291dec3ae758c92a7b2c"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/23d2a817bfe45bc2067aedae02b61f9980bd2730", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/23d2a817bfe45bc2067aedae02b61f9980bd2730", "html_url": "https://github.com/Rust-GCC/gccrs/commit/23d2a817bfe45bc2067aedae02b61f9980bd2730", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/23d2a817bfe45bc2067aedae02b61f9980bd2730/comments", "author": null, "committer": null, "parents": [{"sha": "602c33696193828bec87f33a9bd2777b476f4dfb", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/602c33696193828bec87f33a9bd2777b476f4dfb", "html_url": "https://github.com/Rust-GCC/gccrs/commit/602c33696193828bec87f33a9bd2777b476f4dfb"}], "stats": {"total": 15, "additions": 12, "deletions": 3}, "files": [{"sha": "bc8b10586f97e5b7bd768f9fee23403fa7974f89", "filename": "gcc/ChangeLog", "status": "modified", "additions": 8, "deletions": 0, "changes": 8, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/23d2a817bfe45bc2067aedae02b61f9980bd2730/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/23d2a817bfe45bc2067aedae02b61f9980bd2730/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=23d2a817bfe45bc2067aedae02b61f9980bd2730", "patch": "@@ -1,3 +1,11 @@\n+2012-02-21  Richard Earnshaw  <rearnsha@arm.com>\n+\n+\tPR target/52294\n+\t* thumb2.md (thumb2_shiftsi3_short): Split register and \t\n+\timmediate shifts.  For register shifts tie operands 0 and 1.\n+\t(peephole2 for above): Check that register-controlled shifts\n+\thave suitably tied operands.\n+\n 2012-02-21  Quentin Neill  <quentin.neill@amd.com>\n \n \tPR target/52137"}, {"sha": "39a2138a689dce893285c5650f1730e615b4034f", "filename": "gcc/config/arm/thumb2.md", "status": "modified", "additions": 4, "deletions": 3, "changes": 7, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/23d2a817bfe45bc2067aedae02b61f9980bd2730/gcc%2Fconfig%2Farm%2Fthumb2.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/23d2a817bfe45bc2067aedae02b61f9980bd2730/gcc%2Fconfig%2Farm%2Fthumb2.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Fthumb2.md?ref=23d2a817bfe45bc2067aedae02b61f9980bd2730", "patch": "@@ -686,6 +686,7 @@\n \t  (match_operand:SI 2 \"low_reg_or_int_operand\" \"\")]))]\n   \"TARGET_THUMB2\n    && peep2_regno_dead_p(0, CC_REGNUM)\n+   && (CONST_INT_P (operands[2]) || operands[1] == operands[0])\n    && ((GET_CODE(operands[3]) != ROTATE && GET_CODE(operands[3]) != ROTATERT)\n        || REG_P(operands[2]))\"\n   [(parallel\n@@ -698,10 +699,10 @@\n )\n \n (define_insn \"*thumb2_shiftsi3_short\"\n-  [(set (match_operand:SI   0 \"low_register_operand\" \"=l\")\n+  [(set (match_operand:SI   0 \"low_register_operand\" \"=l,l\")\n \t(match_operator:SI  3 \"shift_operator\"\n-\t [(match_operand:SI 1 \"low_register_operand\"  \"l\")\n-\t  (match_operand:SI 2 \"low_reg_or_int_operand\" \"lM\")]))\n+\t [(match_operand:SI 1 \"low_register_operand\"  \"0,l\")\n+\t  (match_operand:SI 2 \"low_reg_or_int_operand\" \"l,M\")]))\n    (clobber (reg:CC CC_REGNUM))]\n   \"TARGET_THUMB2 && reload_completed\n    && ((GET_CODE(operands[3]) != ROTATE && GET_CODE(operands[3]) != ROTATERT)"}]}