(window.webpackJsonp=window.webpackJsonp||[]).push([[19],{330:function(t,e,a){"use strict";a.r(e);var i=a(22),s=Object(i.a)({},(function(){var t=this,e=t.$createElement,i=t._self._c||e;return i("ContentSlotsDistributor",{attrs:{"slot-key":t.$parent.slotKey},scopedSlots:t._u([{key:"information",fn:function(){return[i("h2",{attrs:{id:"what-is-vhdl"}},[i("a",{staticClass:"header-anchor",attrs:{href:"#what-is-vhdl","aria-hidden":"true"}},[t._v("#")]),t._v(" What is VHDL?")]),t._v(" "),i("p",[t._v("VHDL is a "),i("strong",[t._v("H")]),t._v("ardware "),i("strong",[t._v("D")]),t._v("escription "),i("strong",[t._v("L")]),t._v("anguage to design digital circuits (NOT, AND, …) for a "),i("a",{attrs:{href:"https://www.xilinx.com/products/silicon-devices/fpga/what-is-an-fpga.html",target:"_blank",rel:"noopener noreferrer"}},[t._v("Field Programmable Gate Array (FPGA)"),i("OutboundLink")],1),t._v(".")]),t._v(" "),i("p",[t._v("Imagine a designer that can place and route one transistor per minute, therefore he/she would need over 13000 years for the "),i("a",{attrs:{href:"https://www.nvidia.com/content/dam/en-zz/Solutions/Data-Center/tesla-product-literature/NVIDIA-Kepler-GK110-GK210-Architecture-Whitepaper.pdf",target:"_blank",rel:"noopener noreferrer"}},[t._v("NVIDIA Kepler GK110"),i("OutboundLink")],1),t._v(" (7.1 billion transistors). By using a hardware description language the design synthesis (translate HDL to logic gates) can be automated. By applying other advanced methods and spreading the workload to multiple engineers a new chip generation can be designed within one year."),i("br"),t._v("\nThis course is an introduction to the topic including exercises to design and simulate simple digital logic designs in VHDL.")])]},proxy:!0}])},[i("h1",{attrs:{id:"embedded-systems-vhdl-i"}},[i("a",{staticClass:"header-anchor",attrs:{href:"#embedded-systems-vhdl-i","aria-hidden":"true"}},[t._v("#")]),t._v(" Embedded Systems: VHDL I")]),t._v(" "),i("h2",{attrs:{id:"overview"}},[i("a",{staticClass:"header-anchor",attrs:{href:"#overview","aria-hidden":"true"}},[t._v("#")]),t._v(" Overview")]),t._v(" "),i("h3",{attrs:{id:"contents"}},[i("a",{staticClass:"header-anchor",attrs:{href:"#contents","aria-hidden":"true"}},[t._v("#")]),t._v(" Contents")]),t._v(" "),i("ul",[i("li",[t._v("VHDL Basics")]),t._v(" "),i("li",[t._v("Combinational Logic")]),t._v(" "),i("li",[t._v("Synchronous Logic")]),t._v(" "),i("li",[t._v("Finite State Machines")]),t._v(" "),i("li",[t._v("Verification and Designflow")])]),t._v(" "),i("h3",{attrs:{id:"outcomes"}},[i("a",{staticClass:"header-anchor",attrs:{href:"#outcomes","aria-hidden":"true"}},[t._v("#")]),t._v(" Outcomes")]),t._v(" "),i("p",[t._v("After passing this course successfully students are able to")]),t._v(" "),i("ul",[i("li",[t._v("describe the basic components of digital logic designs")]),t._v(" "),i("li",[t._v("implement the basic components of digital logic designs via VHDL and interpret VHDL code")]),t._v(" "),i("li",[t._v("design a verification environment in VHDL for a given design specification")]),t._v(" "),i("li",[t._v("verify a VHDL design by simulation in Modelsim")])]),t._v(" "),i("h3",{attrs:{id:"methods"}},[i("a",{staticClass:"header-anchor",attrs:{href:"#methods","aria-hidden":"true"}},[t._v("#")]),t._v(" Methods")]),t._v(" "),i("table",[i("thead",[i("tr",[i("th",{staticStyle:{"text-align":"left"}},[t._v("Type")]),t._v(" "),i("th",{staticStyle:{"text-align":"left"}},[t._v("Effort [h]")])])]),t._v(" "),i("tbody",[i("tr",[i("td",{staticStyle:{"text-align":"left"}},[t._v("Independent")]),t._v(" "),i("td",{staticStyle:{"text-align":"left"}},[t._v("30")])]),t._v(" "),i("tr",[i("td",{staticStyle:{"text-align":"left"}},[t._v("Lecture")]),t._v(" "),i("td",{staticStyle:{"text-align":"left"}},[t._v("4")])])])]),t._v(" "),i("h2",{attrs:{id:"assessment"}},[i("a",{staticClass:"header-anchor",attrs:{href:"#assessment","aria-hidden":"true"}},[t._v("#")]),t._v(" Assessment")]),t._v(" "),i("p",[t._v("They students will have to do several assignments using the "),i("a",{attrs:{href:"https://www.intel.com/content/www/us/en/software/programmable/quartus-prime/model-sim.html",target:"_blank",rel:"noopener noreferrer"}},[t._v("Modelsim FPGA simulator"),i("OutboundLink")],1),t._v(".")]),t._v(" "),i("h3",{attrs:{id:"example-assignment"}},[i("a",{staticClass:"header-anchor",attrs:{href:"#example-assignment","aria-hidden":"true"}},[t._v("#")]),t._v(" Example Assignment")]),t._v(" "),i("p",[t._v("Write an 8 Bit Adder element in VHDL.")]),t._v(" "),i("p",[i("img",{attrs:{src:a(453),alt:"8 Bit Adder block element",width:"300"}})]),t._v(" "),i("h3",{attrs:{id:"final-exam"}},[i("a",{staticClass:"header-anchor",attrs:{href:"#final-exam","aria-hidden":"true"}},[t._v("#")]),t._v(" Final Exam")]),t._v(" "),i("p",[t._v("The final exam will be a moodle based multiple choice test.")]),t._v(" "),i("h3",{attrs:{id:"methods-2"}},[i("a",{staticClass:"header-anchor",attrs:{href:"#methods-2","aria-hidden":"true"}},[t._v("#")]),t._v(" Methods")]),t._v(" "),i("table",[i("thead",[i("tr",[i("th",{staticStyle:{"text-align":"left"}},[t._v("Type")]),t._v(" "),i("th",{staticStyle:{"text-align":"left"}},[t._v("Points/Percent")])])]),t._v(" "),i("tbody",[i("tr",[i("td",{staticStyle:{"text-align":"left"}},[i("strong",[t._v("Continuous Assessment")])]),t._v(" "),i("td",{staticStyle:{"text-align":"left"}})]),t._v(" "),i("tr",[i("td",{staticStyle:{"text-align":"left"}},[t._v("Assignments")]),t._v(" "),i("td",{staticStyle:{"text-align":"left"}},[t._v("50%")])]),t._v(" "),i("tr",[i("td",{staticStyle:{"text-align":"left"}},[t._v("Final Exam")]),t._v(" "),i("td",{staticStyle:{"text-align":"left"}},[t._v("50%")])])])]),t._v(" "),i("h3",{attrs:{id:"criteria"}},[i("a",{staticClass:"header-anchor",attrs:{href:"#criteria","aria-hidden":"true"}},[t._v("#")]),t._v(" Criteria")]),t._v(" "),i("table",[i("thead",[i("tr",[i("th",{staticStyle:{"text-align":"left"}},[t._v("Grade")]),t._v(" "),i("th",{staticStyle:{"text-align":"left"}},[t._v("Grade (letter)")]),t._v(" "),i("th",{staticStyle:{"text-align":"left"}},[t._v("Scale")])])]),t._v(" "),i("tbody",[i("tr",[i("td",{staticStyle:{"text-align":"left"}},[t._v("5")]),t._v(" "),i("td",{staticStyle:{"text-align":"left"}},[t._v("Nicht Genügend")]),t._v(" "),i("td",{staticStyle:{"text-align":"left"}},[t._v("< 50 points")])]),t._v(" "),i("tr",[i("td",{staticStyle:{"text-align":"left"}},[t._v("4")]),t._v(" "),i("td",{staticStyle:{"text-align":"left"}},[t._v("Genügend")]),t._v(" "),i("td",{staticStyle:{"text-align":"left"}},[t._v("50 to 62 points")])]),t._v(" "),i("tr",[i("td",{staticStyle:{"text-align":"left"}},[t._v("3")]),t._v(" "),i("td",{staticStyle:{"text-align":"left"}},[t._v("Befriedigend")]),t._v(" "),i("td",{staticStyle:{"text-align":"left"}},[t._v("63 to 74 points")])]),t._v(" "),i("tr",[i("td",{staticStyle:{"text-align":"left"}},[t._v("2")]),t._v(" "),i("td",{staticStyle:{"text-align":"left"}},[t._v("Gut")]),t._v(" "),i("td",{staticStyle:{"text-align":"left"}},[t._v("75 to 87 points")])]),t._v(" "),i("tr",[i("td",{staticStyle:{"text-align":"left"}},[t._v("1")]),t._v(" "),i("td",{staticStyle:{"text-align":"left"}},[t._v("Sehr gut")]),t._v(" "),i("td",{staticStyle:{"text-align":"left"}},[t._v("88 to 100 points")])])])]),t._v(" "),i("h2",{attrs:{id:"requirements"}},[i("a",{staticClass:"header-anchor",attrs:{href:"#requirements","aria-hidden":"true"}},[t._v("#")]),t._v(" Requirements")]),t._v(" "),i("h3",{attrs:{id:"skills"}},[i("a",{staticClass:"header-anchor",attrs:{href:"#skills","aria-hidden":"true"}},[t._v("#")]),t._v(" Skills")]),t._v(" "),i("ul",[i("li",[t._v("Boolean Algebra (nice-to-have)")])]),t._v(" "),i("h3",{attrs:{id:"equipment"}},[i("a",{staticClass:"header-anchor",attrs:{href:"#equipment","aria-hidden":"true"}},[t._v("#")]),t._v(" Equipment")]),t._v(" "),i("ul",[i("li",[t._v("No hardware required")]),t._v(" "),i("li",[i("a",{attrs:{href:"https://www.intel.com/content/www/us/en/software/programmable/quartus-prime/model-sim.html",target:"_blank",rel:"noopener noreferrer"}},[t._v("Software ModelSim (free)"),i("OutboundLink")],1),t._v(":\nThe course distance learning letters reference "),i("strong",[t._v("ModelSim Version 10.5b")]),t._v(" which can be downloaded from the moodle course itself, newer version may differ slightly but will provide all mechanisms / features needed for the course.")])])])}),[],!1,null,null,null);e.default=s.exports},453:function(t,e,a){t.exports=a.p+"assets/img/vhdl-adder.2e859462.png"}}]);