Warning: Worst timing paths might not be returned. (TIM-104)
 
****************************************
Report : timing
        -path full
        -delay min
        -nworst 3
        -greater_path 0.00
        -max_paths 1000000
Design : vscale_core
Version: J-2014.09-SP3
Date   : Wed Mar 22 10:13:45 2017
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

  Startpoint: imem_hready
              (input port clocked by clk)
  Endpoint: imem_haddr[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  imem_hready (in)                        60.73      64.73 r
  U12040/op (nand2_1)                     73.52     138.25 f
  U12042/op (and2_1)                     138.49     276.74 f
  U15167/op (nand2_1)                     49.93     326.67 r
  U10729/op (and2_1)                     126.32     452.99 r
  U15168/op (nand2_2)                     84.10     537.09 f
  U15169/op (inv_2)                       98.36     635.45 r
  U11660/op (buf_4)                      131.75     767.20 r
  U20102/op (nand2_1)                     78.56     845.76 f
  U20103/op (nand3_1)                    199.18    1044.94 r
  imem_haddr[0] (out)                      0.00    1044.94 r
  data arrival time                                1044.94

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1044.94
  -----------------------------------------------------------
  slack (MET)                                      1048.94


  Startpoint: dmem_hready
              (input port clocked by clk)
  Endpoint: dmem_htrans[1]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 f
  dmem_hready (in)                        12.19      16.19 f
  U11893/op (inv_1)                       34.95      51.14 r
  U11894/op (nand2_1)                     59.56     110.69 f
  U11897/op (nand2_1)                     80.68     191.37 r
  U12035/op (inv_1)                       38.79     230.16 f
  U12036/op (nand2_1)                     59.50     289.66 r
  U12037/op (nand2_1)                    111.01     400.67 f
  U12038/op (and2_1)                     171.07     571.74 f
  U10675/op (nand2_1)                    136.17     707.91 r
  U19605/op (nor2_1)                     391.88    1099.79 f
  dmem_htrans[1] (out)                     0.00    1099.79 f
  data arrival time                                1099.79

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1099.79
  -----------------------------------------------------------
  slack (MET)                                      1103.79


  Startpoint: dmem_hresp[0]
              (input port clocked by clk)
  Endpoint: imem_haddr[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  dmem_hresp[0] (in)                      15.08      19.08 r
  U10665/op (nor2_1)                      98.02     117.10 f
  U11898/op (nand2_1)                     65.20     182.30 r
  U11899/op (nor2_1)                     109.77     292.07 f
  U10773/op (and2_1)                     120.95     413.02 f
  U12140/op (nand2_2)                     80.37     493.39 r
  U11653/op (buf_2)                      138.13     631.51 r
  U14792/op (mux2_1)                     218.50     850.02 r
  U20101/op (nand2_1)                     76.06     926.07 f
  U20103/op (nand3_1)                    202.48    1128.55 r
  imem_haddr[0] (out)                      0.00    1128.55 r
  data arrival time                                1128.55

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1128.55
  -----------------------------------------------------------
  slack (MET)                                      1132.55


  Startpoint: imem_hready
              (input port clocked by clk)
  Endpoint: imem_haddr[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 f
  imem_hready (in)                        48.93      52.93 f
  U12040/op (nand2_1)                     50.26     103.19 r
  U12042/op (and2_1)                     147.09     250.28 r
  U15167/op (nand2_1)                     72.73     323.01 f
  U10729/op (and2_1)                     117.17     440.18 f
  U15168/op (nand2_2)                     60.06     500.24 r
  U15169/op (inv_2)                       85.97     586.21 f
  U11660/op (buf_4)                      129.28     715.49 f
  U20102/op (nand2_1)                     61.46     776.95 r
  U20103/op (nand3_1)                    356.17    1133.12 f
  imem_haddr[0] (out)                      0.00    1133.12 f
  data arrival time                                1133.12

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1133.12
  -----------------------------------------------------------
  slack (MET)                                      1137.12


  Startpoint: imem_hready
              (input port clocked by clk)
  Endpoint: imem_haddr[2]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 f
  imem_hready (in)                        48.93      52.93 f
  U12040/op (nand2_1)                     50.26     103.19 r
  U12042/op (and2_1)                     147.09     250.28 r
  U15167/op (nand2_1)                     72.73     323.01 f
  U10729/op (and2_1)                     117.17     440.18 f
  U15168/op (nand2_2)                     60.06     500.24 r
  U15320/op (nor2_1)                      72.67     572.91 f
  U15321/op (nor2_1)                      82.46     655.37 r
  U10717/op (nand2_1)                    112.00     767.37 f
  U10783/op (nand2_2)                     71.05     838.43 r
  U19162/op (inv_1)                       82.38     920.80 f
  U11684/op (xor2_2)                     237.77    1158.58 f
  imem_haddr[2] (out)                      0.00    1158.58 f
  data arrival time                                1158.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1158.58
  -----------------------------------------------------------
  slack (MET)                                      1162.58


  Startpoint: imem_hready
              (input port clocked by clk)
  Endpoint: imem_haddr[2]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 f
  imem_hready (in)                        48.93      52.93 f
  U12040/op (nand2_1)                     50.26     103.19 r
  U12042/op (and2_1)                     147.09     250.28 r
  U15167/op (nand2_1)                     72.73     323.01 f
  U10729/op (and2_1)                     117.17     440.18 f
  U15168/op (nand2_2)                     60.06     500.24 r
  U15320/op (nor2_1)                      72.67     572.91 f
  U15321/op (nor2_1)                      82.46     655.37 r
  U10717/op (nand2_1)                    112.00     767.37 f
  U10783/op (nand2_2)                     71.05     838.43 r
  U19162/op (inv_1)                       82.38     920.80 f
  U11684/op (xor2_2)                     239.68    1160.48 r
  imem_haddr[2] (out)                      0.00    1160.48 r
  data arrival time                                1160.48

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1160.48
  -----------------------------------------------------------
  slack (MET)                                      1164.48


  Startpoint: imem_hready
              (input port clocked by clk)
  Endpoint: imem_haddr[2]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  imem_hready (in)                        60.73      64.73 r
  U12040/op (nand2_1)                     73.52     138.25 f
  U12042/op (and2_1)                     138.49     276.74 f
  U12043/op (inv_1)                       43.52     320.26 r
  U12044/op (nor2_1)                     136.49     456.75 f
  U15328/op (inv_1)                       43.82     500.57 r
  U15329/op (nor2_1)                      73.15     573.72 f
  U15330/op (and2_1)                     128.67     702.39 f
  U19161/op (xor2_1)                     201.78     904.17 f
  U11684/op (xor2_2)                     264.94    1169.11 f
  imem_haddr[2] (out)                      0.00    1169.11 f
  data arrival time                                1169.11

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1169.11
  -----------------------------------------------------------
  slack (MET)                                      1173.11


  Startpoint: imem_hready
              (input port clocked by clk)
  Endpoint: imem_haddr[1]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  imem_hready (in)                        60.73      64.73 r
  U12040/op (nand2_1)                     73.52     138.25 f
  U12042/op (and2_1)                     138.49     276.74 f
  U15167/op (nand2_1)                     49.93     326.67 r
  U10729/op (and2_1)                     126.32     452.99 r
  U15168/op (nand2_2)                     84.10     537.09 f
  U15320/op (nor2_1)                      87.83     624.92 r
  U15321/op (nor2_1)                      76.93     701.85 f
  U10717/op (nand2_1)                     74.79     776.64 r
  U24693/op (nor2_1)                      75.71     852.35 f
  U24694/op (nor2_1)                     360.74    1213.08 r
  imem_haddr[1] (out)                      0.00    1213.08 r
  data arrival time                                1213.08

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1213.08
  -----------------------------------------------------------
  slack (MET)                                      1217.08


  Startpoint: imem_hready
              (input port clocked by clk)
  Endpoint: imem_haddr[1]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 f
  imem_hready (in)                        48.93      52.93 f
  U12040/op (nand2_1)                     50.26     103.19 r
  U12042/op (and2_1)                     147.09     250.28 r
  U15167/op (nand2_1)                     72.73     323.01 f
  U10729/op (and2_1)                     117.17     440.18 f
  U15168/op (nand2_2)                     60.06     500.24 r
  U15320/op (nor2_1)                      72.67     572.91 f
  U15321/op (nor2_1)                      82.46     655.37 r
  U10717/op (nand2_1)                    112.00     767.37 f
  U24693/op (nor2_1)                      95.11     862.49 r
  U24694/op (nor2_1)                     351.34    1213.83 f
  imem_haddr[1] (out)                      0.00    1213.83 f
  data arrival time                                1213.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1213.83
  -----------------------------------------------------------
  slack (MET)                                      1217.83


  Startpoint: dmem_hready
              (input port clocked by clk)
  Endpoint: dmem_htrans[1]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  dmem_hready (in)                        15.15      19.15 r
  U11893/op (inv_1)                       30.57      49.72 f
  U11894/op (nand2_1)                     45.85      95.57 r
  U11897/op (nand2_1)                    104.87     200.44 f
  U12035/op (inv_1)                       50.30     250.74 r
  U12036/op (nand2_1)                     84.59     335.33 f
  U12037/op (nand2_1)                     89.04     424.36 r
  U12038/op (and2_1)                     185.52     609.88 r
  U10675/op (nand2_1)                    183.14     793.02 f
  U19605/op (nor2_1)                     430.42    1223.44 r
  dmem_htrans[1] (out)                     0.00    1223.44 r
  data arrival time                                1223.44

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1223.44
  -----------------------------------------------------------
  slack (MET)                                      1227.44


  Startpoint: dmem_hresp[0]
              (input port clocked by clk)
  Endpoint: dmem_haddr[1]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  dmem_hresp[0] (in)                      15.08      19.08 r
  U10665/op (nor2_1)                      98.02     117.10 f
  U11898/op (nand2_1)                     65.20     182.30 r
  U12151/op (nor3_1)                     113.53     295.83 f
  U11704/op (and2_1)                     149.97     445.80 f
  U11683/op (nand2_4)                     84.68     530.48 r
  U12152/op (buf_4)                       93.19     623.67 r
  U11561/op (nand2_1)                     88.02     711.69 f
  U14503/op (nand2_2)                     78.08     789.77 r
  U10667/op (nand2_1)                     90.51     880.28 f
  U10763/op (nand2_2)                     92.16     972.44 r
  U19219/op (nand2_1)                     72.57    1045.01 f
  U19220/op (nand2_1)                    190.09    1235.11 r
  dmem_haddr[1] (out)                      0.00    1235.11 r
  data arrival time                                1235.11

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1235.11
  -----------------------------------------------------------
  slack (MET)                                      1239.11


  Startpoint: dmem_hready
              (input port clocked by clk)
  Endpoint: dmem_haddr[1]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 f
  dmem_hready (in)                        12.19      16.19 f
  U11893/op (inv_1)                       34.95      51.14 r
  U11894/op (nand2_1)                     59.56     110.69 f
  U11897/op (nand2_1)                     80.68     191.37 r
  U12151/op (nor3_1)                     133.79     325.16 f
  U11704/op (and2_1)                     149.97     475.12 f
  U11683/op (nand2_4)                     84.68     559.80 r
  U12152/op (buf_4)                       93.19     653.00 r
  U11561/op (nand2_1)                     88.02     741.02 f
  U14503/op (nand2_2)                     78.08     819.10 r
  U10667/op (nand2_1)                     90.51     909.60 f
  U10763/op (nand2_2)                     92.16    1001.76 r
  U19219/op (nand2_1)                     72.57    1074.33 f
  U19220/op (nand2_1)                    190.09    1264.43 r
  dmem_haddr[1] (out)                      0.00    1264.43 r
  data arrival time                                1264.43

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1264.43
  -----------------------------------------------------------
  slack (MET)                                      1268.43


  Startpoint: dmem_hresp[0]
              (input port clocked by clk)
  Endpoint: dmem_htrans[1]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 f
  dmem_hresp[0] (in)                      12.13      16.13 f
  U10665/op (nor2_1)                     107.91     124.04 r
  U11880/op (inv_1)                       96.77     220.80 f
  U10666/op (inv_1)                      201.14     421.95 r
  U12037/op (nand2_1)                    154.71     576.66 f
  U12038/op (and2_1)                     171.07     747.73 f
  U10675/op (nand2_1)                    136.17     883.90 r
  U19605/op (nor2_1)                     391.88    1275.78 f
  dmem_htrans[1] (out)                     0.00    1275.78 f
  data arrival time                                1275.78

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1275.78
  -----------------------------------------------------------
  slack (MET)                                      1279.78


  Startpoint: imem_hready
              (input port clocked by clk)
  Endpoint: imem_haddr[1]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 f
  imem_hready (in)                        48.93      52.93 f
  U12040/op (nand2_1)                     50.26     103.19 r
  U12042/op (and2_1)                     147.09     250.28 r
  U15167/op (nand2_1)                     72.73     323.01 f
  U10729/op (and2_1)                     117.17     440.18 f
  U15168/op (nand2_2)                     60.06     500.24 r
  U15320/op (nor2_1)                      72.67     572.91 f
  U15321/op (nor2_1)                      82.46     655.37 r
  U10717/op (nand2_1)                    112.00     767.37 f
  U10783/op (nand2_2)                     71.05     838.43 r
  U19162/op (inv_1)                       82.38     920.80 f
  U24694/op (nor2_1)                     371.62    1292.42 r
  imem_haddr[1] (out)                      0.00    1292.42 r
  data arrival time                                1292.42

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1292.42
  -----------------------------------------------------------
  slack (MET)                                      1296.42


  Startpoint: ext_interrupts[1]
              (input port clocked by clk)
  Endpoint: dmem_haddr[1]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  ext_interrupts[1] (in)                  58.12      62.12 r
  U11890/op (nor4_2)                     108.09     170.21 f
  U11891/op (nand4_1)                     67.83     238.04 r
  U11892/op (nor2_2)                      94.84     332.87 f
  U10776/op (nand2_2)                     90.22     423.09 r
  U11683/op (nand2_4)                    117.06     540.15 f
  U12152/op (buf_4)                      100.25     640.40 f
  U11562/op (or2_1)                      134.20     774.60 f
  U14503/op (nand2_2)                     78.24     852.84 r
  U10667/op (nand2_1)                     90.51     943.35 f
  U10763/op (nand2_2)                     92.16    1035.51 r
  U19219/op (nand2_1)                     72.57    1108.08 f
  U19220/op (nand2_1)                    190.09    1298.17 r
  dmem_haddr[1] (out)                      0.00    1298.17 r
  data arrival time                                1298.17

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1298.17
  -----------------------------------------------------------
  slack (MET)                                      1302.17


  Startpoint: imem_hready
              (input port clocked by clk)
  Endpoint: imem_haddr[3]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  imem_hready (in)                        60.73      64.73 r
  U12040/op (nand2_1)                     73.52     138.25 f
  U12042/op (and2_1)                     138.49     276.74 f
  U12043/op (inv_1)                       43.52     320.26 r
  U12044/op (nor2_1)                     136.49     456.75 f
  U15328/op (inv_1)                       43.82     500.57 r
  U15329/op (nor2_1)                      73.15     573.72 f
  U15330/op (and2_1)                     128.67     702.39 f
  U15331/op (inv_1)                       59.39     761.78 r
  U15334/op (or2_1)                      100.06     861.84 r
  U15335/op (nand2_2)                    100.82     962.66 f
  U23962/op (xor2_1)                     376.63    1339.29 f
  imem_haddr[3] (out)                      0.00    1339.29 f
  data arrival time                                1339.29

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1339.29
  -----------------------------------------------------------
  slack (MET)                                      1343.29


  Startpoint: imem_hready
              (input port clocked by clk)
  Endpoint: imem_haddr[3]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  imem_hready (in)                        60.73      64.73 r
  U12040/op (nand2_1)                     73.52     138.25 f
  U12042/op (and2_1)                     138.49     276.74 f
  U12043/op (inv_1)                       43.52     320.26 r
  U12044/op (nor2_1)                     136.49     456.75 f
  U15328/op (inv_1)                       43.82     500.57 r
  U15329/op (nor2_1)                      73.15     573.72 f
  U15330/op (and2_1)                     128.67     702.39 f
  U15331/op (inv_1)                       59.39     761.78 r
  U15334/op (or2_1)                      100.06     861.84 r
  U15335/op (nand2_2)                    100.82     962.66 f
  U23962/op (xor2_1)                     378.47    1341.13 r
  imem_haddr[3] (out)                      0.00    1341.13 r
  data arrival time                                1341.13

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1341.13
  -----------------------------------------------------------
  slack (MET)                                      1345.13


  Startpoint: imem_hready
              (input port clocked by clk)
  Endpoint: imem_haddr[4]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  imem_hready (in)                        60.73      64.73 r
  U12040/op (nand2_1)                     73.52     138.25 f
  U12042/op (and2_1)                     138.49     276.74 f
  U12043/op (inv_1)                       43.52     320.26 r
  U12044/op (nor2_1)                     136.49     456.75 f
  U11316/op (and2_1)                     214.13     670.88 f
  U15337/op (nand2_1)                     69.34     740.22 r
  U15338/op (nand2_1)                     91.93     832.15 f
  U15374/op (nand2_1)                     68.56     900.71 r
  U19939/op (nand2_1)                     79.91     980.62 f
  U19940/op (xor2_1)                     371.72    1352.34 f
  imem_haddr[4] (out)                      0.00    1352.34 f
  data arrival time                                1352.34

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1352.34
  -----------------------------------------------------------
  slack (MET)                                      1356.34


  Startpoint: imem_hready
              (input port clocked by clk)
  Endpoint: imem_haddr[4]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  imem_hready (in)                        60.73      64.73 r
  U12040/op (nand2_1)                     73.52     138.25 f
  U12042/op (and2_1)                     138.49     276.74 f
  U12043/op (inv_1)                       43.52     320.26 r
  U12044/op (nor2_1)                     136.49     456.75 f
  U11316/op (and2_1)                     214.13     670.88 f
  U15337/op (nand2_1)                     69.34     740.22 r
  U15338/op (nand2_1)                     91.93     832.15 f
  U15374/op (nand2_1)                     68.56     900.71 r
  U19939/op (nand2_1)                     79.91     980.62 f
  U19940/op (xor2_1)                     373.03    1353.65 r
  imem_haddr[4] (out)                      0.00    1353.65 r
  data arrival time                                1353.65

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1353.65
  -----------------------------------------------------------
  slack (MET)                                      1357.65


  Startpoint: imem_hready
              (input port clocked by clk)
  Endpoint: imem_haddr[3]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 f
  imem_hready (in)                        48.93      52.93 f
  U12040/op (nand2_1)                     50.26     103.19 r
  U12042/op (and2_1)                     147.09     250.28 r
  U12043/op (inv_1)                       38.09     288.37 f
  U12044/op (nor2_1)                     150.27     438.63 r
  U15328/op (inv_1)                       43.82     482.45 f
  U15329/op (nor2_1)                      88.17     570.62 r
  U15330/op (and2_1)                     148.01     718.62 r
  U15331/op (inv_1)                       53.25     771.87 f
  U15332/op (nand2_1)                     47.76     819.64 r
  U15333/op (nand2_1)                     83.06     902.69 f
  U15335/op (nand2_2)                     78.69     981.39 r
  U23962/op (xor2_1)                     372.43    1353.82 f
  imem_haddr[3] (out)                      0.00    1353.82 f
  data arrival time                                1353.82

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1353.82
  -----------------------------------------------------------
  slack (MET)                                      1357.82


  Startpoint: imem_hready
              (input port clocked by clk)
  Endpoint: imem_haddr[4]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 f
  imem_hready (in)                        48.93      52.93 f
  U12040/op (nand2_1)                     50.26     103.19 r
  U12042/op (and2_1)                     147.09     250.28 r
  U12043/op (inv_1)                       38.09     288.37 f
  U12044/op (nor2_1)                     150.27     438.63 r
  U11316/op (and2_1)                     244.31     682.94 r
  U15337/op (nand2_1)                     90.06     773.00 f
  U15338/op (nand2_1)                     68.74     841.74 r
  U15374/op (nand2_1)                     91.02     932.76 f
  U19939/op (nand2_1)                     60.36     993.12 r
  U19940/op (xor2_1)                     370.32    1363.43 f
  imem_haddr[4] (out)                      0.00    1363.43 f
  data arrival time                                1363.43

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1363.43
  -----------------------------------------------------------
  slack (MET)                                      1367.43


  Startpoint: imem_hready
              (input port clocked by clk)
  Endpoint: imem_haddr[31]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  imem_hready (in)                        60.73      64.73 r
  U12040/op (nand2_1)                     73.52     138.25 f
  U12042/op (and2_1)                     138.49     276.74 f
  U15167/op (nand2_1)                     49.93     326.67 r
  U10729/op (and2_1)                     126.32     452.99 r
  U15168/op (nand2_2)                     84.10     537.09 f
  U15169/op (inv_2)                       98.36     635.45 r
  U11660/op (buf_4)                      131.75     767.20 r
  U15587/op (not_ab_or_c_or_d)           142.16     909.36 f
  U15589/op (nand2_1)                    113.64    1023.00 r
  U15599/op (nor2_1)                      87.84    1110.84 f
  U11629/op (nand2_1)                     67.21    1178.05 r
  U10652/op (and2_2)                     187.43    1365.48 r
  imem_haddr[31] (out)                     0.00    1365.48 r
  data arrival time                                1365.48

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1365.48
  -----------------------------------------------------------
  slack (MET)                                      1369.48


  Startpoint: imem_hready
              (input port clocked by clk)
  Endpoint: imem_haddr[7]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 f
  imem_hready (in)                        48.93      52.93 f
  U12040/op (nand2_1)                     50.26     103.19 r
  U12042/op (and2_1)                     147.09     250.28 r
  U10737/op (and2_1)                     136.85     387.13 r
  U11675/op (and2_2)                     137.11     524.23 r
  U15156/op (nand2_4)                     93.07     617.30 f
  U15276/op (nand2_1)                    154.60     771.90 r
  U15300/op (and2_1)                     153.38     925.28 r
  U15304/op (nand2_1)                     92.31    1017.60 f
  U20320/op (nand2_1)                     65.08    1082.67 r
  U20325/op (xnor2_1)                    290.39    1373.07 r
  imem_haddr[7] (out)                      0.00    1373.07 r
  data arrival time                                1373.07

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1373.07
  -----------------------------------------------------------
  slack (MET)                                      1377.07


  Startpoint: imem_hready
              (input port clocked by clk)
  Endpoint: imem_haddr[7]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 f
  imem_hready (in)                        48.93      52.93 f
  U12040/op (nand2_1)                     50.26     103.19 r
  U12042/op (and2_1)                     147.09     250.28 r
  U10737/op (and2_1)                     136.85     387.13 r
  U11675/op (and2_2)                     137.11     524.23 r
  U15156/op (nand2_4)                     93.07     617.30 f
  U15276/op (nand2_1)                    154.60     771.90 r
  U15300/op (and2_1)                     153.38     925.28 r
  U15304/op (nand2_1)                     92.31    1017.60 f
  U20320/op (nand2_1)                     65.08    1082.67 r
  U20325/op (xnor2_1)                    291.69    1374.36 f
  imem_haddr[7] (out)                      0.00    1374.36 f
  data arrival time                                1374.36

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1374.36
  -----------------------------------------------------------
  slack (MET)                                      1378.36


  Startpoint: imem_hready
              (input port clocked by clk)
  Endpoint: imem_haddr[7]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  imem_hready (in)                        60.73      64.73 r
  U12040/op (nand2_1)                     73.52     138.25 f
  U12042/op (and2_1)                     138.49     276.74 f
  U10737/op (and2_1)                     120.15     396.89 f
  U11675/op (and2_2)                     122.37     519.26 f
  U15156/op (nand2_4)                     65.96     585.22 r
  U15276/op (nand2_1)                    197.10     782.32 f
  U15300/op (and2_1)                     146.00     928.33 f
  U15304/op (nand2_1)                     69.77     998.10 r
  U20320/op (nand2_1)                     85.51    1083.61 f
  U20325/op (xnor2_1)                    293.45    1377.06 r
  imem_haddr[7] (out)                      0.00    1377.06 r
  data arrival time                                1377.06

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1377.06
  -----------------------------------------------------------
  slack (MET)                                      1381.06


  Startpoint: imem_hready
              (input port clocked by clk)
  Endpoint: imem_haddr[31]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 f
  imem_hready (in)                        48.93      52.93 f
  U12040/op (nand2_1)                     50.26     103.19 r
  U12042/op (and2_1)                     147.09     250.28 r
  U15167/op (nand2_1)                     72.73     323.01 f
  U10729/op (and2_1)                     117.17     440.18 f
  U15168/op (nand2_2)                     60.06     500.24 r
  U15169/op (inv_2)                       85.97     586.21 f
  U11660/op (buf_4)                      129.28     715.49 f
  U15587/op (not_ab_or_c_or_d)           142.16     857.65 r
  U15589/op (nand2_1)                    166.81    1024.46 f
  U15599/op (nor2_1)                     112.12    1136.58 r
  U11629/op (nand2_1)                     97.12    1233.70 f
  U10652/op (and2_2)                     179.15    1412.85 f
  imem_haddr[31] (out)                     0.00    1412.85 f
  data arrival time                                1412.85

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1412.85
  -----------------------------------------------------------
  slack (MET)                                      1416.85


  Startpoint: imem_hready
              (input port clocked by clk)
  Endpoint: imem_haddr[23]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  imem_hready (in)                        60.73      64.73 r
  U12040/op (nand2_1)                     73.52     138.25 f
  U12042/op (and2_1)                     138.49     276.74 f
  U15167/op (nand2_1)                     49.93     326.67 r
  U10729/op (and2_1)                     126.32     452.99 r
  U15168/op (nand2_2)                     84.10     537.09 f
  U15169/op (inv_2)                       98.36     635.45 r
  U11655/op (buf_4)                      114.48     749.93 r
  U15194/op (not_ab_or_c_or_d)           143.39     893.32 f
  U10836/op (nand2_1)                    121.03    1014.36 r
  U11537/op (nand2_1)                     82.90    1097.25 f
  U10691/op (nand2_1)                     81.39    1178.65 r
  U15615/op (xor2_2)                     236.16    1414.80 f
  imem_haddr[23] (out)                     0.00    1414.80 f
  data arrival time                                1414.80

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1414.80
  -----------------------------------------------------------
  slack (MET)                                      1418.80


  Startpoint: imem_hready
              (input port clocked by clk)
  Endpoint: imem_haddr[23]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  imem_hready (in)                        60.73      64.73 r
  U12040/op (nand2_1)                     73.52     138.25 f
  U12042/op (and2_1)                     138.49     276.74 f
  U15167/op (nand2_1)                     49.93     326.67 r
  U10729/op (and2_1)                     126.32     452.99 r
  U15168/op (nand2_2)                     84.10     537.09 f
  U15169/op (inv_2)                       98.36     635.45 r
  U11655/op (buf_4)                      114.48     749.93 r
  U15194/op (not_ab_or_c_or_d)           143.39     893.32 f
  U10836/op (nand2_1)                    121.03    1014.36 r
  U11537/op (nand2_1)                     82.90    1097.25 f
  U10691/op (nand2_1)                     81.39    1178.65 r
  U15615/op (xor2_2)                     237.89    1416.54 r
  imem_haddr[23] (out)                     0.00    1416.54 r
  data arrival time                                1416.54

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1416.54
  -----------------------------------------------------------
  slack (MET)                                      1420.54


  Startpoint: imem_hready
              (input port clocked by clk)
  Endpoint: imem_haddr[23]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 f
  imem_hready (in)                        48.93      52.93 f
  U12040/op (nand2_1)                     50.26     103.19 r
  U12042/op (and2_1)                     147.09     250.28 r
  U15167/op (nand2_1)                     72.73     323.01 f
  U10729/op (and2_1)                     117.17     440.18 f
  U15168/op (nand2_2)                     60.06     500.24 r
  U15169/op (inv_2)                       85.97     586.21 f
  U11655/op (buf_4)                      114.22     700.43 f
  U15194/op (not_ab_or_c_or_d)           143.56     843.99 r
  U10836/op (nand2_1)                    182.31    1026.30 f
  U11537/op (nand2_1)                     66.87    1093.17 r
  U10691/op (nand2_1)                    113.32    1206.50 f
  U15615/op (xor2_2)                     240.86    1447.36 f
  imem_haddr[23] (out)                     0.00    1447.36 f
  data arrival time                                1447.36

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1447.36
  -----------------------------------------------------------
  slack (MET)                                      1451.36


  Startpoint: imem_hready
              (input port clocked by clk)
  Endpoint: imem_haddr[29]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  imem_hready (in)                        60.73      64.73 r
  U12040/op (nand2_1)                     73.52     138.25 f
  U12042/op (and2_1)                     138.49     276.74 f
  U15167/op (nand2_1)                     49.93     326.67 r
  U10729/op (and2_1)                     126.32     452.99 r
  U15168/op (nand2_2)                     84.10     537.09 f
  U15169/op (inv_2)                       98.36     635.45 r
  U11660/op (buf_4)                      131.75     767.20 r
  U15559/op (not_ab_or_c_or_d)           146.26     913.46 f
  U15560/op (nand2_1)                    138.17    1051.64 r
  U15637/op (nand2_1)                     87.07    1138.70 f
  U11542/op (nand2_1)                     50.19    1188.89 r
  U10689/op (nand2_1)                     86.50    1275.39 f
  U15639/op (and2_2)                     179.23    1454.62 f
  imem_haddr[29] (out)                     0.00    1454.62 f
  data arrival time                                1454.62

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1454.62
  -----------------------------------------------------------
  slack (MET)                                      1458.62


  Startpoint: imem_hready
              (input port clocked by clk)
  Endpoint: imem_haddr[29]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 f
  imem_hready (in)                        48.93      52.93 f
  U12040/op (nand2_1)                     50.26     103.19 r
  U12042/op (and2_1)                     147.09     250.28 r
  U15167/op (nand2_1)                     72.73     323.01 f
  U10729/op (and2_1)                     117.17     440.18 f
  U15168/op (nand2_2)                     60.06     500.24 r
  U15169/op (inv_2)                       85.97     586.21 f
  U11660/op (buf_4)                      129.28     715.49 f
  U15559/op (not_ab_or_c_or_d)           146.26     861.75 r
  U15560/op (nand2_1)                    205.08    1066.83 f
  U15637/op (nand2_1)                     71.33    1138.16 r
  U11542/op (nand2_1)                     66.99    1205.15 f
  U10689/op (nand2_1)                     67.31    1272.46 r
  U15639/op (and2_2)                     186.95    1459.41 r
  imem_haddr[29] (out)                     0.00    1459.41 r
  data arrival time                                1459.41

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1459.41
  -----------------------------------------------------------
  slack (MET)                                      1463.41


  Startpoint: imem_hready
              (input port clocked by clk)
  Endpoint: imem_haddr[24]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 f
  imem_hready (in)                        48.93      52.93 f
  U12040/op (nand2_1)                     50.26     103.19 r
  U12042/op (and2_1)                     147.09     250.28 r
  U15167/op (nand2_1)                     72.73     323.01 f
  U10729/op (and2_1)                     117.17     440.18 f
  U15168/op (nand2_2)                     60.06     500.24 r
  U15169/op (inv_2)                       85.97     586.21 f
  U11655/op (buf_4)                      114.22     700.43 f
  U15183/op (not_ab_or_c_or_d)           144.19     844.63 r
  U11538/op (and2_1)                     214.05    1058.68 r
  U15514/op (nand2_1)                     85.62    1144.30 f
  U15515/op (nand2_1)                     82.59    1226.89 r
  U11694/op (xor2_2)                     234.96    1461.85 f
  imem_haddr[24] (out)                     0.00    1461.85 f
  data arrival time                                1461.85

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1461.85
  -----------------------------------------------------------
  slack (MET)                                      1465.85


  Startpoint: ext_interrupts[1]
              (input port clocked by clk)
  Endpoint: dmem_haddr[25]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  ext_interrupts[1] (in)                  58.12      62.12 r
  U11890/op (nor4_2)                     108.09     170.21 f
  U11891/op (nand4_1)                     67.83     238.04 r
  U11892/op (nor2_2)                      94.84     332.87 f
  U10776/op (nand2_2)                     90.22     423.09 r
  U11683/op (nand2_4)                    117.06     540.15 f
  U12152/op (buf_4)                      100.25     640.40 f
  U11561/op (nand2_1)                     62.83     703.23 r
  U14503/op (nand2_2)                    107.00     810.24 f
  U10667/op (nand2_1)                     75.36     885.60 r
  U10763/op (nand2_2)                    123.24    1008.83 f
  U11665/op (inv_2)                      161.02    1169.86 r
  U20600/op (nand2_1)                     93.61    1263.47 f
  U20601/op (nand3_1)                    198.44    1461.91 r
  dmem_haddr[25] (out)                     0.00    1461.91 r
  data arrival time                                1461.91

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1461.91
  -----------------------------------------------------------
  slack (MET)                                      1465.91


  Startpoint: ext_interrupts[1]
              (input port clocked by clk)
  Endpoint: dmem_haddr[27]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  ext_interrupts[1] (in)                  58.12      62.12 r
  U11890/op (nor4_2)                     108.09     170.21 f
  U11891/op (nand4_1)                     67.83     238.04 r
  U11892/op (nor2_2)                      94.84     332.87 f
  U10776/op (nand2_2)                     90.22     423.09 r
  U11683/op (nand2_4)                    117.06     540.15 f
  U12152/op (buf_4)                      100.25     640.40 f
  U11561/op (nand2_1)                     62.83     703.23 r
  U14503/op (nand2_2)                    107.00     810.24 f
  U10667/op (nand2_1)                     75.36     885.60 r
  U10763/op (nand2_2)                    123.24    1008.83 f
  U21825/op (nor3_1)                     154.09    1162.92 r
  U21840/op (not_ab_or_c_or_d)           113.77    1276.70 f
  U21841/op (nand2_1)                    186.29    1462.99 r
  dmem_haddr[27] (out)                     0.00    1462.99 r
  data arrival time                                1462.99

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1462.99
  -----------------------------------------------------------
  slack (MET)                                      1466.99


  Startpoint: imem_hready
              (input port clocked by clk)
  Endpoint: imem_haddr[24]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 f
  imem_hready (in)                        48.93      52.93 f
  U12040/op (nand2_1)                     50.26     103.19 r
  U12042/op (and2_1)                     147.09     250.28 r
  U15167/op (nand2_1)                     72.73     323.01 f
  U10729/op (and2_1)                     117.17     440.18 f
  U15168/op (nand2_2)                     60.06     500.24 r
  U15169/op (inv_2)                       85.97     586.21 f
  U11655/op (buf_4)                      114.22     700.43 f
  U15183/op (not_ab_or_c_or_d)           144.19     844.63 r
  U11538/op (and2_1)                     214.05    1058.68 r
  U15514/op (nand2_1)                     85.62    1144.30 f
  U15515/op (nand2_1)                     82.59    1226.89 r
  U11694/op (xor2_2)                     236.71    1463.60 r
  imem_haddr[24] (out)                     0.00    1463.60 r
  data arrival time                                1463.60

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1463.60
  -----------------------------------------------------------
  slack (MET)                                      1467.60


  Startpoint: ext_interrupts[1]
              (input port clocked by clk)
  Endpoint: dmem_haddr[10]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  ext_interrupts[1] (in)                  58.12      62.12 r
  U11890/op (nor4_2)                     108.09     170.21 f
  U11891/op (nand4_1)                     67.83     238.04 r
  U11892/op (nor2_2)                      94.84     332.87 f
  U10776/op (nand2_2)                     90.22     423.09 r
  U11683/op (nand2_4)                    117.06     540.15 f
  U12152/op (buf_4)                      100.25     640.40 f
  U11561/op (nand2_1)                     62.83     703.23 r
  U14503/op (nand2_2)                    107.00     810.24 f
  U10667/op (nand2_1)                     75.36     885.60 r
  U10763/op (nand2_2)                    123.24    1008.83 f
  U11665/op (inv_2)                      161.02    1169.86 r
  U18680/op (nand2_1)                     90.14    1260.00 f
  U11605/op (nand4_1)                    204.63    1464.63 r
  dmem_haddr[10] (out)                     0.00    1464.63 r
  data arrival time                                1464.63

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1464.63
  -----------------------------------------------------------
  slack (MET)                                      1468.63


  Startpoint: dmem_hresp[0]
              (input port clocked by clk)
  Endpoint: dmem_haddr[25]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  dmem_hresp[0] (in)                      15.08      19.08 r
  U10665/op (nor2_1)                      98.02     117.10 f
  U11898/op (nand2_1)                     65.20     182.30 r
  U12151/op (nor3_1)                     113.53     295.83 f
  U11704/op (and2_1)                     149.97     445.80 f
  U11683/op (nand2_4)                     84.68     530.48 r
  U12152/op (buf_4)                       93.19     623.67 r
  U11562/op (or2_1)                       88.63     712.30 r
  U14503/op (nand2_2)                    104.43     816.73 f
  U10667/op (nand2_1)                     75.36     892.09 r
  U10763/op (nand2_2)                    123.24    1015.33 f
  U11665/op (inv_2)                      161.02    1176.36 r
  U20600/op (nand2_1)                     93.61    1269.97 f
  U20601/op (nand3_1)                    198.44    1468.41 r
  dmem_haddr[25] (out)                     0.00    1468.41 r
  data arrival time                                1468.41

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1468.41
  -----------------------------------------------------------
  slack (MET)                                      1472.41


  Startpoint: imem_hready
              (input port clocked by clk)
  Endpoint: imem_haddr[31]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  imem_hready (in)                        60.73      64.73 r
  U12040/op (nand2_1)                     73.52     138.25 f
  U12042/op (and2_1)                     138.49     276.74 f
  U15167/op (nand2_1)                     49.93     326.67 r
  U10729/op (and2_1)                     126.32     452.99 r
  U15168/op (nand2_2)                     84.10     537.09 f
  U15169/op (inv_2)                       98.36     635.45 r
  U11660/op (buf_4)                      131.75     767.20 r
  U15523/op (not_ab_or_c_or_d)           142.16     909.36 f
  U15525/op (nand2_1)                    157.19    1066.56 r
  U15565/op (nor2_1)                      89.61    1156.16 f
  U10966/op (nand2_1)                     47.02    1203.18 r
  U11629/op (nand2_1)                     86.12    1289.31 f
  U10652/op (and2_2)                     179.15    1468.46 f
  imem_haddr[31] (out)                     0.00    1468.46 f
  data arrival time                                1468.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1468.46
  -----------------------------------------------------------
  slack (MET)                                      1472.46


  Startpoint: ext_interrupts[2]
              (input port clocked by clk)
  Endpoint: dmem_haddr[25]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  ext_interrupts[2] (in)                  59.45      63.45 r
  U11889/op (nor4_2)                     107.33     170.78 f
  U11891/op (nand4_1)                     74.67     245.45 r
  U11892/op (nor2_2)                      94.84     340.28 f
  U10776/op (nand2_2)                     90.22     430.50 r
  U11683/op (nand2_4)                    117.06     547.56 f
  U12152/op (buf_4)                      100.25     647.81 f
  U11561/op (nand2_1)                     62.83     710.64 r
  U14503/op (nand2_2)                    107.00     817.65 f
  U10667/op (nand2_1)                     75.36     893.01 r
  U10763/op (nand2_2)                    123.24    1016.24 f
  U11665/op (inv_2)                      161.02    1177.27 r
  U20600/op (nand2_1)                     93.61    1270.88 f
  U20601/op (nand3_1)                    198.44    1469.32 r
  dmem_haddr[25] (out)                     0.00    1469.32 r
  data arrival time                                1469.32

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1469.32
  -----------------------------------------------------------
  slack (MET)                                      1473.32


  Startpoint: dmem_hresp[0]
              (input port clocked by clk)
  Endpoint: dmem_haddr[27]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  dmem_hresp[0] (in)                      15.08      19.08 r
  U10665/op (nor2_1)                      98.02     117.10 f
  U11898/op (nand2_1)                     65.20     182.30 r
  U12151/op (nor3_1)                     113.53     295.83 f
  U11704/op (and2_1)                     149.97     445.80 f
  U11683/op (nand2_4)                     84.68     530.48 r
  U12152/op (buf_4)                       93.19     623.67 r
  U11562/op (or2_1)                       88.63     712.30 r
  U14503/op (nand2_2)                    104.43     816.73 f
  U10667/op (nand2_1)                     75.36     892.09 r
  U10763/op (nand2_2)                    123.24    1015.33 f
  U21825/op (nor3_1)                     154.09    1169.42 r
  U21840/op (not_ab_or_c_or_d)           113.77    1283.19 f
  U21841/op (nand2_1)                    186.29    1469.49 r
  dmem_haddr[27] (out)                     0.00    1469.49 r
  data arrival time                                1469.49

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1469.49
  -----------------------------------------------------------
  slack (MET)                                      1473.49


  Startpoint: ext_interrupts[2]
              (input port clocked by clk)
  Endpoint: dmem_haddr[27]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  ext_interrupts[2] (in)                  59.45      63.45 r
  U11889/op (nor4_2)                     107.33     170.78 f
  U11891/op (nand4_1)                     74.67     245.45 r
  U11892/op (nor2_2)                      94.84     340.28 f
  U10776/op (nand2_2)                     90.22     430.50 r
  U11683/op (nand2_4)                    117.06     547.56 f
  U12152/op (buf_4)                      100.25     647.81 f
  U11561/op (nand2_1)                     62.83     710.64 r
  U14503/op (nand2_2)                    107.00     817.65 f
  U10667/op (nand2_1)                     75.36     893.01 r
  U10763/op (nand2_2)                    123.24    1016.24 f
  U21825/op (nor3_1)                     154.09    1170.33 r
  U21840/op (not_ab_or_c_or_d)           113.77    1284.11 f
  U21841/op (nand2_1)                    186.29    1470.40 r
  dmem_haddr[27] (out)                     0.00    1470.40 r
  data arrival time                                1470.40

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1470.40
  -----------------------------------------------------------
  slack (MET)                                      1474.40


  Startpoint: dmem_hresp[0]
              (input port clocked by clk)
  Endpoint: dmem_haddr[10]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  dmem_hresp[0] (in)                      15.08      19.08 r
  U10665/op (nor2_1)                      98.02     117.10 f
  U11898/op (nand2_1)                     65.20     182.30 r
  U12151/op (nor3_1)                     113.53     295.83 f
  U11704/op (and2_1)                     149.97     445.80 f
  U11683/op (nand2_4)                     84.68     530.48 r
  U12152/op (buf_4)                       93.19     623.67 r
  U11562/op (or2_1)                       88.63     712.30 r
  U14503/op (nand2_2)                    104.43     816.73 f
  U10667/op (nand2_1)                     75.36     892.09 r
  U10763/op (nand2_2)                    123.24    1015.33 f
  U11665/op (inv_2)                      161.02    1176.36 r
  U18680/op (nand2_1)                     90.14    1266.50 f
  U11605/op (nand4_1)                    204.63    1471.13 r
  dmem_haddr[10] (out)                     0.00    1471.13 r
  data arrival time                                1471.13

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1471.13
  -----------------------------------------------------------
  slack (MET)                                      1475.13


  Startpoint: ext_interrupts[2]
              (input port clocked by clk)
  Endpoint: dmem_haddr[10]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  ext_interrupts[2] (in)                  59.45      63.45 r
  U11889/op (nor4_2)                     107.33     170.78 f
  U11891/op (nand4_1)                     74.67     245.45 r
  U11892/op (nor2_2)                      94.84     340.28 f
  U10776/op (nand2_2)                     90.22     430.50 r
  U11683/op (nand2_4)                    117.06     547.56 f
  U12152/op (buf_4)                      100.25     647.81 f
  U11561/op (nand2_1)                     62.83     710.64 r
  U14503/op (nand2_2)                    107.00     817.65 f
  U10667/op (nand2_1)                     75.36     893.01 r
  U10763/op (nand2_2)                    123.24    1016.24 f
  U11665/op (inv_2)                      161.02    1177.27 r
  U18680/op (nand2_1)                     90.14    1267.41 f
  U11605/op (nand4_1)                    204.63    1472.04 r
  dmem_haddr[10] (out)                     0.00    1472.04 r
  data arrival time                                1472.04

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1472.04
  -----------------------------------------------------------
  slack (MET)                                      1476.04


  Startpoint: imem_hready
              (input port clocked by clk)
  Endpoint: imem_haddr[26]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  imem_hready (in)                        60.73      64.73 r
  U12040/op (nand2_1)                     73.52     138.25 f
  U12042/op (and2_1)                     138.49     276.74 f
  U15167/op (nand2_1)                     49.93     326.67 r
  U10729/op (and2_1)                     126.32     452.99 r
  U15168/op (nand2_2)                     84.10     537.09 f
  U15169/op (inv_2)                       98.36     635.45 r
  U11655/op (buf_4)                      114.48     749.93 r
  U15177/op (not_ab_or_c_or_d)           143.39     893.32 f
  U10961/op (nand2_1)                    162.91    1056.24 r
  U15610/op (nand2_1)                    120.00    1176.23 f
  U15611/op (nand2_2)                     65.94    1242.17 r
  U15612/op (xor2_2)                     230.64    1472.81 f
  imem_haddr[26] (out)                     0.00    1472.81 f
  data arrival time                                1472.81

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1472.81
  -----------------------------------------------------------
  slack (MET)                                      1476.81


  Startpoint: imem_hready
              (input port clocked by clk)
  Endpoint: imem_haddr[26]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  imem_hready (in)                        60.73      64.73 r
  U12040/op (nand2_1)                     73.52     138.25 f
  U12042/op (and2_1)                     138.49     276.74 f
  U15167/op (nand2_1)                     49.93     326.67 r
  U10729/op (and2_1)                     126.32     452.99 r
  U15168/op (nand2_2)                     84.10     537.09 f
  U15169/op (inv_2)                       98.36     635.45 r
  U11655/op (buf_4)                      114.48     749.93 r
  U15177/op (not_ab_or_c_or_d)           143.39     893.32 f
  U10961/op (nand2_1)                    162.91    1056.24 r
  U15610/op (nand2_1)                    120.00    1176.23 f
  U15611/op (nand2_2)                     65.94    1242.17 r
  U15612/op (xor2_2)                     231.93    1474.10 r
  imem_haddr[26] (out)                     0.00    1474.10 r
  data arrival time                                1474.10

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1474.10
  -----------------------------------------------------------
  slack (MET)                                      1478.10


  Startpoint: imem_hready
              (input port clocked by clk)
  Endpoint: imem_haddr[30]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  imem_hready (in)                        60.73      64.73 r
  U12040/op (nand2_1)                     73.52     138.25 f
  U12042/op (and2_1)                     138.49     276.74 f
  U15167/op (nand2_1)                     49.93     326.67 r
  U10729/op (and2_1)                     126.32     452.99 r
  U15168/op (nand2_2)                     84.10     537.09 f
  U15169/op (inv_2)                       98.36     635.45 r
  U11660/op (buf_4)                      131.75     767.20 r
  U15587/op (not_ab_or_c_or_d)           142.16     909.36 f
  U15589/op (nand2_1)                    113.64    1023.00 r
  U15619/op (xnor2_1)                    203.12    1226.12 r
  U15620/op (xor2_2)                     260.20    1486.32 f
  imem_haddr[30] (out)                     0.00    1486.32 f
  data arrival time                                1486.32

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1486.32
  -----------------------------------------------------------
  slack (MET)                                      1490.32


  Startpoint: imem_hready
              (input port clocked by clk)
  Endpoint: imem_haddr[30]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  imem_hready (in)                        60.73      64.73 r
  U12040/op (nand2_1)                     73.52     138.25 f
  U12042/op (and2_1)                     138.49     276.74 f
  U15167/op (nand2_1)                     49.93     326.67 r
  U10729/op (and2_1)                     126.32     452.99 r
  U15168/op (nand2_2)                     84.10     537.09 f
  U15169/op (inv_2)                       98.36     635.45 r
  U11660/op (buf_4)                      131.75     767.20 r
  U15587/op (not_ab_or_c_or_d)           142.16     909.36 f
  U15589/op (nand2_1)                    113.64    1023.00 r
  U15619/op (xnor2_1)                    203.12    1226.12 r
  U15620/op (xor2_2)                     262.22    1488.34 r
  imem_haddr[30] (out)                     0.00    1488.34 r
  data arrival time                                1488.34

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1488.34
  -----------------------------------------------------------
  slack (MET)                                      1492.34


  Startpoint: imem_hready
              (input port clocked by clk)
  Endpoint: imem_haddr[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 f
  imem_hready (in)                        48.93      52.93 f
  U12040/op (nand2_1)                     50.26     103.19 r
  U12042/op (and2_1)                     147.09     250.28 r
  U12043/op (inv_1)                       38.09     288.37 f
  U12044/op (nor2_1)                     150.27     438.63 r
  U11316/op (and2_1)                     244.31     682.94 r
  U15351/op (nand2_1)                     90.06     773.00 f
  U15352/op (nand2_1)                     99.85     872.84 r
  U15378/op (nand2_1)                     75.98     948.82 f
  U11317/op (nand2_1)                     62.94    1011.76 r
  U20002/op (inv_1)                       36.38    1048.14 f
  U20003/op (nand2_1)                     67.87    1116.01 r
  U23821/op (xor2_1)                     372.39    1488.40 f
  imem_haddr[5] (out)                      0.00    1488.40 f
  data arrival time                                1488.40

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1488.40
  -----------------------------------------------------------
  slack (MET)                                      1492.40


  Startpoint: imem_hready
              (input port clocked by clk)
  Endpoint: imem_haddr[30]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  imem_hready (in)                        60.73      64.73 r
  U12040/op (nand2_1)                     73.52     138.25 f
  U12042/op (and2_1)                     138.49     276.74 f
  U15167/op (nand2_1)                     49.93     326.67 r
  U10729/op (and2_1)                     126.32     452.99 r
  U15168/op (nand2_2)                     84.10     537.09 f
  U15169/op (inv_2)                       98.36     635.45 r
  U11660/op (buf_4)                      131.75     767.20 r
  U15587/op (not_ab_or_c_or_d)           142.16     909.36 f
  U15589/op (nand2_1)                    113.64    1023.00 r
  U15619/op (xnor2_1)                    205.52    1228.53 f
  U15620/op (xor2_2)                     260.69    1489.22 f
  imem_haddr[30] (out)                     0.00    1489.22 f
  data arrival time                                1489.22

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1489.22
  -----------------------------------------------------------
  slack (MET)                                      1493.22


  Startpoint: imem_hready
              (input port clocked by clk)
  Endpoint: imem_haddr[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 f
  imem_hready (in)                        48.93      52.93 f
  U12040/op (nand2_1)                     50.26     103.19 r
  U12042/op (and2_1)                     147.09     250.28 r
  U12043/op (inv_1)                       38.09     288.37 f
  U12044/op (nor2_1)                     150.27     438.63 r
  U11316/op (and2_1)                     244.31     682.94 r
  U15351/op (nand2_1)                     90.06     773.00 f
  U15352/op (nand2_1)                     99.85     872.84 r
  U15378/op (nand2_1)                     75.98     948.82 f
  U11317/op (nand2_1)                     62.94    1011.76 r
  U20002/op (inv_1)                       36.38    1048.14 f
  U20003/op (nand2_1)                     67.87    1116.01 r
  U23821/op (xor2_1)                     373.77    1489.78 r
  imem_haddr[5] (out)                      0.00    1489.78 r
  data arrival time                                1489.78

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1489.78
  -----------------------------------------------------------
  slack (MET)                                      1493.78


  Startpoint: imem_hready
              (input port clocked by clk)
  Endpoint: imem_haddr[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  imem_hready (in)                        60.73      64.73 r
  U12040/op (nand2_1)                     73.52     138.25 f
  U12042/op (and2_1)                     138.49     276.74 f
  U12043/op (inv_1)                       43.52     320.26 r
  U12044/op (nor2_1)                     136.49     456.75 f
  U15328/op (inv_1)                       43.82     500.57 r
  U15329/op (nor2_1)                      73.15     573.72 f
  U15330/op (and2_1)                     128.67     702.39 f
  U15331/op (inv_1)                       59.39     761.78 r
  U15334/op (or2_1)                      100.06     861.84 r
  U15335/op (nand2_2)                    100.82     962.66 f
  U15360/op (nand2_2)                     59.74    1022.40 r
  U20003/op (nand2_1)                     95.35    1117.75 f
  U23821/op (xor2_1)                     376.17    1493.92 f
  imem_haddr[5] (out)                      0.00    1493.92 f
  data arrival time                                1493.92

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1493.92
  -----------------------------------------------------------
  slack (MET)                                      1497.92


  Startpoint: imem_hready
              (input port clocked by clk)
  Endpoint: imem_haddr[24]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  imem_hready (in)                        60.73      64.73 r
  U12040/op (nand2_1)                     73.52     138.25 f
  U12042/op (and2_1)                     138.49     276.74 f
  U15167/op (nand2_1)                     49.93     326.67 r
  U10729/op (and2_1)                     126.32     452.99 r
  U15168/op (nand2_2)                     84.10     537.09 f
  U15169/op (inv_2)                       98.36     635.45 r
  U11655/op (buf_4)                      114.48     749.93 r
  U15183/op (not_ab_or_c_or_d)           144.02     893.96 f
  U11538/op (and2_1)                     188.49    1082.44 f
  U15514/op (nand2_1)                     58.94    1141.38 r
  U15515/op (nand2_1)                    113.42    1254.81 f
  U11694/op (xor2_2)                     239.28    1494.09 f
  imem_haddr[24] (out)                     0.00    1494.09 f
  data arrival time                                1494.09

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1494.09
  -----------------------------------------------------------
  slack (MET)                                      1498.09


  Startpoint: imem_hready
              (input port clocked by clk)
  Endpoint: imem_haddr[26]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 f
  imem_hready (in)                        48.93      52.93 f
  U12040/op (nand2_1)                     50.26     103.19 r
  U12042/op (and2_1)                     147.09     250.28 r
  U15167/op (nand2_1)                     72.73     323.01 f
  U10729/op (and2_1)                     117.17     440.18 f
  U15168/op (nand2_2)                     60.06     500.24 r
  U15169/op (inv_2)                       85.97     586.21 f
  U11655/op (buf_4)                      114.22     700.43 f
  U15533/op (not_ab_or_c_or_d)           143.56     843.99 r
  U15534/op (nand2_1)                    198.94    1042.94 f
  U15609/op (nand2_1)                     68.20    1111.14 r
  U11651/op (nand2_1)                     85.18    1196.32 f
  U15611/op (nand2_2)                     67.76    1264.08 r
  U15612/op (xor2_2)                     230.64    1494.72 f
  imem_haddr[26] (out)                     0.00    1494.72 f
  data arrival time                                1494.72

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1494.72
  -----------------------------------------------------------
  slack (MET)                                      1498.72


  Startpoint: imem_hready
              (input port clocked by clk)
  Endpoint: imem_haddr[13]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  imem_hready (in)                        60.73      64.73 r
  U12040/op (nand2_1)                     73.52     138.25 f
  U12042/op (and2_1)                     138.49     276.74 f
  U10737/op (and2_1)                     120.15     396.89 f
  U11675/op (and2_2)                     122.37     519.26 f
  U15156/op (nand2_4)                     65.96     585.22 r
  U15157/op (nand2_4)                     79.11     664.33 f
  U10785/op (nand2_4)                     63.09     727.42 r
  U15402/op (nor2_1)                      76.82     804.24 f
  U15406/op (or2_1)                      149.41     953.64 f
  U15407/op (nand2_1)                     68.79    1022.43 r
  U15443/op (inv_1)                       37.08    1059.51 f
  U10706/op (nand2_1)                     77.68    1137.19 r
  U10692/op (nand2_1)                    119.55    1256.74 f
  U15653/op (xor2_2)                     239.38    1496.12 f
  imem_haddr[13] (out)                     0.00    1496.12 f
  data arrival time                                1496.12

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1496.12
  -----------------------------------------------------------
  slack (MET)                                      1500.12


  Startpoint: imem_hready
              (input port clocked by clk)
  Endpoint: imem_haddr[13]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  imem_hready (in)                        60.73      64.73 r
  U12040/op (nand2_1)                     73.52     138.25 f
  U12042/op (and2_1)                     138.49     276.74 f
  U10737/op (and2_1)                     120.15     396.89 f
  U11675/op (and2_2)                     122.37     519.26 f
  U15156/op (nand2_4)                     65.96     585.22 r
  U15157/op (nand2_4)                     79.11     664.33 f
  U10785/op (nand2_4)                     63.09     727.42 r
  U15402/op (nor2_1)                      76.82     804.24 f
  U15406/op (or2_1)                      149.41     953.64 f
  U15407/op (nand2_1)                     68.79    1022.43 r
  U15443/op (inv_1)                       37.08    1059.51 f
  U10706/op (nand2_1)                     77.68    1137.19 r
  U10692/op (nand2_1)                    119.55    1256.74 f
  U15653/op (xor2_2)                     240.96    1497.70 r
  imem_haddr[13] (out)                     0.00    1497.70 r
  data arrival time                                1497.70

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1497.70
  -----------------------------------------------------------
  slack (MET)                                      1501.70


  Startpoint: imem_hready
              (input port clocked by clk)
  Endpoint: imem_haddr[21]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  imem_hready (in)                        60.73      64.73 r
  U12040/op (nand2_1)                     73.52     138.25 f
  U12042/op (and2_1)                     138.49     276.74 f
  U10737/op (and2_1)                     120.15     396.89 f
  U11675/op (and2_2)                     122.37     519.26 f
  U15156/op (nand2_4)                     65.96     585.22 r
  U15276/op (nand2_1)                    197.10     782.32 f
  U15457/op (and2_1)                     178.43     960.76 f
  U10714/op (nand2_1)                     85.16    1045.92 r
  U15505/op (nand2_1)                     92.70    1138.62 f
  U22951/op (nand2_1)                     70.43    1209.04 r
  U22952/op (xnor2_1)                    291.07    1500.11 r
  imem_haddr[21] (out)                     0.00    1500.11 r
  data arrival time                                1500.11

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1500.11
  -----------------------------------------------------------
  slack (MET)                                      1504.11


  Startpoint: imem_hready
              (input port clocked by clk)
  Endpoint: imem_haddr[12]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  imem_hready (in)                        60.73      64.73 r
  U12040/op (nand2_1)                     73.52     138.25 f
  U12042/op (and2_1)                     138.49     276.74 f
  U10737/op (and2_1)                     120.15     396.89 f
  U11675/op (and2_2)                     122.37     519.26 f
  U15156/op (nand2_4)                     65.96     585.22 r
  U15157/op (nand2_4)                     79.11     664.33 f
  U10785/op (nand2_4)                     63.09     727.42 r
  U15402/op (nor2_1)                      76.82     804.24 f
  U15406/op (or2_1)                      149.41     953.64 f
  U15407/op (nand2_1)                     68.79    1022.43 r
  U10674/op (nand2_1)                    112.40    1134.83 f
  U11618/op (nand2_1)                     74.24    1209.07 r
  U23599/op (xnor2_1)                    291.24    1500.32 r
  imem_haddr[12] (out)                     0.00    1500.32 r
  data arrival time                                1500.32

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1500.32
  -----------------------------------------------------------
  slack (MET)                                      1504.32


  Startpoint: imem_hready
              (input port clocked by clk)
  Endpoint: imem_haddr[21]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  imem_hready (in)                        60.73      64.73 r
  U12040/op (nand2_1)                     73.52     138.25 f
  U12042/op (and2_1)                     138.49     276.74 f
  U10737/op (and2_1)                     120.15     396.89 f
  U11675/op (and2_2)                     122.37     519.26 f
  U15156/op (nand2_4)                     65.96     585.22 r
  U15276/op (nand2_1)                    197.10     782.32 f
  U15457/op (and2_1)                     178.43     960.76 f
  U10714/op (nand2_1)                     85.16    1045.92 r
  U15505/op (nand2_1)                     92.70    1138.62 f
  U22951/op (nand2_1)                     70.43    1209.04 r
  U22952/op (xnor2_1)                    292.44    1501.48 f
  imem_haddr[21] (out)                     0.00    1501.48 f
  data arrival time                                1501.48

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1501.48
  -----------------------------------------------------------
  slack (MET)                                      1505.48


  Startpoint: imem_hready
              (input port clocked by clk)
  Endpoint: imem_haddr[12]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  imem_hready (in)                        60.73      64.73 r
  U12040/op (nand2_1)                     73.52     138.25 f
  U12042/op (and2_1)                     138.49     276.74 f
  U10737/op (and2_1)                     120.15     396.89 f
  U11675/op (and2_2)                     122.37     519.26 f
  U15156/op (nand2_4)                     65.96     585.22 r
  U15157/op (nand2_4)                     79.11     664.33 f
  U10785/op (nand2_4)                     63.09     727.42 r
  U15402/op (nor2_1)                      76.82     804.24 f
  U15406/op (or2_1)                      149.41     953.64 f
  U15407/op (nand2_1)                     68.79    1022.43 r
  U10674/op (nand2_1)                    112.40    1134.83 f
  U11618/op (nand2_1)                     74.24    1209.07 r
  U23599/op (xnor2_1)                    292.63    1501.70 f
  imem_haddr[12] (out)                     0.00    1501.70 f
  data arrival time                                1501.70

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1501.70
  -----------------------------------------------------------
  slack (MET)                                      1505.70


  Startpoint: imem_hready
              (input port clocked by clk)
  Endpoint: imem_haddr[21]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  imem_hready (in)                        60.73      64.73 r
  U12040/op (nand2_1)                     73.52     138.25 f
  U12042/op (and2_1)                     138.49     276.74 f
  U15167/op (nand2_1)                     49.93     326.67 r
  U10729/op (and2_1)                     126.32     452.99 r
  U15168/op (nand2_2)                     84.10     537.09 f
  U15169/op (inv_2)                       98.36     635.45 r
  U11655/op (buf_4)                      114.48     749.93 r
  U15194/op (not_ab_or_c_or_d)           143.39     893.32 f
  U10836/op (nand2_1)                    121.03    1014.36 r
  U10958/op (nand2_1)                    130.68    1145.04 f
  U22951/op (nand2_1)                     68.71    1213.75 r
  U22952/op (xnor2_1)                    291.07    1504.82 r
  imem_haddr[21] (out)                     0.00    1504.82 r
  data arrival time                                1504.82

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1504.82
  -----------------------------------------------------------
  slack (MET)                                      1508.82


  Startpoint: imem_hready
              (input port clocked by clk)
  Endpoint: imem_haddr[12]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  imem_hready (in)                        60.73      64.73 r
  U12040/op (nand2_1)                     73.52     138.25 f
  U12042/op (and2_1)                     138.49     276.74 f
  U10737/op (and2_1)                     120.15     396.89 f
  U11675/op (and2_2)                     122.37     519.26 f
  U15156/op (nand2_4)                     65.96     585.22 r
  U15157/op (nand2_4)                     79.11     664.33 f
  U15214/op (inv_1)                       59.66     723.99 r
  U15403/op (nand2_1)                     65.29     789.28 f
  U15405/op (nand2_1)                     49.81     839.09 r
  U15406/op (or2_1)                      111.21     950.30 r
  U15407/op (nand2_1)                     92.48    1042.78 f
  U10674/op (nand2_1)                     85.43    1128.20 r
  U11618/op (nand2_1)                     89.35    1217.56 f
  U23599/op (xnor2_1)                    293.71    1511.26 r
  imem_haddr[12] (out)                     0.00    1511.26 r
  data arrival time                                1511.26

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1511.26
  -----------------------------------------------------------
  slack (MET)                                      1515.26


  Startpoint: imem_hready
              (input port clocked by clk)
  Endpoint: imem_haddr[19]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 f
  imem_hready (in)                        48.93      52.93 f
  U12040/op (nand2_1)                     50.26     103.19 r
  U12042/op (and2_1)                     147.09     250.28 r
  U15167/op (nand2_1)                     72.73     323.01 f
  U10729/op (and2_1)                     117.17     440.18 f
  U15168/op (nand2_2)                     60.06     500.24 r
  U15169/op (inv_2)                       85.97     586.21 f
  U11655/op (buf_4)                      114.22     700.43 f
  U11034/op (nand2_1)                     55.65     756.08 r
  U11697/op (and2_1)                     113.30     869.38 r
  U10716/op (nand2_1)                     98.21     967.60 f
  U15478/op (nand2_1)                     71.60    1039.20 r
  U10705/op (nand2_1)                    110.94    1150.14 f
  U20479/op (nand2_1)                     74.64    1224.78 r
  U20486/op (xnor2_1)                    291.19    1515.97 r
  imem_haddr[19] (out)                     0.00    1515.97 r
  data arrival time                                1515.97

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1515.97
  -----------------------------------------------------------
  slack (MET)                                      1519.97


  Startpoint: imem_hready
              (input port clocked by clk)
  Endpoint: imem_haddr[19]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 f
  imem_hready (in)                        48.93      52.93 f
  U12040/op (nand2_1)                     50.26     103.19 r
  U12042/op (and2_1)                     147.09     250.28 r
  U15167/op (nand2_1)                     72.73     323.01 f
  U10729/op (and2_1)                     117.17     440.18 f
  U15168/op (nand2_2)                     60.06     500.24 r
  U15169/op (inv_2)                       85.97     586.21 f
  U11655/op (buf_4)                      114.22     700.43 f
  U11034/op (nand2_1)                     55.65     756.08 r
  U11697/op (and2_1)                     113.30     869.38 r
  U10716/op (nand2_1)                     98.21     967.60 f
  U15478/op (nand2_1)                     71.60    1039.20 r
  U10705/op (nand2_1)                    110.94    1150.14 f
  U20479/op (nand2_1)                     74.64    1224.78 r
  U20486/op (xnor2_1)                    292.57    1517.35 f
  imem_haddr[19] (out)                     0.00    1517.35 f
  data arrival time                                1517.35

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1517.35
  -----------------------------------------------------------
  slack (MET)                                      1521.35


  Startpoint: dmem_hresp[0]
              (input port clocked by clk)
  Endpoint: dmem_haddr[26]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  dmem_hresp[0] (in)                      15.08      19.08 r
  U10665/op (nor2_1)                      98.02     117.10 f
  U11898/op (nand2_1)                     65.20     182.30 r
  U12151/op (nor3_1)                     113.53     295.83 f
  U11704/op (and2_1)                     149.97     445.80 f
  U11683/op (nand2_4)                     84.68     530.48 r
  U12152/op (buf_4)                       93.19     623.67 r
  U11561/op (nand2_1)                     88.02     711.69 f
  U14503/op (nand2_2)                     78.08     789.77 r
  U10667/op (nand2_1)                     90.51     880.28 f
  U10763/op (nand2_2)                     92.16     972.44 r
  U11665/op (inv_2)                      138.38    1110.83 f
  U18643/op (nand2_1)                     62.16    1172.98 r
  U18661/op (not_ab_or_c_or_d)           140.48    1313.46 f
  U11616/op (nand4_1)                    208.02    1521.48 r
  dmem_haddr[26] (out)                     0.00    1521.48 r
  data arrival time                                1521.48

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1521.48
  -----------------------------------------------------------
  slack (MET)                                      1525.48


  Startpoint: imem_hready
              (input port clocked by clk)
  Endpoint: imem_haddr[13]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  imem_hready (in)                        60.73      64.73 r
  U12040/op (nand2_1)                     73.52     138.25 f
  U12042/op (and2_1)                     138.49     276.74 f
  U10737/op (and2_1)                     120.15     396.89 f
  U11675/op (and2_2)                     122.37     519.26 f
  U15156/op (nand2_4)                     65.96     585.22 r
  U15157/op (nand2_4)                     79.11     664.33 f
  U15214/op (inv_1)                       59.66     723.99 r
  U15403/op (nand2_1)                     65.29     789.28 f
  U15405/op (nand2_1)                     49.81     839.09 r
  U15406/op (or2_1)                      111.21     950.30 r
  U15407/op (nand2_1)                     92.48    1042.78 f
  U10674/op (nand2_1)                     85.43    1128.20 r
  U10693/op (nand2_1)                     70.54    1198.74 f
  U10692/op (nand2_1)                     87.02    1285.76 r
  U15653/op (xor2_2)                     236.53    1522.29 f
  imem_haddr[13] (out)                     0.00    1522.29 f
  data arrival time                                1522.29

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1522.29
  -----------------------------------------------------------
  slack (MET)                                      1526.29


  Startpoint: imem_hready
              (input port clocked by clk)
  Endpoint: imem_haddr[19]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 f
  imem_hready (in)                        48.93      52.93 f
  U12040/op (nand2_1)                     50.26     103.19 r
  U12042/op (and2_1)                     147.09     250.28 r
  U15167/op (nand2_1)                     72.73     323.01 f
  U10729/op (and2_1)                     117.17     440.18 f
  U15168/op (nand2_2)                     60.06     500.24 r
  U15169/op (inv_2)                       85.97     586.21 f
  U11655/op (buf_4)                      114.22     700.43 f
  U11034/op (nand2_1)                     55.65     756.08 r
  U11697/op (and2_1)                     113.30     869.38 r
  U10716/op (nand2_1)                     98.21     967.60 f
  U15478/op (nand2_1)                     71.60    1039.20 r
  U15481/op (inv_1)                       37.38    1076.58 f
  U11535/op (nand2_1)                     78.18    1154.77 r
  U20479/op (nand2_1)                     88.50    1243.26 f
  U20486/op (xnor2_1)                    293.66    1536.93 r
  imem_haddr[19] (out)                     0.00    1536.93 r
  data arrival time                                1536.93

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1536.93
  -----------------------------------------------------------
  slack (MET)                                      1540.93


  Startpoint: ext_interrupts[1]
              (input port clocked by clk)
  Endpoint: dmem_haddr[9]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  ext_interrupts[1] (in)                  58.12      62.12 r
  U11890/op (nor4_2)                     108.09     170.21 f
  U11891/op (nand4_1)                     67.83     238.04 r
  U11892/op (nor2_2)                      94.84     332.87 f
  U10776/op (nand2_2)                     90.22     423.09 r
  U11683/op (nand2_4)                    117.06     540.15 f
  U12152/op (buf_4)                      100.25     640.40 f
  U11561/op (nand2_1)                     62.83     703.23 r
  U14503/op (nand2_2)                    107.00     810.24 f
  U10667/op (nand2_1)                     75.36     885.60 r
  U10763/op (nand2_2)                    123.24    1008.83 f
  U10946/op (inv_2)                      225.15    1233.99 r
  U19166/op (nand2_1)                    102.94    1336.92 f
  U19192/op (nand3_1)                    204.07    1540.99 r
  dmem_haddr[9] (out)                      0.00    1540.99 r
  data arrival time                                1540.99

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1540.99
  -----------------------------------------------------------
  slack (MET)                                      1544.99


  Startpoint: dmem_hready
              (input port clocked by clk)
  Endpoint: dmem_hwrite
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 f
  dmem_hready (in)                        12.19      16.19 f
  U11893/op (inv_1)                       34.95      51.14 r
  U11894/op (nand2_1)                     59.56     110.69 f
  U11897/op (nand2_1)                     80.68     191.37 r
  U12035/op (inv_1)                       38.79     230.16 f
  U12036/op (nand2_1)                     59.50     289.66 r
  U12037/op (nand2_1)                    111.01     400.67 f
  U12038/op (and2_1)                     171.07     571.74 f
  U10675/op (nand2_1)                    136.17     707.91 r
  U19605/op (nor2_1)                     391.88    1099.79 f
  U19606/op (inv_1)                       88.22    1188.02 r
  U19607/op (nor2_1)                     354.26    1542.28 f
  dmem_hwrite (out)                        0.00    1542.28 f
  data arrival time                                1542.28

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1542.28
  -----------------------------------------------------------
  slack (MET)                                      1546.28


  Startpoint: imem_hready
              (input port clocked by clk)
  Endpoint: imem_haddr[9]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 f
  imem_hready (in)                        48.93      52.93 f
  U12040/op (nand2_1)                     50.26     103.19 r
  U12042/op (and2_1)                     147.09     250.28 r
  U10737/op (and2_1)                     136.85     387.13 r
  U11675/op (and2_2)                     137.11     524.23 r
  U15156/op (nand2_4)                     93.07     617.30 f
  U15276/op (nand2_1)                    154.60     771.90 r
  U15277/op (and2_1)                     155.31     927.21 r
  U15429/op (inv_1)                       37.16     964.37 f
  U15430/op (nand2_1)                     76.93    1041.30 r
  U15646/op (nand2_2)                     76.26    1117.56 f
  U15647/op (nand2_2)                     61.82    1179.38 r
  U22665/op (xor2_1)                     367.58    1546.96 f
  imem_haddr[9] (out)                      0.00    1546.96 f
  data arrival time                                1546.96

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1546.96
  -----------------------------------------------------------
  slack (MET)                                      1550.96


  Startpoint: dmem_hresp[0]
              (input port clocked by clk)
  Endpoint: dmem_haddr[9]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  dmem_hresp[0] (in)                      15.08      19.08 r
  U10665/op (nor2_1)                      98.02     117.10 f
  U11898/op (nand2_1)                     65.20     182.30 r
  U12151/op (nor3_1)                     113.53     295.83 f
  U11704/op (and2_1)                     149.97     445.80 f
  U11683/op (nand2_4)                     84.68     530.48 r
  U12152/op (buf_4)                       93.19     623.67 r
  U11562/op (or2_1)                       88.63     712.30 r
  U14503/op (nand2_2)                    104.43     816.73 f
  U10667/op (nand2_1)                     75.36     892.09 r
  U10763/op (nand2_2)                    123.24    1015.33 f
  U10946/op (inv_2)                      225.15    1240.48 r
  U19166/op (nand2_1)                    102.94    1343.42 f
  U19192/op (nand3_1)                    204.07    1547.49 r
  dmem_haddr[9] (out)                      0.00    1547.49 r
  data arrival time                                1547.49

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1547.49
  -----------------------------------------------------------
  slack (MET)                                      1551.49


  Startpoint: imem_hready
              (input port clocked by clk)
  Endpoint: imem_haddr[9]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 f
  imem_hready (in)                        48.93      52.93 f
  U12040/op (nand2_1)                     50.26     103.19 r
  U12042/op (and2_1)                     147.09     250.28 r
  U10737/op (and2_1)                     136.85     387.13 r
  U11675/op (and2_2)                     137.11     524.23 r
  U15156/op (nand2_4)                     93.07     617.30 f
  U15276/op (nand2_1)                    154.60     771.90 r
  U15277/op (and2_1)                     155.31     927.21 r
  U15429/op (inv_1)                       37.16     964.37 f
  U15430/op (nand2_1)                     76.93    1041.30 r
  U15646/op (nand2_2)                     76.26    1117.56 f
  U15647/op (nand2_2)                     61.82    1179.38 r
  U22665/op (xor2_1)                     368.76    1548.14 r
  imem_haddr[9] (out)                      0.00    1548.14 r
  data arrival time                                1548.14

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1548.14
  -----------------------------------------------------------
  slack (MET)                                      1552.14


  Startpoint: ext_interrupts[2]
              (input port clocked by clk)
  Endpoint: dmem_haddr[9]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  ext_interrupts[2] (in)                  59.45      63.45 r
  U11889/op (nor4_2)                     107.33     170.78 f
  U11891/op (nand4_1)                     74.67     245.45 r
  U11892/op (nor2_2)                      94.84     340.28 f
  U10776/op (nand2_2)                     90.22     430.50 r
  U11683/op (nand2_4)                    117.06     547.56 f
  U12152/op (buf_4)                      100.25     647.81 f
  U11561/op (nand2_1)                     62.83     710.64 r
  U14503/op (nand2_2)                    107.00     817.65 f
  U10667/op (nand2_1)                     75.36     893.01 r
  U10763/op (nand2_2)                    123.24    1016.24 f
  U10946/op (inv_2)                      225.15    1241.40 r
  U19166/op (nand2_1)                    102.94    1344.33 f
  U19192/op (nand3_1)                    204.07    1548.40 r
  dmem_haddr[9] (out)                      0.00    1548.40 r
  data arrival time                                1548.40

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1548.40
  -----------------------------------------------------------
  slack (MET)                                      1552.40


  Startpoint: dmem_hready
              (input port clocked by clk)
  Endpoint: dmem_haddr[26]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 f
  dmem_hready (in)                        12.19      16.19 f
  U11893/op (inv_1)                       34.95      51.14 r
  U11894/op (nand2_1)                     59.56     110.69 f
  U11897/op (nand2_1)                     80.68     191.37 r
  U12151/op (nor3_1)                     133.79     325.16 f
  U11704/op (and2_1)                     149.97     475.12 f
  U11683/op (nand2_4)                     84.68     559.80 r
  U12152/op (buf_4)                       93.19     653.00 r
  U11561/op (nand2_1)                     88.02     741.02 f
  U14503/op (nand2_2)                     78.08     819.10 r
  U10667/op (nand2_1)                     90.51     909.60 f
  U10763/op (nand2_2)                     92.16    1001.76 r
  U11665/op (inv_2)                      138.38    1140.15 f
  U18643/op (nand2_1)                     62.16    1202.31 r
  U18661/op (not_ab_or_c_or_d)           140.48    1342.78 f
  U11616/op (nand4_1)                    208.02    1550.81 r
  dmem_haddr[26] (out)                     0.00    1550.81 r
  data arrival time                                1550.81

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1550.81
  -----------------------------------------------------------
  slack (MET)                                      1554.81


  Startpoint: imem_hready
              (input port clocked by clk)
  Endpoint: imem_haddr[28]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  imem_hready (in)                        60.73      64.73 r
  U12040/op (nand2_1)                     73.52     138.25 f
  U12042/op (and2_1)                     138.49     276.74 f
  U15167/op (nand2_1)                     49.93     326.67 r
  U10729/op (and2_1)                     126.32     452.99 r
  U15168/op (nand2_2)                     84.10     537.09 f
  U15169/op (inv_2)                       98.36     635.45 r
  U11660/op (buf_4)                      131.75     767.20 r
  U15551/op (not_ab_or_c_or_d)           146.26     913.46 f
  U15552/op (nand2_1)                    176.07    1089.54 r
  U15624/op (or2_1)                      136.90    1226.43 r
  U15625/op (nand2_1)                     67.55    1293.98 f
  U15627/op (or2_1)                      136.08    1430.06 f
  U10688/op (nand2_2)                    121.19    1551.26 r
  imem_haddr[28] (out)                     0.00    1551.26 r
  data arrival time                                1551.26

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1551.26
  -----------------------------------------------------------
  slack (MET)                                      1555.26


  Startpoint: imem_hready
              (input port clocked by clk)
  Endpoint: imem_haddr[6]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 f
  imem_hready (in)                        48.93      52.93 f
  U12040/op (nand2_1)                     50.26     103.19 r
  U12042/op (and2_1)                     147.09     250.28 r
  U10737/op (and2_1)                     136.85     387.13 r
  U11675/op (and2_2)                     137.11     524.23 r
  U15156/op (nand2_4)                     93.07     617.30 f
  U15276/op (nand2_1)                    154.60     771.90 r
  U15370/op (nand2_1)                     85.64     857.55 f
  U15372/op (nand2_1)                     73.18     930.73 r
  U15373/op (and2_1)                     147.88    1078.60 r
  U20006/op (inv_1)                       38.89    1117.49 f
  U20007/op (nand2_1)                     68.87    1186.36 r
  U20008/op (xor2_1)                     372.52    1558.88 f
  imem_haddr[6] (out)                      0.00    1558.88 f
  data arrival time                                1558.88

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1558.88
  -----------------------------------------------------------
  slack (MET)                                      1562.88


  Startpoint: imem_hready
              (input port clocked by clk)
  Endpoint: imem_haddr[6]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 f
  imem_hready (in)                        48.93      52.93 f
  U12040/op (nand2_1)                     50.26     103.19 r
  U12042/op (and2_1)                     147.09     250.28 r
  U10737/op (and2_1)                     136.85     387.13 r
  U11675/op (and2_2)                     137.11     524.23 r
  U15156/op (nand2_4)                     93.07     617.30 f
  U15276/op (nand2_1)                    154.60     771.90 r
  U15370/op (nand2_1)                     85.64     857.55 f
  U15372/op (nand2_1)                     73.18     930.73 r
  U15373/op (and2_1)                     147.88    1078.60 r
  U20006/op (inv_1)                       38.89    1117.49 f
  U20007/op (nand2_1)                     68.87    1186.36 r
  U20008/op (xor2_1)                     373.92    1560.28 r
  imem_haddr[6] (out)                      0.00    1560.28 r
  data arrival time                                1560.28

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1560.28
  -----------------------------------------------------------
  slack (MET)                                      1564.28


  Startpoint: dmem_hresp[0]
              (input port clocked by clk)
  Endpoint: imem_haddr[29]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  dmem_hresp[0] (in)                      15.08      19.08 r
  U10665/op (nor2_1)                      98.02     117.10 f
  U11880/op (inv_1)                       94.33     211.42 r
  U10666/op (inv_1)                      175.31     386.74 f
  U10671/op (nand2_2)                    367.89     754.63 r
  U15557/op (nand2_1)                    126.73     881.36 f
  U15558/op (nand2_1)                     47.91     929.28 r
  U15559/op (not_ab_or_c_or_d)            90.99    1020.27 f
  U15560/op (nand2_1)                    138.17    1158.44 r
  U15637/op (nand2_1)                     87.07    1245.51 f
  U11542/op (nand2_1)                     50.19    1295.70 r
  U10689/op (nand2_1)                     86.50    1382.20 f
  U15639/op (and2_2)                     179.23    1561.43 f
  imem_haddr[29] (out)                     0.00    1561.43 f
  data arrival time                                1561.43

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1561.43
  -----------------------------------------------------------
  slack (MET)                                      1565.43


  Startpoint: imem_hready
              (input port clocked by clk)
  Endpoint: imem_haddr[9]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 f
  imem_hready (in)                        48.93      52.93 f
  U12040/op (nand2_1)                     50.26     103.19 r
  U12042/op (and2_1)                     147.09     250.28 r
  U10737/op (and2_1)                     136.85     387.13 r
  U11675/op (and2_2)                     137.11     524.23 r
  U15156/op (nand2_4)                     93.07     617.30 f
  U15276/op (nand2_1)                    154.60     771.90 r
  U15277/op (and2_1)                     155.31     927.21 r
  U15278/op (and2_1)                     148.11    1075.32 r
  U15644/op (inv_1)                       52.99    1128.31 f
  U15647/op (nand2_2)                     66.62    1194.93 r
  U22665/op (xor2_1)                     367.58    1562.50 f
  imem_haddr[9] (out)                      0.00    1562.50 f
  data arrival time                                1562.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1562.50
  -----------------------------------------------------------
  slack (MET)                                      1566.50


  Startpoint: dmem_hresp[0]
              (input port clocked by clk)
  Endpoint: dmem_haddr[8]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  dmem_hresp[0] (in)                      15.08      19.08 r
  U10665/op (nor2_1)                      98.02     117.10 f
  U11898/op (nand2_1)                     65.20     182.30 r
  U11899/op (nor2_1)                     109.77     292.07 f
  U10773/op (and2_1)                     120.95     413.02 f
  U12140/op (nand2_2)                     80.37     493.39 r
  U12141/op (buf_2)                      128.91     622.30 r
  U12702/op (inv_1)                       90.82     713.11 f
  U14017/op (nand2_1)                     81.78     794.90 r
  U14018/op (nand3_1)                    108.08     902.98 f
  U14020/op (nand2_1)                    162.83    1065.82 r
  U18533/op (nand3_1)                    137.73    1203.55 f
  U10945/op (nand4_1)                     66.25    1269.79 r
  U18534/op (not_ab_or_c_or_d)            92.31    1362.10 f
  U11604/op (nand4_1)                    206.00    1568.10 r
  dmem_haddr[8] (out)                      0.00    1568.10 r
  data arrival time                                1568.10

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1568.10
  -----------------------------------------------------------
  slack (MET)                                      1572.10


  Startpoint: imem_hready
              (input port clocked by clk)
  Endpoint: imem_haddr[22]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  imem_hready (in)                        60.73      64.73 r
  U12040/op (nand2_1)                     73.52     138.25 f
  U12042/op (and2_1)                     138.49     276.74 f
  U15167/op (nand2_1)                     49.93     326.67 r
  U10729/op (and2_1)                     126.32     452.99 r
  U15168/op (nand2_2)                     84.10     537.09 f
  U15169/op (inv_2)                       98.36     635.45 r
  U11655/op (buf_4)                      114.48     749.93 r
  U15194/op (not_ab_or_c_or_d)           143.39     893.32 f
  U10836/op (nand2_1)                    121.03    1014.36 r
  U15516/op (xor2_1)                     157.14    1171.50 f
  U15517/op (xor2_1)                     398.19    1569.69 f
  imem_haddr[22] (out)                     0.00    1569.69 f
  data arrival time                                1569.69

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1569.69
  -----------------------------------------------------------
  slack (MET)                                      1573.69


  Startpoint: imem_hready
              (input port clocked by clk)
  Endpoint: imem_haddr[8]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 f
  imem_hready (in)                        48.93      52.93 f
  U12040/op (nand2_1)                     50.26     103.19 r
  U12042/op (and2_1)                     147.09     250.28 r
  U10737/op (and2_1)                     136.85     387.13 r
  U11675/op (and2_2)                     137.11     524.23 r
  U15156/op (nand2_4)                     93.07     617.30 f
  U15276/op (nand2_1)                    154.60     771.90 r
  U15300/op (and2_1)                     153.38     925.28 r
  U15304/op (nand2_1)                     92.31    1017.60 f
  U15305/op (nand2_1)                     68.30    1085.90 r
  U15645/op (inv_1)                       52.80    1138.70 f
  U11657/op (nand2_2)                     61.80    1200.50 r
  U22594/op (xor2_1)                     370.47    1570.98 f
  imem_haddr[8] (out)                      0.00    1570.98 f
  data arrival time                                1570.98

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1570.98
  -----------------------------------------------------------
  slack (MET)                                      1574.98


  Startpoint: imem_hready
              (input port clocked by clk)
  Endpoint: imem_haddr[8]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 f
  imem_hready (in)                        48.93      52.93 f
  U12040/op (nand2_1)                     50.26     103.19 r
  U12042/op (and2_1)                     147.09     250.28 r
  U10737/op (and2_1)                     136.85     387.13 r
  U11675/op (and2_2)                     137.11     524.23 r
  U15156/op (nand2_4)                     93.07     617.30 f
  U15276/op (nand2_1)                    154.60     771.90 r
  U15277/op (and2_1)                     155.31     927.21 r
  U15278/op (and2_1)                     148.11    1075.32 r
  U22593/op (nor2_1)                     104.39    1179.71 f
  U22594/op (xor2_1)                     391.74    1571.45 f
  imem_haddr[8] (out)                      0.00    1571.45 f
  data arrival time                                1571.45

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1571.45
  -----------------------------------------------------------
  slack (MET)                                      1575.45


  Startpoint: imem_hready
              (input port clocked by clk)
  Endpoint: imem_haddr[22]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  imem_hready (in)                        60.73      64.73 r
  U12040/op (nand2_1)                     73.52     138.25 f
  U12042/op (and2_1)                     138.49     276.74 f
  U15167/op (nand2_1)                     49.93     326.67 r
  U10729/op (and2_1)                     126.32     452.99 r
  U15168/op (nand2_2)                     84.10     537.09 f
  U15169/op (inv_2)                       98.36     635.45 r
  U11655/op (buf_4)                      114.48     749.93 r
  U15194/op (not_ab_or_c_or_d)           143.39     893.32 f
  U10836/op (nand2_1)                    121.03    1014.36 r
  U15516/op (xor2_1)                     157.14    1171.50 f
  U15517/op (xor2_1)                     400.03    1571.53 r
  imem_haddr[22] (out)                     0.00    1571.53 r
  data arrival time                                1571.53

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1571.53
  -----------------------------------------------------------
  slack (MET)                                      1575.53


  Startpoint: imem_hready
              (input port clocked by clk)
  Endpoint: imem_haddr[6]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 f
  imem_hready (in)                        48.93      52.93 f
  U12040/op (nand2_1)                     50.26     103.19 r
  U12042/op (and2_1)                     147.09     250.28 r
  U10737/op (and2_1)                     136.85     387.13 r
  U11675/op (and2_2)                     137.11     524.23 r
  U15156/op (nand2_4)                     93.07     617.30 f
  U15276/op (nand2_1)                    154.60     771.90 r
  U15287/op (nand2_1)                     85.64     857.55 f
  U15289/op (nand2_1)                     73.18     930.73 r
  U15290/op (and2_1)                     148.06    1078.79 r
  U20001/op (nor2_1)                     100.92    1179.71 f
  U20008/op (xor2_1)                     392.36    1572.07 f
  imem_haddr[6] (out)                      0.00    1572.07 f
  data arrival time                                1572.07

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1572.07
  -----------------------------------------------------------
  slack (MET)                                      1576.07


  Startpoint: imem_hready
              (input port clocked by clk)
  Endpoint: imem_haddr[8]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 f
  imem_hready (in)                        48.93      52.93 f
  U12040/op (nand2_1)                     50.26     103.19 r
  U12042/op (and2_1)                     147.09     250.28 r
  U10737/op (and2_1)                     136.85     387.13 r
  U11675/op (and2_2)                     137.11     524.23 r
  U15156/op (nand2_4)                     93.07     617.30 f
  U15276/op (nand2_1)                    154.60     771.90 r
  U15300/op (and2_1)                     153.38     925.28 r
  U15304/op (nand2_1)                     92.31    1017.60 f
  U15305/op (nand2_1)                     68.30    1085.90 r
  U15645/op (inv_1)                       52.80    1138.70 f
  U11657/op (nand2_2)                     61.80    1200.50 r
  U22594/op (xor2_1)                     371.65    1572.16 r
  imem_haddr[8] (out)                      0.00    1572.16 r
  data arrival time                                1572.16

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1572.16
  -----------------------------------------------------------
  slack (MET)                                      1576.16


  Startpoint: ext_interrupts[1]
              (input port clocked by clk)
  Endpoint: dmem_haddr[8]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  ext_interrupts[1] (in)                  58.12      62.12 r
  U11890/op (nor4_2)                     108.09     170.21 f
  U11891/op (nand4_1)                     67.83     238.04 r
  U11892/op (nor2_2)                      94.84     332.87 f
  U10776/op (nand2_2)                     90.22     423.09 r
  U12140/op (nand2_2)                    127.45     550.54 f
  U12493/op (buf_1)                      168.03     718.57 f
  U14011/op (nand2_1)                     83.09     801.66 r
  U14018/op (nand3_1)                    106.15     907.81 f
  U14020/op (nand2_1)                    162.83    1070.64 r
  U18533/op (nand3_1)                    137.73    1208.38 f
  U10945/op (nand4_1)                     66.25    1274.62 r
  U18534/op (not_ab_or_c_or_d)            92.31    1366.93 f
  U11604/op (nand4_1)                    206.00    1572.93 r
  dmem_haddr[8] (out)                      0.00    1572.93 r
  data arrival time                                1572.93

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1572.93
  -----------------------------------------------------------
  slack (MET)                                      1576.93


  Startpoint: imem_hready
              (input port clocked by clk)
  Endpoint: imem_haddr[22]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  imem_hready (in)                        60.73      64.73 r
  U12040/op (nand2_1)                     73.52     138.25 f
  U12042/op (and2_1)                     138.49     276.74 f
  U15167/op (nand2_1)                     49.93     326.67 r
  U10729/op (and2_1)                     126.32     452.99 r
  U15168/op (nand2_2)                     84.10     537.09 f
  U15169/op (inv_2)                       98.36     635.45 r
  U11655/op (buf_4)                      114.48     749.93 r
  U15194/op (not_ab_or_c_or_d)           143.39     893.32 f
  U10836/op (nand2_1)                    121.03    1014.36 r
  U15516/op (xor2_1)                     158.63    1172.99 r
  U15517/op (xor2_1)                     402.58    1575.57 f
  imem_haddr[22] (out)                     0.00    1575.57 f
  data arrival time                                1575.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1575.57
  -----------------------------------------------------------
  slack (MET)                                      1579.57


  Startpoint: imem_hready
              (input port clocked by clk)
  Endpoint: imem_haddr[27]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 f
  imem_hready (in)                        48.93      52.93 f
  U12040/op (nand2_1)                     50.26     103.19 r
  U12042/op (and2_1)                     147.09     250.28 r
  U15167/op (nand2_1)                     72.73     323.01 f
  U10729/op (and2_1)                     117.17     440.18 f
  U15168/op (nand2_2)                     60.06     500.24 r
  U15169/op (inv_2)                       85.97     586.21 f
  U11660/op (buf_4)                      129.28     715.49 f
  U15542/op (not_ab_or_c_or_d)           147.13     862.62 r
  U15543/op (and2_1)                     242.22    1104.84 r
  U10711/op (xnor2_1)                    211.92    1316.76 r
  U15641/op (xor2_2)                     259.92    1576.67 f
  imem_haddr[27] (out)                     0.00    1576.67 f
  data arrival time                                1576.67

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1576.67
  -----------------------------------------------------------
  slack (MET)                                      1580.67


  Startpoint: imem_hready
              (input port clocked by clk)
  Endpoint: imem_haddr[27]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 f
  imem_hready (in)                        48.93      52.93 f
  U12040/op (nand2_1)                     50.26     103.19 r
  U12042/op (and2_1)                     147.09     250.28 r
  U15167/op (nand2_1)                     72.73     323.01 f
  U10729/op (and2_1)                     117.17     440.18 f
  U15168/op (nand2_2)                     60.06     500.24 r
  U15169/op (inv_2)                       85.97     586.21 f
  U11660/op (buf_4)                      129.28     715.49 f
  U15542/op (not_ab_or_c_or_d)           147.13     862.62 r
  U15543/op (and2_1)                     242.22    1104.84 r
  U10711/op (xnor2_1)                    211.92    1316.76 r
  U15641/op (xor2_2)                     261.91    1578.66 r
  imem_haddr[27] (out)                     0.00    1578.66 r
  data arrival time                                1578.66

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1578.66
  -----------------------------------------------------------
  slack (MET)                                      1582.66


  Startpoint: ext_interrupts[2]
              (input port clocked by clk)
  Endpoint: dmem_haddr[8]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  ext_interrupts[2] (in)                  59.45      63.45 r
  U11889/op (nor4_2)                     107.33     170.78 f
  U11891/op (nand4_1)                     74.67     245.45 r
  U11892/op (nor2_2)                      94.84     340.28 f
  U10776/op (nand2_2)                     90.22     430.50 r
  U12140/op (nand2_2)                    127.45     557.95 f
  U12493/op (buf_1)                      168.03     725.98 f
  U14011/op (nand2_1)                     83.09     809.07 r
  U14018/op (nand3_1)                    106.15     915.22 f
  U14020/op (nand2_1)                    162.83    1078.05 r
  U18533/op (nand3_1)                    137.73    1215.79 f
  U10945/op (nand4_1)                     66.25    1282.03 r
  U18534/op (not_ab_or_c_or_d)            92.31    1374.34 f
  U11604/op (nand4_1)                    206.00    1580.34 r
  dmem_haddr[8] (out)                      0.00    1580.34 r
  data arrival time                                1580.34

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1580.34
  -----------------------------------------------------------
  slack (MET)                                      1584.34


  Startpoint: imem_hready
              (input port clocked by clk)
  Endpoint: imem_haddr[27]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 f
  imem_hready (in)                        48.93      52.93 f
  U12040/op (nand2_1)                     50.26     103.19 r
  U12042/op (and2_1)                     147.09     250.28 r
  U15167/op (nand2_1)                     72.73     323.01 f
  U10729/op (and2_1)                     117.17     440.18 f
  U15168/op (nand2_2)                     60.06     500.24 r
  U15169/op (inv_2)                       85.97     586.21 f
  U11660/op (buf_4)                      129.28     715.49 f
  U15542/op (not_ab_or_c_or_d)           147.13     862.62 r
  U15543/op (and2_1)                     242.22    1104.84 r
  U10711/op (xnor2_1)                    216.11    1320.95 f
  U15641/op (xor2_2)                     260.42    1581.37 f
  imem_haddr[27] (out)                     0.00    1581.37 f
  data arrival time                                1581.37

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1581.37
  -----------------------------------------------------------
  slack (MET)                                      1585.37


  Startpoint: ext_interrupts[1]
              (input port clocked by clk)
  Endpoint: dmem_haddr[26]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  ext_interrupts[1] (in)                  58.12      62.12 r
  U11890/op (nor4_2)                     108.09     170.21 f
  U11891/op (nand4_1)                     67.83     238.04 r
  U11892/op (nor2_2)                      94.84     332.87 f
  U10776/op (nand2_2)                     90.22     423.09 r
  U11683/op (nand2_4)                    117.06     540.15 f
  U12152/op (buf_4)                      100.25     640.40 f
  U11562/op (or2_1)                      134.20     774.60 f
  U14503/op (nand2_2)                     78.24     852.84 r
  U10667/op (nand2_1)                     90.51     943.35 f
  U10763/op (nand2_2)                     92.16    1035.51 r
  U11665/op (inv_2)                      138.38    1173.90 f
  U18643/op (nand2_1)                     62.16    1236.05 r
  U18661/op (not_ab_or_c_or_d)           140.48    1376.53 f
  U11616/op (nand4_1)                    208.02    1584.55 r
  dmem_haddr[26] (out)                     0.00    1584.55 r
  data arrival time                                1584.55

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1584.55
  -----------------------------------------------------------
  slack (MET)                                      1588.55


  Startpoint: imem_hready
              (input port clocked by clk)
  Endpoint: imem_haddr[28]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  imem_hready (in)                        60.73      64.73 r
  U12040/op (nand2_1)                     73.52     138.25 f
  U12042/op (and2_1)                     138.49     276.74 f
  U15167/op (nand2_1)                     49.93     326.67 r
  U10729/op (and2_1)                     126.32     452.99 r
  U15168/op (nand2_2)                     84.10     537.09 f
  U15169/op (inv_2)                       98.36     635.45 r
  U11660/op (buf_4)                      131.75     767.20 r
  U15559/op (not_ab_or_c_or_d)           146.26     913.46 f
  U15560/op (nand2_1)                    138.17    1051.64 r
  U15621/op (xor2_1)                     148.97    1200.60 r
  U15622/op (inv_1)                       79.20    1279.80 f
  U15625/op (nand2_1)                     57.79    1337.59 r
  U15627/op (or2_1)                       87.55    1425.14 r
  U10688/op (nand2_2)                    163.78    1588.92 f
  imem_haddr[28] (out)                     0.00    1588.92 f
  data arrival time                                1588.92

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1588.92
  -----------------------------------------------------------
  slack (MET)                                      1592.92


  Startpoint: imem_hready
              (input port clocked by clk)
  Endpoint: imem_haddr[28]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  imem_hready (in)                        60.73      64.73 r
  U12040/op (nand2_1)                     73.52     138.25 f
  U12042/op (and2_1)                     138.49     276.74 f
  U15167/op (nand2_1)                     49.93     326.67 r
  U10729/op (and2_1)                     126.32     452.99 r
  U15168/op (nand2_2)                     84.10     537.09 f
  U15169/op (inv_2)                       98.36     635.45 r
  U11660/op (buf_4)                      131.75     767.20 r
  U15559/op (not_ab_or_c_or_d)           146.26     913.46 f
  U15560/op (nand2_1)                    138.17    1051.64 r
  U15621/op (xor2_1)                     148.97    1200.60 r
  U15632/op (or2_1)                       96.31    1296.92 r
  U15633/op (nand2_1)                     62.91    1359.83 f
  U10690/op (and2_1)                     118.81    1478.63 f
  U10688/op (nand2_2)                    114.81    1593.45 r
  imem_haddr[28] (out)                     0.00    1593.45 r
  data arrival time                                1593.45

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1593.45
  -----------------------------------------------------------
  slack (MET)                                      1597.45


  Startpoint: imem_hready
              (input port clocked by clk)
  Endpoint: imem_haddr[11]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  imem_hready (in)                        60.73      64.73 r
  U12040/op (nand2_1)                     73.52     138.25 f
  U12042/op (and2_1)                     138.49     276.74 f
  U10737/op (and2_1)                     120.15     396.89 f
  U11675/op (and2_2)                     122.37     519.26 f
  U15156/op (nand2_4)                     65.96     585.22 r
  U15276/op (nand2_1)                    197.10     782.32 f
  U15408/op (and2_1)                     159.93     942.26 f
  U15437/op (nand2_1)                     71.49    1013.74 r
  U15441/op (inv_1)                       37.97    1051.72 f
  U15442/op (nand2_1)                     61.92    1113.64 r
  U23511/op (nand2_1)                     83.90    1197.54 f
  U23513/op (xor2_1)                     396.13    1593.67 f
  imem_haddr[11] (out)                     0.00    1593.67 f
  data arrival time                                1593.67

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1593.67
  -----------------------------------------------------------
  slack (MET)                                      1597.67


  Startpoint: imem_hready
              (input port clocked by clk)
  Endpoint: imem_haddr[11]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  imem_hready (in)                        60.73      64.73 r
  U12040/op (nand2_1)                     73.52     138.25 f
  U12042/op (and2_1)                     138.49     276.74 f
  U10737/op (and2_1)                     120.15     396.89 f
  U11675/op (and2_2)                     122.37     519.26 f
  U15156/op (nand2_4)                     65.96     585.22 r
  U15276/op (nand2_1)                    197.10     782.32 f
  U15408/op (and2_1)                     159.93     942.26 f
  U15437/op (nand2_1)                     71.49    1013.74 r
  U15441/op (inv_1)                       37.97    1051.72 f
  U15442/op (nand2_1)                     61.92    1113.64 r
  U23511/op (nand2_1)                     83.90    1197.54 f
  U23513/op (xor2_1)                     397.74    1595.29 r
  imem_haddr[11] (out)                     0.00    1595.29 r
  data arrival time                                1595.29

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1595.29
  -----------------------------------------------------------
  slack (MET)                                      1599.29


  Startpoint: ext_interrupts[1]
              (input port clocked by clk)
  Endpoint: dmem_haddr[22]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  ext_interrupts[1] (in)                  58.12      62.12 r
  U11890/op (nor4_2)                     108.09     170.21 f
  U11891/op (nand4_1)                     67.83     238.04 r
  U11892/op (nor2_2)                      94.84     332.87 f
  U10776/op (nand2_2)                     90.22     423.09 r
  U11683/op (nand2_4)                    117.06     540.15 f
  U12152/op (buf_4)                      100.25     640.40 f
  U13612/op (inv_1)                      104.23     744.63 r
  U12538/op (nand2_1)                     76.71     821.34 f
  U12578/op (nand2_1)                    143.59     964.93 r
  U18838/op (nand3_1)                    132.35    1097.29 f
  U18839/op (nand2_1)                     55.22    1152.51 r
  U18840/op (not_ab_or_c_or_d)            90.22    1242.73 f
  U18842/op (nand3_1)                     55.54    1298.27 r
  U18843/op (not_ab_or_c_or_d)            91.47    1389.75 f
  U11614/op (nand4_1)                    205.65    1595.39 r
  dmem_haddr[22] (out)                     0.00    1595.39 r
  data arrival time                                1595.39

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1595.39
  -----------------------------------------------------------
  slack (MET)                                      1599.39


  Startpoint: dmem_hresp[0]
              (input port clocked by clk)
  Endpoint: dmem_haddr[22]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  dmem_hresp[0] (in)                      15.08      19.08 r
  U10665/op (nor2_1)                      98.02     117.10 f
  U11898/op (nand2_1)                     65.20     182.30 r
  U11899/op (nor2_1)                     109.77     292.07 f
  U10773/op (and2_1)                     120.95     413.02 f
  U12140/op (nand2_2)                     80.37     493.39 r
  U11653/op (buf_2)                      138.13     631.51 r
  U12533/op (nand2_1)                     75.48     707.00 f
  U12534/op (inv_1)                       41.80     748.79 r
  U12535/op (nor2_1)                      72.82     821.62 f
  U10760/op (and2_1)                     163.25     984.87 f
  U18836/op (nand2_1)                     59.54    1044.41 r
  U18837/op (nand2_1)                     62.62    1107.02 f
  U18839/op (nand2_1)                     50.16    1157.18 r
  U18840/op (not_ab_or_c_or_d)            90.22    1247.40 f
  U18842/op (nand3_1)                     55.54    1302.94 r
  U18843/op (not_ab_or_c_or_d)            91.47    1394.41 f
  U11614/op (nand4_1)                    205.65    1600.06 r
  dmem_haddr[22] (out)                     0.00    1600.06 r
  data arrival time                                1600.06

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1600.06
  -----------------------------------------------------------
  slack (MET)                                      1604.06


  Startpoint: imem_hready
              (input port clocked by clk)
  Endpoint: imem_haddr[17]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 f
  imem_hready (in)                        48.93      52.93 f
  U12040/op (nand2_1)                     50.26     103.19 r
  U12042/op (and2_1)                     147.09     250.28 r
  U15167/op (nand2_1)                     72.73     323.01 f
  U10729/op (and2_1)                     117.17     440.18 f
  U15168/op (nand2_2)                     60.06     500.24 r
  U15169/op (inv_2)                       85.97     586.21 f
  U11660/op (buf_4)                      129.28     715.49 f
  U15259/op (not_ab_or_c_or_d)           146.26     861.75 r
  U11101/op (nand2_1)                    109.86     971.61 f
  U15262/op (nand2_1)                     74.70    1046.31 r
  U15498/op (nor2_1)                     137.41    1183.71 f
  U15499/op (inv_1)                       62.68    1246.40 r
  U11621/op (nand2_1)                    114.80    1361.19 f
  U15618/op (xor2_2)                     240.74    1601.93 f
  imem_haddr[17] (out)                     0.00    1601.93 f
  data arrival time                                1601.93

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1601.93
  -----------------------------------------------------------
  slack (MET)                                      1605.93


  Startpoint: ext_interrupts[2]
              (input port clocked by clk)
  Endpoint: dmem_haddr[22]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  ext_interrupts[2] (in)                  59.45      63.45 r
  U11889/op (nor4_2)                     107.33     170.78 f
  U11891/op (nand4_1)                     74.67     245.45 r
  U11892/op (nor2_2)                      94.84     340.28 f
  U10776/op (nand2_2)                     90.22     430.50 r
  U11683/op (nand2_4)                    117.06     547.56 f
  U12152/op (buf_4)                      100.25     647.81 f
  U13612/op (inv_1)                      104.23     752.04 r
  U12538/op (nand2_1)                     76.71     828.75 f
  U12578/op (nand2_1)                    143.59     972.34 r
  U18838/op (nand3_1)                    132.35    1104.70 f
  U18839/op (nand2_1)                     55.22    1159.92 r
  U18840/op (not_ab_or_c_or_d)            90.22    1250.14 f
  U18842/op (nand3_1)                     55.54    1305.68 r
  U18843/op (not_ab_or_c_or_d)            91.47    1397.16 f
  U11614/op (nand4_1)                    205.65    1602.80 r
  dmem_haddr[22] (out)                     0.00    1602.80 r
  data arrival time                                1602.80

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1602.80
  -----------------------------------------------------------
  slack (MET)                                      1606.80


  Startpoint: imem_hready
              (input port clocked by clk)
  Endpoint: imem_haddr[17]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 f
  imem_hready (in)                        48.93      52.93 f
  U12040/op (nand2_1)                     50.26     103.19 r
  U12042/op (and2_1)                     147.09     250.28 r
  U15167/op (nand2_1)                     72.73     323.01 f
  U10729/op (and2_1)                     117.17     440.18 f
  U15168/op (nand2_2)                     60.06     500.24 r
  U15169/op (inv_2)                       85.97     586.21 f
  U11660/op (buf_4)                      129.28     715.49 f
  U15259/op (not_ab_or_c_or_d)           146.26     861.75 r
  U11101/op (nand2_1)                    109.86     971.61 f
  U15262/op (nand2_1)                     74.70    1046.31 r
  U15498/op (nor2_1)                     137.41    1183.71 f
  U15499/op (inv_1)                       62.68    1246.40 r
  U11621/op (nand2_1)                    114.80    1361.19 f
  U15618/op (xor2_2)                     242.31    1603.50 r
  imem_haddr[17] (out)                     0.00    1603.50 r
  data arrival time                                1603.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1603.50
  -----------------------------------------------------------
  slack (MET)                                      1607.50


  Startpoint: dmem_hresp[0]
              (input port clocked by clk)
  Endpoint: dmem_haddr[17]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  dmem_hresp[0] (in)                      15.08      19.08 r
  U10665/op (nor2_1)                      98.02     117.10 f
  U11898/op (nand2_1)                     65.20     182.30 r
  U12151/op (nor3_1)                     113.53     295.83 f
  U11704/op (and2_1)                     149.97     445.80 f
  U11683/op (nand2_4)                     84.68     530.48 r
  U12152/op (buf_4)                       93.19     623.67 r
  U11561/op (nand2_1)                     88.02     711.69 f
  U14503/op (nand2_2)                     78.08     789.77 r
  U10667/op (nand2_1)                     90.51     880.28 f
  U10763/op (nand2_2)                     92.16     972.44 r
  U11665/op (inv_2)                      138.38    1110.83 f
  U11664/op (inv_2)                      192.82    1303.64 r
  U18364/op (nand2_1)                     97.08    1400.73 f
  U11610/op (nand4_1)                    204.35    1605.08 r
  dmem_haddr[17] (out)                     0.00    1605.08 r
  data arrival time                                1605.08

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1605.08
  -----------------------------------------------------------
  slack (MET)                                      1609.08


  Startpoint: dmem_hresp[0]
              (input port clocked by clk)
  Endpoint: dmem_haddr[2]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  dmem_hresp[0] (in)                      15.08      19.08 r
  U10665/op (nor2_1)                      98.02     117.10 f
  U11898/op (nand2_1)                     65.20     182.30 r
  U12151/op (nor3_1)                     113.53     295.83 f
  U11704/op (and2_1)                     149.97     445.80 f
  U11683/op (nand2_4)                     84.68     530.48 r
  U12152/op (buf_4)                       93.19     623.67 r
  U11561/op (nand2_1)                     88.02     711.69 f
  U14503/op (nand2_2)                     78.08     789.77 r
  U10667/op (nand2_1)                     90.51     880.28 f
  U10763/op (nand2_2)                     92.16     972.44 r
  U11665/op (inv_2)                      138.38    1110.83 f
  U11664/op (inv_2)                      192.82    1303.64 r
  U18453/op (nand2_1)                     97.08    1400.73 f
  U11599/op (nand4_1)                    204.63    1605.35 r
  dmem_haddr[2] (out)                      0.00    1605.35 r
  data arrival time                                1605.35

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1605.35
  -----------------------------------------------------------
  slack (MET)                                      1609.35


  Startpoint: dmem_hresp[0]
              (input port clocked by clk)
  Endpoint: dmem_haddr[18]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  dmem_hresp[0] (in)                      15.08      19.08 r
  U10665/op (nor2_1)                      98.02     117.10 f
  U11898/op (nand2_1)                     65.20     182.30 r
  U12151/op (nor3_1)                     113.53     295.83 f
  U11704/op (and2_1)                     149.97     445.80 f
  U11683/op (nand2_4)                     84.68     530.48 r
  U12152/op (buf_4)                       93.19     623.67 r
  U11561/op (nand2_1)                     88.02     711.69 f
  U14503/op (nand2_2)                     78.08     789.77 r
  U10667/op (nand2_1)                     90.51     880.28 f
  U10763/op (nand2_2)                     92.16     972.44 r
  U11665/op (inv_2)                      138.38    1110.83 f
  U18579/op (or2_1)                      148.50    1259.32 f
  U10952/op (nand4_1)                     53.83    1313.15 r
  U18580/op (not_ab_or_c_or_d)            90.96    1404.11 f
  U11611/op (nand4_1)                    205.44    1609.55 r
  dmem_haddr[18] (out)                     0.00    1609.55 r
  data arrival time                                1609.55

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1609.55
  -----------------------------------------------------------
  slack (MET)                                      1613.55


  Startpoint: imem_hready
              (input port clocked by clk)
  Endpoint: imem_haddr[17]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  imem_hready (in)                        60.73      64.73 r
  U12040/op (nand2_1)                     73.52     138.25 f
  U12042/op (and2_1)                     138.49     276.74 f
  U15167/op (nand2_1)                     49.93     326.67 r
  U10729/op (and2_1)                     126.32     452.99 r
  U15168/op (nand2_2)                     84.10     537.09 f
  U15169/op (inv_2)                       98.36     635.45 r
  U11660/op (buf_4)                      131.75     767.20 r
  U15259/op (not_ab_or_c_or_d)           146.26     913.46 f
  U11101/op (nand2_1)                     67.82     981.28 r
  U15262/op (nand2_1)                     89.31    1070.59 f
  U15498/op (nor2_1)                     151.44    1222.02 r
  U15499/op (inv_1)                       64.94    1286.96 f
  U11621/op (nand2_1)                     87.69    1374.65 r
  U15618/op (xor2_2)                     236.93    1611.58 f
  imem_haddr[17] (out)                     0.00    1611.58 f
  data arrival time                                1611.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1611.58
  -----------------------------------------------------------
  slack (MET)                                      1615.58


  Startpoint: ext_interrupts[1]
              (input port clocked by clk)
  Endpoint: dmem_haddr[2]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  ext_interrupts[1] (in)                  58.12      62.12 r
  U11890/op (nor4_2)                     108.09     170.21 f
  U11891/op (nand4_1)                     67.83     238.04 r
  U11892/op (nor2_2)                      94.84     332.87 f
  U10776/op (nand2_2)                     90.22     423.09 r
  U11683/op (nand2_4)                    117.06     540.15 f
  U12152/op (buf_4)                      100.25     640.40 f
  U11561/op (nand2_1)                     62.83     703.23 r
  U14503/op (nand2_2)                    107.00     810.24 f
  U10667/op (nand2_1)                     75.36     885.60 r
  U10763/op (nand2_2)                    123.24    1008.83 f
  U11665/op (inv_2)                      161.02    1169.86 r
  U18462/op (or2_1)                       89.51    1259.37 r
  U18472/op (nand4_1)                    139.73    1399.10 f
  U11599/op (nand4_1)                    213.18    1612.27 r
  dmem_haddr[2] (out)                      0.00    1612.27 r
  data arrival time                                1612.27

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1612.27
  -----------------------------------------------------------
  slack (MET)                                      1616.27


  Startpoint: dmem_hresp[0]
              (input port clocked by clk)
  Endpoint: dmem_haddr[31]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  dmem_hresp[0] (in)                      15.08      19.08 r
  U10665/op (nor2_1)                      98.02     117.10 f
  U11898/op (nand2_1)                     65.20     182.30 r
  U12151/op (nor3_1)                     113.53     295.83 f
  U11704/op (and2_1)                     149.97     445.80 f
  U11683/op (nand2_4)                     84.68     530.48 r
  U13157/op (buf_4)                      187.79     718.27 r
  U13322/op (nand2_1)                     90.27     808.54 f
  U11595/op (nand2_1)                     96.09     904.63 r
  U10927/op (nand2_1)                     96.42    1001.05 f
  U13325/op (nand2_2)                     91.85    1092.89 r
  U10762/op (inv_2)                       62.23    1155.13 f
  U23695/op (nor2_1)                      86.10    1241.23 r
  U23696/op (not_ab_or_c_or_d)            93.79    1335.02 f
  U23698/op (nand3_1)                     56.69    1391.71 r
  U23699/op (ab_or_c_or_d)               222.93    1614.64 r
  dmem_haddr[31] (out)                     0.00    1614.64 r
  data arrival time                                1614.64

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1614.64
  -----------------------------------------------------------
  slack (MET)                                      1618.64


  Startpoint: dmem_hresp[0]
              (input port clocked by clk)
  Endpoint: dmem_haddr[2]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  dmem_hresp[0] (in)                      15.08      19.08 r
  U10665/op (nor2_1)                      98.02     117.10 f
  U11898/op (nand2_1)                     65.20     182.30 r
  U12151/op (nor3_1)                     113.53     295.83 f
  U11704/op (and2_1)                     149.97     445.80 f
  U11683/op (nand2_4)                     84.68     530.48 r
  U12152/op (buf_4)                       93.19     623.67 r
  U11562/op (or2_1)                       88.63     712.30 r
  U14503/op (nand2_2)                    104.43     816.73 f
  U10667/op (nand2_1)                     75.36     892.09 r
  U10763/op (nand2_2)                    123.24    1015.33 f
  U11665/op (inv_2)                      161.02    1176.36 r
  U18462/op (or2_1)                       89.51    1265.87 r
  U18472/op (nand4_1)                    139.73    1405.60 f
  U11599/op (nand4_1)                    213.18    1618.77 r
  dmem_haddr[2] (out)                      0.00    1618.77 r
  data arrival time                                1618.77

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1618.77
  -----------------------------------------------------------
  slack (MET)                                      1622.77


  Startpoint: imem_hready
              (input port clocked by clk)
  Endpoint: imem_haddr[25]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  imem_hready (in)                        60.73      64.73 r
  U12040/op (nand2_1)                     73.52     138.25 f
  U12042/op (and2_1)                     138.49     276.74 f
  U15167/op (nand2_1)                     49.93     326.67 r
  U10729/op (and2_1)                     126.32     452.99 r
  U15168/op (nand2_2)                     84.10     537.09 f
  U15169/op (inv_2)                       98.36     635.45 r
  U11655/op (buf_4)                      114.48     749.93 r
  U15177/op (not_ab_or_c_or_d)           143.39     893.32 f
  U10961/op (nand2_1)                    162.91    1056.24 r
  U15606/op (xor2_1)                     161.59    1217.83 f
  U11649/op (xor2_1)                     402.30    1620.13 f
  imem_haddr[25] (out)                     0.00    1620.13 f
  data arrival time                                1620.13

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1620.13
  -----------------------------------------------------------
  slack (MET)                                      1624.13


  Startpoint: imem_hready
              (input port clocked by clk)
  Endpoint: imem_haddr[25]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  imem_hready (in)                        60.73      64.73 r
  U12040/op (nand2_1)                     73.52     138.25 f
  U12042/op (and2_1)                     138.49     276.74 f
  U15167/op (nand2_1)                     49.93     326.67 r
  U10729/op (and2_1)                     126.32     452.99 r
  U15168/op (nand2_2)                     84.10     537.09 f
  U15169/op (inv_2)                       98.36     635.45 r
  U11655/op (buf_4)                      114.48     749.93 r
  U15177/op (not_ab_or_c_or_d)           143.39     893.32 f
  U10961/op (nand2_1)                    162.91    1056.24 r
  U15606/op (xor2_1)                     161.59    1217.83 f
  U11649/op (xor2_1)                     403.41    1621.24 r
  imem_haddr[25] (out)                     0.00    1621.24 r
  data arrival time                                1621.24

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1621.24
  -----------------------------------------------------------
  slack (MET)                                      1625.24


  Startpoint: imem_hready
              (input port clocked by clk)
  Endpoint: imem_haddr[25]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  imem_hready (in)                        60.73      64.73 r
  U12040/op (nand2_1)                     73.52     138.25 f
  U12042/op (and2_1)                     138.49     276.74 f
  U15167/op (nand2_1)                     49.93     326.67 r
  U10729/op (and2_1)                     126.32     452.99 r
  U15168/op (nand2_2)                     84.10     537.09 f
  U15169/op (inv_2)                       98.36     635.45 r
  U11655/op (buf_4)                      114.48     749.93 r
  U15177/op (not_ab_or_c_or_d)           143.39     893.32 f
  U10961/op (nand2_1)                    162.91    1056.24 r
  U15606/op (xor2_1)                     163.99    1220.23 r
  U11649/op (xor2_1)                     402.53    1622.76 f
  imem_haddr[25] (out)                     0.00    1622.76 f
  data arrival time                                1622.76

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1622.76
  -----------------------------------------------------------
  slack (MET)                                      1626.76


  Startpoint: imem_hready
              (input port clocked by clk)
  Endpoint: imem_haddr[11]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  imem_hready (in)                        60.73      64.73 r
  U12040/op (nand2_1)                     73.52     138.25 f
  U12042/op (and2_1)                     138.49     276.74 f
  U10737/op (and2_1)                     120.15     396.89 f
  U11675/op (and2_2)                     122.37     519.26 f
  U15156/op (nand2_4)                     65.96     585.22 r
  U15276/op (nand2_1)                    197.10     782.32 f
  U15408/op (and2_1)                     159.93     942.26 f
  U15437/op (nand2_1)                     71.49    1013.74 r
  U11706/op (nand2_1)                    135.24    1148.99 f
  U23511/op (nand2_1)                     80.80    1229.79 r
  U23513/op (xor2_1)                     393.12    1622.91 f
  imem_haddr[11] (out)                     0.00    1622.91 f
  data arrival time                                1622.91

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1622.91
  -----------------------------------------------------------
  slack (MET)                                      1626.91


  Startpoint: imem_hready
              (input port clocked by clk)
  Endpoint: imem_haddr[15]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 f
  imem_hready (in)                        48.93      52.93 f
  U12040/op (nand2_1)                     50.26     103.19 r
  U12042/op (and2_1)                     147.09     250.28 r
  U15167/op (nand2_1)                     72.73     323.01 f
  U10729/op (and2_1)                     117.17     440.18 f
  U15168/op (nand2_2)                     60.06     500.24 r
  U15169/op (inv_2)                       85.97     586.21 f
  U11655/op (buf_4)                      114.22     700.43 f
  U10864/op (nand2_1)                     50.02     750.46 r
  U11098/op (and2_1)                     111.37     861.83 r
  U15211/op (nand2_1)                    104.84     966.67 f
  U15266/op (nand2_1)                     78.69    1045.35 r
  U15493/op (inv_1)                       38.02    1083.37 f
  U15494/op (nand2_1)                     60.45    1143.82 r
  U11620/op (nand2_1)                     83.50    1227.32 f
  U22806/op (xor2_1)                     395.68    1623.00 f
  imem_haddr[15] (out)                     0.00    1623.00 f
  data arrival time                                1623.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1623.00
  -----------------------------------------------------------
  slack (MET)                                      1627.00


  Startpoint: ext_interrupts[1]
              (input port clocked by clk)
  Endpoint: dmem_haddr[4]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  ext_interrupts[1] (in)                  58.12      62.12 r
  U11890/op (nor4_2)                     108.09     170.21 f
  U11891/op (nand4_1)                     67.83     238.04 r
  U11892/op (nor2_2)                      94.84     332.87 f
  U10776/op (nand2_2)                     90.22     423.09 r
  U11683/op (nand2_4)                    117.06     540.15 f
  U13157/op (buf_4)                      183.05     723.20 f
  U11676/op (nand2_1)                     83.00     806.20 r
  U10814/op (nand2_1)                     69.85     876.06 f
  U10812/op (nand2_1)                    105.07     981.13 r
  U10676/op (xor2_1)                     145.48    1126.61 f
  U18851/op (nor2_1)                      93.40    1220.01 r
  U10944/op (nor4_1)                     194.18    1414.19 f
  U11601/op (nand4_1)                    209.68    1623.87 r
  dmem_haddr[4] (out)                      0.00    1623.87 r
  data arrival time                                1623.87

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1623.87
  -----------------------------------------------------------
  slack (MET)                                      1627.87


  Startpoint: imem_hready
              (input port clocked by clk)
  Endpoint: imem_haddr[10]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 f
  imem_hready (in)                        48.93      52.93 f
  U12040/op (nand2_1)                     50.26     103.19 r
  U12042/op (and2_1)                     147.09     250.28 r
  U10737/op (and2_1)                     136.85     387.13 r
  U11675/op (and2_2)                     137.11     524.23 r
  U15156/op (nand2_4)                     93.07     617.30 f
  U15276/op (nand2_1)                    154.60     771.90 r
  U15418/op (and2_1)                     167.30     939.20 r
  U15427/op (xnor2_1)                    165.68    1104.88 r
  U15648/op (inv_1)                       79.11    1183.99 f
  U15649/op (nand2_2)                     68.54    1252.54 r
  U20494/op (xor2_1)                     371.50    1624.04 f
  imem_haddr[10] (out)                     0.00    1624.04 f
  data arrival time                                1624.04

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1624.04
  -----------------------------------------------------------
  slack (MET)                                      1628.04


  Startpoint: imem_hready
              (input port clocked by clk)
  Endpoint: imem_haddr[15]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 f
  imem_hready (in)                        48.93      52.93 f
  U12040/op (nand2_1)                     50.26     103.19 r
  U12042/op (and2_1)                     147.09     250.28 r
  U15167/op (nand2_1)                     72.73     323.01 f
  U10729/op (and2_1)                     117.17     440.18 f
  U15168/op (nand2_2)                     60.06     500.24 r
  U15169/op (inv_2)                       85.97     586.21 f
  U11655/op (buf_4)                      114.22     700.43 f
  U10864/op (nand2_1)                     50.02     750.46 r
  U11098/op (and2_1)                     111.37     861.83 r
  U15211/op (nand2_1)                    104.84     966.67 f
  U15266/op (nand2_1)                     78.69    1045.35 r
  U15493/op (inv_1)                       38.02    1083.37 f
  U15494/op (nand2_1)                     60.45    1143.82 r
  U11620/op (nand2_1)                     83.50    1227.32 f
  U22806/op (xor2_1)                     397.25    1624.57 r
  imem_haddr[15] (out)                     0.00    1624.57 r
  data arrival time                                1624.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1624.57
  -----------------------------------------------------------
  slack (MET)                                      1628.57


  Startpoint: imem_hready
              (input port clocked by clk)
  Endpoint: imem_haddr[10]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  imem_hready (in)                        60.73      64.73 r
  U12040/op (nand2_1)                     73.52     138.25 f
  U12042/op (and2_1)                     138.49     276.74 f
  U10737/op (and2_1)                     120.15     396.89 f
  U11675/op (and2_2)                     122.37     519.26 f
  U15156/op (nand2_4)                     65.96     585.22 r
  U15276/op (nand2_1)                    197.10     782.32 f
  U15418/op (and2_1)                     159.93     942.26 f
  U15427/op (xnor2_1)                    163.17    1105.42 r
  U15648/op (inv_1)                       79.11    1184.53 f
  U15649/op (nand2_2)                     68.54    1253.07 r
  U20494/op (xor2_1)                     371.50    1624.58 f
  imem_haddr[10] (out)                     0.00    1624.58 f
  data arrival time                                1624.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1624.58
  -----------------------------------------------------------
  slack (MET)                                      1628.58


  Startpoint: imem_hready
              (input port clocked by clk)
  Endpoint: imem_haddr[10]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 f
  imem_hready (in)                        48.93      52.93 f
  U12040/op (nand2_1)                     50.26     103.19 r
  U12042/op (and2_1)                     147.09     250.28 r
  U10737/op (and2_1)                     136.85     387.13 r
  U11675/op (and2_2)                     137.11     524.23 r
  U15156/op (nand2_4)                     93.07     617.30 f
  U15276/op (nand2_1)                    154.60     771.90 r
  U15418/op (and2_1)                     167.30     939.20 r
  U15427/op (xnor2_1)                    165.68    1104.88 r
  U15648/op (inv_1)                       79.11    1183.99 f
  U15649/op (nand2_2)                     68.54    1252.54 r
  U20494/op (xor2_1)                     372.80    1625.33 r
  imem_haddr[10] (out)                     0.00    1625.33 r
  data arrival time                                1625.33

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1625.33
  -----------------------------------------------------------
  slack (MET)                                      1629.33


  Startpoint: dmem_hresp[0]
              (input port clocked by clk)
  Endpoint: dmem_haddr[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  dmem_hresp[0] (in)                      15.08      19.08 r
  U10665/op (nor2_1)                      98.02     117.10 f
  U11898/op (nand2_1)                     65.20     182.30 r
  U11899/op (nor2_1)                     109.77     292.07 f
  U10773/op (and2_1)                     120.95     413.02 f
  U12140/op (nand2_2)                     80.37     493.39 r
  U11653/op (buf_2)                      138.13     631.51 r
  U14792/op (mux2_1)                     218.50     850.02 r
  U14793/op (nand2_1)                     97.52     947.54 f
  U10894/op (nand2_2)                    104.85    1052.38 r
  U18061/op (nand2_1)                    101.56    1153.95 f
  U24367/op (nand2_1)                     66.75    1220.70 r
  U24368/op (xnor2_1)                    145.66    1366.36 r
  U24369/op (nand2_1)                     66.60    1432.96 f
  U24370/op (nand3_1)                    197.45    1630.41 r
  dmem_haddr[0] (out)                      0.00    1630.41 r
  data arrival time                                1630.41

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1630.41
  -----------------------------------------------------------
  slack (MET)                                      1634.41


  Startpoint: ext_interrupts[2]
              (input port clocked by clk)
  Endpoint: dmem_haddr[4]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  ext_interrupts[2] (in)                  59.45      63.45 r
  U11889/op (nor4_2)                     107.33     170.78 f
  U11891/op (nand4_1)                     74.67     245.45 r
  U11892/op (nor2_2)                      94.84     340.28 f
  U10776/op (nand2_2)                     90.22     430.50 r
  U11683/op (nand2_4)                    117.06     547.56 f
  U13157/op (buf_4)                      183.05     730.61 f
  U11676/op (nand2_1)                     83.00     813.61 r
  U10814/op (nand2_1)                     69.85     883.47 f
  U10812/op (nand2_1)                    105.07     988.54 r
  U10676/op (xor2_1)                     145.48    1134.02 f
  U18851/op (nor2_1)                      93.40    1227.42 r
  U10944/op (nor4_1)                     194.18    1421.60 f
  U11601/op (nand4_1)                    209.68    1631.28 r
  dmem_haddr[4] (out)                      0.00    1631.28 r
  data arrival time                                1631.28

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1631.28
  -----------------------------------------------------------
  slack (MET)                                      1635.28


  Startpoint: ext_interrupts[7]
              (input port clocked by clk)
  Endpoint: dmem_haddr[4]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  ext_interrupts[7] (in)                  58.12      62.12 r
  U11888/op (nor4_2)                     106.53     168.65 f
  U11891/op (nand4_1)                     79.45     248.10 r
  U11892/op (nor2_2)                      94.84     342.93 f
  U10776/op (nand2_2)                     90.22     433.15 r
  U11683/op (nand2_4)                    117.06     550.21 f
  U13157/op (buf_4)                      183.05     733.26 f
  U11676/op (nand2_1)                     83.00     816.26 r
  U10814/op (nand2_1)                     69.85     886.12 f
  U10812/op (nand2_1)                    105.07     991.19 r
  U10676/op (xor2_1)                     145.48    1136.67 f
  U18851/op (nor2_1)                      93.40    1230.07 r
  U10944/op (nor4_1)                     194.18    1424.25 f
  U11601/op (nand4_1)                    209.68    1633.93 r
  dmem_haddr[4] (out)                      0.00    1633.93 r
  data arrival time                                1633.93

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1633.93
  -----------------------------------------------------------
  slack (MET)                                      1637.93


  Startpoint: dmem_hready
              (input port clocked by clk)
  Endpoint: dmem_haddr[17]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 f
  dmem_hready (in)                        12.19      16.19 f
  U11893/op (inv_1)                       34.95      51.14 r
  U11894/op (nand2_1)                     59.56     110.69 f
  U11897/op (nand2_1)                     80.68     191.37 r
  U12151/op (nor3_1)                     133.79     325.16 f
  U11704/op (and2_1)                     149.97     475.12 f
  U11683/op (nand2_4)                     84.68     559.80 r
  U12152/op (buf_4)                       93.19     653.00 r
  U11561/op (nand2_1)                     88.02     741.02 f
  U14503/op (nand2_2)                     78.08     819.10 r
  U10667/op (nand2_1)                     90.51     909.60 f
  U10763/op (nand2_2)                     92.16    1001.76 r
  U11665/op (inv_2)                      138.38    1140.15 f
  U11664/op (inv_2)                      192.82    1332.97 r
  U18364/op (nand2_1)                     97.08    1430.05 f
  U11610/op (nand4_1)                    204.35    1634.40 r
  dmem_haddr[17] (out)                     0.00    1634.40 r
  data arrival time                                1634.40

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1634.40
  -----------------------------------------------------------
  slack (MET)                                      1638.40


  Startpoint: dmem_hready
              (input port clocked by clk)
  Endpoint: dmem_haddr[18]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 f
  dmem_hready (in)                        12.19      16.19 f
  U11893/op (inv_1)                       34.95      51.14 r
  U11894/op (nand2_1)                     59.56     110.69 f
  U11897/op (nand2_1)                     80.68     191.37 r
  U12151/op (nor3_1)                     133.79     325.16 f
  U11704/op (and2_1)                     149.97     475.12 f
  U11683/op (nand2_4)                     84.68     559.80 r
  U12152/op (buf_4)                       93.19     653.00 r
  U11561/op (nand2_1)                     88.02     741.02 f
  U14503/op (nand2_2)                     78.08     819.10 r
  U10667/op (nand2_1)                     90.51     909.60 f
  U10763/op (nand2_2)                     92.16    1001.76 r
  U11665/op (inv_2)                      138.38    1140.15 f
  U18579/op (or2_1)                      148.50    1288.65 f
  U10952/op (nand4_1)                     53.83    1342.47 r
  U18580/op (not_ab_or_c_or_d)            90.96    1433.43 f
  U11611/op (nand4_1)                    205.44    1638.87 r
  dmem_haddr[18] (out)                     0.00    1638.87 r
  data arrival time                                1638.87

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1638.87
  -----------------------------------------------------------
  slack (MET)                                      1642.87


  Startpoint: dmem_hresp[0]
              (input port clocked by clk)
  Endpoint: dmem_haddr[14]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  dmem_hresp[0] (in)                      15.08      19.08 r
  U10665/op (nor2_1)                      98.02     117.10 f
  U11898/op (nand2_1)                     65.20     182.30 r
  U11899/op (nor2_1)                     109.77     292.07 f
  U10773/op (and2_1)                     120.95     413.02 f
  U12140/op (nand2_2)                     80.37     493.39 r
  U11653/op (buf_2)                      138.13     631.51 r
  U13649/op (mux2_1)                     202.42     833.94 r
  U13650/op (nand2_1)                     71.00     904.94 f
  U10827/op (nand2_1)                    198.12    1103.06 r
  U18820/op (nand3_1)                    150.52    1253.59 f
  U10950/op (nand4_1)                     73.01    1326.59 r
  U18824/op (not_ab_or_c_or_d)           105.24    1431.83 f
  U11608/op (nand4_1)                    207.23    1639.06 r
  dmem_haddr[14] (out)                     0.00    1639.06 r
  data arrival time                                1639.06

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1639.06
  -----------------------------------------------------------
  slack (MET)                                      1643.06


  Startpoint: dmem_hresp[0]
              (input port clocked by clk)
  Endpoint: dmem_haddr[3]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  dmem_hresp[0] (in)                      15.08      19.08 r
  U10665/op (nor2_1)                      98.02     117.10 f
  U11898/op (nand2_1)                     65.20     182.30 r
  U11899/op (nor2_1)                     109.77     292.07 f
  U10773/op (and2_1)                     120.95     413.02 f
  U12140/op (nand2_2)                     80.37     493.39 r
  U11653/op (buf_2)                      138.13     631.51 r
  U14542/op (mux2_1)                     218.50     850.02 r
  U14543/op (nand2_1)                     74.88     924.90 f
  U10886/op (nand2_1)                     69.01     993.91 r
  U10659/op (inv_1)                      132.73    1126.64 f
  U18479/op (nand2_1)                     69.80    1196.45 r
  U18482/op (ab_or_c_or_d)               133.25    1329.70 r
  U18495/op (not_ab_or_c_or_d)           103.44    1433.14 f
  U11600/op (nand4_1)                    207.79    1640.93 r
  dmem_haddr[3] (out)                      0.00    1640.93 r
  data arrival time                                1640.93

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1640.93
  -----------------------------------------------------------
  slack (MET)                                      1644.93


  Startpoint: dmem_hready
              (input port clocked by clk)
  Endpoint: dmem_haddr[31]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 f
  dmem_hready (in)                        12.19      16.19 f
  U11893/op (inv_1)                       34.95      51.14 r
  U11894/op (nand2_1)                     59.56     110.69 f
  U11897/op (nand2_1)                     80.68     191.37 r
  U12151/op (nor3_1)                     133.79     325.16 f
  U11704/op (and2_1)                     149.97     475.12 f
  U11683/op (nand2_4)                     84.68     559.80 r
  U13157/op (buf_4)                      187.79     747.59 r
  U13322/op (nand2_1)                     90.27     837.86 f
  U11595/op (nand2_1)                     96.09     933.95 r
  U10927/op (nand2_1)                     96.42    1030.37 f
  U13325/op (nand2_2)                     91.85    1122.22 r
  U10762/op (inv_2)                       62.24    1184.45 f
  U23695/op (nor2_1)                      86.10    1270.55 r
  U23696/op (not_ab_or_c_or_d)            93.79    1364.34 f
  U23698/op (nand3_1)                     56.69    1421.03 r
  U23699/op (ab_or_c_or_d)               222.93    1643.96 r
  dmem_haddr[31] (out)                     0.00    1643.96 r
  data arrival time                                1643.96

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1643.96
  -----------------------------------------------------------
  slack (MET)                                      1647.96


  Startpoint: dmem_hready
              (input port clocked by clk)
  Endpoint: dmem_haddr[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 f
  dmem_hready (in)                        12.19      16.19 f
  U11893/op (inv_1)                       34.95      51.14 r
  U11894/op (nand2_1)                     59.56     110.69 f
  U11897/op (nand2_1)                     80.68     191.37 r
  U11899/op (nor2_1)                     114.91     306.28 f
  U10773/op (and2_1)                     120.95     427.22 f
  U12140/op (nand2_2)                     80.37     507.59 r
  U11653/op (buf_2)                      138.13     645.72 r
  U14792/op (mux2_1)                     218.50     864.22 r
  U14793/op (nand2_1)                     97.52     961.74 f
  U10894/op (nand2_2)                    104.85    1066.59 r
  U18061/op (nand2_1)                    101.56    1168.15 f
  U24367/op (nand2_1)                     66.75    1234.91 r
  U24368/op (xnor2_1)                    145.66    1380.57 r
  U24369/op (nand2_1)                     66.60    1447.17 f
  U24370/op (nand3_1)                    197.45    1644.62 r
  dmem_haddr[0] (out)                      0.00    1644.62 r
  data arrival time                                1644.62

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1644.62
  -----------------------------------------------------------
  slack (MET)                                      1648.62


  Startpoint: dmem_hresp[0]
              (input port clocked by clk)
  Endpoint: dmem_haddr[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  dmem_hresp[0] (in)                      15.08      19.08 r
  U10665/op (nor2_1)                      98.02     117.10 f
  U11898/op (nand2_1)                     65.20     182.30 r
  U11899/op (nor2_1)                     109.77     292.07 f
  U10773/op (and2_1)                     120.95     413.02 f
  U12140/op (nand2_2)                     80.37     493.39 r
  U11653/op (buf_2)                      138.13     631.51 r
  U14792/op (mux2_1)                     218.50     850.02 r
  U14793/op (nand2_1)                     97.52     947.54 f
  U10894/op (nand2_2)                    104.85    1052.38 r
  U18059/op (or2_1)                       99.81    1152.20 r
  U24367/op (nand2_1)                     82.51    1234.71 f
  U24368/op (xnor2_1)                    147.55    1382.26 r
  U24369/op (nand2_1)                     66.60    1448.86 f
  U24370/op (nand3_1)                    197.45    1646.30 r
  dmem_haddr[0] (out)                      0.00    1646.30 r
  data arrival time                                1646.30

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1646.30
  -----------------------------------------------------------
  slack (MET)                                      1650.30


  Startpoint: dmem_hresp[0]
              (input port clocked by clk)
  Endpoint: dmem_haddr[19]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  dmem_hresp[0] (in)                      15.08      19.08 r
  U10665/op (nor2_1)                      98.02     117.10 f
  U11898/op (nand2_1)                     65.20     182.30 r
  U12151/op (nor3_1)                     113.53     295.83 f
  U11704/op (and2_1)                     149.97     445.80 f
  U11683/op (nand2_4)                     84.68     530.48 r
  U12152/op (buf_4)                       93.19     623.67 r
  U13612/op (inv_1)                       90.51     714.18 f
  U14593/op (nand2_1)                     62.31     776.49 r
  U11089/op (and2_1)                     174.40     950.89 r
  U10766/op (inv_2)                      194.04    1144.93 f
  U18602/op (nor3_1)                     183.89    1328.83 r
  U18611/op (not_ab_or_c_or_d)           113.26    1442.09 f
  U11612/op (nand4_1)                    205.49    1647.58 r
  dmem_haddr[19] (out)                     0.00    1647.58 r
  data arrival time                                1647.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1647.58
  -----------------------------------------------------------
  slack (MET)                                      1651.58


  Startpoint: dmem_hready
              (input port clocked by clk)
  Endpoint: dmem_haddr[14]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 f
  dmem_hready (in)                        12.19      16.19 f
  U11893/op (inv_1)                       34.95      51.14 r
  U11894/op (nand2_1)                     59.56     110.69 f
  U11897/op (nand2_1)                     80.68     191.37 r
  U11899/op (nor2_1)                     114.91     306.28 f
  U10773/op (and2_1)                     120.95     427.22 f
  U12140/op (nand2_2)                     80.37     507.59 r
  U11653/op (buf_2)                      138.13     645.72 r
  U13649/op (mux2_1)                     202.42     848.15 r
  U13650/op (nand2_1)                     71.00     919.14 f
  U10827/op (nand2_1)                    198.12    1117.27 r
  U18820/op (nand3_1)                    150.52    1267.79 f
  U10950/op (nand4_1)                     73.01    1340.80 r
  U18824/op (not_ab_or_c_or_d)           105.24    1446.04 f
  U11608/op (nand4_1)                    207.23    1653.26 r
  dmem_haddr[14] (out)                     0.00    1653.26 r
  data arrival time                                1653.26

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1653.26
  -----------------------------------------------------------
  slack (MET)                                      1657.26


  Startpoint: dmem_hready
              (input port clocked by clk)
  Endpoint: dmem_haddr[3]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 f
  dmem_hready (in)                        12.19      16.19 f
  U11893/op (inv_1)                       34.95      51.14 r
  U11894/op (nand2_1)                     59.56     110.69 f
  U11897/op (nand2_1)                     80.68     191.37 r
  U11899/op (nor2_1)                     114.91     306.28 f
  U10773/op (and2_1)                     120.95     427.22 f
  U12140/op (nand2_2)                     80.37     507.59 r
  U11653/op (buf_2)                      138.13     645.72 r
  U14542/op (mux2_1)                     218.50     864.22 r
  U14543/op (nand2_1)                     74.88     939.11 f
  U10886/op (nand2_1)                     69.01    1008.12 r
  U10659/op (inv_1)                      132.73    1140.85 f
  U18479/op (nand2_1)                     69.80    1210.65 r
  U18482/op (ab_or_c_or_d)               133.25    1343.90 r
  U18495/op (not_ab_or_c_or_d)           103.44    1447.35 f
  U11600/op (nand4_1)                    207.79    1655.13 r
  dmem_haddr[3] (out)                      0.00    1655.13 r
  data arrival time                                1655.13

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1655.13
  -----------------------------------------------------------
  slack (MET)                                      1659.13


  Startpoint: imem_hready
              (input port clocked by clk)
  Endpoint: imem_haddr[15]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 f
  imem_hready (in)                        48.93      52.93 f
  U12040/op (nand2_1)                     50.26     103.19 r
  U12042/op (and2_1)                     147.09     250.28 r
  U15167/op (nand2_1)                     72.73     323.01 f
  U10729/op (and2_1)                     117.17     440.18 f
  U15168/op (nand2_2)                     60.06     500.24 r
  U15169/op (inv_2)                       85.97     586.21 f
  U11655/op (buf_4)                      114.22     700.43 f
  U10864/op (nand2_1)                     50.02     750.46 r
  U11098/op (and2_1)                     111.37     861.83 r
  U15211/op (nand2_1)                    104.84     966.67 f
  U15266/op (nand2_1)                     78.69    1045.35 r
  U10835/op (nand2_1)                    141.04    1186.40 f
  U11620/op (nand2_1)                     74.82    1261.21 r
  U22806/op (xor2_1)                     394.75    1655.96 f
  imem_haddr[15] (out)                     0.00    1655.96 f
  data arrival time                                1655.96

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1655.96
  -----------------------------------------------------------
  slack (MET)                                      1659.96


  Startpoint: dmem_hresp[0]
              (input port clocked by clk)
  Endpoint: dmem_haddr[19]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  dmem_hresp[0] (in)                      15.08      19.08 r
  U10665/op (nor2_1)                      98.02     117.10 f
  U11898/op (nand2_1)                     65.20     182.30 r
  U11899/op (nor2_1)                     109.77     292.07 f
  U10773/op (and2_1)                     120.95     413.02 f
  U12140/op (nand2_2)                     80.37     493.39 r
  U11653/op (buf_2)                      138.13     631.51 r
  U13649/op (mux2_1)                     202.42     833.94 r
  U13650/op (nand2_1)                     71.00     904.94 f
  U10827/op (nand2_1)                    198.12    1103.06 r
  U18270/op (nand2_1)                     99.81    1202.87 f
  U10953/op (nand4_1)                    105.48    1308.35 r
  U18611/op (not_ab_or_c_or_d)           144.33    1452.68 f
  U11612/op (nand4_1)                    205.49    1658.17 r
  dmem_haddr[19] (out)                     0.00    1658.17 r
  data arrival time                                1658.17

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1658.17
  -----------------------------------------------------------
  slack (MET)                                      1662.17


  Startpoint: ext_interrupts[1]
              (input port clocked by clk)
  Endpoint: dmem_haddr[17]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  ext_interrupts[1] (in)                  58.12      62.12 r
  U11890/op (nor4_2)                     108.09     170.21 f
  U11891/op (nand4_1)                     67.83     238.04 r
  U11892/op (nor2_2)                      94.84     332.87 f
  U10776/op (nand2_2)                     90.22     423.09 r
  U11683/op (nand2_4)                    117.06     540.15 f
  U12152/op (buf_4)                      100.25     640.40 f
  U11562/op (or2_1)                      134.20     774.60 f
  U14503/op (nand2_2)                     78.24     852.84 r
  U10667/op (nand2_1)                     90.51     943.35 f
  U10763/op (nand2_2)                     92.16    1035.51 r
  U11665/op (inv_2)                      138.38    1173.90 f
  U11664/op (inv_2)                      192.82    1366.71 r
  U18364/op (nand2_1)                     97.08    1463.79 f
  U11610/op (nand4_1)                    204.35    1668.15 r
  dmem_haddr[17] (out)                     0.00    1668.15 r
  data arrival time                                1668.15

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1668.15
  -----------------------------------------------------------
  slack (MET)                                      1672.15


  Startpoint: dmem_hresp[0]
              (input port clocked by clk)
  Endpoint: dmem_haddr[30]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  dmem_hresp[0] (in)                      15.08      19.08 r
  U10665/op (nor2_1)                      98.02     117.10 f
  U11898/op (nand2_1)                     65.20     182.30 r
  U12151/op (nor3_1)                     113.53     295.83 f
  U11704/op (and2_1)                     149.97     445.80 f
  U11683/op (nand2_4)                     84.68     530.48 r
  U13157/op (buf_4)                      187.79     718.27 r
  U11557/op (mux2_2)                     222.82     941.08 r
  U10926/op (nand2_1)                     69.71    1010.79 f
  U10925/op (nand2_1)                    145.05    1155.84 r
  U18788/op (nand3_1)                    133.26    1289.10 f
  U18789/op (nand4_1)                     65.40    1354.50 r
  U18799/op (not_ab_or_c_or_d)           106.23    1460.73 f
  U11617/op (nand4_1)                    208.02    1668.75 r
  dmem_haddr[30] (out)                     0.00    1668.75 r
  data arrival time                                1668.75

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1668.75
  -----------------------------------------------------------
  slack (MET)                                      1672.75


  Startpoint: dmem_hresp[0]
              (input port clocked by clk)
  Endpoint: dmem_haddr[14]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  dmem_hresp[0] (in)                      15.08      19.08 r
  U10665/op (nor2_1)                      98.02     117.10 f
  U11898/op (nand2_1)                     65.20     182.30 r
  U12151/op (nor3_1)                     113.53     295.83 f
  U11704/op (and2_1)                     149.97     445.80 f
  U11683/op (nand2_4)                     84.68     530.48 r
  U13157/op (buf_4)                      187.79     718.27 r
  U11547/op (mux2_2)                     227.54     945.81 r
  U10826/op (nand2_1)                     70.82    1016.63 f
  U10825/op (nand2_1)                    138.14    1154.77 r
  U18820/op (nand3_1)                    130.03    1284.80 f
  U10950/op (nand4_1)                     73.01    1357.81 r
  U18824/op (not_ab_or_c_or_d)           105.24    1463.05 f
  U11608/op (nand4_1)                    207.23    1670.27 r
  dmem_haddr[14] (out)                     0.00    1670.27 r
  data arrival time                                1670.27

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1670.27
  -----------------------------------------------------------
  slack (MET)                                      1674.27


  Startpoint: ext_interrupts[1]
              (input port clocked by clk)
  Endpoint: dmem_haddr[30]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  ext_interrupts[1] (in)                  58.12      62.12 r
  U11890/op (nor4_2)                     108.09     170.21 f
  U11891/op (nand4_1)                     67.83     238.04 r
  U11892/op (nor2_2)                      94.84     332.87 f
  U10776/op (nand2_2)                     90.22     423.09 r
  U11683/op (nand2_4)                    117.06     540.15 f
  U13157/op (buf_4)                      183.05     723.20 f
  U11557/op (mux2_2)                     219.50     942.70 r
  U10926/op (nand2_1)                     69.71    1012.41 f
  U10925/op (nand2_1)                    145.05    1157.46 r
  U18788/op (nand3_1)                    133.26    1290.72 f
  U18789/op (nand4_1)                     65.40    1356.12 r
  U18799/op (not_ab_or_c_or_d)           106.23    1462.35 f
  U11617/op (nand4_1)                    208.02    1670.37 r
  dmem_haddr[30] (out)                     0.00    1670.37 r
  data arrival time                                1670.37

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1670.37
  -----------------------------------------------------------
  slack (MET)                                      1674.37


  Startpoint: ext_interrupts[1]
              (input port clocked by clk)
  Endpoint: dmem_haddr[6]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  ext_interrupts[1] (in)                  58.12      62.12 r
  U11890/op (nor4_2)                     108.09     170.21 f
  U11891/op (nand4_1)                     67.83     238.04 r
  U11892/op (nor2_2)                      94.84     332.87 f
  U10776/op (nand2_2)                     90.22     423.09 r
  U11683/op (nand2_4)                    117.06     540.15 f
  U12152/op (buf_4)                      100.25     640.40 f
  U11561/op (nand2_1)                     62.83     703.23 r
  U14503/op (nand2_2)                    107.00     810.24 f
  U10667/op (nand2_1)                     75.36     885.60 r
  U10763/op (nand2_2)                    123.24    1008.83 f
  U10946/op (inv_2)                      225.15    1233.99 r
  U18741/op (nand2_1)                    102.22    1336.20 f
  U18743/op (nand2_1)                     65.75    1401.95 r
  U18744/op (nand2_1)                     69.64    1471.59 f
  U11602/op (nand4_1)                    199.12    1670.71 r
  dmem_haddr[6] (out)                      0.00    1670.71 r
  data arrival time                                1670.71

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1670.71
  -----------------------------------------------------------
  slack (MET)                                      1674.71


  Startpoint: dmem_hready
              (input port clocked by clk)
  Endpoint: dmem_haddr[19]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 f
  dmem_hready (in)                        12.19      16.19 f
  U11893/op (inv_1)                       34.95      51.14 r
  U11894/op (nand2_1)                     59.56     110.69 f
  U11897/op (nand2_1)                     80.68     191.37 r
  U11899/op (nor2_1)                     114.91     306.28 f
  U10773/op (and2_1)                     120.95     427.22 f
  U12140/op (nand2_2)                     80.37     507.59 r
  U11653/op (buf_2)                      138.13     645.72 r
  U13649/op (mux2_1)                     202.42     848.15 r
  U13650/op (nand2_1)                     71.00     919.14 f
  U10827/op (nand2_1)                    198.12    1117.27 r
  U18270/op (nand2_1)                     99.81    1217.08 f
  U10953/op (nand4_1)                    105.48    1322.56 r
  U18611/op (not_ab_or_c_or_d)           144.33    1466.89 f
  U11612/op (nand4_1)                    205.49    1672.38 r
  dmem_haddr[19] (out)                     0.00    1672.38 r
  data arrival time                                1672.38

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1672.38
  -----------------------------------------------------------
  slack (MET)                                      1676.38


  Startpoint: ext_interrupts[1]
              (input port clocked by clk)
  Endpoint: dmem_haddr[18]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  ext_interrupts[1] (in)                  58.12      62.12 r
  U11890/op (nor4_2)                     108.09     170.21 f
  U11891/op (nand4_1)                     67.83     238.04 r
  U11892/op (nor2_2)                      94.84     332.87 f
  U10776/op (nand2_2)                     90.22     423.09 r
  U11683/op (nand2_4)                    117.06     540.15 f
  U12152/op (buf_4)                      100.25     640.40 f
  U11562/op (or2_1)                      134.20     774.60 f
  U14503/op (nand2_2)                     78.24     852.84 r
  U10667/op (nand2_1)                     90.51     943.35 f
  U10763/op (nand2_2)                     92.16    1035.51 r
  U11665/op (inv_2)                      138.38    1173.90 f
  U18579/op (or2_1)                      148.50    1322.39 f
  U10952/op (nand4_1)                     53.83    1376.22 r
  U18580/op (not_ab_or_c_or_d)            90.96    1467.18 f
  U11611/op (nand4_1)                    205.44    1672.62 r
  dmem_haddr[18] (out)                     0.00    1672.62 r
  data arrival time                                1672.62

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1672.62
  -----------------------------------------------------------
  slack (MET)                                      1676.62


  Startpoint: dmem_hresp[0]
              (input port clocked by clk)
  Endpoint: dmem_haddr[15]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  dmem_hresp[0] (in)                      15.08      19.08 r
  U10665/op (nor2_1)                      98.02     117.10 f
  U11898/op (nand2_1)                     65.20     182.30 r
  U12151/op (nor3_1)                     113.53     295.83 f
  U11704/op (and2_1)                     149.97     445.80 f
  U11683/op (nand2_4)                     84.68     530.48 r
  U12152/op (buf_4)                       93.19     623.67 r
  U13612/op (inv_1)                       90.51     714.18 f
  U14593/op (nand2_1)                     62.31     776.49 r
  U11089/op (and2_1)                     174.40     950.89 r
  U10766/op (inv_2)                      194.04    1144.93 f
  U18394/op (nor2_1)                     158.70    1303.63 r
  U22348/op (nand2_1)                     82.45    1386.08 f
  U22350/op (nand4_1)                     66.75    1452.82 r
  U22351/op (ab_or_c_or_d)               223.73    1676.55 r
  dmem_haddr[15] (out)                     0.00    1676.55 r
  data arrival time                                1676.55

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1676.55
  -----------------------------------------------------------
  slack (MET)                                      1680.55


  Startpoint: dmem_hresp[0]
              (input port clocked by clk)
  Endpoint: dmem_haddr[6]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  dmem_hresp[0] (in)                      15.08      19.08 r
  U10665/op (nor2_1)                      98.02     117.10 f
  U11898/op (nand2_1)                     65.20     182.30 r
  U12151/op (nor3_1)                     113.53     295.83 f
  U11704/op (and2_1)                     149.97     445.80 f
  U11683/op (nand2_4)                     84.68     530.48 r
  U12152/op (buf_4)                       93.19     623.67 r
  U11562/op (or2_1)                       88.63     712.30 r
  U14503/op (nand2_2)                    104.43     816.73 f
  U10667/op (nand2_1)                     75.36     892.09 r
  U10763/op (nand2_2)                    123.24    1015.33 f
  U10946/op (inv_2)                      225.15    1240.48 r
  U18741/op (nand2_1)                    102.22    1342.70 f
  U18743/op (nand2_1)                     65.75    1408.45 r
  U18744/op (nand2_1)                     69.64    1478.08 f
  U11602/op (nand4_1)                    199.12    1677.21 r
  dmem_haddr[6] (out)                      0.00    1677.21 r
  data arrival time                                1677.21

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1677.21
  -----------------------------------------------------------
  slack (MET)                                      1681.21


  Startpoint: ext_interrupts[2]
              (input port clocked by clk)
  Endpoint: dmem_haddr[30]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  ext_interrupts[2] (in)                  59.45      63.45 r
  U11889/op (nor4_2)                     107.33     170.78 f
  U11891/op (nand4_1)                     74.67     245.45 r
  U11892/op (nor2_2)                      94.84     340.28 f
  U10776/op (nand2_2)                     90.22     430.50 r
  U11683/op (nand2_4)                    117.06     547.56 f
  U13157/op (buf_4)                      183.05     730.61 f
  U11557/op (mux2_2)                     219.50     950.11 r
  U10926/op (nand2_1)                     69.71    1019.82 f
  U10925/op (nand2_1)                    145.05    1164.87 r
  U18788/op (nand3_1)                    133.26    1298.13 f
  U18789/op (nand4_1)                     65.40    1363.53 r
  U18799/op (not_ab_or_c_or_d)           106.23    1469.76 f
  U11617/op (nand4_1)                    208.02    1677.78 r
  dmem_haddr[30] (out)                     0.00    1677.78 r
  data arrival time                                1677.78

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1677.78
  -----------------------------------------------------------
  slack (MET)                                      1681.78


  Startpoint: ext_interrupts[2]
              (input port clocked by clk)
  Endpoint: dmem_haddr[6]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  ext_interrupts[2] (in)                  59.45      63.45 r
  U11889/op (nor4_2)                     107.33     170.78 f
  U11891/op (nand4_1)                     74.67     245.45 r
  U11892/op (nor2_2)                      94.84     340.28 f
  U10776/op (nand2_2)                     90.22     430.50 r
  U11683/op (nand2_4)                    117.06     547.56 f
  U12152/op (buf_4)                      100.25     647.81 f
  U11561/op (nand2_1)                     62.83     710.64 r
  U14503/op (nand2_2)                    107.00     817.65 f
  U10667/op (nand2_1)                     75.36     893.01 r
  U10763/op (nand2_2)                    123.24    1016.24 f
  U10946/op (inv_2)                      225.15    1241.40 r
  U18741/op (nand2_1)                    102.22    1343.61 f
  U18743/op (nand2_1)                     65.75    1409.36 r
  U18744/op (nand2_1)                     69.64    1479.00 f
  U11602/op (nand4_1)                    199.12    1678.12 r
  dmem_haddr[6] (out)                      0.00    1678.12 r
  data arrival time                                1678.12

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1678.12
  -----------------------------------------------------------
  slack (MET)                                      1682.12


  Startpoint: imem_hready
              (input port clocked by clk)
  Endpoint: imem_haddr[18]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 f
  imem_hready (in)                        48.93      52.93 f
  U12040/op (nand2_1)                     50.26     103.19 r
  U12042/op (and2_1)                     147.09     250.28 r
  U15167/op (nand2_1)                     72.73     323.01 f
  U10729/op (and2_1)                     117.17     440.18 f
  U15168/op (nand2_2)                     60.06     500.24 r
  U15169/op (inv_2)                       85.97     586.21 f
  U11655/op (buf_4)                      114.22     700.43 f
  U15236/op (not_ab_or_c_or_d)           143.56     843.99 r
  U15237/op (nand2_1)                    112.03     956.02 f
  U15479/op (nand2_1)                     70.38    1026.40 r
  U15483/op (nand2_1)                    115.20    1141.60 f
  U22935/op (inv_1)                       50.20    1191.81 r
  U22936/op (nor2_1)                      95.97    1287.78 f
  U22937/op (xor2_1)                     390.91    1678.70 f
  imem_haddr[18] (out)                     0.00    1678.70 f
  data arrival time                                1678.70

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1678.70
  -----------------------------------------------------------
  slack (MET)                                      1682.70


  Startpoint: imem_hready
              (input port clocked by clk)
  Endpoint: imem_haddr[18]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 f
  imem_hready (in)                        48.93      52.93 f
  U12040/op (nand2_1)                     50.26     103.19 r
  U12042/op (and2_1)                     147.09     250.28 r
  U15167/op (nand2_1)                     72.73     323.01 f
  U10729/op (and2_1)                     117.17     440.18 f
  U15168/op (nand2_2)                     60.06     500.24 r
  U15169/op (inv_2)                       85.97     586.21 f
  U11655/op (buf_4)                      114.22     700.43 f
  U15236/op (not_ab_or_c_or_d)           143.56     843.99 r
  U15237/op (nand2_1)                    112.03     956.02 f
  U15479/op (nand2_1)                     70.38    1026.40 r
  U15483/op (nand2_1)                    115.20    1141.60 f
  U22935/op (inv_1)                       50.20    1191.81 r
  U22936/op (nor2_1)                      95.97    1287.78 f
  U22937/op (xor2_1)                     391.98    1679.76 r
  imem_haddr[18] (out)                     0.00    1679.76 r
  data arrival time                                1679.76

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1679.76
  -----------------------------------------------------------
  slack (MET)                                      1683.76


  Startpoint: ext_interrupts[1]
              (input port clocked by clk)
  Endpoint: dmem_haddr[21]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  ext_interrupts[1] (in)                  58.12      62.12 r
  U11890/op (nor4_2)                     108.09     170.21 f
  U11891/op (nand4_1)                     67.83     238.04 r
  U11892/op (nor2_2)                      94.84     332.87 f
  U10776/op (nand2_2)                     90.22     423.09 r
  U11683/op (nand2_4)                    117.06     540.15 f
  U13157/op (buf_4)                      183.05     723.20 f
  U11676/op (nand2_1)                     83.00     806.20 r
  U10814/op (nand2_1)                     69.85     876.06 f
  U10812/op (nand2_1)                    105.07     981.13 r
  U10831/op (inv_1)                      190.21    1171.34 f
  U18153/op (or2_1)                      195.09    1366.43 f
  U19248/op (or2_1)                      126.43    1492.86 f
  U19249/op (nand2_1)                    187.53    1680.39 r
  dmem_haddr[21] (out)                     0.00    1680.39 r
  data arrival time                                1680.39

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1680.39
  -----------------------------------------------------------
  slack (MET)                                      1684.39


  Startpoint: imem_hready
              (input port clocked by clk)
  Endpoint: imem_haddr[18]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 f
  imem_hready (in)                        48.93      52.93 f
  U12040/op (nand2_1)                     50.26     103.19 r
  U12042/op (and2_1)                     147.09     250.28 r
  U15167/op (nand2_1)                     72.73     323.01 f
  U10729/op (and2_1)                     117.17     440.18 f
  U15168/op (nand2_2)                     60.06     500.24 r
  U15169/op (inv_2)                       85.97     586.21 f
  U11655/op (buf_4)                      114.22     700.43 f
  U15236/op (not_ab_or_c_or_d)           143.56     843.99 r
  U15237/op (nand2_1)                    112.03     956.02 f
  U15479/op (nand2_1)                     70.38    1026.40 r
  U11536/op (nor2_1)                     139.46    1165.86 f
  U22936/op (nor2_1)                     114.12    1279.99 r
  U22937/op (xor2_1)                     400.69    1680.67 f
  imem_haddr[18] (out)                     0.00    1680.67 f
  data arrival time                                1680.67

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1680.67
  -----------------------------------------------------------
  slack (MET)                                      1684.67


  Startpoint: dmem_hresp[0]
              (input port clocked by clk)
  Endpoint: dmem_haddr[3]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  dmem_hresp[0] (in)                      15.08      19.08 r
  U10665/op (nor2_1)                      98.02     117.10 f
  U11898/op (nand2_1)                     65.20     182.30 r
  U12151/op (nor3_1)                     113.53     295.83 f
  U11704/op (and2_1)                     149.97     445.80 f
  U11683/op (nand2_4)                     84.68     530.48 r
  U12152/op (buf_4)                       93.19     623.67 r
  U11561/op (nand2_1)                     88.02     711.69 f
  U14503/op (nand2_2)                     78.08     789.77 r
  U10667/op (nand2_1)                     90.51     880.28 f
  U10763/op (nand2_2)                     92.16     972.44 r
  U10946/op (inv_2)                      194.48    1166.92 f
  U18479/op (nand2_1)                     71.95    1238.87 r
  U18482/op (ab_or_c_or_d)               133.25    1372.12 r
  U18495/op (not_ab_or_c_or_d)           103.44    1475.57 f
  U11600/op (nand4_1)                    207.79    1683.35 r
  dmem_haddr[3] (out)                      0.00    1683.35 r
  data arrival time                                1683.35

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1683.35
  -----------------------------------------------------------
  slack (MET)                                      1687.35


  Startpoint: ext_interrupts[2]
              (input port clocked by clk)
  Endpoint: dmem_haddr[21]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  ext_interrupts[2] (in)                  59.45      63.45 r
  U11889/op (nor4_2)                     107.33     170.78 f
  U11891/op (nand4_1)                     74.67     245.45 r
  U11892/op (nor2_2)                      94.84     340.28 f
  U10776/op (nand2_2)                     90.22     430.50 r
  U11683/op (nand2_4)                    117.06     547.56 f
  U13157/op (buf_4)                      183.05     730.61 f
  U11676/op (nand2_1)                     83.00     813.61 r
  U10814/op (nand2_1)                     69.85     883.47 f
  U10812/op (nand2_1)                    105.07     988.54 r
  U10831/op (inv_1)                      190.21    1178.75 f
  U18153/op (or2_1)                      195.09    1373.84 f
  U19248/op (or2_1)                      126.43    1500.27 f
  U19249/op (nand2_1)                    187.53    1687.80 r
  dmem_haddr[21] (out)                     0.00    1687.80 r
  data arrival time                                1687.80

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1687.80
  -----------------------------------------------------------
  slack (MET)                                      1691.80


  Startpoint: dmem_hready
              (input port clocked by clk)
  Endpoint: dmem_hwrite
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  dmem_hready (in)                        15.15      19.15 r
  U11893/op (inv_1)                       30.57      49.72 f
  U11894/op (nand2_1)                     45.85      95.57 r
  U11897/op (nand2_1)                    104.87     200.44 f
  U12035/op (inv_1)                       50.30     250.74 r
  U12036/op (nand2_1)                     84.59     335.33 f
  U12037/op (nand2_1)                     89.04     424.36 r
  U12038/op (and2_1)                     185.52     609.88 r
  U10675/op (nand2_1)                    183.14     793.02 f
  U19605/op (nor2_1)                     430.42    1223.44 r
  U19606/op (inv_1)                       76.06    1299.51 f
  U19607/op (nor2_1)                     389.87    1689.37 r
  dmem_hwrite (out)                        0.00    1689.37 r
  data arrival time                                1689.37

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1689.37
  -----------------------------------------------------------
  slack (MET)                                      1693.37


  Startpoint: ext_interrupts[7]
              (input port clocked by clk)
  Endpoint: dmem_haddr[21]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  ext_interrupts[7] (in)                  58.12      62.12 r
  U11888/op (nor4_2)                     106.53     168.65 f
  U11891/op (nand4_1)                     79.45     248.10 r
  U11892/op (nor2_2)                      94.84     342.93 f
  U10776/op (nand2_2)                     90.22     433.15 r
  U11683/op (nand2_4)                    117.06     550.21 f
  U13157/op (buf_4)                      183.05     733.26 f
  U11676/op (nand2_1)                     83.00     816.26 r
  U10814/op (nand2_1)                     69.85     886.12 f
  U10812/op (nand2_1)                    105.07     991.19 r
  U10831/op (inv_1)                      190.21    1181.40 f
  U18153/op (or2_1)                      195.09    1376.49 f
  U19248/op (or2_1)                      126.43    1502.92 f
  U19249/op (nand2_1)                    187.53    1690.45 r
  dmem_haddr[21] (out)                     0.00    1690.45 r
  data arrival time                                1690.45

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1690.45
  -----------------------------------------------------------
  slack (MET)                                      1694.45


  Startpoint: dmem_hresp[0]
              (input port clocked by clk)
  Endpoint: dmem_haddr[23]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  dmem_hresp[0] (in)                      15.08      19.08 r
  U10665/op (nor2_1)                      98.02     117.10 f
  U11898/op (nand2_1)                     65.20     182.30 r
  U12151/op (nor3_1)                     113.53     295.83 f
  U11704/op (and2_1)                     149.97     445.80 f
  U11683/op (nand2_4)                     84.68     530.48 r
  U12152/op (buf_4)                       93.19     623.67 r
  U13612/op (inv_1)                       90.51     714.18 f
  U14593/op (nand2_1)                     62.31     776.49 r
  U11089/op (and2_1)                     174.40     950.89 r
  U10766/op (inv_2)                      194.04    1144.93 f
  U18297/op (mux2_1)                     216.17    1361.10 f
  U18298/op (inv_1)                       60.32    1421.43 r
  U18299/op (nand2_1)                     67.24    1488.67 f
  U11615/op (nand4_1)                    204.31    1692.98 r
  dmem_haddr[23] (out)                     0.00    1692.98 r
  data arrival time                                1692.98

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1692.98
  -----------------------------------------------------------
  slack (MET)                                      1696.98


  Startpoint: dmem_hresp[0]
              (input port clocked by clk)
  Endpoint: dmem_haddr[7]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  dmem_hresp[0] (in)                      15.08      19.08 r
  U10665/op (nor2_1)                      98.02     117.10 f
  U11898/op (nand2_1)                     65.20     182.30 r
  U12151/op (nor3_1)                     113.53     295.83 f
  U11704/op (and2_1)                     149.97     445.80 f
  U11683/op (nand2_4)                     84.68     530.48 r
  U12152/op (buf_4)                       93.19     623.67 r
  U13612/op (inv_1)                       90.51     714.18 f
  U14593/op (nand2_1)                     62.31     776.49 r
  U11089/op (and2_1)                     174.40     950.89 r
  U10766/op (inv_2)                      194.04    1144.93 f
  U18297/op (mux2_1)                     216.17    1361.10 f
  U18298/op (inv_1)                       60.32    1421.43 r
  U18701/op (nand2_1)                     67.24    1488.67 f
  U11603/op (nand4_1)                    204.31    1692.98 r
  dmem_haddr[7] (out)                      0.00    1692.98 r
  data arrival time                                1692.98

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1692.98
  -----------------------------------------------------------
  slack (MET)                                      1696.98


  Startpoint: dmem_hresp[0]
              (input port clocked by clk)
  Endpoint: dmem_haddr[7]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  dmem_hresp[0] (in)                      15.08      19.08 r
  U10665/op (nor2_1)                      98.02     117.10 f
  U11898/op (nand2_1)                     65.20     182.30 r
  U12151/op (nor3_1)                     113.53     295.83 f
  U11704/op (and2_1)                     149.97     445.80 f
  U11683/op (nand2_4)                     84.68     530.48 r
  U12152/op (buf_4)                       93.19     623.67 r
  U11561/op (nand2_1)                     88.02     711.69 f
  U14503/op (nand2_2)                     78.08     789.77 r
  U10667/op (nand2_1)                     90.51     880.28 f
  U10763/op (nand2_2)                     92.16     972.44 r
  U11665/op (inv_2)                      138.38    1110.83 f
  U18528/op (or2_1)                      200.37    1311.20 f
  U18700/op (and4_1)                     176.19    1487.40 f
  U11603/op (nand4_1)                    205.69    1693.09 r
  dmem_haddr[7] (out)                      0.00    1693.09 r
  data arrival time                                1693.09

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1693.09
  -----------------------------------------------------------
  slack (MET)                                      1697.09


  Startpoint: imem_hready
              (input port clocked by clk)
  Endpoint: imem_haddr[16]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 f
  imem_hready (in)                        48.93      52.93 f
  U12040/op (nand2_1)                     50.26     103.19 r
  U12042/op (and2_1)                     147.09     250.28 r
  U15167/op (nand2_1)                     72.73     323.01 f
  U10729/op (and2_1)                     117.17     440.18 f
  U15168/op (nand2_2)                     60.06     500.24 r
  U15169/op (inv_2)                       85.97     586.21 f
  U11660/op (buf_4)                      129.28     715.49 f
  U15259/op (not_ab_or_c_or_d)           146.26     861.75 r
  U11101/op (nand2_1)                    109.86     971.61 f
  U15262/op (nand2_1)                     74.70    1046.31 r
  U15498/op (nor2_1)                     137.41    1183.71 f
  U20471/op (nor2_1)                     112.71    1296.43 r
  U20472/op (xor2_1)                     400.71    1697.14 f
  imem_haddr[16] (out)                     0.00    1697.14 f
  data arrival time                                1697.14

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1697.14
  -----------------------------------------------------------
  slack (MET)                                      1701.14


  Startpoint: imem_hready
              (input port clocked by clk)
  Endpoint: imem_haddr[16]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 f
  imem_hready (in)                        48.93      52.93 f
  U12040/op (nand2_1)                     50.26     103.19 r
  U12042/op (and2_1)                     147.09     250.28 r
  U15167/op (nand2_1)                     72.73     323.01 f
  U10729/op (and2_1)                     117.17     440.18 f
  U15168/op (nand2_2)                     60.06     500.24 r
  U15169/op (inv_2)                       85.97     586.21 f
  U11660/op (buf_4)                      129.28     715.49 f
  U15259/op (not_ab_or_c_or_d)           146.26     861.75 r
  U11101/op (nand2_1)                    109.86     971.61 f
  U15262/op (nand2_1)                     74.70    1046.31 r
  U15498/op (nor2_1)                     137.41    1183.71 f
  U20471/op (nor2_1)                     112.71    1296.43 r
  U20472/op (xor2_1)                     402.52    1698.94 r
  imem_haddr[16] (out)                     0.00    1698.94 r
  data arrival time                                1698.94

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1698.94
  -----------------------------------------------------------
  slack (MET)                                      1702.94


  Startpoint: dmem_hresp[0]
              (input port clocked by clk)
  Endpoint: dmem_haddr[12]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  dmem_hresp[0] (in)                      15.08      19.08 r
  U10665/op (nor2_1)                      98.02     117.10 f
  U11898/op (nand2_1)                     65.20     182.30 r
  U11899/op (nor2_1)                     109.77     292.07 f
  U10773/op (and2_1)                     120.95     413.02 f
  U12140/op (nand2_2)                     80.37     493.39 r
  U11699/op (inv_1)                       87.27     580.66 f
  U10772/op (inv_4)                      118.34     698.99 r
  U13768/op (mux2_1)                     237.58     936.58 r
  U13769/op (nand2_1)                     78.55    1015.13 f
  U13771/op (nand2_1)                    114.20    1129.33 r
  U23541/op (and3_1)                     174.62    1303.95 r
  U23543/op (not_ab_or_c_or_d)           105.68    1409.63 f
  U11607/op (nand4_1)                     65.66    1475.30 r
  U23547/op (ab_or_c_or_d)               224.51    1699.80 r
  dmem_haddr[12] (out)                     0.00    1699.80 r
  data arrival time                                1699.80

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1699.80
  -----------------------------------------------------------
  slack (MET)                                      1703.80


  Startpoint: imem_hready
              (input port clocked by clk)
  Endpoint: imem_haddr[20]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 f
  imem_hready (in)                        48.93      52.93 f
  U12040/op (nand2_1)                     50.26     103.19 r
  U12042/op (and2_1)                     147.09     250.28 r
  U15167/op (nand2_1)                     72.73     323.01 f
  U10729/op (and2_1)                     117.17     440.18 f
  U15168/op (nand2_2)                     60.06     500.24 r
  U15169/op (inv_2)                       85.97     586.21 f
  U11655/op (buf_4)                      114.22     700.43 f
  U15459/op (nand2_1)                     49.94     750.37 r
  U10720/op (and2_1)                     131.77     882.14 r
  U15466/op (nand2_1)                     88.59     970.73 f
  U15468/op (nand2_1)                     73.69    1044.41 r
  U15508/op (inv_1)                       37.84    1082.25 f
  U15509/op (nand2_1)                     43.41    1125.66 r
  U10704/op (inv_1)                       61.02    1186.68 f
  U22400/op (nor2_1)                     112.53    1299.21 r
  U22402/op (xor2_1)                     400.91    1700.12 f
  imem_haddr[20] (out)                     0.00    1700.12 f
  data arrival time                                1700.12

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1700.12
  -----------------------------------------------------------
  slack (MET)                                      1704.12


  Startpoint: dmem_hresp[0]
              (input port clocked by clk)
  Endpoint: dmem_haddr[31]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  dmem_hresp[0] (in)                      15.08      19.08 r
  U10665/op (nor2_1)                      98.02     117.10 f
  U11898/op (nand2_1)                     65.20     182.30 r
  U12151/op (nor3_1)                     113.53     295.83 f
  U11704/op (and2_1)                     149.97     445.80 f
  U11683/op (nand2_4)                     84.68     530.48 r
  U13157/op (buf_4)                      187.79     718.27 r
  U13322/op (nand2_1)                     90.27     808.54 f
  U11595/op (nand2_1)                     96.09     904.63 r
  U10927/op (nand2_1)                     96.42    1001.05 f
  U13325/op (nand2_2)                     91.85    1092.89 r
  U23693/op (not_ab_or_c_or_d)           140.24    1233.14 f
  U23694/op (nor2_1)                      81.07    1314.21 r
  U23696/op (not_ab_or_c_or_d)           106.71    1420.92 f
  U23698/op (nand3_1)                     56.69    1477.61 r
  U23699/op (ab_or_c_or_d)               222.93    1700.54 r
  dmem_haddr[31] (out)                     0.00    1700.54 r
  data arrival time                                1700.54

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1700.54
  -----------------------------------------------------------
  slack (MET)                                      1704.54


  Startpoint: imem_hready
              (input port clocked by clk)
  Endpoint: imem_haddr[20]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 f
  imem_hready (in)                        48.93      52.93 f
  U12040/op (nand2_1)                     50.26     103.19 r
  U12042/op (and2_1)                     147.09     250.28 r
  U15167/op (nand2_1)                     72.73     323.01 f
  U10729/op (and2_1)                     117.17     440.18 f
  U15168/op (nand2_2)                     60.06     500.24 r
  U15169/op (inv_2)                       85.97     586.21 f
  U11655/op (buf_4)                      114.22     700.43 f
  U15459/op (nand2_1)                     49.94     750.37 r
  U10720/op (and2_1)                     131.77     882.14 r
  U15466/op (nand2_1)                     88.59     970.73 f
  U15468/op (nand2_1)                     73.69    1044.41 r
  U15508/op (inv_1)                       37.83    1082.25 f
  U15509/op (nand2_1)                     43.41    1125.66 r
  U10704/op (inv_1)                       61.02    1186.68 f
  U22400/op (nor2_1)                     112.53    1299.21 r
  U22402/op (xor2_1)                     402.62    1701.83 r
  imem_haddr[20] (out)                     0.00    1701.83 r
  data arrival time                                1701.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1701.83
  -----------------------------------------------------------
  slack (MET)                                      1705.83


  Startpoint: ext_interrupts[1]
              (input port clocked by clk)
  Endpoint: dmem_haddr[29]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  ext_interrupts[1] (in)                  58.12      62.12 r
  U11890/op (nor4_2)                     108.09     170.21 f
  U11891/op (nand4_1)                     67.83     238.04 r
  U11892/op (nor2_2)                      94.84     332.87 f
  U10776/op (nand2_2)                     90.22     423.09 r
  U11683/op (nand2_4)                    117.06     540.15 f
  U12152/op (buf_4)                      100.25     640.40 f
  U11561/op (nand2_1)                     62.83     703.23 r
  U14503/op (nand2_2)                    107.00     810.24 f
  U10667/op (nand2_1)                     75.36     885.60 r
  U10763/op (nand2_2)                    123.24    1008.83 f
  U11665/op (inv_2)                      161.02    1169.86 r
  U21483/op (nor2_1)                      89.12    1258.98 f
  U21484/op (not_ab_or_c_or_d)           154.79    1413.77 r
  U21485/op (nand2_1)                     86.36    1500.14 f
  U21486/op (nand3_1)                    203.14    1703.27 r
  dmem_haddr[29] (out)                     0.00    1703.27 r
  data arrival time                                1703.27

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1703.27
  -----------------------------------------------------------
  slack (MET)                                      1707.27


  Startpoint: ext_interrupts[1]
              (input port clocked by clk)
  Endpoint: dmem_haddr[13]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  ext_interrupts[1] (in)                  58.12      62.12 r
  U11890/op (nor4_2)                     108.09     170.21 f
  U11891/op (nand4_1)                     67.83     238.04 r
  U11892/op (nor2_2)                      94.84     332.87 f
  U10776/op (nand2_2)                     90.22     423.09 r
  U11683/op (nand2_4)                    117.06     540.15 f
  U12152/op (buf_4)                      100.25     640.40 f
  U11561/op (nand2_1)                     62.83     703.23 r
  U14503/op (nand2_2)                    107.00     810.24 f
  U10667/op (nand2_1)                     75.36     885.60 r
  U10763/op (nand2_2)                    123.24    1008.83 f
  U11665/op (inv_2)                      161.02    1169.86 r
  U21483/op (nor2_1)                      89.12    1258.98 f
  U21484/op (not_ab_or_c_or_d)           154.79    1413.77 r
  U23143/op (nand2_1)                     86.36    1500.14 f
  U23144/op (nand3_1)                    203.14    1703.27 r
  dmem_haddr[13] (out)                     0.00    1703.27 r
  data arrival time                                1703.27

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1703.27
  -----------------------------------------------------------
  slack (MET)                                      1707.27


  Startpoint: dmem_hready
              (input port clocked by clk)
  Endpoint: dmem_haddr[15]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 f
  dmem_hready (in)                        12.19      16.19 f
  U11893/op (inv_1)                       34.95      51.14 r
  U11894/op (nand2_1)                     59.56     110.69 f
  U11897/op (nand2_1)                     80.68     191.37 r
  U12151/op (nor3_1)                     133.79     325.16 f
  U11704/op (and2_1)                     149.97     475.12 f
  U11683/op (nand2_4)                     84.68     559.80 r
  U12152/op (buf_4)                       93.19     653.00 r
  U13612/op (inv_1)                       90.51     743.51 f
  U14593/op (nand2_1)                     62.31     805.81 r
  U11089/op (and2_1)                     174.40     980.22 r
  U10766/op (inv_2)                      194.04    1174.25 f
  U18394/op (nor2_1)                     158.70    1332.95 r
  U22348/op (nand2_1)                     82.45    1415.40 f
  U22350/op (nand4_1)                     66.75    1482.14 r
  U22351/op (ab_or_c_or_d)               223.73    1705.87 r
  dmem_haddr[15] (out)                     0.00    1705.87 r
  data arrival time                                1705.87

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1705.87
  -----------------------------------------------------------
  slack (MET)                                      1709.87


  Startpoint: dmem_hresp[0]
              (input port clocked by clk)
  Endpoint: dmem_haddr[23]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  dmem_hresp[0] (in)                      15.08      19.08 r
  U10665/op (nor2_1)                      98.02     117.10 f
  U11898/op (nand2_1)                     65.20     182.30 r
  U11899/op (nor2_1)                     109.77     292.07 f
  U10773/op (and2_1)                     120.95     413.02 f
  U12140/op (nand2_2)                     80.37     493.39 r
  U12141/op (buf_2)                      128.91     622.30 r
  U10770/op (buf_4)                      151.17     773.47 r
  U12441/op (mux2_1)                     221.81     995.28 r
  U12442/op (nand2_1)                     74.88    1070.16 f
  U10828/op (nand2_1)                    102.86    1173.03 r
  U18255/op (nand2_1)                     77.32    1250.35 f
  U10955/op (nand4_1)                    106.49    1356.84 r
  U18287/op (not_ab_or_c_or_d)           146.35    1503.20 f
  U11615/op (nand4_1)                    204.57    1707.76 r
  dmem_haddr[23] (out)                     0.00    1707.76 r
  data arrival time                                1707.76

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1707.76
  -----------------------------------------------------------
  slack (MET)                                      1711.76


  Startpoint: dmem_hresp[0]
              (input port clocked by clk)
  Endpoint: dmem_haddr[29]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  dmem_hresp[0] (in)                      15.08      19.08 r
  U10665/op (nor2_1)                      98.02     117.10 f
  U11898/op (nand2_1)                     65.20     182.30 r
  U12151/op (nor3_1)                     113.53     295.83 f
  U11704/op (and2_1)                     149.97     445.80 f
  U11683/op (nand2_4)                     84.68     530.48 r
  U12152/op (buf_4)                       93.19     623.67 r
  U11562/op (or2_1)                       88.63     712.30 r
  U14503/op (nand2_2)                    104.43     816.73 f
  U10667/op (nand2_1)                     75.36     892.09 r
  U10763/op (nand2_2)                    123.24    1015.33 f
  U11665/op (inv_2)                      161.02    1176.36 r
  U21483/op (nor2_1)                      89.12    1265.48 f
  U21484/op (not_ab_or_c_or_d)           154.79    1420.27 r
  U21485/op (nand2_1)                     86.36    1506.63 f
  U21486/op (nand3_1)                    203.14    1709.77 r
  dmem_haddr[29] (out)                     0.00    1709.77 r
  data arrival time                                1709.77

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1709.77
  -----------------------------------------------------------
  slack (MET)                                      1713.77


  Startpoint: dmem_hresp[0]
              (input port clocked by clk)
  Endpoint: dmem_haddr[13]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  dmem_hresp[0] (in)                      15.08      19.08 r
  U10665/op (nor2_1)                      98.02     117.10 f
  U11898/op (nand2_1)                     65.20     182.30 r
  U12151/op (nor3_1)                     113.53     295.83 f
  U11704/op (and2_1)                     149.97     445.80 f
  U11683/op (nand2_4)                     84.68     530.48 r
  U12152/op (buf_4)                       93.19     623.67 r
  U11562/op (or2_1)                       88.63     712.30 r
  U14503/op (nand2_2)                    104.43     816.73 f
  U10667/op (nand2_1)                     75.36     892.09 r
  U10763/op (nand2_2)                    123.24    1015.33 f
  U11665/op (inv_2)                      161.02    1176.36 r
  U21483/op (nor2_1)                      89.12    1265.48 f
  U21484/op (not_ab_or_c_or_d)           154.79    1420.27 r
  U23143/op (nand2_1)                     86.36    1506.63 f
  U23144/op (nand3_1)                    203.14    1709.77 r
  dmem_haddr[13] (out)                     0.00    1709.77 r
  data arrival time                                1709.77

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1709.77
  -----------------------------------------------------------
  slack (MET)                                      1713.77


  Startpoint: imem_hready
              (input port clocked by clk)
  Endpoint: imem_haddr[20]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  imem_hready (in)                        60.73      64.73 r
  U12040/op (nand2_1)                     73.52     138.25 f
  U12042/op (and2_1)                     138.49     276.74 f
  U15167/op (nand2_1)                     49.93     326.67 r
  U10729/op (and2_1)                     126.32     452.99 r
  U15168/op (nand2_2)                     84.10     537.09 f
  U15169/op (inv_2)                       98.36     635.45 r
  U11655/op (buf_4)                      114.48     749.93 r
  U15454/op (not_ab_or_c_or_d)           143.39     893.32 f
  U15455/op (nand2_1)                     83.87     977.19 r
  U15470/op (nand2_1)                     76.22    1053.41 f
  U11738/op (nand3_1)                     89.91    1143.33 r
  U11739/op (inv_1)                       55.13    1198.45 f
  U22400/op (nor2_1)                     111.03    1309.48 r
  U22402/op (xor2_1)                     400.91    1710.39 f
  imem_haddr[20] (out)                     0.00    1710.39 f
  data arrival time                                1710.39

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1710.39
  -----------------------------------------------------------
  slack (MET)                                      1714.39


  Startpoint: ext_interrupts[2]
              (input port clocked by clk)
  Endpoint: dmem_haddr[29]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  ext_interrupts[2] (in)                  59.45      63.45 r
  U11889/op (nor4_2)                     107.33     170.78 f
  U11891/op (nand4_1)                     74.67     245.45 r
  U11892/op (nor2_2)                      94.84     340.28 f
  U10776/op (nand2_2)                     90.22     430.50 r
  U11683/op (nand2_4)                    117.06     547.56 f
  U12152/op (buf_4)                      100.25     647.81 f
  U11561/op (nand2_1)                     62.83     710.64 r
  U14503/op (nand2_2)                    107.00     817.65 f
  U10667/op (nand2_1)                     75.36     893.01 r
  U10763/op (nand2_2)                    123.24    1016.24 f
  U11665/op (inv_2)                      161.02    1177.27 r
  U21483/op (nor2_1)                      89.12    1266.39 f
  U21484/op (not_ab_or_c_or_d)           154.79    1421.18 r
  U21485/op (nand2_1)                     86.36    1507.55 f
  U21486/op (nand3_1)                    203.14    1710.68 r
  dmem_haddr[29] (out)                     0.00    1710.68 r
  data arrival time                                1710.68

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1710.68
  -----------------------------------------------------------
  slack (MET)                                      1714.68


  Startpoint: ext_interrupts[2]
              (input port clocked by clk)
  Endpoint: dmem_haddr[13]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  ext_interrupts[2] (in)                  59.45      63.45 r
  U11889/op (nor4_2)                     107.33     170.78 f
  U11891/op (nand4_1)                     74.67     245.45 r
  U11892/op (nor2_2)                      94.84     340.28 f
  U10776/op (nand2_2)                     90.22     430.50 r
  U11683/op (nand2_4)                    117.06     547.56 f
  U12152/op (buf_4)                      100.25     647.81 f
  U11561/op (nand2_1)                     62.83     710.64 r
  U14503/op (nand2_2)                    107.00     817.65 f
  U10667/op (nand2_1)                     75.36     893.01 r
  U10763/op (nand2_2)                    123.24    1016.24 f
  U11665/op (inv_2)                      161.02    1177.27 r
  U21483/op (nor2_1)                      89.12    1266.39 f
  U21484/op (not_ab_or_c_or_d)           154.79    1421.18 r
  U23143/op (nand2_1)                     86.36    1507.55 f
  U23144/op (nand3_1)                    203.14    1710.68 r
  dmem_haddr[13] (out)                     0.00    1710.68 r
  data arrival time                                1710.68

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1710.68
  -----------------------------------------------------------
  slack (MET)                                      1714.68


  Startpoint: dmem_hresp[0]
              (input port clocked by clk)
  Endpoint: dmem_haddr[7]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  dmem_hresp[0] (in)                      15.08      19.08 r
  U10665/op (nor2_1)                      98.02     117.10 f
  U11898/op (nand2_1)                     65.20     182.30 r
  U12151/op (nor3_1)                     113.53     295.83 f
  U11704/op (and2_1)                     149.97     445.80 f
  U11683/op (nand2_4)                     84.68     530.48 r
  U14461/op (mux2_1)                     246.02     776.50 r
  U14462/op (nand2_1)                     84.85     861.36 f
  U10771/op (and2_1)                     191.93    1053.29 f
  U18696/op (nor3_1)                     155.85    1209.14 r
  U18698/op (not_ab_or_c_or_d)           121.71    1330.85 f
  U18700/op (and4_1)                     174.18    1505.03 f
  U11603/op (nand4_1)                    205.69    1710.72 r
  dmem_haddr[7] (out)                      0.00    1710.72 r
  data arrival time                                1710.72

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1710.72
  -----------------------------------------------------------
  slack (MET)                                      1714.72


  Startpoint: dmem_hresp[0]
              (input port clocked by clk)
  Endpoint: dmem_haddr[11]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  dmem_hresp[0] (in)                      15.08      19.08 r
  U10665/op (nor2_1)                      98.02     117.10 f
  U11898/op (nand2_1)                     65.20     182.30 r
  U11899/op (nor2_1)                     109.77     292.07 f
  U10773/op (and2_1)                     120.95     413.02 f
  U12140/op (nand2_2)                     80.37     493.39 r
  U11699/op (inv_1)                       87.27     580.66 f
  U10772/op (inv_4)                      118.34     698.99 r
  U13935/op (mux2_1)                     237.58     936.58 r
  U13936/op (nand2_1)                     78.55    1015.13 f
  U10793/op (nand2_1)                    190.92    1206.05 r
  U18404/op (nand3_1)                    148.32    1354.37 f
  U10948/op (nand4_1)                     65.28    1419.65 r
  U18405/op (not_ab_or_c_or_d)            93.02    1512.67 f
  U11606/op (nand4_1)                    200.60    1713.27 r
  dmem_haddr[11] (out)                     0.00    1713.27 r
  data arrival time                                1713.27

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1713.27
  -----------------------------------------------------------
  slack (MET)                                      1717.27


  Startpoint: dmem_hready
              (input port clocked by clk)
  Endpoint: dmem_haddr[12]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 f
  dmem_hready (in)                        12.19      16.19 f
  U11893/op (inv_1)                       34.95      51.14 r
  U11894/op (nand2_1)                     59.56     110.69 f
  U11897/op (nand2_1)                     80.68     191.37 r
  U11899/op (nor2_1)                     114.91     306.28 f
  U10773/op (and2_1)                     120.95     427.22 f
  U12140/op (nand2_2)                     80.37     507.59 r
  U11699/op (inv_1)                       87.27     594.86 f
  U10772/op (inv_4)                      118.34     713.20 r
  U13768/op (mux2_1)                     237.58     950.79 r
  U13769/op (nand2_1)                     78.55    1029.34 f
  U13771/op (nand2_1)                    114.20    1143.54 r
  U23541/op (and3_1)                     174.62    1318.16 r
  U23543/op (not_ab_or_c_or_d)           105.68    1423.84 f
  U11607/op (nand4_1)                     65.66    1489.50 r
  U23547/op (ab_or_c_or_d)               224.51    1714.01 r
  dmem_haddr[12] (out)                     0.00    1714.01 r
  data arrival time                                1714.01

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1714.01
  -----------------------------------------------------------
  slack (MET)                                      1718.01


  Startpoint: imem_hready
              (input port clocked by clk)
  Endpoint: imem_haddr[14]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 f
  imem_hready (in)                        48.93      52.93 f
  U12040/op (nand2_1)                     50.26     103.19 r
  U12042/op (and2_1)                     147.09     250.28 r
  U15167/op (nand2_1)                     72.73     323.01 f
  U10729/op (and2_1)                     117.17     440.18 f
  U15168/op (nand2_2)                     60.06     500.24 r
  U15169/op (inv_2)                       85.97     586.21 f
  U11660/op (buf_4)                      129.28     715.49 f
  U15222/op (not_ab_or_c_or_d)           146.26     861.75 r
  U15223/op (nand2_1)                    145.47    1007.22 f
  U15227/op (nand2_1)                    100.62    1107.85 r
  U15491/op (nor2_2)                      95.74    1203.59 f
  U19159/op (nor2_1)                     110.05    1313.64 r
  U19160/op (xor2_1)                     400.65    1714.29 f
  imem_haddr[14] (out)                     0.00    1714.29 f
  data arrival time                                1714.29

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1714.29
  -----------------------------------------------------------
  slack (MET)                                      1718.29


  Startpoint: imem_hready
              (input port clocked by clk)
  Endpoint: imem_haddr[14]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 f
  imem_hready (in)                        48.93      52.93 f
  U12040/op (nand2_1)                     50.26     103.19 r
  U12042/op (and2_1)                     147.09     250.28 r
  U15167/op (nand2_1)                     72.73     323.01 f
  U10729/op (and2_1)                     117.17     440.18 f
  U15168/op (nand2_2)                     60.06     500.24 r
  U15169/op (inv_2)                       85.97     586.21 f
  U11660/op (buf_4)                      129.28     715.49 f
  U15222/op (not_ab_or_c_or_d)           146.26     861.75 r
  U15223/op (nand2_1)                    145.47    1007.22 f
  U15227/op (nand2_1)                    100.62    1107.85 r
  U15491/op (nor2_2)                      95.74    1203.59 f
  U19159/op (nor2_1)                     110.05    1313.64 r
  U19160/op (xor2_1)                     402.49    1716.13 r
  imem_haddr[14] (out)                     0.00    1716.13 r
  data arrival time                                1716.13

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1716.13
  -----------------------------------------------------------
  slack (MET)                                      1720.13


  Startpoint: dmem_hresp[0]
              (input port clocked by clk)
  Endpoint: dmem_hwrite
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 f
  dmem_hresp[0] (in)                      12.13      16.13 f
  U10665/op (nor2_1)                     107.91     124.04 r
  U11880/op (inv_1)                       96.77     220.80 f
  U10666/op (inv_1)                      201.14     421.95 r
  U12037/op (nand2_1)                    154.71     576.66 f
  U12038/op (and2_1)                     171.07     747.73 f
  U10675/op (nand2_1)                    136.17     883.90 r
  U19605/op (nor2_1)                     391.88    1275.78 f
  U19606/op (inv_1)                       88.22    1364.01 r
  U19607/op (nor2_1)                     354.26    1718.27 f
  dmem_hwrite (out)                        0.00    1718.27 f
  data arrival time                                1718.27

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1718.27
  -----------------------------------------------------------
  slack (MET)                                      1722.27


  Startpoint: ext_interrupts[1]
              (input port clocked by clk)
  Endpoint: dmem_haddr[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  ext_interrupts[1] (in)                  58.12      62.12 r
  U11890/op (nor4_2)                     108.09     170.21 f
  U11891/op (nand4_1)                     67.83     238.04 r
  U11892/op (nor2_2)                      94.84     332.87 f
  U10776/op (nand2_2)                     90.22     423.09 r
  U11683/op (nand2_4)                    117.06     540.15 f
  U12152/op (buf_4)                      100.25     640.40 f
  U14185/op (or2_1)                      118.29     758.69 f
  U14221/op (nand2_1)                    125.04     883.74 r
  U10915/op (nand2_1)                     82.87     966.60 f
  U10914/op (nand2_1)                    109.50    1076.10 r
  U19262/op (nor2_1)                      84.43    1160.53 f
  U19263/op (nor2_1)                      81.17    1241.70 r
  U19265/op (not_ab_or_c_or_d)           115.84    1357.53 f
  U19268/op (and4_1)                     176.23    1533.77 f
  U19269/op (nand2_1)                    186.04    1719.81 r
  dmem_haddr[5] (out)                      0.00    1719.81 r
  data arrival time                                1719.81

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1719.81
  -----------------------------------------------------------
  slack (MET)                                      1723.81


  Startpoint: dmem_hresp[0]
              (input port clocked by clk)
  Endpoint: dmem_haddr[12]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  dmem_hresp[0] (in)                      15.08      19.08 r
  U10665/op (nor2_1)                      98.02     117.10 f
  U11898/op (nand2_1)                     65.20     182.30 r
  U11899/op (nor2_1)                     109.77     292.07 f
  U10773/op (and2_1)                     120.95     413.02 f
  U12140/op (nand2_2)                     80.37     493.39 r
  U11699/op (inv_1)                       87.27     580.66 f
  U10772/op (inv_4)                      118.34     698.99 r
  U13768/op (mux2_1)                     237.58     936.58 r
  U13769/op (nand2_1)                     78.55    1015.13 f
  U13771/op (nand2_1)                    114.20    1129.33 r
  U17979/op (nand2_1)                    103.03    1232.36 f
  U23530/op (nand2_1)                     67.77    1300.13 r
  U23537/op (xnor2_1)                    145.02    1445.14 r
  U23547/op (ab_or_c_or_d)               276.38    1721.53 r
  dmem_haddr[12] (out)                     0.00    1721.53 r
  data arrival time                                1721.53

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1721.53
  -----------------------------------------------------------
  slack (MET)                                      1725.53


  Startpoint: imem_hready
              (input port clocked by clk)
  Endpoint: imem_haddr[16]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 f
  imem_hready (in)                        48.93      52.93 f
  U12040/op (nand2_1)                     50.26     103.19 r
  U12042/op (and2_1)                     147.09     250.28 r
  U15167/op (nand2_1)                     72.73     323.01 f
  U10729/op (and2_1)                     117.17     440.18 f
  U15168/op (nand2_2)                     60.06     500.24 r
  U15169/op (inv_2)                       85.97     586.21 f
  U11655/op (buf_4)                      114.22     700.43 f
  U10864/op (nand2_1)                     50.02     750.46 r
  U11098/op (and2_1)                     111.37     861.83 r
  U15211/op (nand2_1)                    104.84     966.67 f
  U15266/op (nand2_1)                     78.69    1045.35 r
  U10835/op (nand2_1)                    141.04    1186.40 f
  U10957/op (nand2_1)                     59.14    1245.54 r
  U10956/op (nand2_1)                     99.42    1344.96 f
  U20472/op (xor2_1)                     376.91    1721.87 f
  imem_haddr[16] (out)                     0.00    1721.87 f
  data arrival time                                1721.87

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1721.87
  -----------------------------------------------------------
  slack (MET)                                      1725.87


  Startpoint: dmem_hready
              (input port clocked by clk)
  Endpoint: dmem_haddr[23]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 f
  dmem_hready (in)                        12.19      16.19 f
  U11893/op (inv_1)                       34.95      51.14 r
  U11894/op (nand2_1)                     59.56     110.69 f
  U11897/op (nand2_1)                     80.68     191.37 r
  U11899/op (nor2_1)                     114.91     306.28 f
  U10773/op (and2_1)                     120.95     427.22 f
  U12140/op (nand2_2)                     80.37     507.59 r
  U12141/op (buf_2)                      128.91     636.51 r
  U10770/op (buf_4)                      151.17     787.67 r
  U12441/op (mux2_1)                     221.81    1009.49 r
  U12442/op (nand2_1)                     74.88    1084.37 f
  U10828/op (nand2_1)                    102.86    1187.24 r
  U18255/op (nand2_1)                     77.32    1264.56 f
  U10955/op (nand4_1)                    106.49    1371.05 r
  U18287/op (not_ab_or_c_or_d)           146.35    1517.40 f
  U11615/op (nand4_1)                    204.57    1721.97 r
  dmem_haddr[23] (out)                     0.00    1721.97 r
  data arrival time                                1721.97

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1721.97
  -----------------------------------------------------------
  slack (MET)                                      1725.97


  Startpoint: dmem_hresp[0]
              (input port clocked by clk)
  Endpoint: dmem_haddr[20]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  dmem_hresp[0] (in)                      15.08      19.08 r
  U10665/op (nor2_1)                      98.02     117.10 f
  U11898/op (nand2_1)                     65.20     182.30 r
  U12151/op (nor3_1)                     113.53     295.83 f
  U11704/op (and2_1)                     149.97     445.80 f
  U11683/op (nand2_4)                     84.68     530.48 r
  U12152/op (buf_4)                       93.19     623.67 r
  U12740/op (mux2_1)                     225.14     848.81 r
  U12741/op (nand2_1)                     78.84     927.65 f
  U12744/op (nand2_1)                    114.75    1042.40 r
  U14865/op (inv_1)                      116.84    1159.25 f
  U18902/op (nand2_1)                     57.92    1217.16 r
  U18904/op (not_ab_or_c_or_d)           139.86    1357.02 f
  U10954/op (nand4_1)                     71.71    1428.73 r
  U18907/op (not_ab_or_c_or_d)            90.95    1519.68 f
  U11613/op (nand4_1)                    205.43    1725.12 r
  dmem_haddr[20] (out)                     0.00    1725.12 r
  data arrival time                                1725.12

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1725.12
  -----------------------------------------------------------
  slack (MET)                                      1729.12


  Startpoint: ext_interrupts[2]
              (input port clocked by clk)
  Endpoint: dmem_haddr[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  ext_interrupts[2] (in)                  59.45      63.45 r
  U11889/op (nor4_2)                     107.33     170.78 f
  U11891/op (nand4_1)                     74.67     245.45 r
  U11892/op (nor2_2)                      94.84     340.28 f
  U10776/op (nand2_2)                     90.22     430.50 r
  U11683/op (nand2_4)                    117.06     547.56 f
  U12152/op (buf_4)                      100.25     647.81 f
  U14185/op (or2_1)                      118.29     766.10 f
  U14221/op (nand2_1)                    125.04     891.15 r
  U10915/op (nand2_1)                     82.87     974.01 f
  U10914/op (nand2_1)                    109.50    1083.51 r
  U19262/op (nor2_1)                      84.43    1167.94 f
  U19263/op (nor2_1)                      81.17    1249.11 r
  U19265/op (not_ab_or_c_or_d)           115.84    1364.94 f
  U19268/op (and4_1)                     176.23    1541.18 f
  U19269/op (nand2_1)                    186.04    1727.22 r
  dmem_haddr[5] (out)                      0.00    1727.22 r
  data arrival time                                1727.22

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1727.22
  -----------------------------------------------------------
  slack (MET)                                      1731.22


  Startpoint: dmem_hready
              (input port clocked by clk)
  Endpoint: dmem_haddr[11]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 f
  dmem_hready (in)                        12.19      16.19 f
  U11893/op (inv_1)                       34.95      51.14 r
  U11894/op (nand2_1)                     59.56     110.69 f
  U11897/op (nand2_1)                     80.68     191.37 r
  U11899/op (nor2_1)                     114.91     306.28 f
  U10773/op (and2_1)                     120.95     427.22 f
  U12140/op (nand2_2)                     80.37     507.59 r
  U11699/op (inv_1)                       87.27     594.86 f
  U10772/op (inv_4)                      118.34     713.20 r
  U13935/op (mux2_1)                     237.58     950.79 r
  U13936/op (nand2_1)                     78.55    1029.34 f
  U10793/op (nand2_1)                    190.92    1220.26 r
  U18404/op (nand3_1)                    148.32    1368.58 f
  U10948/op (nand4_1)                     65.28    1433.86 r
  U18405/op (not_ab_or_c_or_d)            93.02    1526.88 f
  U11606/op (nand4_1)                    200.60    1727.47 r
  dmem_haddr[11] (out)                     0.00    1727.47 r
  data arrival time                                1727.47

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1727.47
  -----------------------------------------------------------
  slack (MET)                                      1731.47


  Startpoint: ext_interrupts[1]
              (input port clocked by clk)
  Endpoint: dmem_haddr[28]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  ext_interrupts[1] (in)                  58.12      62.12 r
  U11890/op (nor4_2)                     108.09     170.21 f
  U11891/op (nand4_1)                     67.83     238.04 r
  U11892/op (nor2_2)                      94.84     332.87 f
  U10776/op (nand2_2)                     90.22     423.09 r
  U11683/op (nand2_4)                    117.06     540.15 f
  U13157/op (buf_4)                      183.05     723.20 f
  U11676/op (nand2_1)                     83.00     806.20 r
  U10814/op (nand2_1)                     69.85     876.06 f
  U10812/op (nand2_1)                    105.07     981.13 r
  U10831/op (inv_1)                      190.21    1171.34 f
  U18114/op (nand2_1)                    170.69    1342.03 r
  U21625/op (nor2_1)                      85.44    1427.47 f
  U21643/op (ab_or_c_or_d)               300.81    1728.28 f
  dmem_haddr[28] (out)                     0.00    1728.28 f
  data arrival time                                1728.28

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1728.28
  -----------------------------------------------------------
  slack (MET)                                      1732.28


  Startpoint: dmem_hresp[0]
              (input port clocked by clk)
  Endpoint: dmem_haddr[15]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  dmem_hresp[0] (in)                      15.08      19.08 r
  U10665/op (nor2_1)                      98.02     117.10 f
  U11898/op (nand2_1)                     65.20     182.30 r
  U12151/op (nor3_1)                     113.53     295.83 f
  U11704/op (and2_1)                     149.97     445.80 f
  U11683/op (nand2_4)                     84.68     530.48 r
  U13157/op (buf_4)                      187.79     718.27 r
  U11576/op (mux2_2)                     232.43     950.70 r
  U10885/op (nand2_1)                     71.97    1022.67 f
  U10884/op (nand2_1)                    130.09    1152.76 r
  U22345/op (nand3_1)                    131.06    1283.82 f
  U22346/op (nand3_1)                     64.85    1348.68 r
  U22347/op (not_ab_or_c_or_d)            92.29    1440.96 f
  U22350/op (nand4_1)                     64.70    1505.66 r
  U22351/op (ab_or_c_or_d)               223.73    1729.39 r
  dmem_haddr[15] (out)                     0.00    1729.39 r
  data arrival time                                1729.39

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1729.39
  -----------------------------------------------------------
  slack (MET)                                      1733.39


  Startpoint: ext_interrupts[7]
              (input port clocked by clk)
  Endpoint: dmem_haddr[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  ext_interrupts[7] (in)                  58.12      62.12 r
  U11888/op (nor4_2)                     106.53     168.65 f
  U11891/op (nand4_1)                     79.45     248.10 r
  U11892/op (nor2_2)                      94.84     342.93 f
  U10776/op (nand2_2)                     90.22     433.15 r
  U11683/op (nand2_4)                    117.06     550.21 f
  U12152/op (buf_4)                      100.25     650.46 f
  U14185/op (or2_1)                      118.29     768.75 f
  U14221/op (nand2_1)                    125.04     893.80 r
  U10915/op (nand2_1)                     82.87     976.67 f
  U10914/op (nand2_1)                    109.50    1086.16 r
  U19262/op (nor2_1)                      84.43    1170.59 f
  U19263/op (nor2_1)                      81.17    1251.76 r
  U19265/op (not_ab_or_c_or_d)           115.84    1367.60 f
  U19268/op (and4_1)                     176.23    1543.83 f
  U19269/op (nand2_1)                    186.04    1729.87 r
  dmem_haddr[5] (out)                      0.00    1729.87 r
  data arrival time                                1729.87

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1729.87
  -----------------------------------------------------------
  slack (MET)                                      1733.87


  Startpoint: ext_interrupts[1]
              (input port clocked by clk)
  Endpoint: dmem_haddr[24]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  ext_interrupts[1] (in)                  58.12      62.12 r
  U11890/op (nor4_2)                     108.09     170.21 f
  U11891/op (nand4_1)                     67.83     238.04 r
  U11892/op (nor2_2)                      94.84     332.87 f
  U10776/op (nand2_2)                     90.22     423.09 r
  U11683/op (nand2_4)                    117.06     540.15 f
  U13157/op (buf_4)                      183.05     723.20 f
  U11676/op (nand2_1)                     83.00     806.20 r
  U10814/op (nand2_1)                     69.85     876.06 f
  U10812/op (nand2_1)                    105.07     981.13 r
  U10831/op (inv_1)                      190.21    1171.34 f
  U18114/op (nand2_1)                    170.69    1342.03 r
  U21228/op (nor2_1)                      85.44    1427.47 f
  U21245/op (ab_or_c_or_d)               305.12    1732.60 f
  dmem_haddr[24] (out)                     0.00    1732.60 f
  data arrival time                                1732.60

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1732.60
  -----------------------------------------------------------
  slack (MET)                                      1736.60


  Startpoint: imem_hready
              (input port clocked by clk)
  Endpoint: imem_haddr[14]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  imem_hready (in)                        60.73      64.73 r
  U12040/op (nand2_1)                     73.52     138.25 f
  U12042/op (and2_1)                     138.49     276.74 f
  U15167/op (nand2_1)                     49.93     326.67 r
  U10729/op (and2_1)                     126.32     452.99 r
  U15168/op (nand2_2)                     84.10     537.09 f
  U15169/op (inv_2)                       98.36     635.45 r
  U11660/op (buf_4)                      131.75     767.20 r
  U15222/op (not_ab_or_c_or_d)           146.26     913.46 f
  U15223/op (nand2_1)                     93.01    1006.47 r
  U15227/op (nand2_1)                    119.38    1125.85 f
  U15491/op (nor2_2)                     112.31    1238.17 r
  U19159/op (nor2_1)                     106.15    1344.32 f
  U19160/op (xor2_1)                     390.94    1735.26 f
  imem_haddr[14] (out)                     0.00    1735.26 f
  data arrival time                                1735.26

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1735.26
  -----------------------------------------------------------
  slack (MET)                                      1739.26


  Startpoint: ext_interrupts[2]
              (input port clocked by clk)
  Endpoint: dmem_haddr[28]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  ext_interrupts[2] (in)                  59.45      63.45 r
  U11889/op (nor4_2)                     107.33     170.78 f
  U11891/op (nand4_1)                     74.67     245.45 r
  U11892/op (nor2_2)                      94.84     340.28 f
  U10776/op (nand2_2)                     90.22     430.50 r
  U11683/op (nand2_4)                    117.06     547.56 f
  U13157/op (buf_4)                      183.05     730.61 f
  U11676/op (nand2_1)                     83.00     813.61 r
  U10814/op (nand2_1)                     69.85     883.47 f
  U10812/op (nand2_1)                    105.07     988.54 r
  U10831/op (inv_1)                      190.21    1178.75 f
  U18114/op (nand2_1)                    170.69    1349.44 r
  U21625/op (nor2_1)                      85.44    1434.88 f
  U21643/op (ab_or_c_or_d)               300.81    1735.69 f
  dmem_haddr[28] (out)                     0.00    1735.69 f
  data arrival time                                1735.69

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1735.69
  -----------------------------------------------------------
  slack (MET)                                      1739.69


  Startpoint: ext_interrupts[7]
              (input port clocked by clk)
  Endpoint: dmem_haddr[28]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  ext_interrupts[7] (in)                  58.12      62.12 r
  U11888/op (nor4_2)                     106.53     168.65 f
  U11891/op (nand4_1)                     79.45     248.10 r
  U11892/op (nor2_2)                      94.84     342.93 f
  U10776/op (nand2_2)                     90.22     433.15 r
  U11683/op (nand2_4)                    117.06     550.21 f
  U13157/op (buf_4)                      183.05     733.26 f
  U11676/op (nand2_1)                     83.00     816.26 r
  U10814/op (nand2_1)                     69.85     886.12 f
  U10812/op (nand2_1)                    105.07     991.19 r
  U10831/op (inv_1)                      190.21    1181.40 f
  U18114/op (nand2_1)                    170.69    1352.09 r
  U21625/op (nor2_1)                      85.44    1437.53 f
  U21643/op (ab_or_c_or_d)               300.81    1738.34 f
  dmem_haddr[28] (out)                     0.00    1738.34 f
  data arrival time                                1738.34

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1738.34
  -----------------------------------------------------------
  slack (MET)                                      1742.34


  Startpoint: ext_interrupts[2]
              (input port clocked by clk)
  Endpoint: dmem_haddr[24]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  ext_interrupts[2] (in)                  59.45      63.45 r
  U11889/op (nor4_2)                     107.33     170.78 f
  U11891/op (nand4_1)                     74.67     245.45 r
  U11892/op (nor2_2)                      94.84     340.28 f
  U10776/op (nand2_2)                     90.22     430.50 r
  U11683/op (nand2_4)                    117.06     547.56 f
  U13157/op (buf_4)                      183.05     730.61 f
  U11676/op (nand2_1)                     83.00     813.61 r
  U10814/op (nand2_1)                     69.85     883.47 f
  U10812/op (nand2_1)                    105.07     988.54 r
  U10831/op (inv_1)                      190.21    1178.75 f
  U18114/op (nand2_1)                    170.69    1349.44 r
  U21228/op (nor2_1)                      85.44    1434.88 f
  U21245/op (ab_or_c_or_d)               305.12    1740.01 f
  dmem_haddr[24] (out)                     0.00    1740.01 f
  data arrival time                                1740.01

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1740.01
  -----------------------------------------------------------
  slack (MET)                                      1744.01


  Startpoint: ext_interrupts[1]
              (input port clocked by clk)
  Endpoint: dmem_haddr[20]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  ext_interrupts[1] (in)                  58.12      62.12 r
  U11890/op (nor4_2)                     108.09     170.21 f
  U11891/op (nand4_1)                     67.83     238.04 r
  U11892/op (nor2_2)                      94.84     332.87 f
  U10776/op (nand2_2)                     90.22     423.09 r
  U11683/op (nand2_4)                    117.06     540.15 f
  U12152/op (buf_4)                      100.25     640.40 f
  U12740/op (mux2_1)                     224.83     865.23 r
  U12741/op (nand2_1)                     78.84     944.07 f
  U12744/op (nand2_1)                    114.75    1058.82 r
  U14865/op (inv_1)                      116.84    1175.66 f
  U18902/op (nand2_1)                     57.92    1233.58 r
  U18904/op (not_ab_or_c_or_d)           139.86    1373.44 f
  U10954/op (nand4_1)                     71.71    1445.15 r
  U18907/op (not_ab_or_c_or_d)            90.95    1536.10 f
  U11613/op (nand4_1)                    205.43    1741.53 r
  dmem_haddr[20] (out)                     0.00    1741.53 r
  data arrival time                                1741.53

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1741.53
  -----------------------------------------------------------
  slack (MET)                                      1745.53


  Startpoint: ext_interrupts[7]
              (input port clocked by clk)
  Endpoint: dmem_haddr[24]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  ext_interrupts[7] (in)                  58.12      62.12 r
  U11888/op (nor4_2)                     106.53     168.65 f
  U11891/op (nand4_1)                     79.45     248.10 r
  U11892/op (nor2_2)                      94.84     342.93 f
  U10776/op (nand2_2)                     90.22     433.15 r
  U11683/op (nand2_4)                    117.06     550.21 f
  U13157/op (buf_4)                      183.05     733.26 f
  U11676/op (nand2_1)                     83.00     816.26 r
  U10814/op (nand2_1)                     69.85     886.12 f
  U10812/op (nand2_1)                    105.07     991.19 r
  U10831/op (inv_1)                      190.21    1181.40 f
  U18114/op (nand2_1)                    170.69    1352.09 r
  U21228/op (nor2_1)                      85.44    1437.53 f
  U21245/op (ab_or_c_or_d)               305.12    1742.66 f
  dmem_haddr[24] (out)                     0.00    1742.66 f
  data arrival time                                1742.66

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1742.66
  -----------------------------------------------------------
  slack (MET)                                      1746.66


  Startpoint: ext_interrupts[2]
              (input port clocked by clk)
  Endpoint: dmem_haddr[20]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  ext_interrupts[2] (in)                  59.45      63.45 r
  U11889/op (nor4_2)                     107.33     170.78 f
  U11891/op (nand4_1)                     74.67     245.45 r
  U11892/op (nor2_2)                      94.84     340.28 f
  U10776/op (nand2_2)                     90.22     430.50 r
  U11683/op (nand2_4)                    117.06     547.56 f
  U12152/op (buf_4)                      100.25     647.81 f
  U12740/op (mux2_1)                     224.83     872.64 r
  U12741/op (nand2_1)                     78.84     951.48 f
  U12744/op (nand2_1)                    114.75    1066.23 r
  U14865/op (inv_1)                      116.84    1183.07 f
  U18902/op (nand2_1)                     57.92    1240.99 r
  U18904/op (not_ab_or_c_or_d)           139.86    1380.85 f
  U10954/op (nand4_1)                     71.71    1452.56 r
  U18907/op (not_ab_or_c_or_d)            90.95    1543.51 f
  U11613/op (nand4_1)                    205.43    1748.94 r
  dmem_haddr[20] (out)                     0.00    1748.94 r
  data arrival time                                1748.94

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1748.94
  -----------------------------------------------------------
  slack (MET)                                      1752.94


  Startpoint: dmem_hresp[0]
              (input port clocked by clk)
  Endpoint: dmem_haddr[11]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  dmem_hresp[0] (in)                      15.08      19.08 r
  U10665/op (nor2_1)                      98.02     117.10 f
  U11898/op (nand2_1)                     65.20     182.30 r
  U12151/op (nor3_1)                     113.53     295.83 f
  U11704/op (and2_1)                     149.97     445.80 f
  U11683/op (nand2_4)                     84.68     530.48 r
  U12152/op (buf_4)                       93.19     623.67 r
  U13612/op (inv_1)                       90.51     714.18 f
  U14593/op (nand2_1)                     62.31     776.49 r
  U11089/op (and2_1)                     174.40     950.89 r
  U10766/op (inv_2)                      194.04    1144.93 f
  U18394/op (nor2_1)                     158.70    1303.63 r
  U18395/op (inv_1)                       60.01    1363.64 f
  U18396/op (nor2_1)                      86.22    1449.86 r
  U18405/op (not_ab_or_c_or_d)           108.65    1558.51 f
  U11606/op (nand4_1)                    200.60    1759.11 r
  dmem_haddr[11] (out)                     0.00    1759.11 r
  data arrival time                                1759.11

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1759.11
  -----------------------------------------------------------
  slack (MET)                                      1763.11


  Startpoint: dmem_hresp[0]
              (input port clocked by clk)
  Endpoint: dmem_haddr[16]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  dmem_hresp[0] (in)                      15.08      19.08 r
  U10665/op (nor2_1)                      98.02     117.10 f
  U11898/op (nand2_1)                     65.20     182.30 r
  U11899/op (nor2_1)                     109.77     292.07 f
  U10773/op (and2_1)                     120.95     413.02 f
  U12140/op (nand2_2)                     80.37     493.39 r
  U11653/op (buf_2)                      138.13     631.51 r
  U14542/op (mux2_1)                     218.50     850.02 r
  U14543/op (nand2_1)                     74.88     924.90 f
  U10886/op (nand2_1)                     69.01     993.91 r
  U10659/op (inv_1)                      132.73    1126.64 f
  U18085/op (nand2_1)                     61.46    1188.10 r
  U18089/op (nand2_1)                     65.80    1253.91 f
  U18092/op (nor2_1)                     150.02    1403.93 r
  U18134/op (not_ab_or_c_or_d)           149.49    1553.42 f
  U11609/op (nand4_1)                    206.88    1760.30 r
  dmem_haddr[16] (out)                     0.00    1760.30 r
  data arrival time                                1760.30

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1760.30
  -----------------------------------------------------------
  slack (MET)                                      1764.30


  Startpoint: dmem_hready
              (input port clocked by clk)
  Endpoint: dmem_haddr[16]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 f
  dmem_hready (in)                        12.19      16.19 f
  U11893/op (inv_1)                       34.95      51.14 r
  U11894/op (nand2_1)                     59.56     110.69 f
  U11897/op (nand2_1)                     80.68     191.37 r
  U11899/op (nor2_1)                     114.91     306.28 f
  U10773/op (and2_1)                     120.95     427.22 f
  U12140/op (nand2_2)                     80.37     507.59 r
  U11653/op (buf_2)                      138.13     645.72 r
  U14542/op (mux2_1)                     218.50     864.22 r
  U14543/op (nand2_1)                     74.88     939.11 f
  U10886/op (nand2_1)                     69.01    1008.12 r
  U10659/op (inv_1)                      132.73    1140.85 f
  U18085/op (nand2_1)                     61.46    1202.31 r
  U18089/op (nand2_1)                     65.80    1268.11 f
  U18092/op (nor2_1)                     150.02    1418.13 r
  U18134/op (not_ab_or_c_or_d)           149.49    1567.62 f
  U11609/op (nand4_1)                    206.88    1774.51 r
  dmem_haddr[16] (out)                     0.00    1774.51 r
  data arrival time                                1774.51

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1774.51
  -----------------------------------------------------------
  slack (MET)                                      1778.51


  Startpoint: dmem_hresp[0]
              (input port clocked by clk)
  Endpoint: dmem_haddr[16]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vscale_core        10x10                 vtvt_tsmc180

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  dmem_hresp[0] (in)                      15.08      19.08 r
  U10665/op (nor2_1)                      98.02     117.10 f
  U11898/op (nand2_1)                     65.20     182.30 r
  U11899/op (nor2_1)                     109.77     292.07 f
  U10773/op (and2_1)                     120.95     413.02 f
  U12140/op (nand2_2)                     80.37     493.39 r
  U11699/op (inv_1)                       87.27     580.66 f
  U10772/op (inv_4)                      118.34     698.99 r
  U13535/op (mux2_1)                     220.46     919.45 r
  U13536/op (nand2_1)                     74.53     993.98 f
  U10890/op (nand2_1)                    101.78    1095.76 r
  U18123/op (nand2_1)                     74.35    1170.11 f
  U18127/op (nand2_1)                     53.59    1223.70 r
  U18128/op (nor2_1)                     160.27    1383.98 f
  U18133/op (nor2_1)                      90.95    1474.93 r
  U18134/op (not_ab_or_c_or_d)            94.45    1569.38 f
  U11609/op (nand4_1)                    206.88    1776.27 r
  dmem_haddr[16] (out)                     0.00    1776.27 r
  data arrival time                                1776.27

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -4.00      -4.00
  data required time                                 -4.00
  -----------------------------------------------------------
  data required time                                 -4.00
  data arrival time                               -1776.27
  -----------------------------------------------------------
  slack (MET)                                      1780.27


1
