static void F_1 ( T_1 * V_1 , T_2 V_2 )\r\n{\r\nT_3 * V_3 = V_1 -> V_3 ;\r\nstruct V_4 * V_5 = F_2 ( V_3 -> V_5 ) ;\r\nstruct V_6 * V_7 = F_3 ( V_3 ) ;\r\nint V_8 = V_3 -> V_8 ;\r\nT_4 V_9 ;\r\nif( V_7 -> V_10 == V_11 )\r\nV_9 = V_2 >> 8 ;\r\nelse\r\nV_9 = V_2 & 0xFF ;\r\nF_4 ( V_5 , 0x54 + 4 * V_8 , V_9 ) ;\r\n}\r\nstatic void F_5 ( T_1 * V_1 , T_2 V_2 )\r\n{\r\nT_3 * V_3 = V_1 -> V_3 ;\r\nstruct V_4 * V_5 = F_2 ( V_3 -> V_5 ) ;\r\nstruct V_6 * V_7 = F_3 ( V_3 ) ;\r\nint V_8 = V_3 -> V_8 ;\r\nT_4 V_12 = V_1 -> V_13 & 1 , V_9 ;\r\nif( V_7 -> V_10 == V_11 )\r\nV_9 = V_2 >> 8 ;\r\nelse\r\nV_9 = V_2 & 0xFF ;\r\nif ( V_7 -> V_14 == 0 )\r\nF_4 ( V_5 , 0x56 + 4 * V_8 + V_12 , V_9 ) ;\r\nelse {\r\nF_4 ( V_5 , 0x56 + 4 * V_8 , V_9 ) ;\r\nF_4 ( V_5 , 0x56 + 4 * V_8 + 1 , V_9 ) ;\r\n}\r\n}\r\nstatic void F_6 ( T_1 * V_1 )\r\n{\r\nT_3 * V_3 = V_1 -> V_3 ;\r\nstruct V_4 * V_5 = F_2 ( V_3 -> V_5 ) ;\r\nstruct V_6 * V_7 = F_3 ( V_3 ) ;\r\nT_1 * V_15 = F_7 ( V_1 ) ;\r\nint clock , V_16 , V_17 = 0 ;\r\nT_4 V_12 = V_1 -> V_13 & 1 , V_18 ;\r\nif( V_7 -> V_19 [ 0 ] [ 0 ] > V_7 -> V_19 [ 1 ] [ 0 ] ) {\r\nclock = V_7 -> V_19 [ 0 ] [ 1 ] ;\r\nV_16 = V_7 -> V_19 [ 1 ] [ 1 ] ;\r\n} else {\r\nclock = V_7 -> V_19 [ 1 ] [ 1 ] ;\r\nV_16 = V_7 -> V_19 [ 0 ] [ 1 ] ;\r\n}\r\nif ( clock == V_20 )\r\nclock = V_16 ;\r\nif( clock == V_20 )\r\nreturn;\r\nif( clock == V_7 -> V_10 )\r\nreturn;\r\nif( clock == V_11 )\r\nV_7 -> V_10 = V_11 ;\r\nelse {\r\nV_7 -> V_10 = V_21 ;\r\nV_17 = 1 ;\r\n}\r\nF_8 ( V_5 , 0x50 , & V_18 ) ;\r\nV_18 &= ~ ( 1 << ( 1 + V_3 -> V_8 ) ) ;\r\nV_18 |= V_17 << ( 1 + V_3 -> V_8 ) ;\r\nF_4 ( V_5 , 0x50 , V_18 ) ;\r\nif( V_15 && V_7 -> V_22 [ 1 - V_12 ] != V_23 ) {\r\nF_5 ( V_15 , V_7 -> V_22 [ 1 - V_12 ] ) ;\r\nF_1 ( V_15 , V_7 -> V_24 [ 1 - V_12 ] ) ;\r\n}\r\nif( V_7 -> V_22 [ V_12 ] != V_23 ) {\r\nF_5 ( V_1 , V_7 -> V_22 [ V_12 ] ) ;\r\nF_1 ( V_1 , V_7 -> V_24 [ V_12 ] ) ;\r\n}\r\n}\r\nstatic void F_9 ( T_3 * V_3 , T_1 * V_1 )\r\n{\r\nstruct V_6 * V_7 = F_3 ( V_3 ) ;\r\nT_1 * V_15 = F_7 ( V_1 ) ;\r\nconst T_4 V_24 = V_1 -> V_25 - V_26 ;\r\nT_4 V_12 = V_1 -> V_13 & 1 , V_27 = V_24 ;\r\nstatic T_2 V_28 [] = { 0xAA88 , 0xA382 , 0xA181 , 0x3332 , 0x3121 } ;\r\nstatic T_4 V_29 [] = { V_11 , V_11 , V_11 , V_11 , V_20 } ;\r\nif ( V_15 ) {\r\nT_4 V_30 = V_15 -> V_25 - V_26 ;\r\nif ( V_30 < V_27 )\r\nV_27 = V_30 ;\r\n}\r\nV_7 -> V_19 [ V_12 ] [ 1 ] = V_29 [ V_27 ] ;\r\nV_7 -> V_19 [ V_12 ] [ 0 ] = 1 ;\r\nV_7 -> V_24 [ V_12 ] = V_28 [ V_27 ] ;\r\nF_6 ( V_1 ) ;\r\nF_1 ( V_1 , V_7 -> V_24 [ V_12 ] ) ;\r\n}\r\nstatic void F_10 ( T_1 * V_1 , T_4 V_31 )\r\n{\r\nT_3 * V_3 = V_1 -> V_3 ;\r\nstruct V_4 * V_5 = F_2 ( V_3 -> V_5 ) ;\r\nstruct V_6 * V_7 = ( void * ) F_3 ( V_3 ) ;\r\nT_4 V_12 = V_1 -> V_13 & 1 , V_8 = V_3 -> V_8 , V_9 ;\r\nstatic T_2 V_32 [] = { 0x8866 , 0x3222 , 0x3121 } ;\r\nstatic T_4 V_33 [] = { V_20 , V_11 , V_20 } ;\r\nV_7 -> V_19 [ V_12 ] [ 1 ] = V_33 [ V_31 ] ;\r\nV_7 -> V_19 [ V_12 ] [ 0 ] = 2 ;\r\nV_7 -> V_34 [ V_12 ] = V_32 [ V_31 ] ;\r\nV_7 -> V_22 [ V_12 ] = V_23 ;\r\nF_8 ( V_5 , 0x50 , & V_9 ) ;\r\nif ( V_7 -> V_14 )\r\nV_9 |= V_8 ? 0x60 : 0x18 ;\r\nelse\r\nV_9 |= 1 << ( 3 + 2 * V_8 + V_12 ) ;\r\nF_4 ( V_5 , 0x50 , V_9 ) ;\r\nF_6 ( V_1 ) ;\r\n}\r\nstatic void F_11 ( T_1 * V_1 , T_4 V_31 )\r\n{\r\nT_3 * V_3 = V_1 -> V_3 ;\r\nstruct V_4 * V_5 = F_2 ( V_3 -> V_5 ) ;\r\nstruct V_6 * V_7 = F_3 ( V_3 ) ;\r\nT_4 V_12 = V_1 -> V_13 & 1 , V_8 = V_3 -> V_8 , V_9 ;\r\nstatic T_2 V_22 [] = { 0x4433 , 0x4231 , 0x3121 , 0x2121 , 0x1111 , 0x2211 , 0x1111 } ;\r\nstatic T_4 V_35 [] = { V_20 , V_21 , V_20 , V_11 , V_11 , V_21 , V_11 } ;\r\nV_7 -> V_19 [ V_12 ] [ 1 ] = V_35 [ V_31 ] ;\r\nV_7 -> V_19 [ V_12 ] [ 0 ] = 3 ;\r\nV_7 -> V_34 [ V_12 ] = V_36 ;\r\nV_7 -> V_22 [ V_12 ] = V_22 [ V_31 ] ;\r\nif( V_31 >= 5 )\r\nV_7 -> V_22 [ V_12 ] |= 0x8080 ;\r\nF_8 ( V_5 , 0x50 , & V_9 ) ;\r\nif ( V_7 -> V_14 )\r\nV_9 &= V_8 ? 0x9F : 0xE7 ;\r\nelse\r\nV_9 &= ~ ( 1 << ( 3 + 2 * V_8 + V_12 ) ) ;\r\nF_4 ( V_5 , 0x50 , V_9 ) ;\r\nF_6 ( V_1 ) ;\r\nF_5 ( V_1 , V_7 -> V_22 [ V_12 ] ) ;\r\n}\r\nstatic void F_12 ( T_1 * V_1 )\r\n{\r\nT_3 * V_3 = V_1 -> V_3 ;\r\nstruct V_6 * V_7 = F_3 ( V_3 ) ;\r\nT_4 V_12 = V_1 -> V_13 & 1 ;\r\nif( V_7 -> V_34 [ V_12 ] != V_36 )\r\nF_1 ( V_1 , V_7 -> V_34 [ V_12 ] ) ;\r\nelse if( V_7 -> V_22 [ V_12 ] != V_23 && V_7 -> V_14 )\r\nF_5 ( V_1 , V_7 -> V_22 [ V_12 ] ) ;\r\nF_13 ( V_1 ) ;\r\n}\r\nstatic int F_14 ( T_1 * V_1 )\r\n{\r\nT_3 * V_3 = V_1 -> V_3 ;\r\nstruct V_6 * V_7 = F_3 ( V_3 ) ;\r\nint V_37 = F_15 ( V_1 ) ;\r\nT_4 V_12 = V_1 -> V_13 & 1 ;\r\nif( V_7 -> V_34 [ V_12 ] != V_36 )\r\nF_1 ( V_1 , V_7 -> V_24 [ V_12 ] ) ;\r\nreturn V_37 ;\r\n}\r\nstatic void F_16 ( T_3 * V_3 , T_1 * V_1 )\r\n{\r\nconst T_4 V_38 = V_1 -> V_39 ;\r\nif ( V_38 >= V_40 && V_38 <= V_41 )\r\nF_11 ( V_1 , V_38 - V_40 ) ;\r\nelse if ( V_38 >= V_42 && V_38 <= V_43 )\r\nF_10 ( V_1 , V_38 - V_42 ) ;\r\n}\r\nstatic T_4 F_17 ( T_3 * V_3 )\r\n{\r\nreturn V_44 ;\r\n}\r\nstatic void F_18 ( T_1 * V_1 )\r\n{\r\nstruct V_6 * V_7 = F_3 ( V_1 -> V_3 ) ;\r\nT_2 * V_45 = V_1 -> V_45 ;\r\nif ( ! V_7 -> V_46 ) {\r\nV_1 -> V_47 |= V_48 ;\r\n} else {\r\nif ( strstr ( ( char * ) & V_45 [ V_49 ] ,\r\nL_1 ) ) {\r\nV_45 [ V_50 ] |= ( 3 << 8 ) ;\r\nV_45 [ V_51 ] |= 0x0400 ;\r\nV_45 [ V_52 ] |= 0x0400 ;\r\nF_19 ( V_53 L_2 ,\r\nV_1 -> V_54 , V_45 [ 147 ] ? L_3 : L_4 ,\r\nV_45 [ V_55 ] ) ;\r\nif ( V_45 [ V_55 ] != 1 )\r\nF_19 ( V_56 L_5 , V_45 [ 146 ] ) ;\r\nF_19 ( V_56 L_6 ) ;\r\n} else {\r\nV_45 [ V_57 ] &= 3 ;\r\nV_45 [ V_58 ] = 0 ;\r\nV_45 [ V_59 ] = 0 ;\r\nV_45 [ V_51 ] &= 0xC400 ;\r\nV_45 [ V_60 ] &= 0xC000 ;\r\nV_45 [ V_61 ] = 0 ;\r\nV_45 [ V_52 ] &= 0xC400 ;\r\nV_45 [ V_62 ] &= 0xC000 ;\r\nV_45 [ 127 ] = 0 ;\r\nV_45 [ V_63 ] = 0 ;\r\nV_45 [ V_55 ] = 0 ;\r\nV_45 [ V_64 ] = 0 ;\r\nF_19 ( V_53 L_7 ,\r\nV_1 -> V_54 ) ;\r\n}\r\nif ( F_20 ( V_45 ) ) {\r\nV_45 [ V_65 ] |= 0x0101 ;\r\nV_1 -> V_66 = V_42 ;\r\n}\r\n}\r\n}\r\nstatic void T_5 F_21 ( T_3 * V_3 )\r\n{\r\nstruct V_4 * V_5 = F_2 ( V_3 -> V_5 ) ;\r\nstruct V_67 * V_68 = F_22 ( V_5 ) ;\r\nstruct V_6 * V_69 = V_68 -> V_70 ;\r\nstruct V_6 * V_71 = V_69 + V_3 -> V_8 ;\r\nT_4 V_9 ;\r\nF_23 ( V_3 , V_71 ) ;\r\nF_8 ( V_5 , 0x50 , & V_9 ) ;\r\nif ( V_9 & 1 ) {\r\nV_71 -> V_46 = 1 ;\r\nV_3 -> V_72 |= V_73 ;\r\nV_3 -> V_74 = 256 ;\r\n}\r\nif ( V_9 & ( 1 << ( 1 + V_3 -> V_8 ) ) )\r\nV_71 -> V_10 = V_21 ;\r\nelse\r\nV_71 -> V_10 = V_11 ;\r\nV_71 -> V_19 [ 0 ] [ 1 ] = V_20 ;\r\nV_71 -> V_19 [ 1 ] [ 1 ] = V_20 ;\r\nif ( V_5 -> V_75 == 0x10 ) {\r\nV_71 -> V_14 = 1 ;\r\nV_3 -> V_72 |= V_73 ;\r\nif ( V_71 -> V_46 == 0 )\r\nF_19 (KERN_WARNING DRV_NAME L_8\r\nL_9 , pci_name(dev)) ;\r\n}\r\nif ( V_71 -> V_46 == 0 ) {\r\nV_3 -> V_76 = & V_77 ;\r\n} else\r\nV_3 -> V_72 |= V_78 ;\r\nif ( V_3 -> V_79 == 0 )\r\nreturn;\r\nV_3 -> V_80 = V_81 ;\r\nV_3 -> V_82 = V_83 ;\r\nif ( V_71 -> V_84 & V_85 ) {\r\nif ( V_5 -> V_75 == 0x11 )\r\nV_3 -> V_80 = 0 ;\r\n}\r\n}\r\nstatic void F_24 ( struct V_4 * V_5 )\r\n{\r\nF_4 ( V_5 , 0x5E , 0x01 ) ;\r\nF_4 ( V_5 , 0x50 , 0x00 ) ;\r\nF_25 ( V_5 , V_86 ,\r\nV_87 | V_88 |\r\nV_89 | V_90 ) ;\r\nF_25 ( V_5 , 0x40 , 0xA0F3 ) ;\r\nF_26 ( V_5 , 0x4C , 0x02040204 ) ;\r\nF_4 ( V_5 , 0x42 , 0x36 ) ;\r\nF_4 ( V_5 , V_91 , 0x20 ) ;\r\n}\r\nstatic int F_27 ( struct V_4 * V_5 )\r\n{\r\nT_4 V_9 ;\r\nstatic char * V_92 [ 2 ] = { L_10 , L_11 } ;\r\nif ( V_93 ) {\r\nF_19 (KERN_INFO DRV_NAME L_12 ,\r\npci_name(dev)) ;\r\nF_24 ( V_5 ) ;\r\n}\r\nF_8 ( V_5 , 0x50 , & V_9 ) ;\r\nF_19 (KERN_INFO DRV_NAME L_13 ,\r\npci_name(dev), mode[conf & 1]) ;\r\nreturn 0 ;\r\n}\r\nstatic int T_5 F_28 ( struct V_4 * V_5 , const struct V_94 * V_45 )\r\n{\r\nstruct V_6 * V_69 ;\r\nint V_95 ;\r\nV_69 = F_29 ( 2 * sizeof( * V_69 ) , V_96 ) ;\r\nif ( V_69 == NULL ) {\r\nF_19 (KERN_ERR DRV_NAME L_14 , pci_name(dev)) ;\r\nreturn - V_97 ;\r\n}\r\nV_69 -> V_84 = V_45 -> V_98 ;\r\nV_95 = F_30 ( V_5 , & V_99 , V_69 ) ;\r\nif ( V_95 )\r\nF_31 ( V_69 ) ;\r\nreturn V_95 ;\r\n}\r\nstatic void T_6 F_32 ( struct V_4 * V_5 )\r\n{\r\nstruct V_67 * V_68 = F_22 ( V_5 ) ;\r\nstruct V_6 * V_69 = V_68 -> V_70 ;\r\nF_33 ( V_5 ) ;\r\nF_31 ( V_69 ) ;\r\n}\r\nstatic int T_7 F_34 ( void )\r\n{\r\nreturn F_35 ( & V_100 ) ;\r\n}\r\nstatic void T_8 F_36 ( void )\r\n{\r\nF_37 ( & V_100 ) ;\r\n}
