// Seed: 3893400471
module module_0 (
    output wand id_0,
    output wire id_1
);
  wand id_3 = "" == 1;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output wor  id_0,
    input  tri0 id_1,
    input  wire id_2,
    input  wire id_3
);
  logic [7:0] id_5;
  module_0 modCall_1 (
      id_0,
      id_0
  );
  assign id_5[""] = 1'b0 >= id_3;
endmodule
module module_2 #(
    parameter id_3 = 32'd33,
    parameter id_4 = 32'd63
) (
    output supply1 id_0,
    input tri0 id_1
);
  defparam id_3.id_4 = 1 == 1;
  module_0 modCall_1 (
      id_0,
      id_0
  );
  assign modCall_1.type_0 = 0;
endmodule
