Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.2 (lin64) Build 2615518 Fri Aug  9 15:53:29 MDT 2019
| Date         : Thu Nov 14 16:10:50 2019
| Host         : eecs-digital-18 running 64-bit Ubuntu 14.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.905    -1192.669                    228                  820        0.066        0.000                      0                  820        3.000        0.000                       0                   321  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)       Period(ns)      Frequency(MHz)
-----                    ------------       ----------      --------------
clkdivider/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0     {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0     {0.000 25.000}     50.000          20.000          
sys_clk_pin              {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clkdivider/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0           7.405        0.000                      0                  518        0.066        0.000                      0                  518        7.192        0.000                       0                   260  
  clkfbout_clk_wiz_0                                                                                                                                                      47.845        0.000                       0                     3  
sys_clk_pin                    5.770        0.000                      0                  149        0.182        0.000                      0                  149        4.500        0.000                       0                    57  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin         clk_out1_clk_wiz_0       -5.905    -1192.669                    228                  228        0.619        0.000                      0                  228  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clkdivider/inst/clk_in1
  To Clock:  clkdivider/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkdivider/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdivider/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.405ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.405ns  (required time - arrival time)
  Source:                 nolabel_line40/y_filter/previous_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            nolabel_line40/vert_angle_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.795ns  (logic 3.481ns (44.656%)  route 4.314ns (55.344%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 16.978 - 15.385 ) 
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=260, routed)         1.720     1.722    nolabel_line40/y_filter/clk_out1
    SLICE_X79Y98         FDRE                                         r  nolabel_line40/y_filter/previous_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y98         FDRE (Prop_fdre_C_Q)         0.456     2.178 f  nolabel_line40/y_filter/previous_data_reg[0]/Q
                         net (fo=1, routed)           0.404     2.583    nolabel_line40/y_filter/filtered_data[0]
    SLICE_X79Y98         LUT1 (Prop_lut1_I0_O)        0.120     2.703 r  nolabel_line40/y_filter/y_shifted3_carry_i_18/O
                         net (fo=1, routed)           0.681     3.384    nolabel_line40/y_filter/y_shifted3_carry_i_18_n_0
    SLICE_X72Y96         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.783     4.167 r  nolabel_line40/y_filter/y_shifted3_carry_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.167    nolabel_line40/y_filter/y_shifted3_carry_i_13_n_0
    SLICE_X72Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.281 r  nolabel_line40/y_filter/y_shifted3_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.281    nolabel_line40/y_filter/y_shifted3_carry_i_8_n_0
    SLICE_X72Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.594 r  nolabel_line40/y_filter/y_shifted3_carry_i_7/O[3]
                         net (fo=3, routed)           1.152     5.745    nolabel_line40/y_filter/y_shifted5[12]
    SLICE_X73Y99         LUT5 (Prop_lut5_I1_O)        0.306     6.051 r  nolabel_line40/y_filter/y_shifted3_carry__0_i_6/O
                         net (fo=1, routed)           0.000     6.051    nolabel_line40/y_filter_n_5
    SLICE_X73Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.449 r  nolabel_line40/y_shifted3_carry__0/CO[3]
                         net (fo=1, routed)           0.001     6.450    nolabel_line40/y_shifted3_carry__0_n_0
    SLICE_X73Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.784 f  nolabel_line40/y_shifted3_carry__1/O[1]
                         net (fo=7, routed)           1.475     8.259    nolabel_line40/y_shifted3[9]
    SLICE_X79Y100        LUT5 (Prop_lut5_I3_O)        0.331     8.590 r  nolabel_line40/vert_angle[3]_i_3/O
                         net (fo=1, routed)           0.602     9.191    nolabel_line40/y_filter/vert_angle_reg[3]_1
    SLICE_X80Y100        LUT6 (Prop_lut6_I4_O)        0.326     9.517 r  nolabel_line40/y_filter/vert_angle[3]_i_1/O
                         net (fo=1, routed)           0.000     9.517    nolabel_line40/next_vert[3]
    SLICE_X80Y100        FDRE                                         r  nolabel_line40/vert_angle_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=260, routed)         1.591    16.978    nolabel_line40/clk_out1
    SLICE_X80Y100        FDRE                                         r  nolabel_line40/vert_angle_reg[3]/C
                         clock pessimism             -0.001    16.977    
                         clock uncertainty           -0.132    16.845    
    SLICE_X80Y100        FDRE (Setup_fdre_C_D)        0.077    16.922    nolabel_line40/vert_angle_reg[3]
  -------------------------------------------------------------------
                         required time                         16.922    
                         arrival time                          -9.517    
  -------------------------------------------------------------------
                         slack                                  7.405    

Slack (MET) :             7.462ns  (required time - arrival time)
  Source:                 nolabel_line40/y_filter/previous_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            nolabel_line40/vert_angle_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.737ns  (logic 3.503ns (45.275%)  route 4.234ns (54.725%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 16.978 - 15.385 ) 
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=260, routed)         1.720     1.722    nolabel_line40/y_filter/clk_out1
    SLICE_X79Y98         FDRE                                         r  nolabel_line40/y_filter/previous_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y98         FDRE (Prop_fdre_C_Q)         0.456     2.178 f  nolabel_line40/y_filter/previous_data_reg[0]/Q
                         net (fo=1, routed)           0.404     2.583    nolabel_line40/y_filter/filtered_data[0]
    SLICE_X79Y98         LUT1 (Prop_lut1_I0_O)        0.120     2.703 r  nolabel_line40/y_filter/y_shifted3_carry_i_18/O
                         net (fo=1, routed)           0.681     3.384    nolabel_line40/y_filter/y_shifted3_carry_i_18_n_0
    SLICE_X72Y96         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.783     4.167 r  nolabel_line40/y_filter/y_shifted3_carry_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.167    nolabel_line40/y_filter/y_shifted3_carry_i_13_n_0
    SLICE_X72Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.281 r  nolabel_line40/y_filter/y_shifted3_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.281    nolabel_line40/y_filter/y_shifted3_carry_i_8_n_0
    SLICE_X72Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.594 r  nolabel_line40/y_filter/y_shifted3_carry_i_7/O[3]
                         net (fo=3, routed)           1.152     5.745    nolabel_line40/y_filter/y_shifted5[12]
    SLICE_X73Y99         LUT5 (Prop_lut5_I1_O)        0.306     6.051 r  nolabel_line40/y_filter/y_shifted3_carry__0_i_6/O
                         net (fo=1, routed)           0.000     6.051    nolabel_line40/y_filter_n_5
    SLICE_X73Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.449 r  nolabel_line40/y_shifted3_carry__0/CO[3]
                         net (fo=1, routed)           0.001     6.450    nolabel_line40/y_shifted3_carry__0_n_0
    SLICE_X73Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.784 f  nolabel_line40/y_shifted3_carry__1/O[1]
                         net (fo=7, routed)           1.148     7.932    nolabel_line40/y_shifted3[9]
    SLICE_X78Y100        LUT3 (Prop_lut3_I0_O)        0.331     8.263 f  nolabel_line40/vert_angle[4]_i_2/O
                         net (fo=1, routed)           0.848     9.112    nolabel_line40/y_filter/vert_angle_reg[4]
    SLICE_X80Y101        LUT6 (Prop_lut6_I0_O)        0.348     9.460 r  nolabel_line40/y_filter/vert_angle[4]_i_1/O
                         net (fo=1, routed)           0.000     9.460    nolabel_line40/next_vert[4]
    SLICE_X80Y101        FDRE                                         r  nolabel_line40/vert_angle_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=260, routed)         1.591    16.978    nolabel_line40/clk_out1
    SLICE_X80Y101        FDRE                                         r  nolabel_line40/vert_angle_reg[4]/C
                         clock pessimism             -0.001    16.977    
                         clock uncertainty           -0.132    16.845    
    SLICE_X80Y101        FDRE (Setup_fdre_C_D)        0.077    16.922    nolabel_line40/vert_angle_reg[4]
  -------------------------------------------------------------------
                         required time                         16.922    
                         arrival time                          -9.460    
  -------------------------------------------------------------------
                         slack                                  7.462    

Slack (MET) :             7.803ns  (required time - arrival time)
  Source:                 nolabel_line40/y_filter/previous_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            nolabel_line40/vert_angle_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.501ns  (logic 3.541ns (47.207%)  route 3.960ns (52.793%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.601ns = ( 16.986 - 15.385 ) 
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=260, routed)         1.720     1.722    nolabel_line40/y_filter/clk_out1
    SLICE_X79Y98         FDRE                                         r  nolabel_line40/y_filter/previous_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y98         FDRE (Prop_fdre_C_Q)         0.456     2.178 f  nolabel_line40/y_filter/previous_data_reg[0]/Q
                         net (fo=1, routed)           0.404     2.583    nolabel_line40/y_filter/filtered_data[0]
    SLICE_X79Y98         LUT1 (Prop_lut1_I0_O)        0.120     2.703 r  nolabel_line40/y_filter/y_shifted3_carry_i_18/O
                         net (fo=1, routed)           0.681     3.384    nolabel_line40/y_filter/y_shifted3_carry_i_18_n_0
    SLICE_X72Y96         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.783     4.167 r  nolabel_line40/y_filter/y_shifted3_carry_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.167    nolabel_line40/y_filter/y_shifted3_carry_i_13_n_0
    SLICE_X72Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.281 r  nolabel_line40/y_filter/y_shifted3_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.281    nolabel_line40/y_filter/y_shifted3_carry_i_8_n_0
    SLICE_X72Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.503 f  nolabel_line40/y_filter/y_shifted3_carry_i_7/O[0]
                         net (fo=3, routed)           0.638     5.141    nolabel_line40/y_filter/y_shifted5[9]
    SLICE_X73Y98         LUT3 (Prop_lut3_I0_O)        0.299     5.440 r  nolabel_line40/y_filter/y_shifted3_carry_i_5/O
                         net (fo=1, routed)           0.000     5.440    nolabel_line40/y_filter_n_2
    SLICE_X73Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.990 r  nolabel_line40/y_shifted3_carry/CO[3]
                         net (fo=1, routed)           0.000     5.990    nolabel_line40/y_shifted3_carry_n_0
    SLICE_X73Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.324 r  nolabel_line40/y_shifted3_carry__0/O[1]
                         net (fo=7, routed)           1.018     7.341    nolabel_line40/y_shifted3[5]
    SLICE_X76Y100        LUT4 (Prop_lut4_I3_O)        0.332     7.673 r  nolabel_line40/vert_angle[7]_i_2/O
                         net (fo=2, routed)           1.219     8.892    nolabel_line40/y_filter/vert_angle_reg[5]
    SLICE_X78Y99         LUT6 (Prop_lut6_I0_O)        0.331     9.223 r  nolabel_line40/y_filter/vert_angle[7]_i_1/O
                         net (fo=1, routed)           0.000     9.223    nolabel_line40/next_vert[7]
    SLICE_X78Y99         FDRE                                         r  nolabel_line40/vert_angle_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=260, routed)         1.598    16.986    nolabel_line40/clk_out1
    SLICE_X78Y99         FDRE                                         r  nolabel_line40/vert_angle_reg[7]/C
                         clock pessimism              0.096    17.082    
                         clock uncertainty           -0.132    16.950    
    SLICE_X78Y99         FDRE (Setup_fdre_C_D)        0.077    17.027    nolabel_line40/vert_angle_reg[7]
  -------------------------------------------------------------------
                         required time                         17.027    
                         arrival time                          -9.223    
  -------------------------------------------------------------------
                         slack                                  7.803    

Slack (MET) :             7.807ns  (required time - arrival time)
  Source:                 nolabel_line40/y_filter/previous_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            nolabel_line40/vert_angle_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.344ns  (logic 3.251ns (44.265%)  route 4.093ns (55.735%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.591ns = ( 16.975 - 15.385 ) 
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=260, routed)         1.720     1.722    nolabel_line40/y_filter/clk_out1
    SLICE_X79Y98         FDRE                                         r  nolabel_line40/y_filter/previous_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y98         FDRE (Prop_fdre_C_Q)         0.456     2.178 f  nolabel_line40/y_filter/previous_data_reg[0]/Q
                         net (fo=1, routed)           0.404     2.583    nolabel_line40/y_filter/filtered_data[0]
    SLICE_X79Y98         LUT1 (Prop_lut1_I0_O)        0.120     2.703 r  nolabel_line40/y_filter/y_shifted3_carry_i_18/O
                         net (fo=1, routed)           0.681     3.384    nolabel_line40/y_filter/y_shifted3_carry_i_18_n_0
    SLICE_X72Y96         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.783     4.167 r  nolabel_line40/y_filter/y_shifted3_carry_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.167    nolabel_line40/y_filter/y_shifted3_carry_i_13_n_0
    SLICE_X72Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.281 r  nolabel_line40/y_filter/y_shifted3_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.281    nolabel_line40/y_filter/y_shifted3_carry_i_8_n_0
    SLICE_X72Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.594 r  nolabel_line40/y_filter/y_shifted3_carry_i_7/O[3]
                         net (fo=3, routed)           1.152     5.745    nolabel_line40/y_filter/y_shifted5[12]
    SLICE_X73Y99         LUT5 (Prop_lut5_I1_O)        0.306     6.051 r  nolabel_line40/y_filter/y_shifted3_carry__0_i_6/O
                         net (fo=1, routed)           0.000     6.051    nolabel_line40/y_filter_n_5
    SLICE_X73Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.449 r  nolabel_line40/y_shifted3_carry__0/CO[3]
                         net (fo=1, routed)           0.001     6.450    nolabel_line40/y_shifted3_carry__0_n_0
    SLICE_X73Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.784 f  nolabel_line40/y_shifted3_carry__1/O[1]
                         net (fo=7, routed)           1.148     7.932    nolabel_line40/y_shifted3[9]
    SLICE_X78Y100        LUT2 (Prop_lut2_I1_O)        0.303     8.235 f  nolabel_line40/vert_angle[6]_i_4/O
                         net (fo=4, routed)           0.708     8.943    nolabel_line40/y_filter/vert_angle_reg[1]
    SLICE_X79Y100        LUT6 (Prop_lut6_I5_O)        0.124     9.067 r  nolabel_line40/y_filter/vert_angle[6]_i_1/O
                         net (fo=1, routed)           0.000     9.067    nolabel_line40/next_vert[6]
    SLICE_X79Y100        FDRE                                         r  nolabel_line40/vert_angle_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=260, routed)         1.588    16.975    nolabel_line40/clk_out1
    SLICE_X79Y100        FDRE                                         r  nolabel_line40/vert_angle_reg[6]/C
                         clock pessimism             -0.001    16.974    
                         clock uncertainty           -0.132    16.842    
    SLICE_X79Y100        FDRE (Setup_fdre_C_D)        0.032    16.874    nolabel_line40/vert_angle_reg[6]
  -------------------------------------------------------------------
                         required time                         16.874    
                         arrival time                          -9.067    
  -------------------------------------------------------------------
                         slack                                  7.807    

Slack (MET) :             7.871ns  (required time - arrival time)
  Source:                 nolabel_line40/y_filter/previous_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            nolabel_line40/vert_angle_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.279ns  (logic 3.251ns (44.660%)  route 4.028ns (55.340%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.591ns = ( 16.975 - 15.385 ) 
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=260, routed)         1.720     1.722    nolabel_line40/y_filter/clk_out1
    SLICE_X79Y98         FDRE                                         r  nolabel_line40/y_filter/previous_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y98         FDRE (Prop_fdre_C_Q)         0.456     2.178 f  nolabel_line40/y_filter/previous_data_reg[0]/Q
                         net (fo=1, routed)           0.404     2.583    nolabel_line40/y_filter/filtered_data[0]
    SLICE_X79Y98         LUT1 (Prop_lut1_I0_O)        0.120     2.703 r  nolabel_line40/y_filter/y_shifted3_carry_i_18/O
                         net (fo=1, routed)           0.681     3.384    nolabel_line40/y_filter/y_shifted3_carry_i_18_n_0
    SLICE_X72Y96         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.783     4.167 r  nolabel_line40/y_filter/y_shifted3_carry_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.167    nolabel_line40/y_filter/y_shifted3_carry_i_13_n_0
    SLICE_X72Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.281 r  nolabel_line40/y_filter/y_shifted3_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.281    nolabel_line40/y_filter/y_shifted3_carry_i_8_n_0
    SLICE_X72Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.594 r  nolabel_line40/y_filter/y_shifted3_carry_i_7/O[3]
                         net (fo=3, routed)           1.152     5.745    nolabel_line40/y_filter/y_shifted5[12]
    SLICE_X73Y99         LUT5 (Prop_lut5_I1_O)        0.306     6.051 r  nolabel_line40/y_filter/y_shifted3_carry__0_i_6/O
                         net (fo=1, routed)           0.000     6.051    nolabel_line40/y_filter_n_5
    SLICE_X73Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.449 r  nolabel_line40/y_shifted3_carry__0/CO[3]
                         net (fo=1, routed)           0.001     6.450    nolabel_line40/y_shifted3_carry__0_n_0
    SLICE_X73Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.784 r  nolabel_line40/y_shifted3_carry__1/O[1]
                         net (fo=7, routed)           1.148     7.932    nolabel_line40/y_shifted3[9]
    SLICE_X78Y100        LUT2 (Prop_lut2_I1_O)        0.303     8.235 r  nolabel_line40/vert_angle[6]_i_4/O
                         net (fo=4, routed)           0.643     8.878    nolabel_line40/y_filter/vert_angle_reg[1]
    SLICE_X79Y100        LUT6 (Prop_lut6_I5_O)        0.124     9.002 r  nolabel_line40/y_filter/vert_angle[5]_i_1/O
                         net (fo=1, routed)           0.000     9.002    nolabel_line40/next_vert[5]
    SLICE_X79Y100        FDRE                                         r  nolabel_line40/vert_angle_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=260, routed)         1.588    16.975    nolabel_line40/clk_out1
    SLICE_X79Y100        FDRE                                         r  nolabel_line40/vert_angle_reg[5]/C
                         clock pessimism             -0.001    16.974    
                         clock uncertainty           -0.132    16.842    
    SLICE_X79Y100        FDRE (Setup_fdre_C_D)        0.031    16.873    nolabel_line40/vert_angle_reg[5]
  -------------------------------------------------------------------
                         required time                         16.873    
                         arrival time                          -9.002    
  -------------------------------------------------------------------
                         slack                                  7.871    

Slack (MET) :             7.873ns  (required time - arrival time)
  Source:                 nolabel_line40/y_filter/previous_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            nolabel_line40/vert_angle_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.330ns  (logic 3.083ns (42.058%)  route 4.247ns (57.942%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 16.978 - 15.385 ) 
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=260, routed)         1.720     1.722    nolabel_line40/y_filter/clk_out1
    SLICE_X79Y98         FDRE                                         r  nolabel_line40/y_filter/previous_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y98         FDRE (Prop_fdre_C_Q)         0.456     2.178 f  nolabel_line40/y_filter/previous_data_reg[0]/Q
                         net (fo=1, routed)           0.404     2.583    nolabel_line40/y_filter/filtered_data[0]
    SLICE_X79Y98         LUT1 (Prop_lut1_I0_O)        0.120     2.703 r  nolabel_line40/y_filter/y_shifted3_carry_i_18/O
                         net (fo=1, routed)           0.681     3.384    nolabel_line40/y_filter/y_shifted3_carry_i_18_n_0
    SLICE_X72Y96         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.783     4.167 r  nolabel_line40/y_filter/y_shifted3_carry_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.167    nolabel_line40/y_filter/y_shifted3_carry_i_13_n_0
    SLICE_X72Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.281 r  nolabel_line40/y_filter/y_shifted3_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.281    nolabel_line40/y_filter/y_shifted3_carry_i_8_n_0
    SLICE_X72Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.615 r  nolabel_line40/y_filter/y_shifted3_carry_i_7/O[1]
                         net (fo=3, routed)           0.865     5.479    nolabel_line40/y_filter/y_shifted5[10]
    SLICE_X73Y99         LUT5 (Prop_lut5_I1_O)        0.303     5.782 r  nolabel_line40/y_filter/y_shifted3_carry__0_i_8/O
                         net (fo=1, routed)           0.000     5.782    nolabel_line40/y_filter_n_7
    SLICE_X73Y99         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     6.329 f  nolabel_line40/y_shifted3_carry__0/O[2]
                         net (fo=10, routed)          1.500     7.830    nolabel_line40/y_shifted3[6]
    SLICE_X78Y100        LUT2 (Prop_lut2_I1_O)        0.302     8.132 r  nolabel_line40/vert_angle[1]_i_2/O
                         net (fo=1, routed)           0.797     8.929    nolabel_line40/y_filter/vert_angle_reg[1]_0
    SLICE_X80Y101        LUT6 (Prop_lut6_I1_O)        0.124     9.053 r  nolabel_line40/y_filter/vert_angle[1]_i_1/O
                         net (fo=1, routed)           0.000     9.053    nolabel_line40/next_vert[1]
    SLICE_X80Y101        FDRE                                         r  nolabel_line40/vert_angle_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=260, routed)         1.591    16.978    nolabel_line40/clk_out1
    SLICE_X80Y101        FDRE                                         r  nolabel_line40/vert_angle_reg[1]/C
                         clock pessimism             -0.001    16.977    
                         clock uncertainty           -0.132    16.845    
    SLICE_X80Y101        FDRE (Setup_fdre_C_D)        0.081    16.926    nolabel_line40/vert_angle_reg[1]
  -------------------------------------------------------------------
                         required time                         16.926    
                         arrival time                          -9.053    
  -------------------------------------------------------------------
                         slack                                  7.873    

Slack (MET) :             7.878ns  (required time - arrival time)
  Source:                 nolabel_line40/y_filter/previous_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            nolabel_line40/vert_angle_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.272ns  (logic 3.083ns (42.395%)  route 4.189ns (57.605%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.591ns = ( 16.975 - 15.385 ) 
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=260, routed)         1.720     1.722    nolabel_line40/y_filter/clk_out1
    SLICE_X79Y98         FDRE                                         r  nolabel_line40/y_filter/previous_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y98         FDRE (Prop_fdre_C_Q)         0.456     2.178 f  nolabel_line40/y_filter/previous_data_reg[0]/Q
                         net (fo=1, routed)           0.404     2.583    nolabel_line40/y_filter/filtered_data[0]
    SLICE_X79Y98         LUT1 (Prop_lut1_I0_O)        0.120     2.703 r  nolabel_line40/y_filter/y_shifted3_carry_i_18/O
                         net (fo=1, routed)           0.681     3.384    nolabel_line40/y_filter/y_shifted3_carry_i_18_n_0
    SLICE_X72Y96         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.783     4.167 r  nolabel_line40/y_filter/y_shifted3_carry_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.167    nolabel_line40/y_filter/y_shifted3_carry_i_13_n_0
    SLICE_X72Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.281 r  nolabel_line40/y_filter/y_shifted3_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.281    nolabel_line40/y_filter/y_shifted3_carry_i_8_n_0
    SLICE_X72Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.615 r  nolabel_line40/y_filter/y_shifted3_carry_i_7/O[1]
                         net (fo=3, routed)           0.865     5.479    nolabel_line40/y_filter/y_shifted5[10]
    SLICE_X73Y99         LUT5 (Prop_lut5_I1_O)        0.303     5.782 r  nolabel_line40/y_filter/y_shifted3_carry__0_i_8/O
                         net (fo=1, routed)           0.000     5.782    nolabel_line40/y_filter_n_7
    SLICE_X73Y99         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     6.329 f  nolabel_line40/y_shifted3_carry__0/O[2]
                         net (fo=10, routed)          1.509     7.838    nolabel_line40/y_shifted3[6]
    SLICE_X78Y100        LUT6 (Prop_lut6_I0_O)        0.302     8.140 r  nolabel_line40/vert_angle[2]_i_3/O
                         net (fo=3, routed)           0.730     8.871    nolabel_line40/y_filter/vert_angle_reg[1]_1
    SLICE_X79Y100        LUT6 (Prop_lut6_I1_O)        0.124     8.995 r  nolabel_line40/y_filter/vert_angle[2]_i_1/O
                         net (fo=1, routed)           0.000     8.995    nolabel_line40/next_vert[2]
    SLICE_X79Y100        FDRE                                         r  nolabel_line40/vert_angle_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=260, routed)         1.588    16.975    nolabel_line40/clk_out1
    SLICE_X79Y100        FDRE                                         r  nolabel_line40/vert_angle_reg[2]/C
                         clock pessimism             -0.001    16.974    
                         clock uncertainty           -0.132    16.842    
    SLICE_X79Y100        FDRE (Setup_fdre_C_D)        0.031    16.873    nolabel_line40/vert_angle_reg[2]
  -------------------------------------------------------------------
                         required time                         16.873    
                         arrival time                          -8.995    
  -------------------------------------------------------------------
                         slack                                  7.878    

Slack (MET) :             7.935ns  (required time - arrival time)
  Source:                 nolabel_line40/y_filter/previous_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            nolabel_line40/vert_angle_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.264ns  (logic 3.251ns (44.756%)  route 4.013ns (55.244%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.591ns = ( 16.975 - 15.385 ) 
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=260, routed)         1.720     1.722    nolabel_line40/y_filter/clk_out1
    SLICE_X79Y98         FDRE                                         r  nolabel_line40/y_filter/previous_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y98         FDRE (Prop_fdre_C_Q)         0.456     2.178 f  nolabel_line40/y_filter/previous_data_reg[0]/Q
                         net (fo=1, routed)           0.404     2.583    nolabel_line40/y_filter/filtered_data[0]
    SLICE_X79Y98         LUT1 (Prop_lut1_I0_O)        0.120     2.703 r  nolabel_line40/y_filter/y_shifted3_carry_i_18/O
                         net (fo=1, routed)           0.681     3.384    nolabel_line40/y_filter/y_shifted3_carry_i_18_n_0
    SLICE_X72Y96         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.783     4.167 r  nolabel_line40/y_filter/y_shifted3_carry_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.167    nolabel_line40/y_filter/y_shifted3_carry_i_13_n_0
    SLICE_X72Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.281 r  nolabel_line40/y_filter/y_shifted3_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.281    nolabel_line40/y_filter/y_shifted3_carry_i_8_n_0
    SLICE_X72Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.594 r  nolabel_line40/y_filter/y_shifted3_carry_i_7/O[3]
                         net (fo=3, routed)           1.152     5.745    nolabel_line40/y_filter/y_shifted5[12]
    SLICE_X73Y99         LUT5 (Prop_lut5_I1_O)        0.306     6.051 r  nolabel_line40/y_filter/y_shifted3_carry__0_i_6/O
                         net (fo=1, routed)           0.000     6.051    nolabel_line40/y_filter_n_5
    SLICE_X73Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.449 r  nolabel_line40/y_shifted3_carry__0/CO[3]
                         net (fo=1, routed)           0.001     6.450    nolabel_line40/y_shifted3_carry__0_n_0
    SLICE_X73Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.784 f  nolabel_line40/y_shifted3_carry__1/O[1]
                         net (fo=7, routed)           1.148     7.932    nolabel_line40/y_shifted3[9]
    SLICE_X78Y100        LUT2 (Prop_lut2_I1_O)        0.303     8.235 f  nolabel_line40/vert_angle[6]_i_4/O
                         net (fo=4, routed)           0.627     8.862    nolabel_line40/vert_angle[6]_i_4_n_0
    SLICE_X78Y101        LUT6 (Prop_lut6_I0_O)        0.124     8.986 r  nolabel_line40/vert_angle[0]_i_1/O
                         net (fo=1, routed)           0.000     8.986    nolabel_line40/next_vert[0]
    SLICE_X78Y101        FDRE                                         r  nolabel_line40/vert_angle_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=260, routed)         1.588    16.975    nolabel_line40/clk_out1
    SLICE_X78Y101        FDRE                                         r  nolabel_line40/vert_angle_reg[0]/C
                         clock pessimism             -0.001    16.974    
                         clock uncertainty           -0.132    16.842    
    SLICE_X78Y101        FDRE (Setup_fdre_C_D)        0.079    16.921    nolabel_line40/vert_angle_reg[0]
  -------------------------------------------------------------------
                         required time                         16.921    
                         arrival time                          -8.986    
  -------------------------------------------------------------------
                         slack                                  7.935    

Slack (MET) :             8.613ns  (required time - arrival time)
  Source:                 nolabel_line40/current_horz_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            nolabel_line40/horiz_angle_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.530ns  (logic 1.182ns (18.101%)  route 5.348ns (81.899%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.597ns = ( 16.982 - 15.385 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=260, routed)         1.718     1.720    nolabel_line40/clk_out1
    SLICE_X79Y91         FDSE                                         r  nolabel_line40/current_horz_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y91         FDSE (Prop_fdse_C_Q)         0.456     2.176 r  nolabel_line40/current_horz_reg[7]/Q
                         net (fo=6, routed)           1.441     3.617    nolabel_line40/current_horz[7]
    SLICE_X82Y97         LUT5 (Prop_lut5_I2_O)        0.124     3.741 r  nolabel_line40/current_horz[6]_i_6/O
                         net (fo=1, routed)           0.871     4.612    nolabel_line40/left_button_debounce/horiz_angle_reg[6]_0
    SLICE_X81Y97         LUT6 (Prop_lut6_I1_O)        0.124     4.736 f  nolabel_line40/left_button_debounce/current_horz[6]_i_5/O
                         net (fo=3, routed)           0.824     5.560    nolabel_line40/right_button_debounce/horiz_angle_reg[7]_1
    SLICE_X81Y98         LUT2 (Prop_lut2_I1_O)        0.152     5.712 r  nolabel_line40/right_button_debounce/current_horz[7]_i_3/O
                         net (fo=4, routed)           1.388     7.100    nolabel_line40/right_button_debounce/current_horz[7]_i_3_n_0
    SLICE_X76Y91         LUT6 (Prop_lut6_I1_O)        0.326     7.426 r  nolabel_line40/right_button_debounce/current_horz[7]_i_1/O
                         net (fo=2, routed)           0.825     8.251    nolabel_line40/next_horz[7]
    SLICE_X76Y95         FDSE                                         r  nolabel_line40/horiz_angle_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=260, routed)         1.594    16.982    nolabel_line40/clk_out1
    SLICE_X76Y95         FDSE                                         r  nolabel_line40/horiz_angle_reg[7]/C
                         clock pessimism              0.079    17.061    
                         clock uncertainty           -0.132    16.929    
    SLICE_X76Y95         FDSE (Setup_fdse_C_D)       -0.065    16.864    nolabel_line40/horiz_angle_reg[7]
  -------------------------------------------------------------------
                         required time                         16.864    
                         arrival time                          -8.251    
  -------------------------------------------------------------------
                         slack                                  8.613    

Slack (MET) :             8.725ns  (required time - arrival time)
  Source:                 nolabel_line40/y_filter/calculated_data2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            nolabel_line40/y_filter/calculated_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.509ns  (logic 5.320ns (81.734%)  route 1.189ns (18.266%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.604ns = ( 16.989 - 15.385 ) 
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=260, routed)         1.809     1.811    nolabel_line40/y_filter/clk_out1
    DSP48_X2Y38          DSP48E1                                      r  nolabel_line40/y_filter/calculated_data2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     5.820 r  nolabel_line40/y_filter/calculated_data2/P[0]
                         net (fo=1, routed)           1.189     7.009    nolabel_line40/y_filter/calculated_data2_n_105
    SLICE_X80Y95         LUT2 (Prop_lut2_I1_O)        0.124     7.133 r  nolabel_line40/y_filter/calculated_data[0]_i_11/O
                         net (fo=1, routed)           0.000     7.133    nolabel_line40/y_filter/calculated_data[0]_i_11_n_0
    SLICE_X80Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.646 r  nolabel_line40/y_filter/calculated_data_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.646    nolabel_line40/y_filter/calculated_data_reg[0]_i_3_n_0
    SLICE_X80Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.763 r  nolabel_line40/y_filter/calculated_data_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.763    nolabel_line40/y_filter/calculated_data_reg[0]_i_2_n_0
    SLICE_X80Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.880 r  nolabel_line40/y_filter/calculated_data_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.880    nolabel_line40/y_filter/calculated_data_reg[4]_i_1_n_0
    SLICE_X80Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.997 r  nolabel_line40/y_filter/calculated_data_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.997    nolabel_line40/y_filter/calculated_data_reg[8]_i_1_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.320 r  nolabel_line40/y_filter/calculated_data_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.320    nolabel_line40/y_filter/calculated_data_reg[12]_i_1_n_6
    SLICE_X80Y99         FDRE                                         r  nolabel_line40/y_filter/calculated_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=260, routed)         1.601    16.989    nolabel_line40/y_filter/clk_out1
    SLICE_X80Y99         FDRE                                         r  nolabel_line40/y_filter/calculated_data_reg[13]/C
                         clock pessimism              0.079    17.068    
                         clock uncertainty           -0.132    16.936    
    SLICE_X80Y99         FDRE (Setup_fdre_C_D)        0.109    17.045    nolabel_line40/y_filter/calculated_data_reg[13]
  -------------------------------------------------------------------
                         required time                         17.045    
                         arrival time                          -8.320    
  -------------------------------------------------------------------
                         slack                                  8.725    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 nolabel_line40/horiz_angle_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display/seg_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.257ns (57.964%)  route 0.186ns (42.036%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.601ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=260, routed)         0.599     0.601    nolabel_line40/clk_out1
    SLICE_X79Y97         FDRE                                         r  nolabel_line40/horiz_angle_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y97         FDRE (Prop_fdre_C_Q)         0.141     0.742 r  nolabel_line40/horiz_angle_reg[8]/Q
                         net (fo=4, routed)           0.186     0.928    nolabel_line40/display/segments00
    SLICE_X81Y101        LUT5 (Prop_lut5_I2_O)        0.045     0.973 r  nolabel_line40/seg_out[4]_i_2/O
                         net (fo=1, routed)           0.000     0.973    nolabel_line40/seg_out[4]_i_2_n_0
    SLICE_X81Y101        MUXF7 (Prop_muxf7_I0_O)      0.071     1.044 r  nolabel_line40/seg_out_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.044    display/D[4]
    SLICE_X81Y101        FDRE                                         r  display/seg_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=260, routed)         0.870     0.872    display/clk_out1
    SLICE_X81Y101        FDRE                                         r  display/seg_out_reg[4]/C
                         clock pessimism              0.000     0.872    
    SLICE_X81Y101        FDRE (Hold_fdre_C_D)         0.105     0.977    display/seg_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.977    
                         arrival time                           1.044    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 nolabel_line40/horiz_angle_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display/seg_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.186ns (42.089%)  route 0.256ns (57.911%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.601ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=260, routed)         0.599     0.601    nolabel_line40/clk_out1
    SLICE_X79Y97         FDRE                                         r  nolabel_line40/horiz_angle_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y97         FDRE (Prop_fdre_C_Q)         0.141     0.742 r  nolabel_line40/horiz_angle_reg[8]/Q
                         net (fo=4, routed)           0.256     0.998    nolabel_line40/display/segments00
    SLICE_X79Y101        LUT6 (Prop_lut6_I5_O)        0.045     1.043 r  nolabel_line40/seg_out[0]_i_1/O
                         net (fo=1, routed)           0.000     1.043    display/D[0]
    SLICE_X79Y101        FDRE                                         r  display/seg_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=260, routed)         0.868     0.870    display/clk_out1
    SLICE_X79Y101        FDRE                                         r  display/seg_out_reg[0]/C
                         clock pessimism              0.000     0.870    
    SLICE_X79Y101        FDRE (Hold_fdre_C_D)         0.091     0.961    display/seg_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.962    
                         arrival time                           1.043    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 nolabel_line40/receiver/stored_data_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            nolabel_line40/receiver/stored_data_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=260, routed)         0.595     0.597    nolabel_line40/receiver/clk_out1
    SLICE_X75Y95         FDRE                                         r  nolabel_line40/receiver/stored_data_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y95         FDRE (Prop_fdre_C_Q)         0.141     0.738 r  nolabel_line40/receiver/stored_data_reg[45]/Q
                         net (fo=1, routed)           0.056     0.793    nolabel_line40/receiver/stored_data[45]
    SLICE_X75Y95         FDRE                                         r  nolabel_line40/receiver/stored_data_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=260, routed)         0.868     0.870    nolabel_line40/receiver/clk_out1
    SLICE_X75Y95         FDRE                                         r  nolabel_line40/receiver/stored_data_reg[44]/C
                         clock pessimism             -0.273     0.597    
    SLICE_X75Y95         FDRE (Hold_fdre_C_D)         0.078     0.675    nolabel_line40/receiver/stored_data_reg[44]
  -------------------------------------------------------------------
                         required time                         -0.675    
                         arrival time                           0.793    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 nolabel_line40/receiver/stored_data_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            nolabel_line40/receiver/stored_data_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=260, routed)         0.595     0.597    nolabel_line40/receiver/clk_out1
    SLICE_X75Y95         FDRE                                         r  nolabel_line40/receiver/stored_data_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y95         FDRE (Prop_fdre_C_Q)         0.141     0.738 r  nolabel_line40/receiver/stored_data_reg[42]/Q
                         net (fo=1, routed)           0.056     0.793    nolabel_line40/receiver/stored_data[42]
    SLICE_X75Y95         FDRE                                         r  nolabel_line40/receiver/stored_data_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=260, routed)         0.868     0.870    nolabel_line40/receiver/clk_out1
    SLICE_X75Y95         FDRE                                         r  nolabel_line40/receiver/stored_data_reg[41]/C
                         clock pessimism             -0.273     0.597    
    SLICE_X75Y95         FDRE (Hold_fdre_C_D)         0.071     0.668    nolabel_line40/receiver/stored_data_reg[41]
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           0.793    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 nolabel_line40/y_filter/previous_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            nolabel_line40/vert_angle_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.186ns (38.047%)  route 0.303ns (61.953%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.601ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=260, routed)         0.599     0.601    nolabel_line40/y_filter/clk_out1
    SLICE_X79Y98         FDRE                                         r  nolabel_line40/y_filter/previous_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y98         FDRE (Prop_fdre_C_Q)         0.141     0.742 r  nolabel_line40/y_filter/previous_data_reg[15]/Q
                         net (fo=27, routed)          0.303     1.044    nolabel_line40/y_filter/filtered_data[15]
    SLICE_X79Y100        LUT6 (Prop_lut6_I2_O)        0.045     1.089 r  nolabel_line40/y_filter/vert_angle[5]_i_1/O
                         net (fo=1, routed)           0.000     1.089    nolabel_line40/next_vert[5]
    SLICE_X79Y100        FDRE                                         r  nolabel_line40/vert_angle_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=260, routed)         0.868     0.870    nolabel_line40/clk_out1
    SLICE_X79Y100        FDRE                                         r  nolabel_line40/vert_angle_reg[5]/C
                         clock pessimism              0.000     0.870    
    SLICE_X79Y100        FDRE (Hold_fdre_C_D)         0.092     0.962    nolabel_line40/vert_angle_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 nolabel_line40/horiz_angle_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display/seg_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.248ns (49.434%)  route 0.254ns (50.566%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=260, routed)         0.600     0.602    nolabel_line40/clk_out1
    SLICE_X81Y96         FDSE                                         r  nolabel_line40/horiz_angle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y96         FDSE (Prop_fdse_C_Q)         0.141     0.743 r  nolabel_line40/horiz_angle_reg[4]/Q
                         net (fo=7, routed)           0.254     0.996    nolabel_line40/sel0[0]
    SLICE_X79Y103        LUT6 (Prop_lut6_I3_O)        0.045     1.041 r  nolabel_line40/seg_out[1]_i_2/O
                         net (fo=1, routed)           0.000     1.041    nolabel_line40/seg_out[1]_i_2_n_0
    SLICE_X79Y103        MUXF7 (Prop_muxf7_I0_O)      0.062     1.103 r  nolabel_line40/seg_out_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.103    display/D[1]
    SLICE_X79Y103        FDRE                                         r  display/seg_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=260, routed)         0.867     0.869    display/clk_out1
    SLICE_X79Y103        FDRE                                         r  display/seg_out_reg[1]/C
                         clock pessimism              0.000     0.869    
    SLICE_X79Y103        FDRE (Hold_fdre_C_D)         0.105     0.974    display/seg_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.975    
                         arrival time                           1.103    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 nolabel_line40/receiver/stored_data_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            nolabel_line40/y_filter/calculated_data2__24/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=260, routed)         0.600     0.602    nolabel_line40/receiver/clk_out1
    SLICE_X81Y94         FDRE                                         r  nolabel_line40/receiver/stored_data_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y94         FDRE (Prop_fdre_C_Q)         0.141     0.743 r  nolabel_line40/receiver/stored_data_reg[20]/Q
                         net (fo=2, routed)           0.068     0.811    nolabel_line40/y_filter/calculated_data2__4_0[3]
    SLICE_X81Y94         FDRE                                         r  nolabel_line40/y_filter/calculated_data2__24/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=260, routed)         0.872     0.874    nolabel_line40/y_filter/clk_out1
    SLICE_X81Y94         FDRE                                         r  nolabel_line40/y_filter/calculated_data2__24/C
                         clock pessimism             -0.272     0.602    
    SLICE_X81Y94         FDRE (Hold_fdre_C_D)         0.078     0.680    nolabel_line40/y_filter/calculated_data2__24
  -------------------------------------------------------------------
                         required time                         -0.680    
                         arrival time                           0.811    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 nolabel_line40/receiver/stored_data_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            nolabel_line40/y_filter/calculated_data2__19/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.196%)  route 0.124ns (46.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=260, routed)         0.598     0.600    nolabel_line40/receiver/clk_out1
    SLICE_X79Y96         FDRE                                         r  nolabel_line40/receiver/stored_data_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y96         FDRE (Prop_fdre_C_Q)         0.141     0.741 r  nolabel_line40/receiver/stored_data_reg[25]/Q
                         net (fo=2, routed)           0.124     0.865    nolabel_line40/y_filter/calculated_data2__4_0[8]
    SLICE_X81Y95         FDRE                                         r  nolabel_line40/y_filter/calculated_data2__19/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=260, routed)         0.872     0.874    nolabel_line40/y_filter/clk_out1
    SLICE_X81Y95         FDRE                                         r  nolabel_line40/y_filter/calculated_data2__19/C
                         clock pessimism             -0.234     0.640    
    SLICE_X81Y95         FDRE (Hold_fdre_C_D)         0.078     0.718    nolabel_line40/y_filter/calculated_data2__19
  -------------------------------------------------------------------
                         required time                         -0.718    
                         arrival time                           0.865    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 nolabel_line40/receiver/stored_data_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            nolabel_line40/y_filter/calculated_data2__18/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.970%)  route 0.125ns (47.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=260, routed)         0.598     0.600    nolabel_line40/receiver/clk_out1
    SLICE_X79Y96         FDRE                                         r  nolabel_line40/receiver/stored_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y96         FDRE (Prop_fdre_C_Q)         0.141     0.741 r  nolabel_line40/receiver/stored_data_reg[26]/Q
                         net (fo=2, routed)           0.125     0.866    nolabel_line40/y_filter/calculated_data2__4_0[9]
    SLICE_X81Y95         FDRE                                         r  nolabel_line40/y_filter/calculated_data2__18/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=260, routed)         0.872     0.874    nolabel_line40/y_filter/clk_out1
    SLICE_X81Y95         FDRE                                         r  nolabel_line40/y_filter/calculated_data2__18/C
                         clock pessimism             -0.234     0.640    
    SLICE_X81Y95         FDRE (Hold_fdre_C_D)         0.076     0.716    nolabel_line40/y_filter/calculated_data2__18
  -------------------------------------------------------------------
                         required time                         -0.716    
                         arrival time                           0.866    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 nolabel_line40/receiver/stored_data_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            nolabel_line40/y_filter/calculated_data2__13/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.796%)  route 0.126ns (47.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=260, routed)         0.600     0.602    nolabel_line40/receiver/clk_out1
    SLICE_X81Y95         FDRE                                         r  nolabel_line40/receiver/stored_data_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y95         FDRE (Prop_fdre_C_Q)         0.141     0.743 r  nolabel_line40/receiver/stored_data_reg[31]/Q
                         net (fo=2, routed)           0.126     0.869    nolabel_line40/y_filter/calculated_data2__4_0[14]
    SLICE_X79Y96         FDRE                                         r  nolabel_line40/y_filter/calculated_data2__13/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=260, routed)         0.870     0.872    nolabel_line40/y_filter/clk_out1
    SLICE_X79Y96         FDRE                                         r  nolabel_line40/y_filter/calculated_data2__13/C
                         clock pessimism             -0.234     0.638    
    SLICE_X79Y96         FDRE (Hold_fdre_C_D)         0.075     0.713    nolabel_line40/y_filter/calculated_data2__13
  -------------------------------------------------------------------
                         required time                         -0.713    
                         arrival time                           0.869    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         15.385      13.229     BUFGCTRL_X0Y0    clkdivider/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         15.385      14.136     MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X79Y96     nolabel_line40/y_filter/calculated_data2__13/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X79Y96     nolabel_line40/y_filter/calculated_data2__14/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X79Y96     nolabel_line40/y_filter/calculated_data2__15/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X81Y95     nolabel_line40/y_filter/calculated_data2__16/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X81Y95     nolabel_line40/y_filter/calculated_data2__17/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X81Y95     nolabel_line40/y_filter/calculated_data2__18/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X81Y95     nolabel_line40/y_filter/calculated_data2__19/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X75Y92     nolabel_line40/y_filter/calculated_data2__20/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X83Y95     nolabel_line40/y_filter/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X82Y94     nolabel_line40/y_filter/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X82Y94     nolabel_line40/y_filter/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X82Y94     nolabel_line40/y_filter/counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X82Y94     nolabel_line40/y_filter/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X82Y94     nolabel_line40/receiver/divider/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X82Y94     nolabel_line40/receiver/divider/counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X75Y92     nolabel_line40/y_filter/calculated_data2__20/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X74Y96     nolabel_line40/y_filter/calculated_data2__23/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X77Y93     nolabel_line40/y_filter/calculated_data2__25/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X79Y96     nolabel_line40/y_filter/calculated_data2__13/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X79Y96     nolabel_line40/y_filter/calculated_data2__13/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X79Y96     nolabel_line40/y_filter/calculated_data2__14/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X79Y96     nolabel_line40/y_filter/calculated_data2__14/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X79Y96     nolabel_line40/y_filter/calculated_data2__15/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X79Y96     nolabel_line40/y_filter/calculated_data2__15/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X81Y95     nolabel_line40/y_filter/calculated_data2__16/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X81Y95     nolabel_line40/y_filter/calculated_data2__16/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X81Y95     nolabel_line40/y_filter/calculated_data2__17/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X81Y95     nolabel_line40/y_filter/calculated_data2__17/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    clkdivider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.770ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.770ns  (required time - arrival time)
  Source:                 reset_debouncer/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_debouncer/count_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.887ns  (logic 1.014ns (26.084%)  route 2.873ns (73.916%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.733     5.336    reset_debouncer/clk_100mhz
    SLICE_X88Y99         FDRE                                         r  reset_debouncer/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y99         FDRE (Prop_fdre_C_Q)         0.518     5.854 f  reset_debouncer/count_reg[3]/Q
                         net (fo=2, routed)           1.077     6.931    reset_debouncer/count_reg[3]
    SLICE_X89Y99         LUT6 (Prop_lut6_I1_O)        0.124     7.055 r  reset_debouncer/count[0]_i_7__1/O
                         net (fo=1, routed)           0.548     7.603    reset_debouncer/count[0]_i_7__1_n_0
    SLICE_X89Y101        LUT5 (Prop_lut5_I1_O)        0.124     7.727 r  reset_debouncer/count[0]_i_6__1/O
                         net (fo=1, routed)           0.151     7.878    reset_debouncer/count[0]_i_6__1_n_0
    SLICE_X89Y101        LUT6 (Prop_lut6_I5_O)        0.124     8.002 f  reset_debouncer/count[0]_i_4__1/O
                         net (fo=2, routed)           0.445     8.447    reset_debouncer/count[0]_i_4__1_n_0
    SLICE_X89Y101        LUT6 (Prop_lut6_I4_O)        0.124     8.571 r  reset_debouncer/count[0]_i_2__1/O
                         net (fo=20, routed)          0.652     9.223    reset_debouncer/sel
    SLICE_X88Y103        FDRE                                         r  reset_debouncer/count_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.596    15.018    reset_debouncer/clk_100mhz
    SLICE_X88Y103        FDRE                                         r  reset_debouncer/count_reg[16]/C
                         clock pessimism              0.180    15.198    
                         clock uncertainty           -0.035    15.163    
    SLICE_X88Y103        FDRE (Setup_fdre_C_CE)      -0.169    14.994    reset_debouncer/count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.994    
                         arrival time                          -9.223    
  -------------------------------------------------------------------
                         slack                                  5.770    

Slack (MET) :             5.770ns  (required time - arrival time)
  Source:                 reset_debouncer/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_debouncer/count_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.887ns  (logic 1.014ns (26.084%)  route 2.873ns (73.916%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.733     5.336    reset_debouncer/clk_100mhz
    SLICE_X88Y99         FDRE                                         r  reset_debouncer/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y99         FDRE (Prop_fdre_C_Q)         0.518     5.854 f  reset_debouncer/count_reg[3]/Q
                         net (fo=2, routed)           1.077     6.931    reset_debouncer/count_reg[3]
    SLICE_X89Y99         LUT6 (Prop_lut6_I1_O)        0.124     7.055 r  reset_debouncer/count[0]_i_7__1/O
                         net (fo=1, routed)           0.548     7.603    reset_debouncer/count[0]_i_7__1_n_0
    SLICE_X89Y101        LUT5 (Prop_lut5_I1_O)        0.124     7.727 r  reset_debouncer/count[0]_i_6__1/O
                         net (fo=1, routed)           0.151     7.878    reset_debouncer/count[0]_i_6__1_n_0
    SLICE_X89Y101        LUT6 (Prop_lut6_I5_O)        0.124     8.002 f  reset_debouncer/count[0]_i_4__1/O
                         net (fo=2, routed)           0.445     8.447    reset_debouncer/count[0]_i_4__1_n_0
    SLICE_X89Y101        LUT6 (Prop_lut6_I4_O)        0.124     8.571 r  reset_debouncer/count[0]_i_2__1/O
                         net (fo=20, routed)          0.652     9.223    reset_debouncer/sel
    SLICE_X88Y103        FDRE                                         r  reset_debouncer/count_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.596    15.018    reset_debouncer/clk_100mhz
    SLICE_X88Y103        FDRE                                         r  reset_debouncer/count_reg[17]/C
                         clock pessimism              0.180    15.198    
                         clock uncertainty           -0.035    15.163    
    SLICE_X88Y103        FDRE (Setup_fdre_C_CE)      -0.169    14.994    reset_debouncer/count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.994    
                         arrival time                          -9.223    
  -------------------------------------------------------------------
                         slack                                  5.770    

Slack (MET) :             5.770ns  (required time - arrival time)
  Source:                 reset_debouncer/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_debouncer/count_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.887ns  (logic 1.014ns (26.084%)  route 2.873ns (73.916%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.733     5.336    reset_debouncer/clk_100mhz
    SLICE_X88Y99         FDRE                                         r  reset_debouncer/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y99         FDRE (Prop_fdre_C_Q)         0.518     5.854 f  reset_debouncer/count_reg[3]/Q
                         net (fo=2, routed)           1.077     6.931    reset_debouncer/count_reg[3]
    SLICE_X89Y99         LUT6 (Prop_lut6_I1_O)        0.124     7.055 r  reset_debouncer/count[0]_i_7__1/O
                         net (fo=1, routed)           0.548     7.603    reset_debouncer/count[0]_i_7__1_n_0
    SLICE_X89Y101        LUT5 (Prop_lut5_I1_O)        0.124     7.727 r  reset_debouncer/count[0]_i_6__1/O
                         net (fo=1, routed)           0.151     7.878    reset_debouncer/count[0]_i_6__1_n_0
    SLICE_X89Y101        LUT6 (Prop_lut6_I5_O)        0.124     8.002 f  reset_debouncer/count[0]_i_4__1/O
                         net (fo=2, routed)           0.445     8.447    reset_debouncer/count[0]_i_4__1_n_0
    SLICE_X89Y101        LUT6 (Prop_lut6_I4_O)        0.124     8.571 r  reset_debouncer/count[0]_i_2__1/O
                         net (fo=20, routed)          0.652     9.223    reset_debouncer/sel
    SLICE_X88Y103        FDRE                                         r  reset_debouncer/count_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.596    15.018    reset_debouncer/clk_100mhz
    SLICE_X88Y103        FDRE                                         r  reset_debouncer/count_reg[18]/C
                         clock pessimism              0.180    15.198    
                         clock uncertainty           -0.035    15.163    
    SLICE_X88Y103        FDRE (Setup_fdre_C_CE)      -0.169    14.994    reset_debouncer/count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.994    
                         arrival time                          -9.223    
  -------------------------------------------------------------------
                         slack                                  5.770    

Slack (MET) :             5.770ns  (required time - arrival time)
  Source:                 reset_debouncer/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_debouncer/count_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.887ns  (logic 1.014ns (26.084%)  route 2.873ns (73.916%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.733     5.336    reset_debouncer/clk_100mhz
    SLICE_X88Y99         FDRE                                         r  reset_debouncer/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y99         FDRE (Prop_fdre_C_Q)         0.518     5.854 f  reset_debouncer/count_reg[3]/Q
                         net (fo=2, routed)           1.077     6.931    reset_debouncer/count_reg[3]
    SLICE_X89Y99         LUT6 (Prop_lut6_I1_O)        0.124     7.055 r  reset_debouncer/count[0]_i_7__1/O
                         net (fo=1, routed)           0.548     7.603    reset_debouncer/count[0]_i_7__1_n_0
    SLICE_X89Y101        LUT5 (Prop_lut5_I1_O)        0.124     7.727 r  reset_debouncer/count[0]_i_6__1/O
                         net (fo=1, routed)           0.151     7.878    reset_debouncer/count[0]_i_6__1_n_0
    SLICE_X89Y101        LUT6 (Prop_lut6_I5_O)        0.124     8.002 f  reset_debouncer/count[0]_i_4__1/O
                         net (fo=2, routed)           0.445     8.447    reset_debouncer/count[0]_i_4__1_n_0
    SLICE_X89Y101        LUT6 (Prop_lut6_I4_O)        0.124     8.571 r  reset_debouncer/count[0]_i_2__1/O
                         net (fo=20, routed)          0.652     9.223    reset_debouncer/sel
    SLICE_X88Y103        FDRE                                         r  reset_debouncer/count_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.596    15.018    reset_debouncer/clk_100mhz
    SLICE_X88Y103        FDRE                                         r  reset_debouncer/count_reg[19]/C
                         clock pessimism              0.180    15.198    
                         clock uncertainty           -0.035    15.163    
    SLICE_X88Y103        FDRE (Setup_fdre_C_CE)      -0.169    14.994    reset_debouncer/count_reg[19]
  -------------------------------------------------------------------
                         required time                         14.994    
                         arrival time                          -9.223    
  -------------------------------------------------------------------
                         slack                                  5.770    

Slack (MET) :             5.837ns  (required time - arrival time)
  Source:                 reset_debouncer/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_debouncer/clean_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.006ns  (logic 1.014ns (25.311%)  route 2.992ns (74.689%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.733     5.336    reset_debouncer/clk_100mhz
    SLICE_X88Y99         FDRE                                         r  reset_debouncer/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y99         FDRE (Prop_fdre_C_Q)         0.518     5.854 r  reset_debouncer/count_reg[3]/Q
                         net (fo=2, routed)           1.077     6.931    reset_debouncer/count_reg[3]
    SLICE_X89Y99         LUT6 (Prop_lut6_I1_O)        0.124     7.055 f  reset_debouncer/count[0]_i_7__1/O
                         net (fo=1, routed)           0.548     7.603    reset_debouncer/count[0]_i_7__1_n_0
    SLICE_X89Y101        LUT5 (Prop_lut5_I1_O)        0.124     7.727 f  reset_debouncer/count[0]_i_6__1/O
                         net (fo=1, routed)           0.151     7.878    reset_debouncer/count[0]_i_6__1_n_0
    SLICE_X89Y101        LUT6 (Prop_lut6_I5_O)        0.124     8.002 r  reset_debouncer/count[0]_i_4__1/O
                         net (fo=2, routed)           0.460     8.462    reset_debouncer/count[0]_i_4__1_n_0
    SLICE_X86Y98         LUT6 (Prop_lut6_I1_O)        0.124     8.586 r  reset_debouncer/clean[0]_i_1/O
                         net (fo=1, routed)           0.756     9.342    reset_debouncer/clean[0]_i_1_n_0
    SLICE_X79Y95         FDRE                                         r  reset_debouncer/clean_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.600    15.023    reset_debouncer/clk_100mhz
    SLICE_X79Y95         FDRE                                         r  reset_debouncer/clean_reg[0]/C
                         clock pessimism              0.259    15.282    
                         clock uncertainty           -0.035    15.246    
    SLICE_X79Y95         FDRE (Setup_fdre_C_D)       -0.067    15.179    reset_debouncer/clean_reg[0]
  -------------------------------------------------------------------
                         required time                         15.179    
                         arrival time                          -9.342    
  -------------------------------------------------------------------
                         slack                                  5.837    

Slack (MET) :             5.872ns  (required time - arrival time)
  Source:                 reset_debouncer/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_debouncer/count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 1.014ns (26.775%)  route 2.773ns (73.225%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.733     5.336    reset_debouncer/clk_100mhz
    SLICE_X88Y99         FDRE                                         r  reset_debouncer/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y99         FDRE (Prop_fdre_C_Q)         0.518     5.854 f  reset_debouncer/count_reg[3]/Q
                         net (fo=2, routed)           1.077     6.931    reset_debouncer/count_reg[3]
    SLICE_X89Y99         LUT6 (Prop_lut6_I1_O)        0.124     7.055 r  reset_debouncer/count[0]_i_7__1/O
                         net (fo=1, routed)           0.548     7.603    reset_debouncer/count[0]_i_7__1_n_0
    SLICE_X89Y101        LUT5 (Prop_lut5_I1_O)        0.124     7.727 r  reset_debouncer/count[0]_i_6__1/O
                         net (fo=1, routed)           0.151     7.878    reset_debouncer/count[0]_i_6__1_n_0
    SLICE_X89Y101        LUT6 (Prop_lut6_I5_O)        0.124     8.002 f  reset_debouncer/count[0]_i_4__1/O
                         net (fo=2, routed)           0.445     8.447    reset_debouncer/count[0]_i_4__1_n_0
    SLICE_X89Y101        LUT6 (Prop_lut6_I4_O)        0.124     8.571 r  reset_debouncer/count[0]_i_2__1/O
                         net (fo=20, routed)          0.552     9.123    reset_debouncer/sel
    SLICE_X88Y101        FDRE                                         r  reset_debouncer/count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.597    15.019    reset_debouncer/clk_100mhz
    SLICE_X88Y101        FDRE                                         r  reset_debouncer/count_reg[10]/C
                         clock pessimism              0.180    15.199    
                         clock uncertainty           -0.035    15.164    
    SLICE_X88Y101        FDRE (Setup_fdre_C_CE)      -0.169    14.995    reset_debouncer/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.995    
                         arrival time                          -9.123    
  -------------------------------------------------------------------
                         slack                                  5.872    

Slack (MET) :             5.872ns  (required time - arrival time)
  Source:                 reset_debouncer/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_debouncer/count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 1.014ns (26.775%)  route 2.773ns (73.225%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.733     5.336    reset_debouncer/clk_100mhz
    SLICE_X88Y99         FDRE                                         r  reset_debouncer/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y99         FDRE (Prop_fdre_C_Q)         0.518     5.854 f  reset_debouncer/count_reg[3]/Q
                         net (fo=2, routed)           1.077     6.931    reset_debouncer/count_reg[3]
    SLICE_X89Y99         LUT6 (Prop_lut6_I1_O)        0.124     7.055 r  reset_debouncer/count[0]_i_7__1/O
                         net (fo=1, routed)           0.548     7.603    reset_debouncer/count[0]_i_7__1_n_0
    SLICE_X89Y101        LUT5 (Prop_lut5_I1_O)        0.124     7.727 r  reset_debouncer/count[0]_i_6__1/O
                         net (fo=1, routed)           0.151     7.878    reset_debouncer/count[0]_i_6__1_n_0
    SLICE_X89Y101        LUT6 (Prop_lut6_I5_O)        0.124     8.002 f  reset_debouncer/count[0]_i_4__1/O
                         net (fo=2, routed)           0.445     8.447    reset_debouncer/count[0]_i_4__1_n_0
    SLICE_X89Y101        LUT6 (Prop_lut6_I4_O)        0.124     8.571 r  reset_debouncer/count[0]_i_2__1/O
                         net (fo=20, routed)          0.552     9.123    reset_debouncer/sel
    SLICE_X88Y101        FDRE                                         r  reset_debouncer/count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.597    15.019    reset_debouncer/clk_100mhz
    SLICE_X88Y101        FDRE                                         r  reset_debouncer/count_reg[11]/C
                         clock pessimism              0.180    15.199    
                         clock uncertainty           -0.035    15.164    
    SLICE_X88Y101        FDRE (Setup_fdre_C_CE)      -0.169    14.995    reset_debouncer/count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.995    
                         arrival time                          -9.123    
  -------------------------------------------------------------------
                         slack                                  5.872    

Slack (MET) :             5.872ns  (required time - arrival time)
  Source:                 reset_debouncer/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_debouncer/count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 1.014ns (26.775%)  route 2.773ns (73.225%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.733     5.336    reset_debouncer/clk_100mhz
    SLICE_X88Y99         FDRE                                         r  reset_debouncer/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y99         FDRE (Prop_fdre_C_Q)         0.518     5.854 f  reset_debouncer/count_reg[3]/Q
                         net (fo=2, routed)           1.077     6.931    reset_debouncer/count_reg[3]
    SLICE_X89Y99         LUT6 (Prop_lut6_I1_O)        0.124     7.055 r  reset_debouncer/count[0]_i_7__1/O
                         net (fo=1, routed)           0.548     7.603    reset_debouncer/count[0]_i_7__1_n_0
    SLICE_X89Y101        LUT5 (Prop_lut5_I1_O)        0.124     7.727 r  reset_debouncer/count[0]_i_6__1/O
                         net (fo=1, routed)           0.151     7.878    reset_debouncer/count[0]_i_6__1_n_0
    SLICE_X89Y101        LUT6 (Prop_lut6_I5_O)        0.124     8.002 f  reset_debouncer/count[0]_i_4__1/O
                         net (fo=2, routed)           0.445     8.447    reset_debouncer/count[0]_i_4__1_n_0
    SLICE_X89Y101        LUT6 (Prop_lut6_I4_O)        0.124     8.571 r  reset_debouncer/count[0]_i_2__1/O
                         net (fo=20, routed)          0.552     9.123    reset_debouncer/sel
    SLICE_X88Y101        FDRE                                         r  reset_debouncer/count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.597    15.019    reset_debouncer/clk_100mhz
    SLICE_X88Y101        FDRE                                         r  reset_debouncer/count_reg[8]/C
                         clock pessimism              0.180    15.199    
                         clock uncertainty           -0.035    15.164    
    SLICE_X88Y101        FDRE (Setup_fdre_C_CE)      -0.169    14.995    reset_debouncer/count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.995    
                         arrival time                          -9.123    
  -------------------------------------------------------------------
                         slack                                  5.872    

Slack (MET) :             5.872ns  (required time - arrival time)
  Source:                 reset_debouncer/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_debouncer/count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 1.014ns (26.775%)  route 2.773ns (73.225%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.733     5.336    reset_debouncer/clk_100mhz
    SLICE_X88Y99         FDRE                                         r  reset_debouncer/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y99         FDRE (Prop_fdre_C_Q)         0.518     5.854 f  reset_debouncer/count_reg[3]/Q
                         net (fo=2, routed)           1.077     6.931    reset_debouncer/count_reg[3]
    SLICE_X89Y99         LUT6 (Prop_lut6_I1_O)        0.124     7.055 r  reset_debouncer/count[0]_i_7__1/O
                         net (fo=1, routed)           0.548     7.603    reset_debouncer/count[0]_i_7__1_n_0
    SLICE_X89Y101        LUT5 (Prop_lut5_I1_O)        0.124     7.727 r  reset_debouncer/count[0]_i_6__1/O
                         net (fo=1, routed)           0.151     7.878    reset_debouncer/count[0]_i_6__1_n_0
    SLICE_X89Y101        LUT6 (Prop_lut6_I5_O)        0.124     8.002 f  reset_debouncer/count[0]_i_4__1/O
                         net (fo=2, routed)           0.445     8.447    reset_debouncer/count[0]_i_4__1_n_0
    SLICE_X89Y101        LUT6 (Prop_lut6_I4_O)        0.124     8.571 r  reset_debouncer/count[0]_i_2__1/O
                         net (fo=20, routed)          0.552     9.123    reset_debouncer/sel
    SLICE_X88Y101        FDRE                                         r  reset_debouncer/count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.597    15.019    reset_debouncer/clk_100mhz
    SLICE_X88Y101        FDRE                                         r  reset_debouncer/count_reg[9]/C
                         clock pessimism              0.180    15.199    
                         clock uncertainty           -0.035    15.164    
    SLICE_X88Y101        FDRE (Setup_fdre_C_CE)      -0.169    14.995    reset_debouncer/count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.995    
                         arrival time                          -9.123    
  -------------------------------------------------------------------
                         slack                                  5.872    

Slack (MET) :             5.911ns  (required time - arrival time)
  Source:                 reset_debouncer/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_debouncer/count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.748ns  (logic 1.014ns (27.057%)  route 2.734ns (72.943%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.733     5.336    reset_debouncer/clk_100mhz
    SLICE_X88Y99         FDRE                                         r  reset_debouncer/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y99         FDRE (Prop_fdre_C_Q)         0.518     5.854 f  reset_debouncer/count_reg[3]/Q
                         net (fo=2, routed)           1.077     6.931    reset_debouncer/count_reg[3]
    SLICE_X89Y99         LUT6 (Prop_lut6_I1_O)        0.124     7.055 r  reset_debouncer/count[0]_i_7__1/O
                         net (fo=1, routed)           0.548     7.603    reset_debouncer/count[0]_i_7__1_n_0
    SLICE_X89Y101        LUT5 (Prop_lut5_I1_O)        0.124     7.727 r  reset_debouncer/count[0]_i_6__1/O
                         net (fo=1, routed)           0.151     7.878    reset_debouncer/count[0]_i_6__1_n_0
    SLICE_X89Y101        LUT6 (Prop_lut6_I5_O)        0.124     8.002 f  reset_debouncer/count[0]_i_4__1/O
                         net (fo=2, routed)           0.445     8.447    reset_debouncer/count[0]_i_4__1_n_0
    SLICE_X89Y101        LUT6 (Prop_lut6_I4_O)        0.124     8.571 r  reset_debouncer/count[0]_i_2__1/O
                         net (fo=20, routed)          0.512     9.083    reset_debouncer/sel
    SLICE_X88Y102        FDRE                                         r  reset_debouncer/count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.597    15.019    reset_debouncer/clk_100mhz
    SLICE_X88Y102        FDRE                                         r  reset_debouncer/count_reg[12]/C
                         clock pessimism              0.180    15.199    
                         clock uncertainty           -0.035    15.164    
    SLICE_X88Y102        FDRE (Setup_fdre_C_CE)      -0.169    14.995    reset_debouncer/count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.995    
                         arrival time                          -9.083    
  -------------------------------------------------------------------
                         slack                                  5.911    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 reset_debouncer/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_debouncer/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.407ns (69.943%)  route 0.175ns (30.057%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.608     1.527    reset_debouncer/clk_100mhz
    SLICE_X88Y99         FDRE                                         r  reset_debouncer/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y99         FDRE (Prop_fdre_C_Q)         0.164     1.691 f  reset_debouncer/count_reg[0]/Q
                         net (fo=2, routed)           0.174     1.866    reset_debouncer/count_reg[0]
    SLICE_X88Y99         LUT1 (Prop_lut1_I0_O)        0.045     1.911 r  reset_debouncer/count[0]_i_5__1/O
                         net (fo=1, routed)           0.000     1.911    reset_debouncer/count[0]_i_5__1_n_0
    SLICE_X88Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     2.056 r  reset_debouncer/count_reg[0]_i_3__1/CO[3]
                         net (fo=1, routed)           0.001     2.056    reset_debouncer/count_reg[0]_i_3__1_n_0
    SLICE_X88Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.109 r  reset_debouncer/count_reg[4]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     2.109    reset_debouncer/count_reg[4]_i_1__1_n_7
    SLICE_X88Y100        FDRE                                         r  reset_debouncer/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.873     2.039    reset_debouncer/clk_100mhz
    SLICE_X88Y100        FDRE                                         r  reset_debouncer/count_reg[4]/C
                         clock pessimism             -0.245     1.793    
    SLICE_X88Y100        FDRE (Hold_fdre_C_D)         0.134     1.927    reset_debouncer/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 reset_debouncer/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_debouncer/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.420ns (70.600%)  route 0.175ns (29.400%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.608     1.527    reset_debouncer/clk_100mhz
    SLICE_X88Y99         FDRE                                         r  reset_debouncer/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y99         FDRE (Prop_fdre_C_Q)         0.164     1.691 f  reset_debouncer/count_reg[0]/Q
                         net (fo=2, routed)           0.174     1.866    reset_debouncer/count_reg[0]
    SLICE_X88Y99         LUT1 (Prop_lut1_I0_O)        0.045     1.911 r  reset_debouncer/count[0]_i_5__1/O
                         net (fo=1, routed)           0.000     1.911    reset_debouncer/count[0]_i_5__1_n_0
    SLICE_X88Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     2.056 r  reset_debouncer/count_reg[0]_i_3__1/CO[3]
                         net (fo=1, routed)           0.001     2.056    reset_debouncer/count_reg[0]_i_3__1_n_0
    SLICE_X88Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.122 r  reset_debouncer/count_reg[4]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     2.122    reset_debouncer/count_reg[4]_i_1__1_n_5
    SLICE_X88Y100        FDRE                                         r  reset_debouncer/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.873     2.039    reset_debouncer/clk_100mhz
    SLICE_X88Y100        FDRE                                         r  reset_debouncer/count_reg[6]/C
                         clock pessimism             -0.245     1.793    
    SLICE_X88Y100        FDRE (Hold_fdre_C_D)         0.134     1.927    reset_debouncer/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 nolabel_line21/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line21/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.088%)  route 0.123ns (42.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.599     1.518    nolabel_line21/clk_100mhz
    SLICE_X84Y108        FDSE                                         r  nolabel_line21/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y108        FDSE (Prop_fdse_C_Q)         0.164     1.682 r  nolabel_line21/FSM_onehot_state_reg[0]/Q
                         net (fo=2, routed)           0.123     1.806    nolabel_line21/FSM_onehot_state_reg_n_0_[0]
    SLICE_X84Y107        FDRE                                         r  nolabel_line21/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.871     2.036    nolabel_line21/clk_100mhz
    SLICE_X84Y107        FDRE                                         r  nolabel_line21/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.501     1.534    
    SLICE_X84Y107        FDRE (Hold_fdre_C_D)         0.075     1.609    nolabel_line21/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 nolabel_line21/FSM_onehot_state_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line21/FSM_onehot_state_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.493%)  route 0.133ns (48.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.600     1.519    nolabel_line21/clk_100mhz
    SLICE_X86Y108        FDRE                                         r  nolabel_line21/FSM_onehot_state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y108        FDRE (Prop_fdre_C_Q)         0.141     1.660 r  nolabel_line21/FSM_onehot_state_reg[13]/Q
                         net (fo=2, routed)           0.133     1.793    nolabel_line21/FSM_onehot_state_reg_n_0_[13]
    SLICE_X86Y108        FDRE                                         r  nolabel_line21/FSM_onehot_state_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.871     2.037    nolabel_line21/clk_100mhz
    SLICE_X86Y108        FDRE                                         r  nolabel_line21/FSM_onehot_state_reg[14]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X86Y108        FDRE (Hold_fdre_C_D)         0.075     1.594    nolabel_line21/FSM_onehot_state_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 nolabel_line21/send_now_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line21/my_spi/ready_to_send_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.338%)  route 0.150ns (44.662%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.599     1.518    nolabel_line21/clk_100mhz
    SLICE_X85Y107        FDRE                                         r  nolabel_line21/send_now_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y107        FDRE (Prop_fdre_C_Q)         0.141     1.659 f  nolabel_line21/send_now_reg/Q
                         net (fo=5, routed)           0.150     1.810    nolabel_line21/my_spi/bitcount_reg[2]_0
    SLICE_X86Y107        LUT6 (Prop_lut6_I0_O)        0.045     1.855 r  nolabel_line21/my_spi/ready_to_send_out_i_1/O
                         net (fo=1, routed)           0.000     1.855    nolabel_line21/my_spi/ready_to_send_out_i_1_n_0
    SLICE_X86Y107        FDRE                                         r  nolabel_line21/my_spi/ready_to_send_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.871     2.037    nolabel_line21/my_spi/clk_100mhz
    SLICE_X86Y107        FDRE                                         r  nolabel_line21/my_spi/ready_to_send_out_reg/C
                         clock pessimism             -0.479     1.557    
    SLICE_X86Y107        FDRE (Hold_fdre_C_D)         0.091     1.648    nolabel_line21/my_spi/ready_to_send_out_reg
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 nolabel_line21/my_spi/ready_to_send_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line21/my_spi/bitcount_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.450%)  route 0.132ns (41.550%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.600     1.519    nolabel_line21/my_spi/clk_100mhz
    SLICE_X86Y107        FDRE                                         r  nolabel_line21/my_spi/ready_to_send_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y107        FDRE (Prop_fdre_C_Q)         0.141     1.660 f  nolabel_line21/my_spi/ready_to_send_out_reg/Q
                         net (fo=29, routed)          0.132     1.793    nolabel_line21/my_spi/ready_to_send
    SLICE_X87Y107        LUT6 (Prop_lut6_I1_O)        0.045     1.838 r  nolabel_line21/my_spi/bitcount[1]_i_1/O
                         net (fo=1, routed)           0.000     1.838    nolabel_line21/my_spi/bitcount[1]_i_1_n_0
    SLICE_X87Y107        FDSE                                         r  nolabel_line21/my_spi/bitcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.871     2.037    nolabel_line21/my_spi/clk_100mhz
    SLICE_X87Y107        FDSE                                         r  nolabel_line21/my_spi/bitcount_reg[1]/C
                         clock pessimism             -0.504     1.532    
    SLICE_X87Y107        FDSE (Hold_fdse_C_D)         0.091     1.623    nolabel_line21/my_spi/bitcount_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 reset_debouncer/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_debouncer/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.443ns (71.694%)  route 0.175ns (28.306%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.608     1.527    reset_debouncer/clk_100mhz
    SLICE_X88Y99         FDRE                                         r  reset_debouncer/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y99         FDRE (Prop_fdre_C_Q)         0.164     1.691 f  reset_debouncer/count_reg[0]/Q
                         net (fo=2, routed)           0.174     1.866    reset_debouncer/count_reg[0]
    SLICE_X88Y99         LUT1 (Prop_lut1_I0_O)        0.045     1.911 r  reset_debouncer/count[0]_i_5__1/O
                         net (fo=1, routed)           0.000     1.911    reset_debouncer/count[0]_i_5__1_n_0
    SLICE_X88Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     2.056 r  reset_debouncer/count_reg[0]_i_3__1/CO[3]
                         net (fo=1, routed)           0.001     2.056    reset_debouncer/count_reg[0]_i_3__1_n_0
    SLICE_X88Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.145 r  reset_debouncer/count_reg[4]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     2.145    reset_debouncer/count_reg[4]_i_1__1_n_6
    SLICE_X88Y100        FDRE                                         r  reset_debouncer/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.873     2.039    reset_debouncer/clk_100mhz
    SLICE_X88Y100        FDRE                                         r  reset_debouncer/count_reg[5]/C
                         clock pessimism             -0.245     1.793    
    SLICE_X88Y100        FDRE (Hold_fdre_C_D)         0.134     1.927    reset_debouncer/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 reset_debouncer/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_debouncer/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.445ns (71.786%)  route 0.175ns (28.214%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.608     1.527    reset_debouncer/clk_100mhz
    SLICE_X88Y99         FDRE                                         r  reset_debouncer/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y99         FDRE (Prop_fdre_C_Q)         0.164     1.691 f  reset_debouncer/count_reg[0]/Q
                         net (fo=2, routed)           0.174     1.866    reset_debouncer/count_reg[0]
    SLICE_X88Y99         LUT1 (Prop_lut1_I0_O)        0.045     1.911 r  reset_debouncer/count[0]_i_5__1/O
                         net (fo=1, routed)           0.000     1.911    reset_debouncer/count[0]_i_5__1_n_0
    SLICE_X88Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     2.056 r  reset_debouncer/count_reg[0]_i_3__1/CO[3]
                         net (fo=1, routed)           0.001     2.056    reset_debouncer/count_reg[0]_i_3__1_n_0
    SLICE_X88Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.147 r  reset_debouncer/count_reg[4]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     2.147    reset_debouncer/count_reg[4]_i_1__1_n_4
    SLICE_X88Y100        FDRE                                         r  reset_debouncer/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.873     2.039    reset_debouncer/clk_100mhz
    SLICE_X88Y100        FDRE                                         r  reset_debouncer/count_reg[7]/C
                         clock pessimism             -0.245     1.793    
    SLICE_X88Y100        FDRE (Hold_fdre_C_D)         0.134     1.927    reset_debouncer/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           2.147    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 reset_debouncer/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_debouncer/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.447ns (71.876%)  route 0.175ns (28.124%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.608     1.527    reset_debouncer/clk_100mhz
    SLICE_X88Y99         FDRE                                         r  reset_debouncer/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y99         FDRE (Prop_fdre_C_Q)         0.164     1.691 f  reset_debouncer/count_reg[0]/Q
                         net (fo=2, routed)           0.174     1.866    reset_debouncer/count_reg[0]
    SLICE_X88Y99         LUT1 (Prop_lut1_I0_O)        0.045     1.911 r  reset_debouncer/count[0]_i_5__1/O
                         net (fo=1, routed)           0.000     1.911    reset_debouncer/count[0]_i_5__1_n_0
    SLICE_X88Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     2.056 r  reset_debouncer/count_reg[0]_i_3__1/CO[3]
                         net (fo=1, routed)           0.001     2.056    reset_debouncer/count_reg[0]_i_3__1_n_0
    SLICE_X88Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.096 r  reset_debouncer/count_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     2.096    reset_debouncer/count_reg[4]_i_1__1_n_0
    SLICE_X88Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.149 r  reset_debouncer/count_reg[8]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     2.149    reset_debouncer/count_reg[8]_i_1__1_n_7
    SLICE_X88Y101        FDRE                                         r  reset_debouncer/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.873     2.039    reset_debouncer/clk_100mhz
    SLICE_X88Y101        FDRE                                         r  reset_debouncer/count_reg[8]/C
                         clock pessimism             -0.245     1.793    
    SLICE_X88Y101        FDRE (Hold_fdre_C_D)         0.134     1.927    reset_debouncer/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           2.149    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 nolabel_line21/FSM_onehot_state_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line21/FSM_onehot_state_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.535%)  route 0.121ns (42.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.599     1.518    nolabel_line21/clk_100mhz
    SLICE_X84Y108        FDRE                                         r  nolabel_line21/FSM_onehot_state_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y108        FDRE (Prop_fdre_C_Q)         0.164     1.682 r  nolabel_line21/FSM_onehot_state_reg[18]/Q
                         net (fo=2, routed)           0.121     1.803    nolabel_line21/FSM_onehot_state_reg_n_0_[18]
    SLICE_X84Y108        FDRE                                         r  nolabel_line21/FSM_onehot_state_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.871     2.036    nolabel_line21/clk_100mhz
    SLICE_X84Y108        FDRE                                         r  nolabel_line21/FSM_onehot_state_reg[19]/C
                         clock pessimism             -0.517     1.518    
    SLICE_X84Y108        FDRE (Hold_fdre_C_D)         0.053     1.571    nolabel_line21/FSM_onehot_state_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.232    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_100mhz_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X84Y108   nolabel_line21/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y108   nolabel_line21/FSM_onehot_state_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y108   nolabel_line21/FSM_onehot_state_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y108   nolabel_line21/FSM_onehot_state_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y108   nolabel_line21/FSM_onehot_state_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y108   nolabel_line21/FSM_onehot_state_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y108   nolabel_line21/FSM_onehot_state_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y108   nolabel_line21/FSM_onehot_state_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y108   nolabel_line21/FSM_onehot_state_reg[17]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X84Y108   nolabel_line21/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y108   nolabel_line21/FSM_onehot_state_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y108   nolabel_line21/FSM_onehot_state_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y108   nolabel_line21/FSM_onehot_state_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y108   nolabel_line21/FSM_onehot_state_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y107   nolabel_line21/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y108   nolabel_line21/FSM_onehot_state_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y108   nolabel_line21/FSM_onehot_state_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y107   nolabel_line21/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y107   nolabel_line21/FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y108   nolabel_line21/FSM_onehot_state_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y108   nolabel_line21/FSM_onehot_state_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y108   nolabel_line21/FSM_onehot_state_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y108   nolabel_line21/FSM_onehot_state_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y108   nolabel_line21/FSM_onehot_state_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y108   nolabel_line21/FSM_onehot_state_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y108   nolabel_line21/FSM_onehot_state_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y108   nolabel_line21/FSM_onehot_state_reg[9]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X87Y107   nolabel_line21/my_spi/bitcount_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X87Y107   nolabel_line21/my_spi/bitcount_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_wiz_0

Setup :          228  Failing Endpoints,  Worst Slack       -5.905ns,  Total Violation    -1192.669ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.619ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.905ns  (required time - arrival time)
  Source:                 reset_debouncer/clean_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line40/receiver/initial_wait_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@30.769ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        1.995ns  (logic 0.580ns (29.077%)  route 1.415ns (70.923%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.725ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 32.368 - 30.769 ) 
    Source Clock Delay      (SCD):    5.324ns = ( 35.324 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.721    35.324    reset_debouncer/clk_100mhz
    SLICE_X79Y95         FDRE                                         r  reset_debouncer/clean_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y95         FDRE (Prop_fdre_C_Q)         0.456    35.780 r  reset_debouncer/clean_reg[0]/Q
                         net (fo=187, routed)         0.692    36.472    nolabel_line40/receiver/divider/reset
    SLICE_X79Y97         LUT4 (Prop_lut4_I2_O)        0.124    36.596 r  nolabel_line40/receiver/divider/initial_wait[9]_i_1/O
                         net (fo=10, routed)          0.723    37.318    nolabel_line40/receiver/divider_n_6
    SLICE_X74Y97         FDRE                                         r  nolabel_line40/receiver/initial_wait_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.769 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.683    32.452    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    28.758 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    30.681    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.772 r  clkdivider/inst/clkout1_buf/O
                         net (fo=260, routed)         1.595    32.368    nolabel_line40/receiver/clk_out1
    SLICE_X74Y97         FDRE                                         r  nolabel_line40/receiver/initial_wait_reg[6]/C
                         clock pessimism              0.000    32.368    
                         clock uncertainty           -0.430    31.937    
    SLICE_X74Y97         FDRE (Setup_fdre_C_R)       -0.524    31.413    nolabel_line40/receiver/initial_wait_reg[6]
  -------------------------------------------------------------------
                         required time                         31.413    
                         arrival time                         -37.318    
  -------------------------------------------------------------------
                         slack                                 -5.905    

Slack (VIOLATED) :        -5.905ns  (required time - arrival time)
  Source:                 reset_debouncer/clean_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line40/receiver/initial_wait_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@30.769ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        1.995ns  (logic 0.580ns (29.077%)  route 1.415ns (70.923%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.725ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 32.368 - 30.769 ) 
    Source Clock Delay      (SCD):    5.324ns = ( 35.324 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.721    35.324    reset_debouncer/clk_100mhz
    SLICE_X79Y95         FDRE                                         r  reset_debouncer/clean_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y95         FDRE (Prop_fdre_C_Q)         0.456    35.780 r  reset_debouncer/clean_reg[0]/Q
                         net (fo=187, routed)         0.692    36.472    nolabel_line40/receiver/divider/reset
    SLICE_X79Y97         LUT4 (Prop_lut4_I2_O)        0.124    36.596 r  nolabel_line40/receiver/divider/initial_wait[9]_i_1/O
                         net (fo=10, routed)          0.723    37.318    nolabel_line40/receiver/divider_n_6
    SLICE_X74Y97         FDRE                                         r  nolabel_line40/receiver/initial_wait_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.769 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.683    32.452    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    28.758 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    30.681    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.772 r  clkdivider/inst/clkout1_buf/O
                         net (fo=260, routed)         1.595    32.368    nolabel_line40/receiver/clk_out1
    SLICE_X74Y97         FDRE                                         r  nolabel_line40/receiver/initial_wait_reg[8]/C
                         clock pessimism              0.000    32.368    
                         clock uncertainty           -0.430    31.937    
    SLICE_X74Y97         FDRE (Setup_fdre_C_R)       -0.524    31.413    nolabel_line40/receiver/initial_wait_reg[8]
  -------------------------------------------------------------------
                         required time                         31.413    
                         arrival time                         -37.318    
  -------------------------------------------------------------------
                         slack                                 -5.905    

Slack (VIOLATED) :        -5.756ns  (required time - arrival time)
  Source:                 reset_debouncer/clean_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line40/receiver/initial_wait_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@30.769ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        1.944ns  (logic 0.580ns (29.841%)  route 1.364ns (70.159%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.601ns = ( 32.371 - 30.769 ) 
    Source Clock Delay      (SCD):    5.324ns = ( 35.324 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.721    35.324    reset_debouncer/clk_100mhz
    SLICE_X79Y95         FDRE                                         r  reset_debouncer/clean_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y95         FDRE (Prop_fdre_C_Q)         0.456    35.780 r  reset_debouncer/clean_reg[0]/Q
                         net (fo=187, routed)         0.692    36.472    nolabel_line40/receiver/divider/reset
    SLICE_X79Y97         LUT4 (Prop_lut4_I2_O)        0.124    36.596 r  nolabel_line40/receiver/divider/initial_wait[9]_i_1/O
                         net (fo=10, routed)          0.672    37.267    nolabel_line40/receiver/divider_n_6
    SLICE_X79Y99         FDRE                                         r  nolabel_line40/receiver/initial_wait_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.769 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.683    32.452    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    28.758 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    30.681    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.772 r  clkdivider/inst/clkout1_buf/O
                         net (fo=260, routed)         1.598    32.371    nolabel_line40/receiver/clk_out1
    SLICE_X79Y99         FDRE                                         r  nolabel_line40/receiver/initial_wait_reg[0]/C
                         clock pessimism              0.000    32.371    
                         clock uncertainty           -0.430    31.940    
    SLICE_X79Y99         FDRE (Setup_fdre_C_R)       -0.429    31.511    nolabel_line40/receiver/initial_wait_reg[0]
  -------------------------------------------------------------------
                         required time                         31.511    
                         arrival time                         -37.267    
  -------------------------------------------------------------------
                         slack                                 -5.756    

Slack (VIOLATED) :        -5.756ns  (required time - arrival time)
  Source:                 reset_debouncer/clean_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line40/receiver/initial_wait_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@30.769ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        1.944ns  (logic 0.580ns (29.841%)  route 1.364ns (70.159%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.601ns = ( 32.371 - 30.769 ) 
    Source Clock Delay      (SCD):    5.324ns = ( 35.324 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.721    35.324    reset_debouncer/clk_100mhz
    SLICE_X79Y95         FDRE                                         r  reset_debouncer/clean_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y95         FDRE (Prop_fdre_C_Q)         0.456    35.780 r  reset_debouncer/clean_reg[0]/Q
                         net (fo=187, routed)         0.692    36.472    nolabel_line40/receiver/divider/reset
    SLICE_X79Y97         LUT4 (Prop_lut4_I2_O)        0.124    36.596 r  nolabel_line40/receiver/divider/initial_wait[9]_i_1/O
                         net (fo=10, routed)          0.672    37.267    nolabel_line40/receiver/divider_n_6
    SLICE_X79Y99         FDRE                                         r  nolabel_line40/receiver/initial_wait_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.769 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.683    32.452    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    28.758 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    30.681    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.772 r  clkdivider/inst/clkout1_buf/O
                         net (fo=260, routed)         1.598    32.371    nolabel_line40/receiver/clk_out1
    SLICE_X79Y99         FDRE                                         r  nolabel_line40/receiver/initial_wait_reg[5]/C
                         clock pessimism              0.000    32.371    
                         clock uncertainty           -0.430    31.940    
    SLICE_X79Y99         FDRE (Setup_fdre_C_R)       -0.429    31.511    nolabel_line40/receiver/initial_wait_reg[5]
  -------------------------------------------------------------------
                         required time                         31.511    
                         arrival time                         -37.267    
  -------------------------------------------------------------------
                         slack                                 -5.756    

Slack (VIOLATED) :        -5.756ns  (required time - arrival time)
  Source:                 reset_debouncer/clean_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line40/receiver/initial_wait_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@30.769ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        1.944ns  (logic 0.580ns (29.841%)  route 1.364ns (70.159%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.601ns = ( 32.371 - 30.769 ) 
    Source Clock Delay      (SCD):    5.324ns = ( 35.324 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.721    35.324    reset_debouncer/clk_100mhz
    SLICE_X79Y95         FDRE                                         r  reset_debouncer/clean_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y95         FDRE (Prop_fdre_C_Q)         0.456    35.780 r  reset_debouncer/clean_reg[0]/Q
                         net (fo=187, routed)         0.692    36.472    nolabel_line40/receiver/divider/reset
    SLICE_X79Y97         LUT4 (Prop_lut4_I2_O)        0.124    36.596 r  nolabel_line40/receiver/divider/initial_wait[9]_i_1/O
                         net (fo=10, routed)          0.672    37.267    nolabel_line40/receiver/divider_n_6
    SLICE_X79Y99         FDRE                                         r  nolabel_line40/receiver/initial_wait_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.769 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.683    32.452    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    28.758 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    30.681    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.772 r  clkdivider/inst/clkout1_buf/O
                         net (fo=260, routed)         1.598    32.371    nolabel_line40/receiver/clk_out1
    SLICE_X79Y99         FDRE                                         r  nolabel_line40/receiver/initial_wait_reg[7]/C
                         clock pessimism              0.000    32.371    
                         clock uncertainty           -0.430    31.940    
    SLICE_X79Y99         FDRE (Setup_fdre_C_R)       -0.429    31.511    nolabel_line40/receiver/initial_wait_reg[7]
  -------------------------------------------------------------------
                         required time                         31.511    
                         arrival time                         -37.267    
  -------------------------------------------------------------------
                         slack                                 -5.756    

Slack (VIOLATED) :        -5.756ns  (required time - arrival time)
  Source:                 reset_debouncer/clean_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line40/receiver/initial_wait_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@30.769ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        1.944ns  (logic 0.580ns (29.841%)  route 1.364ns (70.159%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.601ns = ( 32.371 - 30.769 ) 
    Source Clock Delay      (SCD):    5.324ns = ( 35.324 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.721    35.324    reset_debouncer/clk_100mhz
    SLICE_X79Y95         FDRE                                         r  reset_debouncer/clean_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y95         FDRE (Prop_fdre_C_Q)         0.456    35.780 r  reset_debouncer/clean_reg[0]/Q
                         net (fo=187, routed)         0.692    36.472    nolabel_line40/receiver/divider/reset
    SLICE_X79Y97         LUT4 (Prop_lut4_I2_O)        0.124    36.596 r  nolabel_line40/receiver/divider/initial_wait[9]_i_1/O
                         net (fo=10, routed)          0.672    37.267    nolabel_line40/receiver/divider_n_6
    SLICE_X79Y99         FDRE                                         r  nolabel_line40/receiver/initial_wait_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.769 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.683    32.452    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    28.758 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    30.681    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.772 r  clkdivider/inst/clkout1_buf/O
                         net (fo=260, routed)         1.598    32.371    nolabel_line40/receiver/clk_out1
    SLICE_X79Y99         FDRE                                         r  nolabel_line40/receiver/initial_wait_reg[9]/C
                         clock pessimism              0.000    32.371    
                         clock uncertainty           -0.430    31.940    
    SLICE_X79Y99         FDRE (Setup_fdre_C_R)       -0.429    31.511    nolabel_line40/receiver/initial_wait_reg[9]
  -------------------------------------------------------------------
                         required time                         31.511    
                         arrival time                         -37.267    
  -------------------------------------------------------------------
                         slack                                 -5.756    

Slack (VIOLATED) :        -5.704ns  (required time - arrival time)
  Source:                 reset_debouncer/clean_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line40/receiver/initial_wait_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@30.769ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        1.794ns  (logic 0.580ns (32.326%)  route 1.214ns (67.674%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.725ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 32.368 - 30.769 ) 
    Source Clock Delay      (SCD):    5.324ns = ( 35.324 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.721    35.324    reset_debouncer/clk_100mhz
    SLICE_X79Y95         FDRE                                         r  reset_debouncer/clean_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y95         FDRE (Prop_fdre_C_Q)         0.456    35.780 r  reset_debouncer/clean_reg[0]/Q
                         net (fo=187, routed)         0.692    36.472    nolabel_line40/receiver/divider/reset
    SLICE_X79Y97         LUT4 (Prop_lut4_I2_O)        0.124    36.596 r  nolabel_line40/receiver/divider/initial_wait[9]_i_1/O
                         net (fo=10, routed)          0.522    37.118    nolabel_line40/receiver/divider_n_6
    SLICE_X76Y97         FDRE                                         r  nolabel_line40/receiver/initial_wait_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.769 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.683    32.452    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    28.758 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    30.681    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.772 r  clkdivider/inst/clkout1_buf/O
                         net (fo=260, routed)         1.595    32.368    nolabel_line40/receiver/clk_out1
    SLICE_X76Y97         FDRE                                         r  nolabel_line40/receiver/initial_wait_reg[2]/C
                         clock pessimism              0.000    32.368    
                         clock uncertainty           -0.430    31.937    
    SLICE_X76Y97         FDRE (Setup_fdre_C_R)       -0.524    31.413    nolabel_line40/receiver/initial_wait_reg[2]
  -------------------------------------------------------------------
                         required time                         31.413    
                         arrival time                         -37.118    
  -------------------------------------------------------------------
                         slack                                 -5.704    

Slack (VIOLATED) :        -5.704ns  (required time - arrival time)
  Source:                 reset_debouncer/clean_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line40/receiver/initial_wait_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@30.769ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        1.794ns  (logic 0.580ns (32.326%)  route 1.214ns (67.674%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.725ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 32.368 - 30.769 ) 
    Source Clock Delay      (SCD):    5.324ns = ( 35.324 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.721    35.324    reset_debouncer/clk_100mhz
    SLICE_X79Y95         FDRE                                         r  reset_debouncer/clean_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y95         FDRE (Prop_fdre_C_Q)         0.456    35.780 r  reset_debouncer/clean_reg[0]/Q
                         net (fo=187, routed)         0.692    36.472    nolabel_line40/receiver/divider/reset
    SLICE_X79Y97         LUT4 (Prop_lut4_I2_O)        0.124    36.596 r  nolabel_line40/receiver/divider/initial_wait[9]_i_1/O
                         net (fo=10, routed)          0.522    37.118    nolabel_line40/receiver/divider_n_6
    SLICE_X76Y97         FDRE                                         r  nolabel_line40/receiver/initial_wait_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.769 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.683    32.452    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    28.758 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    30.681    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.772 r  clkdivider/inst/clkout1_buf/O
                         net (fo=260, routed)         1.595    32.368    nolabel_line40/receiver/clk_out1
    SLICE_X76Y97         FDRE                                         r  nolabel_line40/receiver/initial_wait_reg[3]/C
                         clock pessimism              0.000    32.368    
                         clock uncertainty           -0.430    31.937    
    SLICE_X76Y97         FDRE (Setup_fdre_C_R)       -0.524    31.413    nolabel_line40/receiver/initial_wait_reg[3]
  -------------------------------------------------------------------
                         required time                         31.413    
                         arrival time                         -37.118    
  -------------------------------------------------------------------
                         slack                                 -5.704    

Slack (VIOLATED) :        -5.673ns  (required time - arrival time)
  Source:                 reset_debouncer/clean_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line40/vert_angle_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@30.769ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        2.114ns  (logic 0.580ns (27.442%)  route 1.534ns (72.558%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -3.730ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 32.363 - 30.769 ) 
    Source Clock Delay      (SCD):    5.324ns = ( 35.324 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.721    35.324    reset_debouncer/clk_100mhz
    SLICE_X79Y95         FDRE                                         r  reset_debouncer/clean_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y95         FDRE (Prop_fdre_C_Q)         0.456    35.780 f  reset_debouncer/clean_reg[0]/Q
                         net (fo=187, routed)         0.881    36.660    reset_debouncer/reset
    SLICE_X81Y99         LUT1 (Prop_lut1_I0_O)        0.124    36.784 r  reset_debouncer/old[0]_i_1/O
                         net (fo=10, routed)          0.653    37.437    nolabel_line40/E[0]
    SLICE_X80Y100        FDRE                                         r  nolabel_line40/vert_angle_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.769 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.683    32.452    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    28.758 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    30.681    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.772 r  clkdivider/inst/clkout1_buf/O
                         net (fo=260, routed)         1.591    32.363    nolabel_line40/clk_out1
    SLICE_X80Y100        FDRE                                         r  nolabel_line40/vert_angle_reg[3]/C
                         clock pessimism              0.000    32.363    
                         clock uncertainty           -0.430    31.933    
    SLICE_X80Y100        FDRE (Setup_fdre_C_CE)      -0.169    31.764    nolabel_line40/vert_angle_reg[3]
  -------------------------------------------------------------------
                         required time                         31.764    
                         arrival time                         -37.437    
  -------------------------------------------------------------------
                         slack                                 -5.673    

Slack (VIOLATED) :        -5.672ns  (required time - arrival time)
  Source:                 reset_debouncer/clean_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line40/receiver/initial_wait_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@30.769ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        1.870ns  (logic 0.580ns (31.014%)  route 1.290ns (68.986%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.611ns = ( 32.381 - 30.769 ) 
    Source Clock Delay      (SCD):    5.324ns = ( 35.324 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.721    35.324    reset_debouncer/clk_100mhz
    SLICE_X79Y95         FDRE                                         r  reset_debouncer/clean_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y95         FDRE (Prop_fdre_C_Q)         0.456    35.780 r  reset_debouncer/clean_reg[0]/Q
                         net (fo=187, routed)         0.692    36.472    nolabel_line40/receiver/divider/reset
    SLICE_X79Y97         LUT4 (Prop_lut4_I2_O)        0.124    36.596 r  nolabel_line40/receiver/divider/initial_wait[9]_i_1/O
                         net (fo=10, routed)          0.598    37.194    nolabel_line40/receiver/divider_n_6
    SLICE_X83Y97         FDRE                                         r  nolabel_line40/receiver/initial_wait_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.769 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.683    32.452    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    28.758 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    30.681    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.772 r  clkdivider/inst/clkout1_buf/O
                         net (fo=260, routed)         1.608    32.381    nolabel_line40/receiver/clk_out1
    SLICE_X83Y97         FDRE                                         r  nolabel_line40/receiver/initial_wait_reg[1]/C
                         clock pessimism              0.000    32.381    
                         clock uncertainty           -0.430    31.950    
    SLICE_X83Y97         FDRE (Setup_fdre_C_R)       -0.429    31.521    nolabel_line40/receiver/initial_wait_reg[1]
  -------------------------------------------------------------------
                         required time                         31.521    
                         arrival time                         -37.194    
  -------------------------------------------------------------------
                         slack                                 -5.672    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 reset_debouncer/clean_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line40/current_horz_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.507%)  route 0.268ns (65.493%))
  Logic Levels:           0  
  Clock Path Skew:        -0.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.600     1.519    reset_debouncer/clk_100mhz
    SLICE_X79Y95         FDRE                                         r  reset_debouncer/clean_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y95         FDRE (Prop_fdre_C_Q)         0.141     1.660 r  reset_debouncer/clean_reg[0]/Q
                         net (fo=187, routed)         0.268     1.928    nolabel_line40/reset
    SLICE_X76Y95         FDRE                                         r  nolabel_line40/current_horz_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=260, routed)         0.868     0.870    nolabel_line40/clk_out1
    SLICE_X76Y95         FDRE                                         r  nolabel_line40/current_horz_reg[0]/C
                         clock pessimism              0.000     0.870    
                         clock uncertainty            0.430     1.300    
    SLICE_X76Y95         FDRE (Hold_fdre_C_R)         0.009     1.309    nolabel_line40/current_horz_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 reset_debouncer/clean_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line40/horiz_angle_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.507%)  route 0.268ns (65.493%))
  Logic Levels:           0  
  Clock Path Skew:        -0.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.600     1.519    reset_debouncer/clk_100mhz
    SLICE_X79Y95         FDRE                                         r  reset_debouncer/clean_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y95         FDRE (Prop_fdre_C_Q)         0.141     1.660 r  reset_debouncer/clean_reg[0]/Q
                         net (fo=187, routed)         0.268     1.928    nolabel_line40/reset
    SLICE_X76Y95         FDRE                                         r  nolabel_line40/horiz_angle_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=260, routed)         0.868     0.870    nolabel_line40/clk_out1
    SLICE_X76Y95         FDRE                                         r  nolabel_line40/horiz_angle_reg[0]/C
                         clock pessimism              0.000     0.870    
                         clock uncertainty            0.430     1.300    
    SLICE_X76Y95         FDRE (Hold_fdre_C_R)         0.009     1.309    nolabel_line40/horiz_angle_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 reset_debouncer/clean_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line40/horiz_angle_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.507%)  route 0.268ns (65.493%))
  Logic Levels:           0  
  Clock Path Skew:        -0.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.600     1.519    reset_debouncer/clk_100mhz
    SLICE_X79Y95         FDRE                                         r  reset_debouncer/clean_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y95         FDRE (Prop_fdre_C_Q)         0.141     1.660 r  reset_debouncer/clean_reg[0]/Q
                         net (fo=187, routed)         0.268     1.928    nolabel_line40/reset
    SLICE_X76Y95         FDRE                                         r  nolabel_line40/horiz_angle_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=260, routed)         0.868     0.870    nolabel_line40/clk_out1
    SLICE_X76Y95         FDRE                                         r  nolabel_line40/horiz_angle_reg[3]/C
                         clock pessimism              0.000     0.870    
                         clock uncertainty            0.430     1.300    
    SLICE_X76Y95         FDRE (Hold_fdre_C_R)         0.009     1.309    nolabel_line40/horiz_angle_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 reset_debouncer/clean_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line40/horiz_angle_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.507%)  route 0.268ns (65.493%))
  Logic Levels:           0  
  Clock Path Skew:        -0.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.600     1.519    reset_debouncer/clk_100mhz
    SLICE_X79Y95         FDRE                                         r  reset_debouncer/clean_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y95         FDRE (Prop_fdre_C_Q)         0.141     1.660 r  reset_debouncer/clean_reg[0]/Q
                         net (fo=187, routed)         0.268     1.928    nolabel_line40/reset
    SLICE_X76Y95         FDSE                                         r  nolabel_line40/horiz_angle_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=260, routed)         0.868     0.870    nolabel_line40/clk_out1
    SLICE_X76Y95         FDSE                                         r  nolabel_line40/horiz_angle_reg[7]/C
                         clock pessimism              0.000     0.870    
                         clock uncertainty            0.430     1.300    
    SLICE_X76Y95         FDSE (Hold_fdse_C_S)         0.009     1.309    nolabel_line40/horiz_angle_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 reset_debouncer/clean_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line40/button_divider/divided_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.186ns (34.708%)  route 0.350ns (65.292%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.600     1.519    reset_debouncer/clk_100mhz
    SLICE_X79Y95         FDRE                                         r  reset_debouncer/clean_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y95         FDRE (Prop_fdre_C_Q)         0.141     1.660 r  reset_debouncer/clean_reg[0]/Q
                         net (fo=187, routed)         0.350     2.010    nolabel_line40/button_divider/reset
    SLICE_X74Y95         LUT5 (Prop_lut5_I4_O)        0.045     2.055 r  nolabel_line40/button_divider/divided_clock_i_1__0/O
                         net (fo=1, routed)           0.000     2.055    nolabel_line40/button_divider/divided_clock_i_1__0_n_0
    SLICE_X74Y95         FDRE                                         r  nolabel_line40/button_divider/divided_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=260, routed)         0.868     0.870    nolabel_line40/button_divider/clk_out1
    SLICE_X74Y95         FDRE                                         r  nolabel_line40/button_divider/divided_clock_reg/C
                         clock pessimism              0.000     0.870    
                         clock uncertainty            0.430     1.300    
    SLICE_X74Y95         FDRE (Hold_fdre_C_D)         0.121     1.421    nolabel_line40/button_divider/divided_clock_reg
  -------------------------------------------------------------------
                         required time                         -1.421    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 reset_debouncer/clean_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line40/receiver/divider/divided_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.186ns (34.335%)  route 0.356ns (65.665%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.600     1.519    reset_debouncer/clk_100mhz
    SLICE_X79Y95         FDRE                                         r  reset_debouncer/clean_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y95         FDRE (Prop_fdre_C_Q)         0.141     1.660 r  reset_debouncer/clean_reg[0]/Q
                         net (fo=187, routed)         0.356     2.016    nolabel_line40/receiver/divider/reset
    SLICE_X74Y95         LUT5 (Prop_lut5_I1_O)        0.045     2.061 r  nolabel_line40/receiver/divider/divided_clock_i_1/O
                         net (fo=1, routed)           0.000     2.061    nolabel_line40/receiver/divider/divided_clock_i_1_n_0
    SLICE_X74Y95         FDRE                                         r  nolabel_line40/receiver/divider/divided_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=260, routed)         0.868     0.870    nolabel_line40/receiver/divider/clk_out1
    SLICE_X74Y95         FDRE                                         r  nolabel_line40/receiver/divider/divided_clock_reg/C
                         clock pessimism              0.000     0.870    
                         clock uncertainty            0.430     1.300    
    SLICE_X74Y95         FDRE (Hold_fdre_C_D)         0.121     1.421    nolabel_line40/receiver/divider/divided_clock_reg
  -------------------------------------------------------------------
                         required time                         -1.421    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.647ns  (arrival time - required time)
  Source:                 reset_debouncer/clean_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line40/receiver/stored_data_reg[40]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.481%)  route 0.268ns (65.519%))
  Logic Levels:           0  
  Clock Path Skew:        -0.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.600     1.519    reset_debouncer/clk_100mhz
    SLICE_X79Y95         FDRE                                         r  reset_debouncer/clean_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y95         FDRE (Prop_fdre_C_Q)         0.141     1.660 r  reset_debouncer/clean_reg[0]/Q
                         net (fo=187, routed)         0.268     1.928    nolabel_line40/receiver/reset
    SLICE_X75Y95         FDRE                                         r  nolabel_line40/receiver/stored_data_reg[40]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=260, routed)         0.868     0.870    nolabel_line40/receiver/clk_out1
    SLICE_X75Y95         FDRE                                         r  nolabel_line40/receiver/stored_data_reg[40]/C
                         clock pessimism              0.000     0.870    
                         clock uncertainty            0.430     1.300    
    SLICE_X75Y95         FDRE (Hold_fdre_C_R)        -0.018     1.282    nolabel_line40/receiver/stored_data_reg[40]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.647ns  (arrival time - required time)
  Source:                 reset_debouncer/clean_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line40/receiver/stored_data_reg[41]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.481%)  route 0.268ns (65.519%))
  Logic Levels:           0  
  Clock Path Skew:        -0.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.600     1.519    reset_debouncer/clk_100mhz
    SLICE_X79Y95         FDRE                                         r  reset_debouncer/clean_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y95         FDRE (Prop_fdre_C_Q)         0.141     1.660 r  reset_debouncer/clean_reg[0]/Q
                         net (fo=187, routed)         0.268     1.928    nolabel_line40/receiver/reset
    SLICE_X75Y95         FDRE                                         r  nolabel_line40/receiver/stored_data_reg[41]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=260, routed)         0.868     0.870    nolabel_line40/receiver/clk_out1
    SLICE_X75Y95         FDRE                                         r  nolabel_line40/receiver/stored_data_reg[41]/C
                         clock pessimism              0.000     0.870    
                         clock uncertainty            0.430     1.300    
    SLICE_X75Y95         FDRE (Hold_fdre_C_R)        -0.018     1.282    nolabel_line40/receiver/stored_data_reg[41]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.647ns  (arrival time - required time)
  Source:                 reset_debouncer/clean_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line40/receiver/stored_data_reg[42]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.481%)  route 0.268ns (65.519%))
  Logic Levels:           0  
  Clock Path Skew:        -0.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.600     1.519    reset_debouncer/clk_100mhz
    SLICE_X79Y95         FDRE                                         r  reset_debouncer/clean_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y95         FDRE (Prop_fdre_C_Q)         0.141     1.660 r  reset_debouncer/clean_reg[0]/Q
                         net (fo=187, routed)         0.268     1.928    nolabel_line40/receiver/reset
    SLICE_X75Y95         FDRE                                         r  nolabel_line40/receiver/stored_data_reg[42]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=260, routed)         0.868     0.870    nolabel_line40/receiver/clk_out1
    SLICE_X75Y95         FDRE                                         r  nolabel_line40/receiver/stored_data_reg[42]/C
                         clock pessimism              0.000     0.870    
                         clock uncertainty            0.430     1.300    
    SLICE_X75Y95         FDRE (Hold_fdre_C_R)        -0.018     1.282    nolabel_line40/receiver/stored_data_reg[42]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.647ns  (arrival time - required time)
  Source:                 reset_debouncer/clean_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line40/receiver/stored_data_reg[43]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.481%)  route 0.268ns (65.519%))
  Logic Levels:           0  
  Clock Path Skew:        -0.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.600     1.519    reset_debouncer/clk_100mhz
    SLICE_X79Y95         FDRE                                         r  reset_debouncer/clean_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y95         FDRE (Prop_fdre_C_Q)         0.141     1.660 r  reset_debouncer/clean_reg[0]/Q
                         net (fo=187, routed)         0.268     1.928    nolabel_line40/receiver/reset
    SLICE_X75Y95         FDRE                                         r  nolabel_line40/receiver/stored_data_reg[43]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=260, routed)         0.868     0.870    nolabel_line40/receiver/clk_out1
    SLICE_X75Y95         FDRE                                         r  nolabel_line40/receiver/stored_data_reg[43]/C
                         clock pessimism              0.000     0.870    
                         clock uncertainty            0.430     1.300    
    SLICE_X75Y95         FDRE (Hold_fdre_C_R)        -0.018     1.282    nolabel_line40/receiver/stored_data_reg[43]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.647    





