MIPS A
"SyncdWR Fre PodWRNaR FreRNa"
Prefetch=0:x=F,0:y=T,1:y=F,1:x=T
Com=Fr Fr
Orig=SyncdWR Fre PodWRNaR FreRNa

{

0:rx=x; 0:ry=y;
1:ry=y; 1:rx=x;

}

 P0           | P1           ;
 li r2,1      | li r2,1      ;
 sw r2,0( rx) | sw r2,0( ry) ;
 sync         | ll r3,0( rx) ;
 lw r3,0( ry) |              ;
exists
(0:r3=0 /\ 1:r3=0)

