[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/GateLevel/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 484
LIB: work
FILE: ${SURELOG_DIR}/tests/GateLevel/dut.sv
n<> u<483> t<Top_level_rule> c<1> l<1:1> el<21:1>
  n<> u<1> t<Null_rule> p<483> s<482> l<1:1>
  n<> u<482> t<Source_text> p<483> c<481> l<1:1> el<20:10>
    n<> u<481> t<Description> p<482> c<480> l<1:1> el<20:10>
      n<> u<480> t<Module_declaration> p<481> c<77> l<1:1> el<20:10>
        n<> u<77> t<Module_nonansi_header> p<480> c<2> s<85> l<1:1> el<1:58>
          n<module> u<2> t<Module_keyword> p<77> s<3> l<1:1> el<1:7>
          n<LogicGates> u<3> t<STRING_CONST> p<77> s<76> l<1:8> el<1:18>
          n<> u<76> t<List_of_ports> p<77> c<9> l<1:18> el<1:57>
            n<> u<9> t<Port> p<76> c<8> s<15> l<1:19> el<1:20>
              n<> u<8> t<Port_expression> p<9> c<7> l<1:19> el<1:20>
                n<> u<7> t<Port_reference> p<8> c<4> l<1:19> el<1:20>
                  n<a> u<4> t<STRING_CONST> p<7> s<6> l<1:19> el<1:20>
                  n<> u<6> t<Constant_select> p<7> c<5> l<1:20> el<1:20>
                    n<> u<5> t<Constant_bit_select> p<6> l<1:20> el<1:20>
            n<> u<15> t<Port> p<76> c<14> s<21> l<1:21> el<1:22>
              n<> u<14> t<Port_expression> p<15> c<13> l<1:21> el<1:22>
                n<> u<13> t<Port_reference> p<14> c<10> l<1:21> el<1:22>
                  n<b> u<10> t<STRING_CONST> p<13> s<12> l<1:21> el<1:22>
                  n<> u<12> t<Constant_select> p<13> c<11> l<1:22> el<1:22>
                    n<> u<11> t<Constant_bit_select> p<12> l<1:22> el<1:22>
            n<> u<21> t<Port> p<76> c<20> s<27> l<1:23> el<1:25>
              n<> u<20> t<Port_expression> p<21> c<19> l<1:23> el<1:25>
                n<> u<19> t<Port_reference> p<20> c<16> l<1:23> el<1:25>
                  n<y1> u<16> t<STRING_CONST> p<19> s<18> l<1:23> el<1:25>
                  n<> u<18> t<Constant_select> p<19> c<17> l<1:25> el<1:25>
                    n<> u<17> t<Constant_bit_select> p<18> l<1:25> el<1:25>
            n<> u<27> t<Port> p<76> c<26> s<33> l<1:26> el<1:28>
              n<> u<26> t<Port_expression> p<27> c<25> l<1:26> el<1:28>
                n<> u<25> t<Port_reference> p<26> c<22> l<1:26> el<1:28>
                  n<y2> u<22> t<STRING_CONST> p<25> s<24> l<1:26> el<1:28>
                  n<> u<24> t<Constant_select> p<25> c<23> l<1:28> el<1:28>
                    n<> u<23> t<Constant_bit_select> p<24> l<1:28> el<1:28>
            n<> u<33> t<Port> p<76> c<32> s<39> l<1:29> el<1:31>
              n<> u<32> t<Port_expression> p<33> c<31> l<1:29> el<1:31>
                n<> u<31> t<Port_reference> p<32> c<28> l<1:29> el<1:31>
                  n<y3> u<28> t<STRING_CONST> p<31> s<30> l<1:29> el<1:31>
                  n<> u<30> t<Constant_select> p<31> c<29> l<1:31> el<1:31>
                    n<> u<29> t<Constant_bit_select> p<30> l<1:31> el<1:31>
            n<> u<39> t<Port> p<76> c<38> s<45> l<1:32> el<1:34>
              n<> u<38> t<Port_expression> p<39> c<37> l<1:32> el<1:34>
                n<> u<37> t<Port_reference> p<38> c<34> l<1:32> el<1:34>
                  n<y4> u<34> t<STRING_CONST> p<37> s<36> l<1:32> el<1:34>
                  n<> u<36> t<Constant_select> p<37> c<35> l<1:34> el<1:34>
                    n<> u<35> t<Constant_bit_select> p<36> l<1:34> el<1:34>
            n<> u<45> t<Port> p<76> c<44> s<51> l<1:35> el<1:37>
              n<> u<44> t<Port_expression> p<45> c<43> l<1:35> el<1:37>
                n<> u<43> t<Port_reference> p<44> c<40> l<1:35> el<1:37>
                  n<y5> u<40> t<STRING_CONST> p<43> s<42> l<1:35> el<1:37>
                  n<> u<42> t<Constant_select> p<43> c<41> l<1:37> el<1:37>
                    n<> u<41> t<Constant_bit_select> p<42> l<1:37> el<1:37>
            n<> u<51> t<Port> p<76> c<50> s<57> l<1:38> el<1:40>
              n<> u<50> t<Port_expression> p<51> c<49> l<1:38> el<1:40>
                n<> u<49> t<Port_reference> p<50> c<46> l<1:38> el<1:40>
                  n<y6> u<46> t<STRING_CONST> p<49> s<48> l<1:38> el<1:40>
                  n<> u<48> t<Constant_select> p<49> c<47> l<1:40> el<1:40>
                    n<> u<47> t<Constant_bit_select> p<48> l<1:40> el<1:40>
            n<> u<57> t<Port> p<76> c<56> s<63> l<1:41> el<1:43>
              n<> u<56> t<Port_expression> p<57> c<55> l<1:41> el<1:43>
                n<> u<55> t<Port_reference> p<56> c<52> l<1:41> el<1:43>
                  n<y7> u<52> t<STRING_CONST> p<55> s<54> l<1:41> el<1:43>
                  n<> u<54> t<Constant_select> p<55> c<53> l<1:43> el<1:43>
                    n<> u<53> t<Constant_bit_select> p<54> l<1:43> el<1:43>
            n<> u<63> t<Port> p<76> c<62> s<69> l<1:45> el<1:47>
              n<> u<62> t<Port_expression> p<63> c<61> l<1:45> el<1:47>
                n<> u<61> t<Port_reference> p<62> c<58> l<1:45> el<1:47>
                  n<y8> u<58> t<STRING_CONST> p<61> s<60> l<1:45> el<1:47>
                  n<> u<60> t<Constant_select> p<61> c<59> l<1:47> el<1:47>
                    n<> u<59> t<Constant_bit_select> p<60> l<1:47> el<1:47>
            n<> u<69> t<Port> p<76> c<68> s<75> l<1:49> el<1:51>
              n<> u<68> t<Port_expression> p<69> c<67> l<1:49> el<1:51>
                n<> u<67> t<Port_reference> p<68> c<64> l<1:49> el<1:51>
                  n<y9> u<64> t<STRING_CONST> p<67> s<66> l<1:49> el<1:51>
                  n<> u<66> t<Constant_select> p<67> c<65> l<1:51> el<1:51>
                    n<> u<65> t<Constant_bit_select> p<66> l<1:51> el<1:51>
            n<> u<75> t<Port> p<76> c<74> l<1:53> el<1:56>
              n<> u<74> t<Port_expression> p<75> c<73> l<1:53> el<1:56>
                n<> u<73> t<Port_reference> p<74> c<70> l<1:53> el<1:56>
                  n<y10> u<70> t<STRING_CONST> p<73> s<72> l<1:53> el<1:56>
                  n<> u<72> t<Constant_select> p<73> c<71> l<1:56> el<1:56>
                    n<> u<71> t<Constant_bit_select> p<72> l<1:56> el<1:56>
        n<> u<85> t<Module_item> p<480> c<84> s<100> l<2:3> el<2:13>
          n<> u<84> t<Port_declaration> p<85> c<83> l<2:3> el<2:12>
            n<> u<83> t<Input_declaration> p<84> c<79> l<2:3> el<2:12>
              n<> u<79> t<Net_port_type> p<83> c<78> s<82> l<2:9> el<2:9>
                n<> u<78> t<Data_type_or_implicit> p<79> l<2:9> el<2:9>
              n<> u<82> t<List_of_port_identifiers> p<83> c<80> l<2:9> el<2:12>
                n<a> u<80> t<STRING_CONST> p<82> s<81> l<2:9> el<2:10>
                n<b> u<81> t<STRING_CONST> p<82> l<2:11> el<2:12>
        n<> u<100> t<Module_item> p<480> c<99> s<119> l<3:3> el<3:38>
          n<> u<99> t<Port_declaration> p<100> c<98> l<3:3> el<3:37>
            n<> u<98> t<Output_declaration> p<99> c<87> l<3:3> el<3:37>
              n<> u<87> t<Net_port_type> p<98> c<86> s<97> l<3:10> el<3:10>
                n<> u<86> t<Data_type_or_implicit> p<87> l<3:10> el<3:10>
              n<> u<97> t<List_of_port_identifiers> p<98> c<88> l<3:10> el<3:37>
                n<y1> u<88> t<STRING_CONST> p<97> s<89> l<3:10> el<3:12>
                n<y2> u<89> t<STRING_CONST> p<97> s<90> l<3:14> el<3:16>
                n<y3> u<90> t<STRING_CONST> p<97> s<91> l<3:17> el<3:19>
                n<y4> u<91> t<STRING_CONST> p<97> s<92> l<3:20> el<3:22>
                n<y5> u<92> t<STRING_CONST> p<97> s<93> l<3:23> el<3:25>
                n<y6> u<93> t<STRING_CONST> p<97> s<94> l<3:26> el<3:28>
                n<y7> u<94> t<STRING_CONST> p<97> s<95> l<3:29> el<3:31>
                n<y8> u<95> t<STRING_CONST> p<97> s<96> l<3:32> el<3:34>
                n<y9> u<96> t<STRING_CONST> p<97> l<3:35> el<3:37>
        n<> u<119> t<Module_item> p<480> c<118> s<138> l<5:3> el<5:15>
          n<> u<118> t<Non_port_module_item> p<119> c<117> l<5:3> el<5:15>
            n<> u<117> t<Module_or_generate_item> p<118> c<116> l<5:3> el<5:15>
              n<> u<116> t<Gate_instantiation> p<117> c<101> l<5:3> el<5:15>
                n<> u<101> t<NInpGate_And> p<116> s<115> l<5:3> el<5:6>
                n<> u<115> t<N_input_gate_instance> p<116> c<106> l<5:6> el<5:14>
                  n<> u<106> t<Net_lvalue> p<115> c<103> s<110> l<5:7> el<5:9>
                    n<> u<103> t<Ps_or_hierarchical_identifier> p<106> c<102> s<105> l<5:7> el<5:9>
                      n<y1> u<102> t<STRING_CONST> p<103> l<5:7> el<5:9>
                    n<> u<105> t<Constant_select> p<106> c<104> l<5:9> el<5:9>
                      n<> u<104> t<Constant_bit_select> p<105> l<5:9> el<5:9>
                  n<> u<110> t<Expression> p<115> c<109> s<114> l<5:10> el<5:11>
                    n<> u<109> t<Primary> p<110> c<108> l<5:10> el<5:11>
                      n<> u<108> t<Primary_literal> p<109> c<107> l<5:10> el<5:11>
                        n<a> u<107> t<STRING_CONST> p<108> l<5:10> el<5:11>
                  n<> u<114> t<Expression> p<115> c<113> l<5:12> el<5:13>
                    n<> u<113> t<Primary> p<114> c<112> l<5:12> el<5:13>
                      n<> u<112> t<Primary_literal> p<113> c<111> l<5:12> el<5:13>
                        n<b> u<111> t<STRING_CONST> p<112> l<5:12> el<5:13>
        n<> u<138> t<Module_item> p<480> c<137> s<153> l<6:3> el<6:14>
          n<> u<137> t<Non_port_module_item> p<138> c<136> l<6:3> el<6:14>
            n<> u<136> t<Module_or_generate_item> p<137> c<135> l<6:3> el<6:14>
              n<> u<135> t<Gate_instantiation> p<136> c<120> l<6:3> el<6:14>
                n<> u<120> t<NInpGate_Or> p<135> s<134> l<6:3> el<6:5>
                n<> u<134> t<N_input_gate_instance> p<135> c<125> l<6:5> el<6:13>
                  n<> u<125> t<Net_lvalue> p<134> c<122> s<129> l<6:6> el<6:8>
                    n<> u<122> t<Ps_or_hierarchical_identifier> p<125> c<121> s<124> l<6:6> el<6:8>
                      n<y2> u<121> t<STRING_CONST> p<122> l<6:6> el<6:8>
                    n<> u<124> t<Constant_select> p<125> c<123> l<6:8> el<6:8>
                      n<> u<123> t<Constant_bit_select> p<124> l<6:8> el<6:8>
                  n<> u<129> t<Expression> p<134> c<128> s<133> l<6:9> el<6:10>
                    n<> u<128> t<Primary> p<129> c<127> l<6:9> el<6:10>
                      n<> u<127> t<Primary_literal> p<128> c<126> l<6:9> el<6:10>
                        n<a> u<126> t<STRING_CONST> p<127> l<6:9> el<6:10>
                  n<> u<133> t<Expression> p<134> c<132> l<6:11> el<6:12>
                    n<> u<132> t<Primary> p<133> c<131> l<6:11> el<6:12>
                      n<> u<131> t<Primary_literal> p<132> c<130> l<6:11> el<6:12>
                        n<b> u<130> t<STRING_CONST> p<131> l<6:11> el<6:12>
        n<> u<153> t<Module_item> p<480> c<152> s<172> l<7:3> el<7:13>
          n<> u<152> t<Non_port_module_item> p<153> c<151> l<7:3> el<7:13>
            n<> u<151> t<Module_or_generate_item> p<152> c<150> l<7:3> el<7:13>
              n<> u<150> t<Gate_instantiation> p<151> c<139> l<7:3> el<7:13>
                n<> u<139> t<NOutGate_Not> p<150> s<149> l<7:3> el<7:6>
                n<> u<149> t<N_output_gate_instance> p<150> c<144> l<7:6> el<7:12>
                  n<> u<144> t<Net_lvalue> p<149> c<141> s<148> l<7:7> el<7:9>
                    n<> u<141> t<Ps_or_hierarchical_identifier> p<144> c<140> s<143> l<7:7> el<7:9>
                      n<y3> u<140> t<STRING_CONST> p<141> l<7:7> el<7:9>
                    n<> u<143> t<Constant_select> p<144> c<142> l<7:9> el<7:9>
                      n<> u<142> t<Constant_bit_select> p<143> l<7:9> el<7:9>
                  n<> u<148> t<Expression> p<149> c<147> l<7:10> el<7:11>
                    n<> u<147> t<Primary> p<148> c<146> l<7:10> el<7:11>
                      n<> u<146> t<Primary_literal> p<147> c<145> l<7:10> el<7:11>
                        n<a> u<145> t<STRING_CONST> p<146> l<7:10> el<7:11>
        n<> u<172> t<Module_item> p<480> c<171> s<191> l<8:3> el<8:16>
          n<> u<171> t<Non_port_module_item> p<172> c<170> l<8:3> el<8:16>
            n<> u<170> t<Module_or_generate_item> p<171> c<169> l<8:3> el<8:16>
              n<> u<169> t<Gate_instantiation> p<170> c<154> l<8:3> el<8:16>
                n<> u<154> t<NInpGate_Nand> p<169> s<168> l<8:3> el<8:7>
                n<> u<168> t<N_input_gate_instance> p<169> c<159> l<8:7> el<8:15>
                  n<> u<159> t<Net_lvalue> p<168> c<156> s<163> l<8:8> el<8:10>
                    n<> u<156> t<Ps_or_hierarchical_identifier> p<159> c<155> s<158> l<8:8> el<8:10>
                      n<y4> u<155> t<STRING_CONST> p<156> l<8:8> el<8:10>
                    n<> u<158> t<Constant_select> p<159> c<157> l<8:10> el<8:10>
                      n<> u<157> t<Constant_bit_select> p<158> l<8:10> el<8:10>
                  n<> u<163> t<Expression> p<168> c<162> s<167> l<8:11> el<8:12>
                    n<> u<162> t<Primary> p<163> c<161> l<8:11> el<8:12>
                      n<> u<161> t<Primary_literal> p<162> c<160> l<8:11> el<8:12>
                        n<a> u<160> t<STRING_CONST> p<161> l<8:11> el<8:12>
                  n<> u<167> t<Expression> p<168> c<166> l<8:13> el<8:14>
                    n<> u<166> t<Primary> p<167> c<165> l<8:13> el<8:14>
                      n<> u<165> t<Primary_literal> p<166> c<164> l<8:13> el<8:14>
                        n<b> u<164> t<STRING_CONST> p<165> l<8:13> el<8:14>
        n<> u<191> t<Module_item> p<480> c<190> s<210> l<9:3> el<9:15>
          n<> u<190> t<Non_port_module_item> p<191> c<189> l<9:3> el<9:15>
            n<> u<189> t<Module_or_generate_item> p<190> c<188> l<9:3> el<9:15>
              n<> u<188> t<Gate_instantiation> p<189> c<173> l<9:3> el<9:15>
                n<> u<173> t<NInpGate_Nor> p<188> s<187> l<9:3> el<9:6>
                n<> u<187> t<N_input_gate_instance> p<188> c<178> l<9:6> el<9:14>
                  n<> u<178> t<Net_lvalue> p<187> c<175> s<182> l<9:7> el<9:9>
                    n<> u<175> t<Ps_or_hierarchical_identifier> p<178> c<174> s<177> l<9:7> el<9:9>
                      n<y5> u<174> t<STRING_CONST> p<175> l<9:7> el<9:9>
                    n<> u<177> t<Constant_select> p<178> c<176> l<9:9> el<9:9>
                      n<> u<176> t<Constant_bit_select> p<177> l<9:9> el<9:9>
                  n<> u<182> t<Expression> p<187> c<181> s<186> l<9:10> el<9:11>
                    n<> u<181> t<Primary> p<182> c<180> l<9:10> el<9:11>
                      n<> u<180> t<Primary_literal> p<181> c<179> l<9:10> el<9:11>
                        n<a> u<179> t<STRING_CONST> p<180> l<9:10> el<9:11>
                  n<> u<186> t<Expression> p<187> c<185> l<9:12> el<9:13>
                    n<> u<185> t<Primary> p<186> c<184> l<9:12> el<9:13>
                      n<> u<184> t<Primary_literal> p<185> c<183> l<9:12> el<9:13>
                        n<b> u<183> t<STRING_CONST> p<184> l<9:12> el<9:13>
        n<> u<210> t<Module_item> p<480> c<209> s<229> l<10:3> el<10:15>
          n<> u<209> t<Non_port_module_item> p<210> c<208> l<10:3> el<10:15>
            n<> u<208> t<Module_or_generate_item> p<209> c<207> l<10:3> el<10:15>
              n<> u<207> t<Gate_instantiation> p<208> c<192> l<10:3> el<10:15>
                n<> u<192> t<NInpGate_Xor> p<207> s<206> l<10:3> el<10:6>
                n<> u<206> t<N_input_gate_instance> p<207> c<197> l<10:6> el<10:14>
                  n<> u<197> t<Net_lvalue> p<206> c<194> s<201> l<10:7> el<10:9>
                    n<> u<194> t<Ps_or_hierarchical_identifier> p<197> c<193> s<196> l<10:7> el<10:9>
                      n<y6> u<193> t<STRING_CONST> p<194> l<10:7> el<10:9>
                    n<> u<196> t<Constant_select> p<197> c<195> l<10:9> el<10:9>
                      n<> u<195> t<Constant_bit_select> p<196> l<10:9> el<10:9>
                  n<> u<201> t<Expression> p<206> c<200> s<205> l<10:10> el<10:11>
                    n<> u<200> t<Primary> p<201> c<199> l<10:10> el<10:11>
                      n<> u<199> t<Primary_literal> p<200> c<198> l<10:10> el<10:11>
                        n<a> u<198> t<STRING_CONST> p<199> l<10:10> el<10:11>
                  n<> u<205> t<Expression> p<206> c<204> l<10:12> el<10:13>
                    n<> u<204> t<Primary> p<205> c<203> l<10:12> el<10:13>
                      n<> u<203> t<Primary_literal> p<204> c<202> l<10:12> el<10:13>
                        n<b> u<202> t<STRING_CONST> p<203> l<10:12> el<10:13>
        n<> u<229> t<Module_item> p<480> c<228> s<256> l<11:3> el<11:16>
          n<> u<228> t<Non_port_module_item> p<229> c<227> l<11:3> el<11:16>
            n<> u<227> t<Module_or_generate_item> p<228> c<226> l<11:3> el<11:16>
              n<> u<226> t<Gate_instantiation> p<227> c<211> l<11:3> el<11:16>
                n<> u<211> t<NInpGate_Xnor> p<226> s<225> l<11:3> el<11:7>
                n<> u<225> t<N_input_gate_instance> p<226> c<216> l<11:7> el<11:15>
                  n<> u<216> t<Net_lvalue> p<225> c<213> s<220> l<11:8> el<11:10>
                    n<> u<213> t<Ps_or_hierarchical_identifier> p<216> c<212> s<215> l<11:8> el<11:10>
                      n<y7> u<212> t<STRING_CONST> p<213> l<11:8> el<11:10>
                    n<> u<215> t<Constant_select> p<216> c<214> l<11:10> el<11:10>
                      n<> u<214> t<Constant_bit_select> p<215> l<11:10> el<11:10>
                  n<> u<220> t<Expression> p<225> c<219> s<224> l<11:11> el<11:12>
                    n<> u<219> t<Primary> p<220> c<218> l<11:11> el<11:12>
                      n<> u<218> t<Primary_literal> p<219> c<217> l<11:11> el<11:12>
                        n<a> u<217> t<STRING_CONST> p<218> l<11:11> el<11:12>
                  n<> u<224> t<Expression> p<225> c<223> l<11:13> el<11:14>
                    n<> u<223> t<Primary> p<224> c<222> l<11:13> el<11:14>
                      n<> u<222> t<Primary_literal> p<223> c<221> l<11:13> el<11:14>
                        n<b> u<221> t<STRING_CONST> p<222> l<11:13> el<11:14>
        n<> u<256> t<Module_item> p<480> c<255> s<298> l<13:3> el<13:26>
          n<> u<255> t<Non_port_module_item> p<256> c<254> l<13:3> el<13:26>
            n<> u<254> t<Module_or_generate_item> p<255> c<253> l<13:3> el<13:26>
              n<> u<253> t<Gate_instantiation> p<254> c<230> l<13:3> el<13:26>
                n<> u<230> t<NInpGate_And> p<253> s<236> l<13:3> el<13:6>
                n<> u<236> t<Delay2> p<253> c<235> s<252> l<13:7> el<13:11>
                  n<> u<235> t<Mintypmax_expression> p<236> c<234> l<13:9> el<13:10>
                    n<> u<234> t<Expression> p<235> c<233> l<13:9> el<13:10>
                      n<> u<233> t<Primary> p<234> c<232> l<13:9> el<13:10>
                        n<> u<232> t<Primary_literal> p<233> c<231> l<13:9> el<13:10>
                          n<1> u<231> t<INT_CONST> p<232> l<13:9> el<13:10>
                n<> u<252> t<N_input_gate_instance> p<253> c<238> l<13:14> el<13:25>
                  n<> u<238> t<Name_of_instance> p<252> c<237> s<243> l<13:14> el<13:16>
                    n<a1> u<237> t<STRING_CONST> p<238> l<13:14> el<13:16>
                  n<> u<243> t<Net_lvalue> p<252> c<240> s<247> l<13:18> el<13:20>
                    n<> u<240> t<Ps_or_hierarchical_identifier> p<243> c<239> s<242> l<13:18> el<13:20>
                      n<y8> u<239> t<STRING_CONST> p<240> l<13:18> el<13:20>
                    n<> u<242> t<Constant_select> p<243> c<241> l<13:20> el<13:20>
                      n<> u<241> t<Constant_bit_select> p<242> l<13:20> el<13:20>
                  n<> u<247> t<Expression> p<252> c<246> s<251> l<13:21> el<13:22>
                    n<> u<246> t<Primary> p<247> c<245> l<13:21> el<13:22>
                      n<> u<245> t<Primary_literal> p<246> c<244> l<13:21> el<13:22>
                        n<a> u<244> t<STRING_CONST> p<245> l<13:21> el<13:22>
                  n<> u<251> t<Expression> p<252> c<250> l<13:23> el<13:24>
                    n<> u<250> t<Primary> p<251> c<249> l<13:23> el<13:24>
                      n<> u<249> t<Primary_literal> p<250> c<248> l<13:23> el<13:24>
                        n<b> u<248> t<STRING_CONST> p<249> l<13:23> el<13:24>
        n<> u<298> t<Module_item> p<480> c<297> s<346> l<14:3> el<14:32>
          n<> u<297> t<Non_port_module_item> p<298> c<296> l<14:3> el<14:32>
            n<> u<296> t<Module_or_generate_item> p<297> c<295> l<14:3> el<14:32>
              n<> u<295> t<Gate_instantiation> p<296> c<257> l<14:3> el<14:32>
                n<> u<257> t<NInpGate_Or> p<295> s<268> l<14:3> el<14:5>
                n<> u<268> t<Delay2> p<295> c<262> s<294> l<14:6> el<14:12>
                  n<> u<262> t<Mintypmax_expression> p<268> c<261> s<267> l<14:8> el<14:9>
                    n<> u<261> t<Expression> p<262> c<260> l<14:8> el<14:9>
                      n<> u<260> t<Primary> p<261> c<259> l<14:8> el<14:9>
                        n<> u<259> t<Primary_literal> p<260> c<258> l<14:8> el<14:9>
                          n<1> u<258> t<INT_CONST> p<259> l<14:8> el<14:9>
                  n<> u<267> t<Mintypmax_expression> p<268> c<266> l<14:10> el<14:11>
                    n<> u<266> t<Expression> p<267> c<265> l<14:10> el<14:11>
                      n<> u<265> t<Primary> p<266> c<264> l<14:10> el<14:11>
                        n<> u<264> t<Primary_literal> p<265> c<263> l<14:10> el<14:11>
                          n<2> u<263> t<INT_CONST> p<264> l<14:10> el<14:11>
                n<> u<294> t<N_input_gate_instance> p<295> c<270> l<14:13> el<14:31>
                  n<> u<270> t<Name_of_instance> p<294> c<269> s<275> l<14:13> el<14:15>
                    n<a2> u<269> t<STRING_CONST> p<270> l<14:13> el<14:15>
                  n<> u<275> t<Net_lvalue> p<294> c<272> s<279> l<14:17> el<14:19>
                    n<> u<272> t<Ps_or_hierarchical_identifier> p<275> c<271> s<274> l<14:17> el<14:19>
                      n<y9> u<271> t<STRING_CONST> p<272> l<14:17> el<14:19>
                    n<> u<274> t<Constant_select> p<275> c<273> l<14:19> el<14:19>
                      n<> u<273> t<Constant_bit_select> p<274> l<14:19> el<14:19>
                  n<> u<279> t<Expression> p<294> c<278> s<283> l<14:20> el<14:21>
                    n<> u<278> t<Primary> p<279> c<277> l<14:20> el<14:21>
                      n<> u<277> t<Primary_literal> p<278> c<276> l<14:20> el<14:21>
                        n<a> u<276> t<STRING_CONST> p<277> l<14:20> el<14:21>
                  n<> u<283> t<Expression> p<294> c<282> s<293> l<14:22> el<14:23>
                    n<> u<282> t<Primary> p<283> c<281> l<14:22> el<14:23>
                      n<> u<281> t<Primary_literal> p<282> c<280> l<14:22> el<14:23>
                        n<b> u<280> t<STRING_CONST> p<281> l<14:22> el<14:23>
                  n<> u<293> t<Expression> p<294> c<287> l<14:25> el<14:30>
                    n<> u<287> t<Expression> p<293> c<286> s<292> l<14:25> el<14:26>
                      n<> u<286> t<Primary> p<287> c<285> l<14:25> el<14:26>
                        n<> u<285> t<Primary_literal> p<286> c<284> l<14:25> el<14:26>
                          n<a> u<284> t<STRING_CONST> p<285> l<14:25> el<14:26>
                    n<> u<292> t<BinOp_BitwOr> p<293> s<291> l<14:27> el<14:28>
                    n<> u<291> t<Expression> p<293> c<290> l<14:29> el<14:30>
                      n<> u<290> t<Primary> p<291> c<289> l<14:29> el<14:30>
                        n<> u<289> t<Primary_literal> p<290> c<288> l<14:29> el<14:30>
                          n<b> u<288> t<STRING_CONST> p<289> l<14:29> el<14:30>
        n<> u<346> t<Module_item> p<480> c<345> s<383> l<15:3> el<15:39>
          n<> u<345> t<Non_port_module_item> p<346> c<344> l<15:3> el<15:39>
            n<> u<344> t<Module_or_generate_item> p<345> c<343> l<15:3> el<15:39>
              n<> u<343> t<Gate_instantiation> p<344> c<299> l<15:3> el<15:39>
                n<> u<299> t<NInpGate_Nand> p<343> s<326> l<15:3> el<15:7>
                n<> u<326> t<Delay2> p<343> c<312> s<342> l<15:8> el<15:23>
                  n<> u<312> t<Mintypmax_expression> p<326> c<303> s<325> l<15:10> el<15:15>
                    n<> u<303> t<Expression> p<312> c<302> s<307> l<15:10> el<15:11>
                      n<> u<302> t<Primary> p<303> c<301> l<15:10> el<15:11>
                        n<> u<301> t<Primary_literal> p<302> c<300> l<15:10> el<15:11>
                          n<2> u<300> t<INT_CONST> p<301> l<15:10> el<15:11>
                    n<> u<307> t<Expression> p<312> c<306> s<311> l<15:12> el<15:13>
                      n<> u<306> t<Primary> p<307> c<305> l<15:12> el<15:13>
                        n<> u<305> t<Primary_literal> p<306> c<304> l<15:12> el<15:13>
                          n<3> u<304> t<INT_CONST> p<305> l<15:12> el<15:13>
                    n<> u<311> t<Expression> p<312> c<310> l<15:14> el<15:15>
                      n<> u<310> t<Primary> p<311> c<309> l<15:14> el<15:15>
                        n<> u<309> t<Primary_literal> p<310> c<308> l<15:14> el<15:15>
                          n<4> u<308> t<INT_CONST> p<309> l<15:14> el<15:15>
                  n<> u<325> t<Mintypmax_expression> p<326> c<316> l<15:17> el<15:22>
                    n<> u<316> t<Expression> p<325> c<315> s<320> l<15:17> el<15:18>
                      n<> u<315> t<Primary> p<316> c<314> l<15:17> el<15:18>
                        n<> u<314> t<Primary_literal> p<315> c<313> l<15:17> el<15:18>
                          n<3> u<313> t<INT_CONST> p<314> l<15:17> el<15:18>
                    n<> u<320> t<Expression> p<325> c<319> s<324> l<15:19> el<15:20>
                      n<> u<319> t<Primary> p<320> c<318> l<15:19> el<15:20>
                        n<> u<318> t<Primary_literal> p<319> c<317> l<15:19> el<15:20>
                          n<4> u<317> t<INT_CONST> p<318> l<15:19> el<15:20>
                    n<> u<324> t<Expression> p<325> c<323> l<15:21> el<15:22>
                      n<> u<323> t<Primary> p<324> c<322> l<15:21> el<15:22>
                        n<> u<322> t<Primary_literal> p<323> c<321> l<15:21> el<15:22>
                          n<5> u<321> t<INT_CONST> p<322> l<15:21> el<15:22>
                n<> u<342> t<N_input_gate_instance> p<343> c<328> l<15:25> el<15:38>
                  n<> u<328> t<Name_of_instance> p<342> c<327> s<333> l<15:25> el<15:27>
                    n<a3> u<327> t<STRING_CONST> p<328> l<15:25> el<15:27>
                  n<> u<333> t<Net_lvalue> p<342> c<330> s<337> l<15:29> el<15:31>
                    n<> u<330> t<Ps_or_hierarchical_identifier> p<333> c<329> s<332> l<15:29> el<15:31>
                      n<nn> u<329> t<STRING_CONST> p<330> l<15:29> el<15:31>
                    n<> u<332> t<Constant_select> p<333> c<331> l<15:31> el<15:31>
                      n<> u<331> t<Constant_bit_select> p<332> l<15:31> el<15:31>
                  n<> u<337> t<Expression> p<342> c<336> s<341> l<15:33> el<15:34>
                    n<> u<336> t<Primary> p<337> c<335> l<15:33> el<15:34>
                      n<> u<335> t<Primary_literal> p<336> c<334> l<15:33> el<15:34>
                        n<a> u<334> t<STRING_CONST> p<335> l<15:33> el<15:34>
                  n<> u<341> t<Expression> p<342> c<340> l<15:36> el<15:37>
                    n<> u<340> t<Primary> p<341> c<339> l<15:36> el<15:37>
                      n<> u<339> t<Primary_literal> p<340> c<338> l<15:36> el<15:37>
                        n<b> u<338> t<STRING_CONST> p<339> l<15:36> el<15:37>
        n<> u<383> t<Module_item> p<480> c<382> s<444> l<16:3> el<16:37>
          n<> u<382> t<Non_port_module_item> p<383> c<381> l<16:3> el<16:37>
            n<> u<381> t<Module_or_generate_item> p<382> c<380> l<16:3> el<16:37>
              n<> u<380> t<Gate_instantiation> p<381> c<347> l<16:3> el<16:37>
                n<> u<347> t<EnableGateType_Bufif0> p<380> s<363> l<16:3> el<16:9>
                n<> u<363> t<Delay3> p<380> c<352> s<379> l<16:10> el<16:20>
                  n<> u<352> t<Mintypmax_expression> p<363> c<351> s<357> l<16:12> el<16:13>
                    n<> u<351> t<Expression> p<352> c<350> l<16:12> el<16:13>
                      n<> u<350> t<Primary> p<351> c<349> l<16:12> el<16:13>
                        n<> u<349> t<Primary_literal> p<350> c<348> l<16:12> el<16:13>
                          n<5> u<348> t<INT_CONST> p<349> l<16:12> el<16:13>
                  n<> u<357> t<Mintypmax_expression> p<363> c<356> s<362> l<16:15> el<16:16>
                    n<> u<356> t<Expression> p<357> c<355> l<16:15> el<16:16>
                      n<> u<355> t<Primary> p<356> c<354> l<16:15> el<16:16>
                        n<> u<354> t<Primary_literal> p<355> c<353> l<16:15> el<16:16>
                          n<6> u<353> t<INT_CONST> p<354> l<16:15> el<16:16>
                  n<> u<362> t<Mintypmax_expression> p<363> c<361> l<16:18> el<16:19>
                    n<> u<361> t<Expression> p<362> c<360> l<16:18> el<16:19>
                      n<> u<360> t<Primary> p<361> c<359> l<16:18> el<16:19>
                        n<> u<359> t<Primary_literal> p<360> c<358> l<16:18> el<16:19>
                          n<7> u<358> t<INT_CONST> p<359> l<16:18> el<16:19>
                n<> u<379> t<Enable_gate_instance> p<380> c<365> l<16:21> el<16:36>
                  n<> u<365> t<Name_of_instance> p<379> c<364> s<370> l<16:21> el<16:23>
                    n<a4> u<364> t<STRING_CONST> p<365> l<16:21> el<16:23>
                  n<> u<370> t<Net_lvalue> p<379> c<367> s<374> l<16:25> el<16:29>
                    n<> u<367> t<Ps_or_hierarchical_identifier> p<370> c<366> s<369> l<16:25> el<16:29>
                      n<out2> u<366> t<STRING_CONST> p<367> l<16:25> el<16:29>
                    n<> u<369> t<Constant_select> p<370> c<368> l<16:29> el<16:29>
                      n<> u<368> t<Constant_bit_select> p<369> l<16:29> el<16:29>
                  n<> u<374> t<Expression> p<379> c<373> s<378> l<16:31> el<16:32>
                    n<> u<373> t<Primary> p<374> c<372> l<16:31> el<16:32>
                      n<> u<372> t<Primary_literal> p<373> c<371> l<16:31> el<16:32>
                        n<a> u<371> t<STRING_CONST> p<372> l<16:31> el<16:32>
                  n<> u<378> t<Expression> p<379> c<377> l<16:34> el<16:35>
                    n<> u<377> t<Primary> p<378> c<376> l<16:34> el<16:35>
                      n<> u<376> t<Primary_literal> p<377> c<375> l<16:34> el<16:35>
                        n<b> u<375> t<STRING_CONST> p<376> l<16:34> el<16:35>
        n<> u<444> t<Module_item> p<480> c<443> s<465> l<17:3> el<17:49>
          n<> u<443> t<Non_port_module_item> p<444> c<442> l<17:3> el<17:49>
            n<> u<442> t<Module_or_generate_item> p<443> c<441> l<17:3> el<17:49>
              n<> u<441> t<Gate_instantiation> p<442> c<384> l<17:3> el<17:49>
                n<> u<384> t<EnableGateType_Bufif0> p<441> s<424> l<17:3> el<17:9>
                n<> u<424> t<Delay3> p<441> c<397> s<440> l<17:10> el<17:32>
                  n<> u<397> t<Mintypmax_expression> p<424> c<388> s<410> l<17:12> el<17:17>
                    n<> u<388> t<Expression> p<397> c<387> s<392> l<17:12> el<17:13>
                      n<> u<387> t<Primary> p<388> c<386> l<17:12> el<17:13>
                        n<> u<386> t<Primary_literal> p<387> c<385> l<17:12> el<17:13>
                          n<5> u<385> t<INT_CONST> p<386> l<17:12> el<17:13>
                    n<> u<392> t<Expression> p<397> c<391> s<396> l<17:14> el<17:15>
                      n<> u<391> t<Primary> p<392> c<390> l<17:14> el<17:15>
                        n<> u<390> t<Primary_literal> p<391> c<389> l<17:14> el<17:15>
                          n<6> u<389> t<INT_CONST> p<390> l<17:14> el<17:15>
                    n<> u<396> t<Expression> p<397> c<395> l<17:16> el<17:17>
                      n<> u<395> t<Primary> p<396> c<394> l<17:16> el<17:17>
                        n<> u<394> t<Primary_literal> p<395> c<393> l<17:16> el<17:17>
                          n<7> u<393> t<INT_CONST> p<394> l<17:16> el<17:17>
                  n<> u<410> t<Mintypmax_expression> p<424> c<401> s<423> l<17:19> el<17:24>
                    n<> u<401> t<Expression> p<410> c<400> s<405> l<17:19> el<17:20>
                      n<> u<400> t<Primary> p<401> c<399> l<17:19> el<17:20>
                        n<> u<399> t<Primary_literal> p<400> c<398> l<17:19> el<17:20>
                          n<6> u<398> t<INT_CONST> p<399> l<17:19> el<17:20>
                    n<> u<405> t<Expression> p<410> c<404> s<409> l<17:21> el<17:22>
                      n<> u<404> t<Primary> p<405> c<403> l<17:21> el<17:22>
                        n<> u<403> t<Primary_literal> p<404> c<402> l<17:21> el<17:22>
                          n<7> u<402> t<INT_CONST> p<403> l<17:21> el<17:22>
                    n<> u<409> t<Expression> p<410> c<408> l<17:23> el<17:24>
                      n<> u<408> t<Primary> p<409> c<407> l<17:23> el<17:24>
                        n<> u<407> t<Primary_literal> p<408> c<406> l<17:23> el<17:24>
                          n<8> u<406> t<INT_CONST> p<407> l<17:23> el<17:24>
                  n<> u<423> t<Mintypmax_expression> p<424> c<414> l<17:26> el<17:31>
                    n<> u<414> t<Expression> p<423> c<413> s<418> l<17:26> el<17:27>
                      n<> u<413> t<Primary> p<414> c<412> l<17:26> el<17:27>
                        n<> u<412> t<Primary_literal> p<413> c<411> l<17:26> el<17:27>
                          n<7> u<411> t<INT_CONST> p<412> l<17:26> el<17:27>
                    n<> u<418> t<Expression> p<423> c<417> s<422> l<17:28> el<17:29>
                      n<> u<417> t<Primary> p<418> c<416> l<17:28> el<17:29>
                        n<> u<416> t<Primary_literal> p<417> c<415> l<17:28> el<17:29>
                          n<8> u<415> t<INT_CONST> p<416> l<17:28> el<17:29>
                    n<> u<422> t<Expression> p<423> c<421> l<17:30> el<17:31>
                      n<> u<421> t<Primary> p<422> c<420> l<17:30> el<17:31>
                        n<> u<420> t<Primary_literal> p<421> c<419> l<17:30> el<17:31>
                          n<9> u<419> t<INT_CONST> p<420> l<17:30> el<17:31>
                n<> u<440> t<Enable_gate_instance> p<441> c<426> l<17:33> el<17:48>
                  n<> u<426> t<Name_of_instance> p<440> c<425> s<431> l<17:33> el<17:35>
                    n<a5> u<425> t<STRING_CONST> p<426> l<17:33> el<17:35>
                  n<> u<431> t<Net_lvalue> p<440> c<428> s<435> l<17:37> el<17:41>
                    n<> u<428> t<Ps_or_hierarchical_identifier> p<431> c<427> s<430> l<17:37> el<17:41>
                      n<out3> u<427> t<STRING_CONST> p<428> l<17:37> el<17:41>
                    n<> u<430> t<Constant_select> p<431> c<429> l<17:41> el<17:41>
                      n<> u<429> t<Constant_bit_select> p<430> l<17:41> el<17:41>
                  n<> u<435> t<Expression> p<440> c<434> s<439> l<17:43> el<17:44>
                    n<> u<434> t<Primary> p<435> c<433> l<17:43> el<17:44>
                      n<> u<433> t<Primary_literal> p<434> c<432> l<17:43> el<17:44>
                        n<a> u<432> t<STRING_CONST> p<433> l<17:43> el<17:44>
                  n<> u<439> t<Expression> p<440> c<438> l<17:46> el<17:47>
                    n<> u<438> t<Primary> p<439> c<437> l<17:46> el<17:47>
                      n<> u<437> t<Primary_literal> p<438> c<436> l<17:46> el<17:47>
                        n<b> u<436> t<STRING_CONST> p<437> l<17:46> el<17:47>
        n<> u<465> t<Module_item> p<480> c<464> s<478> l<18:3> el<18:22>
          n<> u<464> t<Non_port_module_item> p<465> c<463> l<18:3> el<18:22>
            n<> u<463> t<Module_or_generate_item> p<464> c<462> l<18:3> el<18:22>
              n<> u<462> t<Gate_instantiation> p<463> c<445> l<18:3> el<18:22>
                n<> u<445> t<MosSwitchType_PMos> p<462> s<461> l<18:3> el<18:7>
                n<> u<461> t<Mos_switch_instance> p<462> c<447> l<18:8> el<18:21>
                  n<> u<447> t<Name_of_instance> p<461> c<446> s<452> l<18:8> el<18:10>
                    n<a6> u<446> t<STRING_CONST> p<447> l<18:8> el<18:10>
                  n<> u<452> t<Net_lvalue> p<461> c<449> s<456> l<18:12> el<18:14>
                    n<> u<449> t<Ps_or_hierarchical_identifier> p<452> c<448> s<451> l<18:12> el<18:14>
                      n<p1> u<448> t<STRING_CONST> p<449> l<18:12> el<18:14>
                    n<> u<451> t<Constant_select> p<452> c<450> l<18:14> el<18:14>
                      n<> u<450> t<Constant_bit_select> p<451> l<18:14> el<18:14>
                  n<> u<456> t<Expression> p<461> c<455> s<460> l<18:15> el<18:17>
                    n<> u<455> t<Primary> p<456> c<454> l<18:15> el<18:17>
                      n<> u<454> t<Primary_literal> p<455> c<453> l<18:15> el<18:17>
                        n<p2> u<453> t<STRING_CONST> p<454> l<18:15> el<18:17>
                  n<> u<460> t<Expression> p<461> c<459> l<18:18> el<18:20>
                    n<> u<459> t<Primary> p<460> c<458> l<18:18> el<18:20>
                      n<> u<458> t<Primary_literal> p<459> c<457> l<18:18> el<18:20>
                        n<p3> u<457> t<STRING_CONST> p<458> l<18:18> el<18:20>
        n<> u<478> t<Module_item> p<480> c<477> s<479> l<19:3> el<19:18>
          n<> u<477> t<Non_port_module_item> p<478> c<476> l<19:3> el<19:18>
            n<> u<476> t<Module_or_generate_item> p<477> c<475> l<19:3> el<19:18>
              n<> u<475> t<Gate_instantiation> p<476> c<474> l<19:3> el<19:18>
                n<> u<474> t<PULLUP> p<475> s<473> l<19:3> el<19:9>
                n<> u<473> t<Pull_gate_instance> p<475> c<467> l<19:10> el<19:17>
                  n<> u<467> t<Name_of_instance> p<473> c<466> s<472> l<19:10> el<19:12>
                    n<a7> u<466> t<STRING_CONST> p<467> l<19:10> el<19:12>
                  n<> u<472> t<Net_lvalue> p<473> c<469> l<19:14> el<19:16>
                    n<> u<469> t<Ps_or_hierarchical_identifier> p<472> c<468> s<471> l<19:14> el<19:16>
                      n<p1> u<468> t<STRING_CONST> p<469> l<19:14> el<19:16>
                    n<> u<471> t<Constant_select> p<472> c<470> l<19:16> el<19:16>
                      n<> u<470> t<Constant_bit_select> p<471> l<19:16> el<19:16>
        n<> u<479> t<ENDMODULE> p<480> l<20:1> el<20:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/GateLevel/dut.sv:1:1: No timescale set for "LogicGates".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/GateLevel/dut.sv:1:1: Compile module "work@LogicGates".
[INF:CP0302] Compile class "builtin::mailbox".
[INF:CP0302] Compile class "builtin::process".
[INF:CP0302] Compile class "builtin::semaphore".
[NTE:CP0309] ${SURELOG_DIR}/tests/GateLevel/dut.sv:1:23: Implicit port type (wire) for "y1",
there are 8 more instances of this message.
[WRN:CP0310] ${SURELOG_DIR}/tests/GateLevel/dut.sv:1:53: Port "y10" definition missing its direction (input, output, inout).
[ERR:CP0340] ${SURELOG_DIR}/tests/GateLevel/dut.sv:1:53: Port "y10" of unspecified type.
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
ClassDefn                                              8
ClassTypespec                                          1
Constant                                               5
Design                                                 1
EnumConst                                              5
EnumTypespec                                           1
Function                                               9
Gate                                                  10
IODecl                                                11
IntTypespec                                            9
LogicNet                                              12
LogicTypespec                                          1
Module                                                 1
Package                                                1
Port                                                  12
PrimTerm                                              23
RefObj                                                23
RefTypespec                                           13
Task                                                   9
TypedefTypespec                                        1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/GateLevel/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllPackages:
\_Package: (builtin)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:builtin
  |vpiInternalScope:
  \_ClassDefn: (builtin::array)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiInternalScope:
  \_ClassDefn: (builtin::queue)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiInternalScope:
  \_ClassDefn: (builtin::string)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiInternalScope:
  \_ClassDefn: (builtin::system)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:system
    |vpiFullName:builtin::system
  |vpiInternalScope:
  \_ClassDefn: (builtin::any_sverilog_class)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiInternalScope:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/GateLevel/builtin.sv, line:1:3, endln:27:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:mailbox
    |vpiFullName:builtin::mailbox
    |vpiInternalScope:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/GateLevel/builtin.sv, line:1:3, endln:27:11
      |vpiName:num
      |vpiFullName:builtin::mailbox::num
      |vpiTypedef:
      \_IntTypespec: , line:6:14, endln:6:17
        |vpiParent:
        \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:6:14, endln:6:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::num), line:6:14, endln:6:17
        |vpiParent:
        \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
        |vpiFullName:builtin::mailbox::num
        |vpiActual:
        \_IntTypespec: , line:6:14, endln:6:17
    |vpiInternalScope:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/GateLevel/builtin.sv, line:1:3, endln:27:11
      |vpiName:put
      |vpiFullName:builtin::mailbox::put
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:9:15, endln:9:22
        |vpiParent:
        \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
        |vpiDirection:1
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/GateLevel/builtin.sv, line:1:3, endln:27:11
      |vpiName:try_put
      |vpiFullName:builtin::mailbox::try_put
      |vpiTypedef:
      \_LogicTypespec: 
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
      |vpiImportTypespec:
      \_LogicTypespec: 
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::try_put)
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
        |vpiFullName:builtin::mailbox::try_put
        |vpiActual:
        \_LogicTypespec: 
      |vpiIODecl:
      \_IODecl: (message), line:12:23, endln:12:30
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
        |vpiDirection:1
        |vpiName:message
    |vpiInternalScope:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/GateLevel/builtin.sv, line:1:3, endln:27:11
      |vpiName:get
      |vpiFullName:builtin::mailbox::get
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:15:19, endln:15:26
        |vpiParent:
        \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/GateLevel/builtin.sv, line:1:3, endln:27:11
      |vpiName:try_get
      |vpiFullName:builtin::mailbox::try_get
      |vpiTypedef:
      \_IntTypespec: , line:18:14, endln:18:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:18:14, endln:18:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::try_get), line:18:14, endln:18:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiFullName:builtin::mailbox::try_get
        |vpiActual:
        \_IntTypespec: , line:18:14, endln:18:17
      |vpiIODecl:
      \_IODecl: (message), line:18:31, endln:18:38
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/GateLevel/builtin.sv, line:1:3, endln:27:11
      |vpiName:peek
      |vpiFullName:builtin::mailbox::peek
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:21:20, endln:21:27
        |vpiParent:
        \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/GateLevel/builtin.sv, line:1:3, endln:27:11
      |vpiName:try_peek
      |vpiFullName:builtin::mailbox::try_peek
      |vpiTypedef:
      \_IntTypespec: , line:24:14, endln:24:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:24:14, endln:24:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::try_peek), line:24:14, endln:24:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiFullName:builtin::mailbox::try_peek
        |vpiActual:
        \_IntTypespec: , line:24:14, endln:24:17
      |vpiIODecl:
      \_IODecl: (message), line:24:31, endln:24:38
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiDirection:6
        |vpiName:message
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
    |vpiMethod:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
    |vpiMethod:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
    |vpiMethod:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
    |vpiMethod:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
  |vpiInternalScope:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/GateLevel/builtin.sv, line:30:3, endln:52:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:process
    |vpiFullName:builtin::process
    |vpiInternalScope:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/GateLevel/builtin.sv, line:30:3, endln:52:11
      |vpiName:self
      |vpiFullName:builtin::process::self
      |vpiTypedef:
      \_ClassTypespec: (process), line:34:21, endln:34:28
        |vpiParent:
        \_Function: (builtin::process::self), line:34:5, endln:35:16
        |vpiName:process
        |vpiClassDefn:
        \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/GateLevel/builtin.sv, line:30:3, endln:52:11
      |vpiImportTypespec:
      \_ClassTypespec: (process), line:34:21, endln:34:28
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::process::self::process), line:34:21, endln:34:28
        |vpiParent:
        \_Function: (builtin::process::self), line:34:5, endln:35:16
        |vpiName:process
        |vpiFullName:builtin::process::self::process
        |vpiActual:
        \_ClassTypespec: (process), line:34:21, endln:34:28
    |vpiInternalScope:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/GateLevel/builtin.sv, line:30:3, endln:52:11
      |vpiName:status
      |vpiFullName:builtin::process::status
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::process::status::state), line:37:14, endln:37:19
        |vpiParent:
        \_Function: (builtin::process::status), line:37:5, endln:38:16
        |vpiName:state
        |vpiFullName:builtin::process::status::state
        |vpiActual:
        \_TypedefTypespec: (state), line:32:68, endln:32:73
    |vpiInternalScope:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/GateLevel/builtin.sv, line:30:3, endln:52:11
      |vpiName:kill
      |vpiFullName:builtin::process::kill
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/GateLevel/builtin.sv, line:30:3, endln:52:11
      |vpiName:await
      |vpiFullName:builtin::process::await
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/GateLevel/builtin.sv, line:30:3, endln:52:11
      |vpiName:suspend
      |vpiFullName:builtin::process::suspend
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/GateLevel/builtin.sv, line:30:3, endln:52:11
      |vpiName:resume
      |vpiFullName:builtin::process::resume
      |vpiMethod:1
      |vpiVisibility:1
    |vpiTypedef:
    \_EnumTypespec: , line:32:13, endln:32:73
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/GateLevel/builtin.sv, line:30:3, endln:52:11
      |vpiEnumConst:
      \_EnumConst: (FINISHED), line:32:20, endln:32:28
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:FINISHED
        |INT:0
        |vpiDecompile:0
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (RUNNING), line:32:30, endln:32:37
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:RUNNING
        |INT:1
        |vpiDecompile:1
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (WAITING), line:32:39, endln:32:46
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:WAITING
        |INT:2
        |vpiDecompile:2
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (SUSPENDED), line:32:48, endln:32:57
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:SUSPENDED
        |INT:3
        |vpiDecompile:3
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (KILLED), line:32:59, endln:32:65
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:KILLED
        |INT:4
        |vpiDecompile:4
        |vpiSize:64
    |vpiTypedef:
    \_TypedefTypespec: (state), line:32:68, endln:32:73
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/GateLevel/builtin.sv, line:30:3, endln:52:11
      |vpiName:state
      |vpiTypedefAlias:
      \_RefTypespec: (builtin::process::state), line:32:13, endln:32:67
        |vpiParent:
        \_TypedefTypespec: (state), line:32:68, endln:32:73
        |vpiFullName:builtin::process::state
        |vpiActual:
        \_EnumTypespec: , line:32:13, endln:32:73
    |vpiImportTypespec:
    \_EnumTypespec: , line:32:13, endln:32:73
    |vpiImportTypespec:
    \_TypedefTypespec: (state), line:32:68, endln:32:73
    |vpiImportTypespec:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
    |vpiImportTypespec:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
    |vpiImportTypespec:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
    |vpiImportTypespec:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
    |vpiImportTypespec:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
    |vpiImportTypespec:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
    |vpiMethod:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
    |vpiMethod:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
    |vpiMethod:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
    |vpiMethod:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
    |vpiMethod:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
    |vpiMethod:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
  |vpiInternalScope:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/GateLevel/builtin.sv, line:55:3, endln:69:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:semaphore
    |vpiFullName:builtin::semaphore
    |vpiInternalScope:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/GateLevel/builtin.sv, line:55:3, endln:69:11
      |vpiName:put
      |vpiFullName:builtin::semaphore::put
      |vpiTypedef:
      \_IntTypespec: , line:60:14, endln:60:17
        |vpiParent:
        \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:60:14, endln:60:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (keyCount), line:60:18, endln:60:26
        |vpiParent:
        \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:60:29, endln:60:30
          |vpiParent:
          \_IODecl: (keyCount), line:60:18, endln:60:26
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::put::keyCount), line:60:14, endln:60:17
          |vpiParent:
          \_IODecl: (keyCount), line:60:18, endln:60:26
          |vpiFullName:builtin::semaphore::put::keyCount
          |vpiActual:
          \_IntTypespec: , line:60:14, endln:60:17
    |vpiInternalScope:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/GateLevel/builtin.sv, line:55:3, endln:69:11
      |vpiName:get
      |vpiFullName:builtin::semaphore::get
      |vpiTypedef:
      \_IntTypespec: , line:63:14, endln:63:17
        |vpiParent:
        \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:63:14, endln:63:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (keyCount), line:63:18, endln:63:26
        |vpiParent:
        \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:63:29, endln:63:30
          |vpiParent:
          \_IODecl: (keyCount), line:63:18, endln:63:26
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::get::keyCount), line:63:14, endln:63:17
          |vpiParent:
          \_IODecl: (keyCount), line:63:18, endln:63:26
          |vpiFullName:builtin::semaphore::get::keyCount
          |vpiActual:
          \_IntTypespec: , line:63:14, endln:63:17
    |vpiInternalScope:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/GateLevel/builtin.sv, line:55:3, endln:69:11
      |vpiName:try_get
      |vpiFullName:builtin::semaphore::try_get
      |vpiTypedef:
      \_IntTypespec: , line:66:14, endln:66:17
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiSigned:1
      |vpiTypedef:
      \_IntTypespec: , line:66:26, endln:66:29
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:66:14, endln:66:17
      |vpiImportTypespec:
      \_IntTypespec: , line:66:26, endln:66:29
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::semaphore::try_get), line:66:14, endln:66:17
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiFullName:builtin::semaphore::try_get
        |vpiActual:
        \_IntTypespec: , line:66:14, endln:66:17
      |vpiIODecl:
      \_IODecl: (keyCount), line:66:30, endln:66:38
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:66:41, endln:66:42
          |vpiParent:
          \_IODecl: (keyCount), line:66:30, endln:66:38
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::try_get::keyCount), line:66:26, endln:66:29
          |vpiParent:
          \_IODecl: (keyCount), line:66:30, endln:66:38
          |vpiFullName:builtin::semaphore::try_get::keyCount
          |vpiActual:
          \_IntTypespec: , line:66:26, endln:66:29
    |vpiImportTypespec:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
    |vpiImportTypespec:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
    |vpiImportTypespec:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
    |vpiMethod:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
    |vpiMethod:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
    |vpiMethod:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
  |vpiImportTypespec:
  \_ClassDefn: (builtin::array)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::queue)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::string)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::system)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::any_sverilog_class)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/GateLevel/builtin.sv, line:1:3, endln:27:11
  |vpiImportTypespec:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/GateLevel/builtin.sv, line:30:3, endln:52:11
  |vpiImportTypespec:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/GateLevel/builtin.sv, line:55:3, endln:69:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::array)
  |vpiClassDefn:
  \_ClassDefn: (builtin::queue)
  |vpiClassDefn:
  \_ClassDefn: (builtin::string)
  |vpiClassDefn:
  \_ClassDefn: (builtin::system)
  |vpiClassDefn:
  \_ClassDefn: (builtin::any_sverilog_class)
  |vpiClassDefn:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/GateLevel/builtin.sv, line:1:3, endln:27:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/GateLevel/builtin.sv, line:30:3, endln:52:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/GateLevel/builtin.sv, line:55:3, endln:69:11
|vpiAllModules:
\_Module: work@LogicGates (work@LogicGates), file:${SURELOG_DIR}/tests/GateLevel/dut.sv, line:1:1, endln:20:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@LogicGates
  |vpiImportTypespec:
  \_LogicNet: (work@LogicGates.a), line:1:19, endln:1:20
    |vpiParent:
    \_Module: work@LogicGates (work@LogicGates), file:${SURELOG_DIR}/tests/GateLevel/dut.sv, line:1:1, endln:20:10
    |vpiName:a
    |vpiFullName:work@LogicGates.a
  |vpiImportTypespec:
  \_LogicNet: (work@LogicGates.b), line:1:21, endln:1:22
    |vpiParent:
    \_Module: work@LogicGates (work@LogicGates), file:${SURELOG_DIR}/tests/GateLevel/dut.sv, line:1:1, endln:20:10
    |vpiName:b
    |vpiFullName:work@LogicGates.b
  |vpiImportTypespec:
  \_LogicNet: (work@LogicGates.y1), line:1:23, endln:1:25
    |vpiParent:
    \_Module: work@LogicGates (work@LogicGates), file:${SURELOG_DIR}/tests/GateLevel/dut.sv, line:1:1, endln:20:10
    |vpiName:y1
    |vpiFullName:work@LogicGates.y1
  |vpiImportTypespec:
  \_LogicNet: (work@LogicGates.y2), line:1:26, endln:1:28
    |vpiParent:
    \_Module: work@LogicGates (work@LogicGates), file:${SURELOG_DIR}/tests/GateLevel/dut.sv, line:1:1, endln:20:10
    |vpiName:y2
    |vpiFullName:work@LogicGates.y2
  |vpiImportTypespec:
  \_LogicNet: (work@LogicGates.y3), line:1:29, endln:1:31
    |vpiParent:
    \_Module: work@LogicGates (work@LogicGates), file:${SURELOG_DIR}/tests/GateLevel/dut.sv, line:1:1, endln:20:10
    |vpiName:y3
    |vpiFullName:work@LogicGates.y3
  |vpiImportTypespec:
  \_LogicNet: (work@LogicGates.y4), line:1:32, endln:1:34
    |vpiParent:
    \_Module: work@LogicGates (work@LogicGates), file:${SURELOG_DIR}/tests/GateLevel/dut.sv, line:1:1, endln:20:10
    |vpiName:y4
    |vpiFullName:work@LogicGates.y4
  |vpiImportTypespec:
  \_LogicNet: (work@LogicGates.y5), line:1:35, endln:1:37
    |vpiParent:
    \_Module: work@LogicGates (work@LogicGates), file:${SURELOG_DIR}/tests/GateLevel/dut.sv, line:1:1, endln:20:10
    |vpiName:y5
    |vpiFullName:work@LogicGates.y5
  |vpiImportTypespec:
  \_LogicNet: (work@LogicGates.y6), line:1:38, endln:1:40
    |vpiParent:
    \_Module: work@LogicGates (work@LogicGates), file:${SURELOG_DIR}/tests/GateLevel/dut.sv, line:1:1, endln:20:10
    |vpiName:y6
    |vpiFullName:work@LogicGates.y6
  |vpiImportTypespec:
  \_LogicNet: (work@LogicGates.y7), line:1:41, endln:1:43
    |vpiParent:
    \_Module: work@LogicGates (work@LogicGates), file:${SURELOG_DIR}/tests/GateLevel/dut.sv, line:1:1, endln:20:10
    |vpiName:y7
    |vpiFullName:work@LogicGates.y7
  |vpiImportTypespec:
  \_LogicNet: (work@LogicGates.y8), line:1:45, endln:1:47
    |vpiParent:
    \_Module: work@LogicGates (work@LogicGates), file:${SURELOG_DIR}/tests/GateLevel/dut.sv, line:1:1, endln:20:10
    |vpiName:y8
    |vpiFullName:work@LogicGates.y8
  |vpiImportTypespec:
  \_LogicNet: (work@LogicGates.y9), line:1:49, endln:1:51
    |vpiParent:
    \_Module: work@LogicGates (work@LogicGates), file:${SURELOG_DIR}/tests/GateLevel/dut.sv, line:1:1, endln:20:10
    |vpiName:y9
    |vpiFullName:work@LogicGates.y9
  |vpiImportTypespec:
  \_LogicNet: (work@LogicGates.y10), line:1:53, endln:1:56
    |vpiParent:
    \_Module: work@LogicGates (work@LogicGates), file:${SURELOG_DIR}/tests/GateLevel/dut.sv, line:1:1, endln:20:10
    |vpiName:y10
    |vpiFullName:work@LogicGates.y10
  |vpiImportTypespec:
  \_LogicNet: (work@LogicGates.nn), line:15:29, endln:15:31
    |vpiParent:
    \_Module: work@LogicGates (work@LogicGates), file:${SURELOG_DIR}/tests/GateLevel/dut.sv, line:1:1, endln:20:10
    |vpiName:nn
    |vpiFullName:work@LogicGates.nn
    |vpiNetType:1
  |vpiDefName:work@LogicGates
  |vpiNet:
  \_LogicNet: (work@LogicGates.a), line:1:19, endln:1:20
  |vpiNet:
  \_LogicNet: (work@LogicGates.b), line:1:21, endln:1:22
  |vpiNet:
  \_LogicNet: (work@LogicGates.y1), line:1:23, endln:1:25
  |vpiNet:
  \_LogicNet: (work@LogicGates.y2), line:1:26, endln:1:28
  |vpiNet:
  \_LogicNet: (work@LogicGates.y3), line:1:29, endln:1:31
  |vpiNet:
  \_LogicNet: (work@LogicGates.y4), line:1:32, endln:1:34
  |vpiNet:
  \_LogicNet: (work@LogicGates.y5), line:1:35, endln:1:37
  |vpiNet:
  \_LogicNet: (work@LogicGates.y6), line:1:38, endln:1:40
  |vpiNet:
  \_LogicNet: (work@LogicGates.y7), line:1:41, endln:1:43
  |vpiNet:
  \_LogicNet: (work@LogicGates.y8), line:1:45, endln:1:47
  |vpiNet:
  \_LogicNet: (work@LogicGates.y9), line:1:49, endln:1:51
  |vpiNet:
  \_LogicNet: (work@LogicGates.y10), line:1:53, endln:1:56
  |vpiNet:
  \_LogicNet: (work@LogicGates.nn), line:15:29, endln:15:31
  |vpiPort:
  \_Port: (a), line:1:19, endln:1:20
    |vpiParent:
    \_Module: work@LogicGates (work@LogicGates), file:${SURELOG_DIR}/tests/GateLevel/dut.sv, line:1:1, endln:20:10
    |vpiName:a
    |vpiDirection:1
  |vpiPort:
  \_Port: (b), line:1:21, endln:1:22
    |vpiParent:
    \_Module: work@LogicGates (work@LogicGates), file:${SURELOG_DIR}/tests/GateLevel/dut.sv, line:1:1, endln:20:10
    |vpiName:b
    |vpiDirection:1
  |vpiPort:
  \_Port: (y1), line:1:23, endln:1:25
    |vpiParent:
    \_Module: work@LogicGates (work@LogicGates), file:${SURELOG_DIR}/tests/GateLevel/dut.sv, line:1:1, endln:20:10
    |vpiName:y1
    |vpiDirection:2
  |vpiPort:
  \_Port: (y2), line:1:26, endln:1:28
    |vpiParent:
    \_Module: work@LogicGates (work@LogicGates), file:${SURELOG_DIR}/tests/GateLevel/dut.sv, line:1:1, endln:20:10
    |vpiName:y2
    |vpiDirection:2
  |vpiPort:
  \_Port: (y3), line:1:29, endln:1:31
    |vpiParent:
    \_Module: work@LogicGates (work@LogicGates), file:${SURELOG_DIR}/tests/GateLevel/dut.sv, line:1:1, endln:20:10
    |vpiName:y3
    |vpiDirection:2
  |vpiPort:
  \_Port: (y4), line:1:32, endln:1:34
    |vpiParent:
    \_Module: work@LogicGates (work@LogicGates), file:${SURELOG_DIR}/tests/GateLevel/dut.sv, line:1:1, endln:20:10
    |vpiName:y4
    |vpiDirection:2
  |vpiPort:
  \_Port: (y5), line:1:35, endln:1:37
    |vpiParent:
    \_Module: work@LogicGates (work@LogicGates), file:${SURELOG_DIR}/tests/GateLevel/dut.sv, line:1:1, endln:20:10
    |vpiName:y5
    |vpiDirection:2
  |vpiPort:
  \_Port: (y6), line:1:38, endln:1:40
    |vpiParent:
    \_Module: work@LogicGates (work@LogicGates), file:${SURELOG_DIR}/tests/GateLevel/dut.sv, line:1:1, endln:20:10
    |vpiName:y6
    |vpiDirection:2
  |vpiPort:
  \_Port: (y7), line:1:41, endln:1:43
    |vpiParent:
    \_Module: work@LogicGates (work@LogicGates), file:${SURELOG_DIR}/tests/GateLevel/dut.sv, line:1:1, endln:20:10
    |vpiName:y7
    |vpiDirection:2
  |vpiPort:
  \_Port: (y8), line:1:45, endln:1:47
    |vpiParent:
    \_Module: work@LogicGates (work@LogicGates), file:${SURELOG_DIR}/tests/GateLevel/dut.sv, line:1:1, endln:20:10
    |vpiName:y8
    |vpiDirection:2
  |vpiPort:
  \_Port: (y9), line:1:49, endln:1:51
    |vpiParent:
    \_Module: work@LogicGates (work@LogicGates), file:${SURELOG_DIR}/tests/GateLevel/dut.sv, line:1:1, endln:20:10
    |vpiName:y9
    |vpiDirection:2
  |vpiPort:
  \_Port: (y10), line:1:53, endln:1:56
    |vpiParent:
    \_Module: work@LogicGates (work@LogicGates), file:${SURELOG_DIR}/tests/GateLevel/dut.sv, line:1:1, endln:20:10
    |vpiName:y10
    |vpiDirection:2
  |vpiPrimitive:
  \_Gate: work@and (work@LogicGates.work@and), line:5:6, endln:5:14
    |vpiParent:
    \_Module: work@LogicGates (work@LogicGates), file:${SURELOG_DIR}/tests/GateLevel/dut.sv, line:1:1, endln:20:10
    |vpiDefName:work@and
    |vpiFullName:work@LogicGates.work@and
    |vpiPrimType:1
    |vpiPrimTerm:
    \_PrimTerm: , line:5:10, endln:5:11
      |vpiParent:
      \_Gate: work@and (work@LogicGates.work@and), line:5:6, endln:5:14
      |vpiDirection:2
      |vpiExpr:
      \_RefObj: (work@LogicGates.work@and.a), line:5:10, endln:5:11
        |vpiParent:
        \_PrimTerm: , line:5:10, endln:5:11
        |vpiName:a
        |vpiFullName:work@LogicGates.work@and.a
        |vpiActual:
        \_LogicNet: (work@LogicGates.a), line:1:19, endln:1:20
    |vpiPrimTerm:
    \_PrimTerm: , line:5:12, endln:5:13
      |vpiParent:
      \_Gate: work@and (work@LogicGates.work@and), line:5:6, endln:5:14
      |vpiDirection:1
      |vpiTermIndex:1
      |vpiExpr:
      \_RefObj: (work@LogicGates.work@and.b), line:5:12, endln:5:13
        |vpiParent:
        \_PrimTerm: , line:5:12, endln:5:13
        |vpiName:b
        |vpiFullName:work@LogicGates.work@and.b
        |vpiActual:
        \_LogicNet: (work@LogicGates.b), line:1:21, endln:1:22
  |vpiPrimitive:
  \_Gate: work@or (work@LogicGates.work@or), line:6:5, endln:6:13
    |vpiParent:
    \_Module: work@LogicGates (work@LogicGates), file:${SURELOG_DIR}/tests/GateLevel/dut.sv, line:1:1, endln:20:10
    |vpiDefName:work@or
    |vpiFullName:work@LogicGates.work@or
    |vpiPrimType:4
    |vpiPrimTerm:
    \_PrimTerm: , line:6:9, endln:6:10
      |vpiParent:
      \_Gate: work@or (work@LogicGates.work@or), line:6:5, endln:6:13
      |vpiDirection:2
      |vpiExpr:
      \_RefObj: (work@LogicGates.work@or.a), line:6:9, endln:6:10
        |vpiParent:
        \_PrimTerm: , line:6:9, endln:6:10
        |vpiName:a
        |vpiFullName:work@LogicGates.work@or.a
        |vpiActual:
        \_LogicNet: (work@LogicGates.a), line:1:19, endln:1:20
    |vpiPrimTerm:
    \_PrimTerm: , line:6:11, endln:6:12
      |vpiParent:
      \_Gate: work@or (work@LogicGates.work@or), line:6:5, endln:6:13
      |vpiDirection:1
      |vpiTermIndex:1
      |vpiExpr:
      \_RefObj: (work@LogicGates.work@or.b), line:6:11, endln:6:12
        |vpiParent:
        \_PrimTerm: , line:6:11, endln:6:12
        |vpiName:b
        |vpiFullName:work@LogicGates.work@or.b
        |vpiActual:
        \_LogicNet: (work@LogicGates.b), line:1:21, endln:1:22
  |vpiPrimitive:
  \_Gate: work@not (work@LogicGates.work@not), line:7:6, endln:7:12
    |vpiParent:
    \_Module: work@LogicGates (work@LogicGates), file:${SURELOG_DIR}/tests/GateLevel/dut.sv, line:1:1, endln:20:10
    |vpiDefName:work@not
    |vpiFullName:work@LogicGates.work@not
    |vpiPrimType:8
    |vpiPrimTerm:
    \_PrimTerm: , line:7:10, endln:7:11
      |vpiParent:
      \_Gate: work@not (work@LogicGates.work@not), line:7:6, endln:7:12
      |vpiDirection:2
      |vpiExpr:
      \_RefObj: (work@LogicGates.work@not.a), line:7:10, endln:7:11
        |vpiParent:
        \_PrimTerm: , line:7:10, endln:7:11
        |vpiName:a
        |vpiFullName:work@LogicGates.work@not.a
        |vpiActual:
        \_LogicNet: (work@LogicGates.a), line:1:19, endln:1:20
  |vpiPrimitive:
  \_Gate: work@nand (work@LogicGates.work@nand), line:8:7, endln:8:15
    |vpiParent:
    \_Module: work@LogicGates (work@LogicGates), file:${SURELOG_DIR}/tests/GateLevel/dut.sv, line:1:1, endln:20:10
    |vpiDefName:work@nand
    |vpiFullName:work@LogicGates.work@nand
    |vpiPrimType:2
    |vpiPrimTerm:
    \_PrimTerm: , line:8:11, endln:8:12
      |vpiParent:
      \_Gate: work@nand (work@LogicGates.work@nand), line:8:7, endln:8:15
      |vpiDirection:2
      |vpiExpr:
      \_RefObj: (work@LogicGates.work@nand.a), line:8:11, endln:8:12
        |vpiParent:
        \_PrimTerm: , line:8:11, endln:8:12
        |vpiName:a
        |vpiFullName:work@LogicGates.work@nand.a
        |vpiActual:
        \_LogicNet: (work@LogicGates.a), line:1:19, endln:1:20
    |vpiPrimTerm:
    \_PrimTerm: , line:8:13, endln:8:14
      |vpiParent:
      \_Gate: work@nand (work@LogicGates.work@nand), line:8:7, endln:8:15
      |vpiDirection:1
      |vpiTermIndex:1
      |vpiExpr:
      \_RefObj: (work@LogicGates.work@nand.b), line:8:13, endln:8:14
        |vpiParent:
        \_PrimTerm: , line:8:13, endln:8:14
        |vpiName:b
        |vpiFullName:work@LogicGates.work@nand.b
        |vpiActual:
        \_LogicNet: (work@LogicGates.b), line:1:21, endln:1:22
  |vpiPrimitive:
  \_Gate: work@nor (work@LogicGates.work@nor), line:9:6, endln:9:14
    |vpiParent:
    \_Module: work@LogicGates (work@LogicGates), file:${SURELOG_DIR}/tests/GateLevel/dut.sv, line:1:1, endln:20:10
    |vpiDefName:work@nor
    |vpiFullName:work@LogicGates.work@nor
    |vpiPrimType:3
    |vpiPrimTerm:
    \_PrimTerm: , line:9:10, endln:9:11
      |vpiParent:
      \_Gate: work@nor (work@LogicGates.work@nor), line:9:6, endln:9:14
      |vpiDirection:2
      |vpiExpr:
      \_RefObj: (work@LogicGates.work@nor.a), line:9:10, endln:9:11
        |vpiParent:
        \_PrimTerm: , line:9:10, endln:9:11
        |vpiName:a
        |vpiFullName:work@LogicGates.work@nor.a
        |vpiActual:
        \_LogicNet: (work@LogicGates.a), line:1:19, endln:1:20
    |vpiPrimTerm:
    \_PrimTerm: , line:9:12, endln:9:13
      |vpiParent:
      \_Gate: work@nor (work@LogicGates.work@nor), line:9:6, endln:9:14
      |vpiDirection:1
      |vpiTermIndex:1
      |vpiExpr:
      \_RefObj: (work@LogicGates.work@nor.b), line:9:12, endln:9:13
        |vpiParent:
        \_PrimTerm: , line:9:12, endln:9:13
        |vpiName:b
        |vpiFullName:work@LogicGates.work@nor.b
        |vpiActual:
        \_LogicNet: (work@LogicGates.b), line:1:21, endln:1:22
  |vpiPrimitive:
  \_Gate: work@xor (work@LogicGates.work@xor), line:10:6, endln:10:14
    |vpiParent:
    \_Module: work@LogicGates (work@LogicGates), file:${SURELOG_DIR}/tests/GateLevel/dut.sv, line:1:1, endln:20:10
    |vpiDefName:work@xor
    |vpiFullName:work@LogicGates.work@xor
    |vpiPrimType:5
    |vpiPrimTerm:
    \_PrimTerm: , line:10:10, endln:10:11
      |vpiParent:
      \_Gate: work@xor (work@LogicGates.work@xor), line:10:6, endln:10:14
      |vpiDirection:2
      |vpiExpr:
      \_RefObj: (work@LogicGates.work@xor.a), line:10:10, endln:10:11
        |vpiParent:
        \_PrimTerm: , line:10:10, endln:10:11
        |vpiName:a
        |vpiFullName:work@LogicGates.work@xor.a
        |vpiActual:
        \_LogicNet: (work@LogicGates.a), line:1:19, endln:1:20
    |vpiPrimTerm:
    \_PrimTerm: , line:10:12, endln:10:13
      |vpiParent:
      \_Gate: work@xor (work@LogicGates.work@xor), line:10:6, endln:10:14
      |vpiDirection:1
      |vpiTermIndex:1
      |vpiExpr:
      \_RefObj: (work@LogicGates.work@xor.b), line:10:12, endln:10:13
        |vpiParent:
        \_PrimTerm: , line:10:12, endln:10:13
        |vpiName:b
        |vpiFullName:work@LogicGates.work@xor.b
        |vpiActual:
        \_LogicNet: (work@LogicGates.b), line:1:21, endln:1:22
  |vpiPrimitive:
  \_Gate: work@xnor (work@LogicGates.work@xnor), line:11:7, endln:11:15
    |vpiParent:
    \_Module: work@LogicGates (work@LogicGates), file:${SURELOG_DIR}/tests/GateLevel/dut.sv, line:1:1, endln:20:10
    |vpiDefName:work@xnor
    |vpiFullName:work@LogicGates.work@xnor
    |vpiPrimType:6
    |vpiPrimTerm:
    \_PrimTerm: , line:11:11, endln:11:12
      |vpiParent:
      \_Gate: work@xnor (work@LogicGates.work@xnor), line:11:7, endln:11:15
      |vpiDirection:2
      |vpiExpr:
      \_RefObj: (work@LogicGates.work@xnor.a), line:11:11, endln:11:12
        |vpiParent:
        \_PrimTerm: , line:11:11, endln:11:12
        |vpiName:a
        |vpiFullName:work@LogicGates.work@xnor.a
        |vpiActual:
        \_LogicNet: (work@LogicGates.a), line:1:19, endln:1:20
    |vpiPrimTerm:
    \_PrimTerm: , line:11:13, endln:11:14
      |vpiParent:
      \_Gate: work@xnor (work@LogicGates.work@xnor), line:11:7, endln:11:15
      |vpiDirection:1
      |vpiTermIndex:1
      |vpiExpr:
      \_RefObj: (work@LogicGates.work@xnor.b), line:11:13, endln:11:14
        |vpiParent:
        \_PrimTerm: , line:11:13, endln:11:14
        |vpiName:b
        |vpiFullName:work@LogicGates.work@xnor.b
        |vpiActual:
        \_LogicNet: (work@LogicGates.b), line:1:21, endln:1:22
  |vpiPrimitive:
  \_Gate: work@and (work@LogicGates.a1), line:13:14, endln:13:25
    |vpiParent:
    \_Module: work@LogicGates (work@LogicGates), file:${SURELOG_DIR}/tests/GateLevel/dut.sv, line:1:1, endln:20:10
    |vpiDefName:work@and
    |vpiName:a1
    |vpiFullName:work@LogicGates.a1
    |vpiPrimType:1
    |vpiPrimTerm:
    \_PrimTerm: , line:13:18, endln:13:20
      |vpiParent:
      \_Gate: work@and (work@LogicGates.a1), line:13:14, endln:13:25
      |vpiDirection:2
      |vpiExpr:
      \_RefObj: (work@LogicGates.a1.y8), line:13:18, endln:13:20
        |vpiParent:
        \_PrimTerm: , line:13:18, endln:13:20
        |vpiName:y8
        |vpiFullName:work@LogicGates.a1.y8
        |vpiActual:
        \_LogicNet: (work@LogicGates.y8), line:1:45, endln:1:47
    |vpiPrimTerm:
    \_PrimTerm: , line:13:21, endln:13:22
      |vpiParent:
      \_Gate: work@and (work@LogicGates.a1), line:13:14, endln:13:25
      |vpiDirection:1
      |vpiTermIndex:1
      |vpiExpr:
      \_RefObj: (work@LogicGates.a1.a), line:13:21, endln:13:22
        |vpiParent:
        \_PrimTerm: , line:13:21, endln:13:22
        |vpiName:a
        |vpiFullName:work@LogicGates.a1.a
        |vpiActual:
        \_LogicNet: (work@LogicGates.a), line:1:19, endln:1:20
    |vpiPrimTerm:
    \_PrimTerm: , line:13:23, endln:13:24
      |vpiParent:
      \_Gate: work@and (work@LogicGates.a1), line:13:14, endln:13:25
      |vpiDirection:1
      |vpiTermIndex:2
      |vpiExpr:
      \_RefObj: (work@LogicGates.a1.b), line:13:23, endln:13:24
        |vpiParent:
        \_PrimTerm: , line:13:23, endln:13:24
        |vpiName:b
        |vpiFullName:work@LogicGates.a1.b
        |vpiActual:
        \_LogicNet: (work@LogicGates.b), line:1:21, endln:1:22
  |vpiPrimitive:
  \_Gate: work@or (work@LogicGates.a2), line:14:13, endln:14:31
    |vpiParent:
    \_Module: work@LogicGates (work@LogicGates), file:${SURELOG_DIR}/tests/GateLevel/dut.sv, line:1:1, endln:20:10
    |vpiDefName:work@or
    |vpiName:a2
    |vpiFullName:work@LogicGates.a2
    |vpiPrimType:4
    |vpiPrimTerm:
    \_PrimTerm: , line:14:17, endln:14:19
      |vpiParent:
      \_Gate: work@or (work@LogicGates.a2), line:14:13, endln:14:31
      |vpiDirection:2
      |vpiExpr:
      \_RefObj: (work@LogicGates.a2.y9), line:14:17, endln:14:19
        |vpiParent:
        \_PrimTerm: , line:14:17, endln:14:19
        |vpiName:y9
        |vpiFullName:work@LogicGates.a2.y9
        |vpiActual:
        \_LogicNet: (work@LogicGates.y9), line:1:49, endln:1:51
    |vpiPrimTerm:
    \_PrimTerm: , line:14:20, endln:14:21
      |vpiParent:
      \_Gate: work@or (work@LogicGates.a2), line:14:13, endln:14:31
      |vpiDirection:1
      |vpiTermIndex:1
      |vpiExpr:
      \_RefObj: (work@LogicGates.a2.a), line:14:20, endln:14:21
        |vpiParent:
        \_PrimTerm: , line:14:20, endln:14:21
        |vpiName:a
        |vpiFullName:work@LogicGates.a2.a
        |vpiActual:
        \_LogicNet: (work@LogicGates.a), line:1:19, endln:1:20
    |vpiPrimTerm:
    \_PrimTerm: , line:14:22, endln:14:23
      |vpiParent:
      \_Gate: work@or (work@LogicGates.a2), line:14:13, endln:14:31
      |vpiDirection:1
      |vpiTermIndex:2
      |vpiExpr:
      \_RefObj: (work@LogicGates.a2.b), line:14:22, endln:14:23
        |vpiParent:
        \_PrimTerm: , line:14:22, endln:14:23
        |vpiName:b
        |vpiFullName:work@LogicGates.a2.b
        |vpiActual:
        \_LogicNet: (work@LogicGates.b), line:1:21, endln:1:22
    |vpiPrimTerm:
    \_PrimTerm: , line:14:25, endln:14:30
      |vpiParent:
      \_Gate: work@or (work@LogicGates.a2), line:14:13, endln:14:31
      |vpiDirection:1
      |vpiTermIndex:3
      |vpiExpr:
      \_RefObj: (work@LogicGates.a2.a), line:14:25, endln:14:26
        |vpiParent:
        \_PrimTerm: , line:14:25, endln:14:30
        |vpiName:a
        |vpiFullName:work@LogicGates.a2.a
        |vpiActual:
        \_LogicNet: (work@LogicGates.a), line:1:19, endln:1:20
  |vpiPrimitive:
  \_Gate: work@nand (work@LogicGates.a3), line:15:25, endln:15:38
    |vpiParent:
    \_Module: work@LogicGates (work@LogicGates), file:${SURELOG_DIR}/tests/GateLevel/dut.sv, line:1:1, endln:20:10
    |vpiDefName:work@nand
    |vpiName:a3
    |vpiFullName:work@LogicGates.a3
    |vpiPrimType:2
    |vpiPrimTerm:
    \_PrimTerm: , line:15:29, endln:15:31
      |vpiParent:
      \_Gate: work@nand (work@LogicGates.a3), line:15:25, endln:15:38
      |vpiDirection:2
      |vpiExpr:
      \_RefObj: (work@LogicGates.a3.nn), line:15:29, endln:15:31
        |vpiParent:
        \_PrimTerm: , line:15:29, endln:15:31
        |vpiName:nn
        |vpiFullName:work@LogicGates.a3.nn
        |vpiActual:
        \_LogicNet: (work@LogicGates.nn), line:15:29, endln:15:31
    |vpiPrimTerm:
    \_PrimTerm: , line:15:33, endln:15:34
      |vpiParent:
      \_Gate: work@nand (work@LogicGates.a3), line:15:25, endln:15:38
      |vpiDirection:1
      |vpiTermIndex:1
      |vpiExpr:
      \_RefObj: (work@LogicGates.a3.a), line:15:33, endln:15:34
        |vpiParent:
        \_PrimTerm: , line:15:33, endln:15:34
        |vpiName:a
        |vpiFullName:work@LogicGates.a3.a
        |vpiActual:
        \_LogicNet: (work@LogicGates.a), line:1:19, endln:1:20
    |vpiPrimTerm:
    \_PrimTerm: , line:15:36, endln:15:37
      |vpiParent:
      \_Gate: work@nand (work@LogicGates.a3), line:15:25, endln:15:38
      |vpiDirection:1
      |vpiTermIndex:2
      |vpiExpr:
      \_RefObj: (work@LogicGates.a3.b), line:15:36, endln:15:37
        |vpiParent:
        \_PrimTerm: , line:15:36, endln:15:37
        |vpiName:b
        |vpiFullName:work@LogicGates.a3.b
        |vpiActual:
        \_LogicNet: (work@LogicGates.b), line:1:21, endln:1:22
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 2
[   NOTE] : 1
