#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5959a9716520 .scope module, "register_tb" "register_tb" 2 1;
 .timescale 0 0;
v0x5959a973cda0_0 .var "address", 4 0;
v0x5959a973ce80_0 .var "data_in", 31 0;
v0x5959a973cf20_0 .net "data_out", 31 0, v0x5959a973c690_0;  1 drivers
v0x5959a973cfc0_0 .var "enable", 0 0;
S_0x5959a96edd90 .scope module, "u_register" "register" 2 7, 3 1 0, S_0x5959a9716520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 5 "address";
    .port_info 2 /INPUT 32 "data_in";
    .port_info 3 /OUTPUT 32 "data_out";
v0x5959a96ef7b0_0 .net "address", 4 0, v0x5959a973cda0_0;  1 drivers
v0x5959a96efba0_0 .net "data_in", 31 0, v0x5959a973ce80_0;  1 drivers
v0x5959a973c690_0 .var "data_out", 31 0;
v0x5959a973c750_0 .net "enable", 0 0, v0x5959a973cfc0_0;  1 drivers
v0x5959a973c810 .array "memory", 31 0, 31 0;
v0x5959a973c810_0 .array/port v0x5959a973c810, 0;
E_0x5959a972a4f0/0 .event edge, v0x5959a973c750_0, v0x5959a96efba0_0, v0x5959a96ef7b0_0, v0x5959a973c810_0;
v0x5959a973c810_1 .array/port v0x5959a973c810, 1;
v0x5959a973c810_2 .array/port v0x5959a973c810, 2;
v0x5959a973c810_3 .array/port v0x5959a973c810, 3;
v0x5959a973c810_4 .array/port v0x5959a973c810, 4;
E_0x5959a972a4f0/1 .event edge, v0x5959a973c810_1, v0x5959a973c810_2, v0x5959a973c810_3, v0x5959a973c810_4;
v0x5959a973c810_5 .array/port v0x5959a973c810, 5;
v0x5959a973c810_6 .array/port v0x5959a973c810, 6;
v0x5959a973c810_7 .array/port v0x5959a973c810, 7;
v0x5959a973c810_8 .array/port v0x5959a973c810, 8;
E_0x5959a972a4f0/2 .event edge, v0x5959a973c810_5, v0x5959a973c810_6, v0x5959a973c810_7, v0x5959a973c810_8;
v0x5959a973c810_9 .array/port v0x5959a973c810, 9;
v0x5959a973c810_10 .array/port v0x5959a973c810, 10;
v0x5959a973c810_11 .array/port v0x5959a973c810, 11;
v0x5959a973c810_12 .array/port v0x5959a973c810, 12;
E_0x5959a972a4f0/3 .event edge, v0x5959a973c810_9, v0x5959a973c810_10, v0x5959a973c810_11, v0x5959a973c810_12;
v0x5959a973c810_13 .array/port v0x5959a973c810, 13;
v0x5959a973c810_14 .array/port v0x5959a973c810, 14;
v0x5959a973c810_15 .array/port v0x5959a973c810, 15;
v0x5959a973c810_16 .array/port v0x5959a973c810, 16;
E_0x5959a972a4f0/4 .event edge, v0x5959a973c810_13, v0x5959a973c810_14, v0x5959a973c810_15, v0x5959a973c810_16;
v0x5959a973c810_17 .array/port v0x5959a973c810, 17;
v0x5959a973c810_18 .array/port v0x5959a973c810, 18;
v0x5959a973c810_19 .array/port v0x5959a973c810, 19;
v0x5959a973c810_20 .array/port v0x5959a973c810, 20;
E_0x5959a972a4f0/5 .event edge, v0x5959a973c810_17, v0x5959a973c810_18, v0x5959a973c810_19, v0x5959a973c810_20;
v0x5959a973c810_21 .array/port v0x5959a973c810, 21;
v0x5959a973c810_22 .array/port v0x5959a973c810, 22;
v0x5959a973c810_23 .array/port v0x5959a973c810, 23;
v0x5959a973c810_24 .array/port v0x5959a973c810, 24;
E_0x5959a972a4f0/6 .event edge, v0x5959a973c810_21, v0x5959a973c810_22, v0x5959a973c810_23, v0x5959a973c810_24;
v0x5959a973c810_25 .array/port v0x5959a973c810, 25;
v0x5959a973c810_26 .array/port v0x5959a973c810, 26;
v0x5959a973c810_27 .array/port v0x5959a973c810, 27;
v0x5959a973c810_28 .array/port v0x5959a973c810, 28;
E_0x5959a972a4f0/7 .event edge, v0x5959a973c810_25, v0x5959a973c810_26, v0x5959a973c810_27, v0x5959a973c810_28;
v0x5959a973c810_29 .array/port v0x5959a973c810, 29;
v0x5959a973c810_30 .array/port v0x5959a973c810, 30;
v0x5959a973c810_31 .array/port v0x5959a973c810, 31;
E_0x5959a972a4f0/8 .event edge, v0x5959a973c810_29, v0x5959a973c810_30, v0x5959a973c810_31;
E_0x5959a972a4f0 .event/or E_0x5959a972a4f0/0, E_0x5959a972a4f0/1, E_0x5959a972a4f0/2, E_0x5959a972a4f0/3, E_0x5959a972a4f0/4, E_0x5959a972a4f0/5, E_0x5959a972a4f0/6, E_0x5959a972a4f0/7, E_0x5959a972a4f0/8;
    .scope S_0x5959a96edd90;
T_0 ;
    %wait E_0x5959a972a4f0;
    %load/vec4 v0x5959a973c750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x5959a96efba0_0;
    %load/vec4 v0x5959a96ef7b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x5959a973c810, 4, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5959a96ef7b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5959a973c810, 4;
    %store/vec4 v0x5959a973c690_0, 0, 32;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5959a9716520;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5959a973cfc0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x5959a973cda0_0, 0, 5;
    %pushi/vec4 9, 0, 32;
    %store/vec4 v0x5959a973ce80_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5959a973cfc0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5959a973cfc0_0, 0, 1;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x5959a973ce80_0, 0, 32;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x5959a973cda0_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5959a973cfc0_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 28 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x5959a9716520;
T_2 ;
    %vpi_call 2 32 "$dumpfile", "temp/reg.vcd" {0 0 0};
    %vpi_call 2 33 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5959a9716520 {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "/home/sheikhzaid/Verilog/verilog_practice_tasks/Combination/register/tb/reg_tb.v";
    "/home/sheikhzaid/Verilog/verilog_practice_tasks/Combination/register/src/reg.v";
