Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Feb 14 21:39:48 2025
| Host         : C26-5CG2151GFM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab1_timing_summary_routed.rpt -pb lab1_timing_summary_routed.pb -rpx lab1_timing_summary_routed.rpx -warn_on_violation
| Design       : lab1
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                        Violations  
---------  ----------------  -------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                        41          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin          1           
XDCC-2     Warning           Scoped Non-Timing constraint/property overwritten  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (41)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (102)
5. checking no_input_delay (7)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (41)
-------------------------
 There are 41 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (102)
--------------------------------------------------
 There are 102 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.175        0.000                      0                  184        0.122        0.000                      0                  184        3.000        0.000                       0                   127  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                 ------------         ----------      --------------
video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0                                  {0.000 20.000}       40.000          25.000          
  clk_out2_clk_wiz_0                                  {0.000 4.000}        8.000           125.000         
  clkfbout_clk_wiz_0                                  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                       16.649        0.000                      0                  130        0.122        0.000                      0                  130       19.500        0.000                       0                    77  
  clk_out2_clk_wiz_0                                        4.175        0.000                      0                   48        0.175        0.000                      0                   48        3.500        0.000                       0                    46  
  clkfbout_clk_wiz_0                                                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0  clk_out2_clk_wiz_0        4.972        0.000                      0                   30        0.170        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out2_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
  To Clock:  video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       16.649ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.649ns  (required time - arrival time)
  Source:                 video_inst/vga_inst/column_counter/w_processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/vga_inst/w_ctrl_row_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.257ns  (logic 0.704ns (21.612%)  route 2.553ns (78.388%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.702ns = ( 21.702 - 20.000 ) 
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          2.106     2.106    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.810     1.810    video_inst/vga_inst/column_counter/CLK
    SLICE_X159Y125       FDRE                                         r  video_inst/vga_inst/column_counter/w_processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y125       FDRE (Prop_fdre_C_Q)         0.456     2.266 r  video_inst/vga_inst/column_counter/w_processQ_reg[2]/Q
                         net (fo=60, routed)          1.933     4.199    video_inst/vga_inst/column_counter/column[2]
    SLICE_X162Y131       LUT5 (Prop_lut5_I2_O)        0.124     4.323 f  video_inst/vga_inst/column_counter/w_processQ[8]_i_4/O
                         net (fo=8, routed)           0.620     4.944    video_inst/vga_inst/column_counter/w_processQ_reg[0]_10
    SLICE_X160Y129       LUT6 (Prop_lut6_I5_O)        0.124     5.068 r  video_inst/vga_inst/column_counter/w_ctrl_row_i_1/O
                         net (fo=1, routed)           0.000     5.068    video_inst/vga_inst/column_counter_n_71
    SLICE_X160Y129       FDRE                                         r  video_inst/vga_inst/w_ctrl_row_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.972    21.972    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    17.335 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.909    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.000 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.702    21.702    video_inst/vga_inst/CLK
    SLICE_X160Y129       FDRE                                         r  video_inst/vga_inst/w_ctrl_row_reg/C  (IS_INVERTED)
                         clock pessimism              0.075    21.777    
                         clock uncertainty           -0.095    21.683    
    SLICE_X160Y129       FDRE (Setup_fdre_C_D)        0.034    21.717    video_inst/vga_inst/w_ctrl_row_reg
  -------------------------------------------------------------------
                         required time                         21.717    
                         arrival time                          -5.068    
  -------------------------------------------------------------------
                         slack                                 16.649    

Slack (MET) :             17.339ns  (required time - arrival time)
  Source:                 video_inst/vga_inst/w_ctrl_row_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/vga_inst/row_counter/w_processQ_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        1.998ns  (logic 0.583ns (29.180%)  route 1.415ns (70.820%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.699ns = ( 41.699 - 40.000 ) 
    Source Clock Delay      (SCD):    1.819ns = ( 21.819 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          2.106    22.106    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    17.207 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    19.904    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    20.000 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.819    21.819    video_inst/vga_inst/CLK
    SLICE_X160Y129       FDRE                                         r  video_inst/vga_inst/w_ctrl_row_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y129       FDRE (Prop_fdre_C_Q)         0.459    22.278 r  video_inst/vga_inst/w_ctrl_row_reg/Q
                         net (fo=2, routed)           0.681    22.959    video_inst/vga_inst/row_counter/w_processQ_reg[9]_8
    SLICE_X158Y129       LUT6 (Prop_lut6_I2_O)        0.124    23.083 r  video_inst/vga_inst/row_counter/w_processQ[9]_i_1/O
                         net (fo=10, routed)          0.734    23.817    video_inst/vga_inst/row_counter/w_processQ[9]_i_1_n_0
    SLICE_X158Y128       FDRE                                         r  video_inst/vga_inst/row_counter/w_processQ_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.972    41.972    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.699    41.699    video_inst/vga_inst/row_counter/CLK
    SLICE_X158Y128       FDRE                                         r  video_inst/vga_inst/row_counter/w_processQ_reg[6]/C
                         clock pessimism              0.075    41.774    
                         clock uncertainty           -0.095    41.680    
    SLICE_X158Y128       FDRE (Setup_fdre_C_R)       -0.524    41.156    video_inst/vga_inst/row_counter/w_processQ_reg[6]
  -------------------------------------------------------------------
                         required time                         41.156    
                         arrival time                         -23.817    
  -------------------------------------------------------------------
                         slack                                 17.339    

Slack (MET) :             17.339ns  (required time - arrival time)
  Source:                 video_inst/vga_inst/w_ctrl_row_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/vga_inst/row_counter/w_processQ_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        1.998ns  (logic 0.583ns (29.180%)  route 1.415ns (70.820%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.699ns = ( 41.699 - 40.000 ) 
    Source Clock Delay      (SCD):    1.819ns = ( 21.819 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          2.106    22.106    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    17.207 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    19.904    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    20.000 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.819    21.819    video_inst/vga_inst/CLK
    SLICE_X160Y129       FDRE                                         r  video_inst/vga_inst/w_ctrl_row_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y129       FDRE (Prop_fdre_C_Q)         0.459    22.278 r  video_inst/vga_inst/w_ctrl_row_reg/Q
                         net (fo=2, routed)           0.681    22.959    video_inst/vga_inst/row_counter/w_processQ_reg[9]_8
    SLICE_X158Y129       LUT6 (Prop_lut6_I2_O)        0.124    23.083 r  video_inst/vga_inst/row_counter/w_processQ[9]_i_1/O
                         net (fo=10, routed)          0.734    23.817    video_inst/vga_inst/row_counter/w_processQ[9]_i_1_n_0
    SLICE_X158Y128       FDRE                                         r  video_inst/vga_inst/row_counter/w_processQ_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.972    41.972    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.699    41.699    video_inst/vga_inst/row_counter/CLK
    SLICE_X158Y128       FDRE                                         r  video_inst/vga_inst/row_counter/w_processQ_reg[7]/C
                         clock pessimism              0.075    41.774    
                         clock uncertainty           -0.095    41.680    
    SLICE_X158Y128       FDRE (Setup_fdre_C_R)       -0.524    41.156    video_inst/vga_inst/row_counter/w_processQ_reg[7]
  -------------------------------------------------------------------
                         required time                         41.156    
                         arrival time                         -23.817    
  -------------------------------------------------------------------
                         slack                                 17.339    

Slack (MET) :             17.339ns  (required time - arrival time)
  Source:                 video_inst/vga_inst/w_ctrl_row_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/vga_inst/row_counter/w_processQ_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        1.998ns  (logic 0.583ns (29.180%)  route 1.415ns (70.820%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.699ns = ( 41.699 - 40.000 ) 
    Source Clock Delay      (SCD):    1.819ns = ( 21.819 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          2.106    22.106    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    17.207 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    19.904    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    20.000 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.819    21.819    video_inst/vga_inst/CLK
    SLICE_X160Y129       FDRE                                         r  video_inst/vga_inst/w_ctrl_row_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y129       FDRE (Prop_fdre_C_Q)         0.459    22.278 r  video_inst/vga_inst/w_ctrl_row_reg/Q
                         net (fo=2, routed)           0.681    22.959    video_inst/vga_inst/row_counter/w_processQ_reg[9]_8
    SLICE_X158Y129       LUT6 (Prop_lut6_I2_O)        0.124    23.083 r  video_inst/vga_inst/row_counter/w_processQ[9]_i_1/O
                         net (fo=10, routed)          0.734    23.817    video_inst/vga_inst/row_counter/w_processQ[9]_i_1_n_0
    SLICE_X158Y128       FDRE                                         r  video_inst/vga_inst/row_counter/w_processQ_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.972    41.972    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.699    41.699    video_inst/vga_inst/row_counter/CLK
    SLICE_X158Y128       FDRE                                         r  video_inst/vga_inst/row_counter/w_processQ_reg[8]/C
                         clock pessimism              0.075    41.774    
                         clock uncertainty           -0.095    41.680    
    SLICE_X158Y128       FDRE (Setup_fdre_C_R)       -0.524    41.156    video_inst/vga_inst/row_counter/w_processQ_reg[8]
  -------------------------------------------------------------------
                         required time                         41.156    
                         arrival time                         -23.817    
  -------------------------------------------------------------------
                         slack                                 17.339    

Slack (MET) :             17.339ns  (required time - arrival time)
  Source:                 video_inst/vga_inst/w_ctrl_row_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/vga_inst/row_counter/w_processQ_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        1.998ns  (logic 0.583ns (29.180%)  route 1.415ns (70.820%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.699ns = ( 41.699 - 40.000 ) 
    Source Clock Delay      (SCD):    1.819ns = ( 21.819 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          2.106    22.106    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    17.207 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    19.904    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    20.000 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.819    21.819    video_inst/vga_inst/CLK
    SLICE_X160Y129       FDRE                                         r  video_inst/vga_inst/w_ctrl_row_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y129       FDRE (Prop_fdre_C_Q)         0.459    22.278 r  video_inst/vga_inst/w_ctrl_row_reg/Q
                         net (fo=2, routed)           0.681    22.959    video_inst/vga_inst/row_counter/w_processQ_reg[9]_8
    SLICE_X158Y129       LUT6 (Prop_lut6_I2_O)        0.124    23.083 r  video_inst/vga_inst/row_counter/w_processQ[9]_i_1/O
                         net (fo=10, routed)          0.734    23.817    video_inst/vga_inst/row_counter/w_processQ[9]_i_1_n_0
    SLICE_X158Y128       FDRE                                         r  video_inst/vga_inst/row_counter/w_processQ_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.972    41.972    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.699    41.699    video_inst/vga_inst/row_counter/CLK
    SLICE_X158Y128       FDRE                                         r  video_inst/vga_inst/row_counter/w_processQ_reg[9]/C
                         clock pessimism              0.075    41.774    
                         clock uncertainty           -0.095    41.680    
    SLICE_X158Y128       FDRE (Setup_fdre_C_R)       -0.524    41.156    video_inst/vga_inst/row_counter/w_processQ_reg[9]
  -------------------------------------------------------------------
                         required time                         41.156    
                         arrival time                         -23.817    
  -------------------------------------------------------------------
                         slack                                 17.339    

Slack (MET) :             17.434ns  (required time - arrival time)
  Source:                 video_inst/vga_inst/w_ctrl_row_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/vga_inst/row_counter/w_processQ_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        1.998ns  (logic 0.583ns (29.180%)  route 1.415ns (70.820%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.699ns = ( 41.699 - 40.000 ) 
    Source Clock Delay      (SCD):    1.819ns = ( 21.819 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          2.106    22.106    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    17.207 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    19.904    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    20.000 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.819    21.819    video_inst/vga_inst/CLK
    SLICE_X160Y129       FDRE                                         r  video_inst/vga_inst/w_ctrl_row_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y129       FDRE (Prop_fdre_C_Q)         0.459    22.278 r  video_inst/vga_inst/w_ctrl_row_reg/Q
                         net (fo=2, routed)           0.681    22.959    video_inst/vga_inst/row_counter/w_processQ_reg[9]_8
    SLICE_X158Y129       LUT6 (Prop_lut6_I2_O)        0.124    23.083 r  video_inst/vga_inst/row_counter/w_processQ[9]_i_1/O
                         net (fo=10, routed)          0.734    23.817    video_inst/vga_inst/row_counter/w_processQ[9]_i_1_n_0
    SLICE_X159Y128       FDRE                                         r  video_inst/vga_inst/row_counter/w_processQ_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.972    41.972    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.699    41.699    video_inst/vga_inst/row_counter/CLK
    SLICE_X159Y128       FDRE                                         r  video_inst/vga_inst/row_counter/w_processQ_reg[0]/C
                         clock pessimism              0.075    41.774    
                         clock uncertainty           -0.095    41.680    
    SLICE_X159Y128       FDRE (Setup_fdre_C_R)       -0.429    41.251    video_inst/vga_inst/row_counter/w_processQ_reg[0]
  -------------------------------------------------------------------
                         required time                         41.251    
                         arrival time                         -23.817    
  -------------------------------------------------------------------
                         slack                                 17.434    

Slack (MET) :             17.434ns  (required time - arrival time)
  Source:                 video_inst/vga_inst/w_ctrl_row_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/vga_inst/row_counter/w_processQ_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        1.998ns  (logic 0.583ns (29.180%)  route 1.415ns (70.820%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.699ns = ( 41.699 - 40.000 ) 
    Source Clock Delay      (SCD):    1.819ns = ( 21.819 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          2.106    22.106    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    17.207 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    19.904    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    20.000 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.819    21.819    video_inst/vga_inst/CLK
    SLICE_X160Y129       FDRE                                         r  video_inst/vga_inst/w_ctrl_row_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y129       FDRE (Prop_fdre_C_Q)         0.459    22.278 r  video_inst/vga_inst/w_ctrl_row_reg/Q
                         net (fo=2, routed)           0.681    22.959    video_inst/vga_inst/row_counter/w_processQ_reg[9]_8
    SLICE_X158Y129       LUT6 (Prop_lut6_I2_O)        0.124    23.083 r  video_inst/vga_inst/row_counter/w_processQ[9]_i_1/O
                         net (fo=10, routed)          0.734    23.817    video_inst/vga_inst/row_counter/w_processQ[9]_i_1_n_0
    SLICE_X159Y128       FDRE                                         r  video_inst/vga_inst/row_counter/w_processQ_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.972    41.972    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.699    41.699    video_inst/vga_inst/row_counter/CLK
    SLICE_X159Y128       FDRE                                         r  video_inst/vga_inst/row_counter/w_processQ_reg[1]/C
                         clock pessimism              0.075    41.774    
                         clock uncertainty           -0.095    41.680    
    SLICE_X159Y128       FDRE (Setup_fdre_C_R)       -0.429    41.251    video_inst/vga_inst/row_counter/w_processQ_reg[1]
  -------------------------------------------------------------------
                         required time                         41.251    
                         arrival time                         -23.817    
  -------------------------------------------------------------------
                         slack                                 17.434    

Slack (MET) :             17.434ns  (required time - arrival time)
  Source:                 video_inst/vga_inst/w_ctrl_row_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/vga_inst/row_counter/w_processQ_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        1.998ns  (logic 0.583ns (29.180%)  route 1.415ns (70.820%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.699ns = ( 41.699 - 40.000 ) 
    Source Clock Delay      (SCD):    1.819ns = ( 21.819 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          2.106    22.106    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    17.207 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    19.904    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    20.000 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.819    21.819    video_inst/vga_inst/CLK
    SLICE_X160Y129       FDRE                                         r  video_inst/vga_inst/w_ctrl_row_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y129       FDRE (Prop_fdre_C_Q)         0.459    22.278 r  video_inst/vga_inst/w_ctrl_row_reg/Q
                         net (fo=2, routed)           0.681    22.959    video_inst/vga_inst/row_counter/w_processQ_reg[9]_8
    SLICE_X158Y129       LUT6 (Prop_lut6_I2_O)        0.124    23.083 r  video_inst/vga_inst/row_counter/w_processQ[9]_i_1/O
                         net (fo=10, routed)          0.734    23.817    video_inst/vga_inst/row_counter/w_processQ[9]_i_1_n_0
    SLICE_X159Y128       FDRE                                         r  video_inst/vga_inst/row_counter/w_processQ_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.972    41.972    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.699    41.699    video_inst/vga_inst/row_counter/CLK
    SLICE_X159Y128       FDRE                                         r  video_inst/vga_inst/row_counter/w_processQ_reg[3]/C
                         clock pessimism              0.075    41.774    
                         clock uncertainty           -0.095    41.680    
    SLICE_X159Y128       FDRE (Setup_fdre_C_R)       -0.429    41.251    video_inst/vga_inst/row_counter/w_processQ_reg[3]
  -------------------------------------------------------------------
                         required time                         41.251    
                         arrival time                         -23.817    
  -------------------------------------------------------------------
                         slack                                 17.434    

Slack (MET) :             17.434ns  (required time - arrival time)
  Source:                 video_inst/vga_inst/w_ctrl_row_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/vga_inst/row_counter/w_processQ_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        1.998ns  (logic 0.583ns (29.180%)  route 1.415ns (70.820%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.699ns = ( 41.699 - 40.000 ) 
    Source Clock Delay      (SCD):    1.819ns = ( 21.819 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          2.106    22.106    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    17.207 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    19.904    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    20.000 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.819    21.819    video_inst/vga_inst/CLK
    SLICE_X160Y129       FDRE                                         r  video_inst/vga_inst/w_ctrl_row_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y129       FDRE (Prop_fdre_C_Q)         0.459    22.278 r  video_inst/vga_inst/w_ctrl_row_reg/Q
                         net (fo=2, routed)           0.681    22.959    video_inst/vga_inst/row_counter/w_processQ_reg[9]_8
    SLICE_X158Y129       LUT6 (Prop_lut6_I2_O)        0.124    23.083 r  video_inst/vga_inst/row_counter/w_processQ[9]_i_1/O
                         net (fo=10, routed)          0.734    23.817    video_inst/vga_inst/row_counter/w_processQ[9]_i_1_n_0
    SLICE_X159Y128       FDRE                                         r  video_inst/vga_inst/row_counter/w_processQ_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.972    41.972    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.699    41.699    video_inst/vga_inst/row_counter/CLK
    SLICE_X159Y128       FDRE                                         r  video_inst/vga_inst/row_counter/w_processQ_reg[4]/C
                         clock pessimism              0.075    41.774    
                         clock uncertainty           -0.095    41.680    
    SLICE_X159Y128       FDRE (Setup_fdre_C_R)       -0.429    41.251    video_inst/vga_inst/row_counter/w_processQ_reg[4]
  -------------------------------------------------------------------
                         required time                         41.251    
                         arrival time                         -23.817    
  -------------------------------------------------------------------
                         slack                                 17.434    

Slack (MET) :             17.434ns  (required time - arrival time)
  Source:                 video_inst/vga_inst/w_ctrl_row_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/vga_inst/row_counter/w_processQ_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        1.998ns  (logic 0.583ns (29.180%)  route 1.415ns (70.820%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.699ns = ( 41.699 - 40.000 ) 
    Source Clock Delay      (SCD):    1.819ns = ( 21.819 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          2.106    22.106    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    17.207 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    19.904    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    20.000 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.819    21.819    video_inst/vga_inst/CLK
    SLICE_X160Y129       FDRE                                         r  video_inst/vga_inst/w_ctrl_row_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y129       FDRE (Prop_fdre_C_Q)         0.459    22.278 r  video_inst/vga_inst/w_ctrl_row_reg/Q
                         net (fo=2, routed)           0.681    22.959    video_inst/vga_inst/row_counter/w_processQ_reg[9]_8
    SLICE_X158Y129       LUT6 (Prop_lut6_I2_O)        0.124    23.083 r  video_inst/vga_inst/row_counter/w_processQ[9]_i_1/O
                         net (fo=10, routed)          0.734    23.817    video_inst/vga_inst/row_counter/w_processQ[9]_i_1_n_0
    SLICE_X159Y128       FDRE                                         r  video_inst/vga_inst/row_counter/w_processQ_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.972    41.972    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.699    41.699    video_inst/vga_inst/row_counter/CLK
    SLICE_X159Y128       FDRE                                         r  video_inst/vga_inst/row_counter/w_processQ_reg[5]/C
                         clock pessimism              0.075    41.774    
                         clock uncertainty           -0.095    41.680    
    SLICE_X159Y128       FDRE (Setup_fdre_C_R)       -0.429    41.251    video_inst/vga_inst/row_counter/w_processQ_reg[5]
  -------------------------------------------------------------------
                         required time                         41.251    
                         arrival time                         -23.817    
  -------------------------------------------------------------------
                         slack                                 17.434    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 video_inst/dvid_inst/TDMS_encoder_green/encoded_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/dvid_inst/latched_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.645ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.745     0.745    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.645     0.645    video_inst/dvid_inst/TDMS_encoder_green/clk_out1
    SLICE_X161Y137       FDRE                                         r  video_inst/dvid_inst/TDMS_encoder_green/encoded_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y137       FDRE (Prop_fdre_C_Q)         0.141     0.786 r  video_inst/dvid_inst/TDMS_encoder_green/encoded_reg[1]/Q
                         net (fo=1, routed)           0.056     0.841    video_inst/dvid_inst/TDMS_encoder_green_n_5
    SLICE_X161Y137       FDRE                                         r  video_inst/dvid_inst/latched_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.022     1.022    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.917     0.917    video_inst/dvid_inst/clk_out1
    SLICE_X161Y137       FDRE                                         r  video_inst/dvid_inst/latched_green_reg[1]/C
                         clock pessimism             -0.272     0.645    
    SLICE_X161Y137       FDRE (Hold_fdre_C_D)         0.075     0.720    video_inst/dvid_inst/latched_green_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.720    
                         arrival time                           0.841    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 video_inst/dvid_inst/TDMS_encoder_green/encoded_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/dvid_inst/latched_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.645ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.745     0.745    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.645     0.645    video_inst/dvid_inst/TDMS_encoder_green/clk_out1
    SLICE_X161Y137       FDRE                                         r  video_inst/dvid_inst/TDMS_encoder_green/encoded_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y137       FDRE (Prop_fdre_C_Q)         0.141     0.786 r  video_inst/dvid_inst/TDMS_encoder_green/encoded_reg[5]/Q
                         net (fo=1, routed)           0.056     0.841    video_inst/dvid_inst/TDMS_encoder_green_n_2
    SLICE_X161Y137       FDRE                                         r  video_inst/dvid_inst/latched_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.022     1.022    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.917     0.917    video_inst/dvid_inst/clk_out1
    SLICE_X161Y137       FDRE                                         r  video_inst/dvid_inst/latched_green_reg[5]/C
                         clock pessimism             -0.272     0.645    
    SLICE_X161Y137       FDRE (Hold_fdre_C_D)         0.071     0.716    video_inst/dvid_inst/latched_green_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.716    
                         arrival time                           0.841    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 video_inst/dvid_inst/TDMS_encoder_blue/encoded_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/dvid_inst/latched_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.647ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.745     0.745    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.647     0.647    video_inst/dvid_inst/TDMS_encoder_blue/clk_out1
    SLICE_X160Y141       FDRE                                         r  video_inst/dvid_inst/TDMS_encoder_blue/encoded_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y141       FDRE (Prop_fdre_C_Q)         0.141     0.788 r  video_inst/dvid_inst/TDMS_encoder_blue/encoded_reg[0]/Q
                         net (fo=1, routed)           0.058     0.845    video_inst/dvid_inst/TDMS_encoder_blue_n_6
    SLICE_X160Y141       FDRE                                         r  video_inst/dvid_inst/latched_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.022     1.022    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.920     0.920    video_inst/dvid_inst/clk_out1
    SLICE_X160Y141       FDRE                                         r  video_inst/dvid_inst/latched_blue_reg[0]/C
                         clock pessimism             -0.273     0.647    
    SLICE_X160Y141       FDRE (Hold_fdre_C_D)         0.071     0.718    video_inst/dvid_inst/latched_blue_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.718    
                         arrival time                           0.845    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 video_inst/vga_inst/row_counter/w_processQ_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/vga_inst/row_counter/w_processQ_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.469%)  route 0.112ns (37.531%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.745     0.745    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.637     0.637    video_inst/vga_inst/row_counter/CLK
    SLICE_X159Y128       FDRE                                         r  video_inst/vga_inst/row_counter/w_processQ_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y128       FDRE (Prop_fdre_C_Q)         0.141     0.778 r  video_inst/vga_inst/row_counter/w_processQ_reg[5]/Q
                         net (fo=52, routed)          0.112     0.889    video_inst/vga_inst/row_counter/Q[5]
    SLICE_X158Y128       LUT6 (Prop_lut6_I0_O)        0.045     0.934 r  video_inst/vga_inst/row_counter/w_processQ[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.934    video_inst/vga_inst/row_counter/plusOp[6]
    SLICE_X158Y128       FDRE                                         r  video_inst/vga_inst/row_counter/w_processQ_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.022     1.022    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.908     0.908    video_inst/vga_inst/row_counter/CLK
    SLICE_X158Y128       FDRE                                         r  video_inst/vga_inst/row_counter/w_processQ_reg[6]/C
                         clock pessimism             -0.258     0.650    
    SLICE_X158Y128       FDRE (Hold_fdre_C_D)         0.121     0.771    video_inst/vga_inst/row_counter/w_processQ_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.771    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 video_inst/dvid_inst/TDMS_encoder_red/encoded_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/dvid_inst/latched_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.060%)  route 0.120ns (45.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.745     0.745    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.643     0.643    video_inst/dvid_inst/TDMS_encoder_red/clk_out1
    SLICE_X160Y133       FDRE                                         r  video_inst/dvid_inst/TDMS_encoder_red/encoded_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y133       FDRE (Prop_fdre_C_Q)         0.141     0.784 r  video_inst/dvid_inst/TDMS_encoder_red/encoded_reg[5]/Q
                         net (fo=1, routed)           0.120     0.903    video_inst/dvid_inst/TDMS_encoder_red_n_2
    SLICE_X161Y131       FDRE                                         r  video_inst/dvid_inst/latched_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.022     1.022    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.912     0.912    video_inst/dvid_inst/clk_out1
    SLICE_X161Y131       FDRE                                         r  video_inst/dvid_inst/latched_red_reg[5]/C
                         clock pessimism             -0.257     0.655    
    SLICE_X161Y131       FDRE (Hold_fdre_C_D)         0.070     0.725    video_inst/dvid_inst/latched_red_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.725    
                         arrival time                           0.903    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 video_inst/dvid_inst/TDMS_encoder_red/encoded_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/dvid_inst/latched_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.873%)  route 0.126ns (47.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.745     0.745    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.644     0.644    video_inst/dvid_inst/TDMS_encoder_red/clk_out1
    SLICE_X160Y134       FDSE                                         r  video_inst/dvid_inst/TDMS_encoder_red/encoded_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y134       FDSE (Prop_fdse_C_Q)         0.141     0.785 r  video_inst/dvid_inst/TDMS_encoder_red/encoded_reg[2]/Q
                         net (fo=1, routed)           0.126     0.910    video_inst/dvid_inst/TDMS_encoder_red_n_4
    SLICE_X160Y132       FDRE                                         r  video_inst/dvid_inst/latched_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.022     1.022    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.913     0.913    video_inst/dvid_inst/clk_out1
    SLICE_X160Y132       FDRE                                         r  video_inst/dvid_inst/latched_red_reg[2]/C
                         clock pessimism             -0.257     0.656    
    SLICE_X160Y132       FDRE (Hold_fdre_C_D)         0.070     0.726    video_inst/dvid_inst/latched_red_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.726    
                         arrival time                           0.910    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 video_inst/dvid_inst/TDMS_encoder_green/encoded_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/dvid_inst/latched_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.745     0.745    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.646     0.646    video_inst/dvid_inst/TDMS_encoder_green/clk_out1
    SLICE_X161Y138       FDRE                                         r  video_inst/dvid_inst/TDMS_encoder_green/encoded_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y138       FDRE (Prop_fdre_C_Q)         0.141     0.787 r  video_inst/dvid_inst/TDMS_encoder_green/encoded_reg[0]/Q
                         net (fo=1, routed)           0.116     0.903    video_inst/dvid_inst/TDMS_encoder_green_n_6
    SLICE_X161Y138       FDRE                                         r  video_inst/dvid_inst/latched_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.022     1.022    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.919     0.919    video_inst/dvid_inst/clk_out1
    SLICE_X161Y138       FDRE                                         r  video_inst/dvid_inst/latched_green_reg[0]/C
                         clock pessimism             -0.273     0.646    
    SLICE_X161Y138       FDRE (Hold_fdre_C_D)         0.070     0.716    video_inst/dvid_inst/latched_green_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.716    
                         arrival time                           0.903    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 video_inst/dvid_inst/TDMS_encoder_red/encoded_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/dvid_inst/latched_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.745     0.745    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.641     0.641    video_inst/dvid_inst/TDMS_encoder_red/clk_out1
    SLICE_X158Y132       FDRE                                         r  video_inst/dvid_inst/TDMS_encoder_red/encoded_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y132       FDRE (Prop_fdre_C_Q)         0.164     0.805 r  video_inst/dvid_inst/TDMS_encoder_red/encoded_reg[0]/Q
                         net (fo=1, routed)           0.110     0.915    video_inst/dvid_inst/TDMS_encoder_red_n_6
    SLICE_X158Y131       FDRE                                         r  video_inst/dvid_inst/latched_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.022     1.022    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.911     0.911    video_inst/dvid_inst/clk_out1
    SLICE_X158Y131       FDRE                                         r  video_inst/dvid_inst/latched_red_reg[0]/C
                         clock pessimism             -0.257     0.654    
    SLICE_X158Y131       FDRE (Hold_fdre_C_D)         0.059     0.713    video_inst/dvid_inst/latched_red_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.713    
                         arrival time                           0.915    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 video_inst/dvid_inst/TDMS_encoder_red/encoded_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/dvid_inst/latched_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.745     0.745    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.644     0.644    video_inst/dvid_inst/TDMS_encoder_red/clk_out1
    SLICE_X162Y134       FDRE                                         r  video_inst/dvid_inst/TDMS_encoder_red/encoded_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDRE (Prop_fdre_C_Q)         0.164     0.808 r  video_inst/dvid_inst/TDMS_encoder_red/encoded_reg[1]/Q
                         net (fo=1, routed)           0.116     0.924    video_inst/dvid_inst/TDMS_encoder_red_n_5
    SLICE_X162Y132       FDRE                                         r  video_inst/dvid_inst/latched_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.022     1.022    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.913     0.913    video_inst/dvid_inst/clk_out1
    SLICE_X162Y132       FDRE                                         r  video_inst/dvid_inst/latched_red_reg[1]/C
                         clock pessimism             -0.257     0.656    
    SLICE_X162Y132       FDRE (Hold_fdre_C_D)         0.059     0.715    video_inst/dvid_inst/latched_red_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.715    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 video_inst/dvid_inst/TDMS_encoder_green/dc_bias_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/dvid_inst/TDMS_encoder_green/encoded_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.333%)  route 0.144ns (43.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.645ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.745     0.745    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.645     0.645    video_inst/dvid_inst/TDMS_encoder_green/clk_out1
    SLICE_X160Y137       FDRE                                         r  video_inst/dvid_inst/TDMS_encoder_green/dc_bias_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y137       FDRE (Prop_fdre_C_Q)         0.141     0.786 f  video_inst/dvid_inst/TDMS_encoder_green/dc_bias_reg[0]/Q
                         net (fo=20, routed)          0.144     0.930    video_inst/dvid_inst/TDMS_encoder_green/Q[0]
    SLICE_X161Y137       LUT6 (Prop_lut6_I2_O)        0.045     0.975 r  video_inst/dvid_inst/TDMS_encoder_green/encoded[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.975    video_inst/dvid_inst/TDMS_encoder_green/encoded[5]_i_1__0_n_0
    SLICE_X161Y137       FDRE                                         r  video_inst/dvid_inst/TDMS_encoder_green/encoded_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.022     1.022    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.917     0.917    video_inst/dvid_inst/TDMS_encoder_green/clk_out1
    SLICE_X161Y137       FDRE                                         r  video_inst/dvid_inst/TDMS_encoder_green/encoded_reg[5]/C
                         clock pessimism             -0.259     0.658    
    SLICE_X161Y137       FDRE (Hold_fdre_C_D)         0.092     0.750    video_inst/dvid_inst/TDMS_encoder_green/encoded_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.750    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.225    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X160Y141   video_inst/dvid_inst/latched_blue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X161Y141   video_inst/dvid_inst/latched_blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X161Y141   video_inst/dvid_inst/latched_blue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X160Y140   video_inst/dvid_inst/latched_blue_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X160Y141   video_inst/dvid_inst/latched_blue_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X161Y141   video_inst/dvid_inst/latched_blue_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X159Y140   video_inst/dvid_inst/latched_blue_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X161Y138   video_inst/dvid_inst/latched_green_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y141   video_inst/dvid_inst/latched_blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y141   video_inst/dvid_inst/latched_blue_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y141   video_inst/dvid_inst/latched_blue_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y141   video_inst/dvid_inst/latched_blue_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y141   video_inst/dvid_inst/latched_blue_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y141   video_inst/dvid_inst/latched_blue_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y140   video_inst/dvid_inst/latched_blue_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y140   video_inst/dvid_inst/latched_blue_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y141   video_inst/dvid_inst/latched_blue_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y141   video_inst/dvid_inst/latched_blue_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y141   video_inst/dvid_inst/latched_blue_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y141   video_inst/dvid_inst/latched_blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y141   video_inst/dvid_inst/latched_blue_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y141   video_inst/dvid_inst/latched_blue_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y141   video_inst/dvid_inst/latched_blue_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y141   video_inst/dvid_inst/latched_blue_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y140   video_inst/dvid_inst/latched_blue_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y140   video_inst/dvid_inst/latched_blue_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y141   video_inst/dvid_inst/latched_blue_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y141   video_inst/dvid_inst/latched_blue_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.175ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.175ns  (required time - arrival time)
  Source:                 video_inst/dvid_inst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/dvid_inst/shift_red_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.283ns  (logic 0.766ns (23.333%)  route 2.517ns (76.667%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.703ns = ( 9.703 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          2.106     2.106    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    video_inst/dvid_inst/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/dvid_inst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.518     2.351 f  video_inst/dvid_inst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.678     3.030    video_inst/dvid_inst/shift_clock[0]
    SLICE_X163Y147       LUT6 (Prop_lut6_I5_O)        0.124     3.154 r  video_inst/dvid_inst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     3.579    video_inst/dvid_inst/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124     3.703 r  video_inst/dvid_inst/shift_red[9]_i_1/O
                         net (fo=30, routed)          1.413     5.116    video_inst/dvid_inst/shift_red[9]_i_1_n_0
    SLICE_X160Y131       FDRE                                         r  video_inst/dvid_inst/shift_red_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.972     9.972    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.703     9.703    video_inst/dvid_inst/clk_out2
    SLICE_X160Y131       FDRE                                         r  video_inst/dvid_inst/shift_red_reg[8]/C
                         clock pessimism              0.089     9.792    
                         clock uncertainty           -0.072     9.720    
    SLICE_X160Y131       FDRE (Setup_fdre_C_R)       -0.429     9.291    video_inst/dvid_inst/shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                          9.291    
                         arrival time                          -5.116    
  -------------------------------------------------------------------
                         slack                                  4.175    

Slack (MET) :             4.175ns  (required time - arrival time)
  Source:                 video_inst/dvid_inst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/dvid_inst/shift_red_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.283ns  (logic 0.766ns (23.333%)  route 2.517ns (76.667%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.703ns = ( 9.703 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          2.106     2.106    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    video_inst/dvid_inst/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/dvid_inst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.518     2.351 f  video_inst/dvid_inst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.678     3.030    video_inst/dvid_inst/shift_clock[0]
    SLICE_X163Y147       LUT6 (Prop_lut6_I5_O)        0.124     3.154 r  video_inst/dvid_inst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     3.579    video_inst/dvid_inst/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124     3.703 r  video_inst/dvid_inst/shift_red[9]_i_1/O
                         net (fo=30, routed)          1.413     5.116    video_inst/dvid_inst/shift_red[9]_i_1_n_0
    SLICE_X160Y131       FDRE                                         r  video_inst/dvid_inst/shift_red_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.972     9.972    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.703     9.703    video_inst/dvid_inst/clk_out2
    SLICE_X160Y131       FDRE                                         r  video_inst/dvid_inst/shift_red_reg[9]/C
                         clock pessimism              0.089     9.792    
                         clock uncertainty           -0.072     9.720    
    SLICE_X160Y131       FDRE (Setup_fdre_C_R)       -0.429     9.291    video_inst/dvid_inst/shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                          9.291    
                         arrival time                          -5.116    
  -------------------------------------------------------------------
                         slack                                  4.175    

Slack (MET) :             4.374ns  (required time - arrival time)
  Source:                 video_inst/dvid_inst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/dvid_inst/shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.592ns  (logic 0.890ns (24.780%)  route 2.702ns (75.220%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.703ns = ( 9.703 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          2.106     2.106    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    video_inst/dvid_inst/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/dvid_inst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.518     2.351 f  video_inst/dvid_inst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.678     3.030    video_inst/dvid_inst/shift_clock[0]
    SLICE_X163Y147       LUT6 (Prop_lut6_I5_O)        0.124     3.154 r  video_inst/dvid_inst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     3.579    video_inst/dvid_inst/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124     3.703 r  video_inst/dvid_inst/shift_red[9]_i_1/O
                         net (fo=30, routed)          1.598     5.301    video_inst/dvid_inst/shift_red[9]_i_1_n_0
    SLICE_X162Y131       LUT3 (Prop_lut3_I1_O)        0.124     5.425 r  video_inst/dvid_inst/shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     5.425    video_inst/dvid_inst/shift_red[5]
    SLICE_X162Y131       FDRE                                         r  video_inst/dvid_inst/shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.972     9.972    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.703     9.703    video_inst/dvid_inst/clk_out2
    SLICE_X162Y131       FDRE                                         r  video_inst/dvid_inst/shift_red_reg[5]/C
                         clock pessimism              0.089     9.792    
                         clock uncertainty           -0.072     9.720    
    SLICE_X162Y131       FDRE (Setup_fdre_C_D)        0.079     9.799    video_inst/dvid_inst/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          9.799    
                         arrival time                          -5.425    
  -------------------------------------------------------------------
                         slack                                  4.374    

Slack (MET) :             4.384ns  (required time - arrival time)
  Source:                 video_inst/dvid_inst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/dvid_inst/shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.621ns  (logic 0.919ns (25.382%)  route 2.702ns (74.618%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.703ns = ( 9.703 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          2.106     2.106    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    video_inst/dvid_inst/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/dvid_inst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.518     2.351 f  video_inst/dvid_inst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.678     3.030    video_inst/dvid_inst/shift_clock[0]
    SLICE_X163Y147       LUT6 (Prop_lut6_I5_O)        0.124     3.154 r  video_inst/dvid_inst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     3.579    video_inst/dvid_inst/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124     3.703 r  video_inst/dvid_inst/shift_red[9]_i_1/O
                         net (fo=30, routed)          1.598     5.301    video_inst/dvid_inst/shift_red[9]_i_1_n_0
    SLICE_X162Y131       LUT3 (Prop_lut3_I1_O)        0.153     5.454 r  video_inst/dvid_inst/shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     5.454    video_inst/dvid_inst/shift_red[6]
    SLICE_X162Y131       FDRE                                         r  video_inst/dvid_inst/shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.972     9.972    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.703     9.703    video_inst/dvid_inst/clk_out2
    SLICE_X162Y131       FDRE                                         r  video_inst/dvid_inst/shift_red_reg[6]/C
                         clock pessimism              0.089     9.792    
                         clock uncertainty           -0.072     9.720    
    SLICE_X162Y131       FDRE (Setup_fdre_C_D)        0.118     9.838    video_inst/dvid_inst/shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                          9.838    
                         arrival time                          -5.454    
  -------------------------------------------------------------------
                         slack                                  4.384    

Slack (MET) :             4.469ns  (required time - arrival time)
  Source:                 video_inst/dvid_inst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/dvid_inst/shift_green_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.996ns  (logic 0.766ns (25.569%)  route 2.230ns (74.431%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.710ns = ( 9.710 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          2.106     2.106    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    video_inst/dvid_inst/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/dvid_inst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.518     2.351 f  video_inst/dvid_inst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.678     3.030    video_inst/dvid_inst/shift_clock[0]
    SLICE_X163Y147       LUT6 (Prop_lut6_I5_O)        0.124     3.154 r  video_inst/dvid_inst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     3.579    video_inst/dvid_inst/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124     3.703 r  video_inst/dvid_inst/shift_red[9]_i_1/O
                         net (fo=30, routed)          1.126     4.829    video_inst/dvid_inst/shift_red[9]_i_1_n_0
    SLICE_X163Y138       FDRE                                         r  video_inst/dvid_inst/shift_green_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.972     9.972    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.710     9.710    video_inst/dvid_inst/clk_out2
    SLICE_X163Y138       FDRE                                         r  video_inst/dvid_inst/shift_green_reg[8]/C
                         clock pessimism              0.089     9.799    
                         clock uncertainty           -0.072     9.727    
    SLICE_X163Y138       FDRE (Setup_fdre_C_R)       -0.429     9.298    video_inst/dvid_inst/shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                          9.298    
                         arrival time                          -4.829    
  -------------------------------------------------------------------
                         slack                                  4.469    

Slack (MET) :             4.469ns  (required time - arrival time)
  Source:                 video_inst/dvid_inst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/dvid_inst/shift_green_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.996ns  (logic 0.766ns (25.569%)  route 2.230ns (74.431%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.710ns = ( 9.710 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          2.106     2.106    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    video_inst/dvid_inst/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/dvid_inst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.518     2.351 f  video_inst/dvid_inst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.678     3.030    video_inst/dvid_inst/shift_clock[0]
    SLICE_X163Y147       LUT6 (Prop_lut6_I5_O)        0.124     3.154 r  video_inst/dvid_inst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     3.579    video_inst/dvid_inst/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124     3.703 r  video_inst/dvid_inst/shift_red[9]_i_1/O
                         net (fo=30, routed)          1.126     4.829    video_inst/dvid_inst/shift_red[9]_i_1_n_0
    SLICE_X163Y138       FDRE                                         r  video_inst/dvid_inst/shift_green_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.972     9.972    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.710     9.710    video_inst/dvid_inst/clk_out2
    SLICE_X163Y138       FDRE                                         r  video_inst/dvid_inst/shift_green_reg[9]/C
                         clock pessimism              0.089     9.799    
                         clock uncertainty           -0.072     9.727    
    SLICE_X163Y138       FDRE (Setup_fdre_C_R)       -0.429     9.298    video_inst/dvid_inst/shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                          9.298    
                         arrival time                          -4.829    
  -------------------------------------------------------------------
                         slack                                  4.469    

Slack (MET) :             4.736ns  (required time - arrival time)
  Source:                 video_inst/dvid_inst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/dvid_inst/shift_blue_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.730ns  (logic 0.766ns (28.061%)  route 1.964ns (71.939%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.711ns = ( 9.711 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          2.106     2.106    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    video_inst/dvid_inst/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/dvid_inst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.518     2.351 f  video_inst/dvid_inst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.678     3.030    video_inst/dvid_inst/shift_clock[0]
    SLICE_X163Y147       LUT6 (Prop_lut6_I5_O)        0.124     3.154 r  video_inst/dvid_inst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     3.579    video_inst/dvid_inst/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124     3.703 r  video_inst/dvid_inst/shift_red[9]_i_1/O
                         net (fo=30, routed)          0.860     4.563    video_inst/dvid_inst/shift_red[9]_i_1_n_0
    SLICE_X161Y140       FDRE                                         r  video_inst/dvid_inst/shift_blue_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.972     9.972    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.711     9.711    video_inst/dvid_inst/clk_out2
    SLICE_X161Y140       FDRE                                         r  video_inst/dvid_inst/shift_blue_reg[9]/C
                         clock pessimism              0.089     9.800    
                         clock uncertainty           -0.072     9.728    
    SLICE_X161Y140       FDRE (Setup_fdre_C_R)       -0.429     9.299    video_inst/dvid_inst/shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                          9.299    
                         arrival time                          -4.563    
  -------------------------------------------------------------------
                         slack                                  4.736    

Slack (MET) :             4.760ns  (required time - arrival time)
  Source:                 video_inst/dvid_inst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/dvid_inst/shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.208ns  (logic 0.890ns (27.746%)  route 2.318ns (72.254%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.703ns = ( 9.703 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          2.106     2.106    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    video_inst/dvid_inst/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/dvid_inst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.518     2.351 f  video_inst/dvid_inst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.678     3.030    video_inst/dvid_inst/shift_clock[0]
    SLICE_X163Y147       LUT6 (Prop_lut6_I5_O)        0.124     3.154 r  video_inst/dvid_inst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     3.579    video_inst/dvid_inst/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124     3.703 r  video_inst/dvid_inst/shift_red[9]_i_1/O
                         net (fo=30, routed)          1.214     4.917    video_inst/dvid_inst/shift_red[9]_i_1_n_0
    SLICE_X162Y131       LUT3 (Prop_lut3_I1_O)        0.124     5.041 r  video_inst/dvid_inst/shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000     5.041    video_inst/dvid_inst/shift_red[2]
    SLICE_X162Y131       FDRE                                         r  video_inst/dvid_inst/shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.972     9.972    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.703     9.703    video_inst/dvid_inst/clk_out2
    SLICE_X162Y131       FDRE                                         r  video_inst/dvid_inst/shift_red_reg[2]/C
                         clock pessimism              0.089     9.792    
                         clock uncertainty           -0.072     9.720    
    SLICE_X162Y131       FDRE (Setup_fdre_C_D)        0.081     9.801    video_inst/dvid_inst/shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                          9.801    
                         arrival time                          -5.041    
  -------------------------------------------------------------------
                         slack                                  4.760    

Slack (MET) :             4.761ns  (required time - arrival time)
  Source:                 video_inst/dvid_inst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/dvid_inst/shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.214ns  (logic 0.890ns (27.694%)  route 2.324ns (72.306%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.712ns = ( 9.712 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          2.106     2.106    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    video_inst/dvid_inst/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/dvid_inst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.518     2.351 f  video_inst/dvid_inst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.678     3.030    video_inst/dvid_inst/shift_clock[0]
    SLICE_X163Y147       LUT6 (Prop_lut6_I5_O)        0.124     3.154 r  video_inst/dvid_inst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     3.579    video_inst/dvid_inst/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124     3.703 r  video_inst/dvid_inst/shift_red[9]_i_1/O
                         net (fo=30, routed)          1.220     4.923    video_inst/dvid_inst/shift_red[9]_i_1_n_0
    SLICE_X162Y141       LUT3 (Prop_lut3_I1_O)        0.124     5.047 r  video_inst/dvid_inst/shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     5.047    video_inst/dvid_inst/shift_blue[5]
    SLICE_X162Y141       FDRE                                         r  video_inst/dvid_inst/shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.972     9.972    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.712     9.712    video_inst/dvid_inst/clk_out2
    SLICE_X162Y141       FDRE                                         r  video_inst/dvid_inst/shift_blue_reg[5]/C
                         clock pessimism              0.089     9.801    
                         clock uncertainty           -0.072     9.729    
    SLICE_X162Y141       FDRE (Setup_fdre_C_D)        0.079     9.808    video_inst/dvid_inst/shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                          9.808    
                         arrival time                          -5.047    
  -------------------------------------------------------------------
                         slack                                  4.761    

Slack (MET) :             4.767ns  (required time - arrival time)
  Source:                 video_inst/dvid_inst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/dvid_inst/shift_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.197ns  (logic 0.890ns (27.841%)  route 2.307ns (72.159%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.703ns = ( 9.703 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          2.106     2.106    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    video_inst/dvid_inst/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/dvid_inst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.518     2.351 f  video_inst/dvid_inst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.678     3.030    video_inst/dvid_inst/shift_clock[0]
    SLICE_X163Y147       LUT6 (Prop_lut6_I5_O)        0.124     3.154 r  video_inst/dvid_inst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     3.579    video_inst/dvid_inst/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124     3.703 r  video_inst/dvid_inst/shift_red[9]_i_1/O
                         net (fo=30, routed)          1.203     4.906    video_inst/dvid_inst/shift_red[9]_i_1_n_0
    SLICE_X162Y131       LUT3 (Prop_lut3_I1_O)        0.124     5.030 r  video_inst/dvid_inst/shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000     5.030    video_inst/dvid_inst/shift_red[0]
    SLICE_X162Y131       FDRE                                         r  video_inst/dvid_inst/shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.972     9.972    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.703     9.703    video_inst/dvid_inst/clk_out2
    SLICE_X162Y131       FDRE                                         r  video_inst/dvid_inst/shift_red_reg[0]/C
                         clock pessimism              0.089     9.792    
                         clock uncertainty           -0.072     9.720    
    SLICE_X162Y131       FDRE (Setup_fdre_C_D)        0.077     9.797    video_inst/dvid_inst/shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          9.797    
                         arrival time                          -5.030    
  -------------------------------------------------------------------
                         slack                                  4.767    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 video_inst/dvid_inst/shift_clock_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/dvid_inst/shift_clock_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.745     0.745    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649     0.649    video_inst/dvid_inst/clk_out2
    SLICE_X163Y147       FDRE                                         r  video_inst/dvid_inst/shift_clock_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y147       FDRE (Prop_fdre_C_Q)         0.141     0.790 r  video_inst/dvid_inst/shift_clock_reg[4]/Q
                         net (fo=2, routed)           0.110     0.900    video_inst/dvid_inst/shift_clock__0[4]
    SLICE_X162Y147       FDRE                                         r  video_inst/dvid_inst/shift_clock_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.022     1.022    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922     0.922    video_inst/dvid_inst/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/dvid_inst/shift_clock_reg[2]/C
                         clock pessimism             -0.260     0.662    
    SLICE_X162Y147       FDRE (Hold_fdre_C_D)         0.063     0.725    video_inst/dvid_inst/shift_clock_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.725    
                         arrival time                           0.900    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 video_inst/dvid_inst/shift_green_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/dvid_inst/shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.187ns (57.168%)  route 0.140ns (42.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.745     0.745    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.646     0.646    video_inst/dvid_inst/clk_out2
    SLICE_X163Y138       FDRE                                         r  video_inst/dvid_inst/shift_green_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y138       FDRE (Prop_fdre_C_Q)         0.141     0.787 r  video_inst/dvid_inst/shift_green_reg[9]/Q
                         net (fo=1, routed)           0.140     0.927    video_inst/dvid_inst/shift_green_reg_n_0_[9]
    SLICE_X162Y138       LUT3 (Prop_lut3_I0_O)        0.046     0.973 r  video_inst/dvid_inst/shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     0.973    video_inst/dvid_inst/shift_green[7]
    SLICE_X162Y138       FDRE                                         r  video_inst/dvid_inst/shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.022     1.022    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.919     0.919    video_inst/dvid_inst/clk_out2
    SLICE_X162Y138       FDRE                                         r  video_inst/dvid_inst/shift_green_reg[7]/C
                         clock pessimism             -0.260     0.659    
    SLICE_X162Y138       FDRE (Hold_fdre_C_D)         0.131     0.790    video_inst/dvid_inst/shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.790    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 video_inst/dvid_inst/shift_green_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/dvid_inst/shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.249ns (72.541%)  route 0.094ns (27.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.745     0.745    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.646     0.646    video_inst/dvid_inst/clk_out2
    SLICE_X162Y138       FDRE                                         r  video_inst/dvid_inst/shift_green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y138       FDRE (Prop_fdre_C_Q)         0.148     0.794 r  video_inst/dvid_inst/shift_green_reg[6]/Q
                         net (fo=1, routed)           0.094     0.888    video_inst/dvid_inst/shift_green_reg_n_0_[6]
    SLICE_X162Y138       LUT3 (Prop_lut3_I0_O)        0.101     0.989 r  video_inst/dvid_inst/shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     0.989    video_inst/dvid_inst/shift_green[4]
    SLICE_X162Y138       FDRE                                         r  video_inst/dvid_inst/shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.022     1.022    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.919     0.919    video_inst/dvid_inst/clk_out2
    SLICE_X162Y138       FDRE                                         r  video_inst/dvid_inst/shift_green_reg[4]/C
                         clock pessimism             -0.273     0.646    
    SLICE_X162Y138       FDRE (Hold_fdre_C_D)         0.131     0.777    video_inst/dvid_inst/shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.777    
                         arrival time                           0.989    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 video_inst/dvid_inst/shift_blue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/dvid_inst/shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.185ns (50.385%)  route 0.182ns (49.615%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.647ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.745     0.745    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.647     0.647    video_inst/dvid_inst/clk_out2
    SLICE_X161Y142       FDRE                                         r  video_inst/dvid_inst/shift_blue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y142       FDRE (Prop_fdre_C_Q)         0.141     0.788 r  video_inst/dvid_inst/shift_blue_reg[8]/Q
                         net (fo=1, routed)           0.182     0.970    video_inst/dvid_inst/shift_blue_reg_n_0_[8]
    SLICE_X162Y141       LUT3 (Prop_lut3_I0_O)        0.044     1.014 r  video_inst/dvid_inst/shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     1.014    video_inst/dvid_inst/shift_blue[6]
    SLICE_X162Y141       FDRE                                         r  video_inst/dvid_inst/shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.022     1.022    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.920     0.920    video_inst/dvid_inst/clk_out2
    SLICE_X162Y141       FDRE                                         r  video_inst/dvid_inst/shift_blue_reg[6]/C
                         clock pessimism             -0.257     0.663    
    SLICE_X162Y141       FDRE (Hold_fdre_C_D)         0.131     0.794    video_inst/dvid_inst/shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.794    
                         arrival time                           1.014    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 video_inst/dvid_inst/shift_clock_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/dvid_inst/shift_clock_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.232%)  route 0.128ns (43.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.745     0.745    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649     0.649    video_inst/dvid_inst/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/dvid_inst/shift_clock_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.164     0.813 r  video_inst/dvid_inst/shift_clock_reg[2]/Q
                         net (fo=2, routed)           0.128     0.940    video_inst/dvid_inst/shift_clock__0[2]
    SLICE_X162Y147       FDRE                                         r  video_inst/dvid_inst/shift_clock_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.022     1.022    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922     0.922    video_inst/dvid_inst/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/dvid_inst/shift_clock_reg[0]/C
                         clock pessimism             -0.273     0.649    
    SLICE_X162Y147       FDRE (Hold_fdre_C_D)         0.059     0.708    video_inst/dvid_inst/shift_clock_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.708    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 video_inst/dvid_inst/shift_clock_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/dvid_inst/shift_clock_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.535%)  route 0.121ns (42.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.745     0.745    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649     0.649    video_inst/dvid_inst/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/dvid_inst/shift_clock_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.164     0.813 r  video_inst/dvid_inst/shift_clock_reg[3]/Q
                         net (fo=2, routed)           0.121     0.934    video_inst/dvid_inst/shift_clock__0[3]
    SLICE_X162Y147       FDRE                                         r  video_inst/dvid_inst/shift_clock_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.022     1.022    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922     0.922    video_inst/dvid_inst/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/dvid_inst/shift_clock_reg[1]/C
                         clock pessimism             -0.273     0.649    
    SLICE_X162Y147       FDRE (Hold_fdre_C_D)         0.052     0.701    video_inst/dvid_inst/shift_clock_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 video_inst/dvid_inst/shift_red_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/dvid_inst/shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.184ns (46.701%)  route 0.210ns (53.299%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.745     0.745    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.641     0.641    video_inst/dvid_inst/clk_out2
    SLICE_X160Y131       FDRE                                         r  video_inst/dvid_inst/shift_red_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y131       FDRE (Prop_fdre_C_Q)         0.141     0.782 r  video_inst/dvid_inst/shift_red_reg[9]/Q
                         net (fo=1, routed)           0.210     0.992    video_inst/dvid_inst/data1[7]
    SLICE_X162Y131       LUT3 (Prop_lut3_I0_O)        0.043     1.035 r  video_inst/dvid_inst/shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000     1.035    video_inst/dvid_inst/shift_red[7]
    SLICE_X162Y131       FDRE                                         r  video_inst/dvid_inst/shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.022     1.022    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.912     0.912    video_inst/dvid_inst/clk_out2
    SLICE_X162Y131       FDRE                                         r  video_inst/dvid_inst/shift_red_reg[7]/C
                         clock pessimism             -0.257     0.655    
    SLICE_X162Y131       FDRE (Hold_fdre_C_D)         0.131     0.786    video_inst/dvid_inst/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.786    
                         arrival time                           1.035    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 video_inst/dvid_inst/shift_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/dvid_inst/shift_clock_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.164ns (46.157%)  route 0.191ns (53.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.745     0.745    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649     0.649    video_inst/dvid_inst/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/dvid_inst/shift_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.164     0.813 r  video_inst/dvid_inst/shift_clock_reg[1]/Q
                         net (fo=3, routed)           0.191     1.004    video_inst/dvid_inst/shift_clock[1]
    SLICE_X163Y147       FDRE                                         r  video_inst/dvid_inst/shift_clock_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.022     1.022    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922     0.922    video_inst/dvid_inst/clk_out2
    SLICE_X163Y147       FDRE                                         r  video_inst/dvid_inst/shift_clock_reg[9]/C
                         clock pessimism             -0.260     0.662    
    SLICE_X163Y147       FDRE (Hold_fdre_C_D)         0.071     0.733    video_inst/dvid_inst/shift_clock_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.733    
                         arrival time                           1.004    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 video_inst/dvid_inst/shift_blue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/dvid_inst/shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.250ns (62.085%)  route 0.153ns (37.915%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.647ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.745     0.745    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.647     0.647    video_inst/dvid_inst/clk_out2
    SLICE_X162Y141       FDRE                                         r  video_inst/dvid_inst/shift_blue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y141       FDRE (Prop_fdre_C_Q)         0.148     0.795 r  video_inst/dvid_inst/shift_blue_reg[6]/Q
                         net (fo=1, routed)           0.153     0.947    video_inst/dvid_inst/shift_blue_reg_n_0_[6]
    SLICE_X162Y141       LUT3 (Prop_lut3_I0_O)        0.102     1.049 r  video_inst/dvid_inst/shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000     1.049    video_inst/dvid_inst/shift_blue[4]
    SLICE_X162Y141       FDRE                                         r  video_inst/dvid_inst/shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.022     1.022    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.920     0.920    video_inst/dvid_inst/clk_out2
    SLICE_X162Y141       FDRE                                         r  video_inst/dvid_inst/shift_blue_reg[4]/C
                         clock pessimism             -0.273     0.647    
    SLICE_X162Y141       FDRE (Hold_fdre_C_D)         0.131     0.778    video_inst/dvid_inst/shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.778    
                         arrival time                           1.049    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 video_inst/dvid_inst/shift_green_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/dvid_inst/shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.246ns (62.047%)  route 0.150ns (37.953%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.645ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.745     0.745    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.645     0.645    video_inst/dvid_inst/clk_out2
    SLICE_X162Y137       FDRE                                         r  video_inst/dvid_inst/shift_green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y137       FDRE (Prop_fdre_C_Q)         0.148     0.793 r  video_inst/dvid_inst/shift_green_reg[3]/Q
                         net (fo=1, routed)           0.150     0.943    video_inst/dvid_inst/shift_green_reg_n_0_[3]
    SLICE_X162Y137       LUT3 (Prop_lut3_I0_O)        0.098     1.041 r  video_inst/dvid_inst/shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000     1.041    video_inst/dvid_inst/shift_green[1]
    SLICE_X162Y137       FDRE                                         r  video_inst/dvid_inst/shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.022     1.022    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.917     0.917    video_inst/dvid_inst/clk_out2
    SLICE_X162Y137       FDRE                                         r  video_inst/dvid_inst/shift_green_reg[1]/C
                         clock pessimism             -0.272     0.645    
    SLICE_X162Y137       FDRE (Hold_fdre_C_D)         0.120     0.765    video_inst/dvid_inst/shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.765    
                         arrival time                           1.041    
  -------------------------------------------------------------------
                         slack                                  0.276    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0    video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/I
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y140    video_inst/dvid_inst/ODDR2_blue/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y148    video_inst/dvid_inst/ODDR2_clock/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y136    video_inst/dvid_inst/ODDR2_green/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y134    video_inst/dvid_inst/ODDR2_red/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y0  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X162Y141   video_inst/dvid_inst/shift_blue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X162Y141   video_inst/dvid_inst/shift_blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X162Y141   video_inst/dvid_inst/shift_blue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X162Y141   video_inst/dvid_inst/shift_blue_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y0  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y141   video_inst/dvid_inst/shift_blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y141   video_inst/dvid_inst/shift_blue_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y141   video_inst/dvid_inst/shift_blue_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y141   video_inst/dvid_inst/shift_blue_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y141   video_inst/dvid_inst/shift_blue_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y141   video_inst/dvid_inst/shift_blue_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y141   video_inst/dvid_inst/shift_blue_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y141   video_inst/dvid_inst/shift_blue_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y141   video_inst/dvid_inst/shift_blue_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y141   video_inst/dvid_inst/shift_blue_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y141   video_inst/dvid_inst/shift_blue_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y141   video_inst/dvid_inst/shift_blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y141   video_inst/dvid_inst/shift_blue_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y141   video_inst/dvid_inst/shift_blue_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y141   video_inst/dvid_inst/shift_blue_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y141   video_inst/dvid_inst/shift_blue_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y141   video_inst/dvid_inst/shift_blue_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y141   video_inst/dvid_inst/shift_blue_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y141   video_inst/dvid_inst/shift_blue_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y141   video_inst/dvid_inst/shift_blue_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    video_inst/mmcm_adv_inst_display_clocks/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.972ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.972ns  (required time - arrival time)
  Source:                 video_inst/dvid_inst/latched_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/dvid_inst/shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.647ns  (logic 0.580ns (21.911%)  route 2.067ns (78.089%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.710ns = ( 9.710 - 8.000 ) 
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          2.106     2.106    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.829     1.829    video_inst/dvid_inst/clk_out1
    SLICE_X161Y138       FDRE                                         r  video_inst/dvid_inst/latched_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y138       FDRE (Prop_fdre_C_Q)         0.456     2.285 r  video_inst/dvid_inst/latched_green_reg[2]/Q
                         net (fo=1, routed)           2.067     4.352    video_inst/dvid_inst/latched_green[2]
    SLICE_X162Y138       LUT3 (Prop_lut3_I2_O)        0.124     4.476 r  video_inst/dvid_inst/shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000     4.476    video_inst/dvid_inst/shift_green[2]
    SLICE_X162Y138       FDRE                                         r  video_inst/dvid_inst/shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.972     9.972    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.710     9.710    video_inst/dvid_inst/clk_out2
    SLICE_X162Y138       FDRE                                         r  video_inst/dvid_inst/shift_green_reg[2]/C
                         clock pessimism             -0.128     9.582    
                         clock uncertainty           -0.215     9.368    
    SLICE_X162Y138       FDRE (Setup_fdre_C_D)        0.081     9.449    video_inst/dvid_inst/shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                          9.449    
                         arrival time                          -4.476    
  -------------------------------------------------------------------
                         slack                                  4.972    

Slack (MET) :             5.096ns  (required time - arrival time)
  Source:                 video_inst/dvid_inst/latched_blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/dvid_inst/shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.523ns  (logic 0.718ns (28.454%)  route 1.805ns (71.546%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.712ns = ( 9.712 - 8.000 ) 
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          2.106     2.106    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.831     1.831    video_inst/dvid_inst/clk_out1
    SLICE_X161Y141       FDRE                                         r  video_inst/dvid_inst/latched_blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y141       FDRE (Prop_fdre_C_Q)         0.419     2.250 r  video_inst/dvid_inst/latched_blue_reg[1]/Q
                         net (fo=2, routed)           1.805     4.056    video_inst/dvid_inst/latched_blue[1]
    SLICE_X162Y141       LUT3 (Prop_lut3_I2_O)        0.299     4.355 r  video_inst/dvid_inst/shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     4.355    video_inst/dvid_inst/shift_blue[1]
    SLICE_X162Y141       FDRE                                         r  video_inst/dvid_inst/shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.972     9.972    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.712     9.712    video_inst/dvid_inst/clk_out2
    SLICE_X162Y141       FDRE                                         r  video_inst/dvid_inst/shift_blue_reg[1]/C
                         clock pessimism             -0.128     9.584    
                         clock uncertainty           -0.215     9.370    
    SLICE_X162Y141       FDRE (Setup_fdre_C_D)        0.081     9.451    video_inst/dvid_inst/shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                          9.451    
                         arrival time                          -4.355    
  -------------------------------------------------------------------
                         slack                                  5.096    

Slack (MET) :             5.107ns  (required time - arrival time)
  Source:                 video_inst/dvid_inst/latched_blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/dvid_inst/shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.549ns  (logic 0.744ns (29.184%)  route 1.805ns (70.816%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.712ns = ( 9.712 - 8.000 ) 
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          2.106     2.106    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.831     1.831    video_inst/dvid_inst/clk_out1
    SLICE_X161Y141       FDRE                                         r  video_inst/dvid_inst/latched_blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y141       FDRE (Prop_fdre_C_Q)         0.419     2.250 r  video_inst/dvid_inst/latched_blue_reg[1]/Q
                         net (fo=2, routed)           1.805     4.056    video_inst/dvid_inst/latched_blue[1]
    SLICE_X162Y141       LUT3 (Prop_lut3_I2_O)        0.325     4.381 r  video_inst/dvid_inst/shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     4.381    video_inst/dvid_inst/shift_blue[3]
    SLICE_X162Y141       FDRE                                         r  video_inst/dvid_inst/shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.972     9.972    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.712     9.712    video_inst/dvid_inst/clk_out2
    SLICE_X162Y141       FDRE                                         r  video_inst/dvid_inst/shift_blue_reg[3]/C
                         clock pessimism             -0.128     9.584    
                         clock uncertainty           -0.215     9.370    
    SLICE_X162Y141       FDRE (Setup_fdre_C_D)        0.118     9.488    video_inst/dvid_inst/shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                          -4.381    
  -------------------------------------------------------------------
                         slack                                  5.107    

Slack (MET) :             5.176ns  (required time - arrival time)
  Source:                 video_inst/dvid_inst/latched_blue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/dvid_inst/shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.441ns  (logic 0.580ns (23.760%)  route 1.861ns (76.240%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.712ns = ( 9.712 - 8.000 ) 
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          2.106     2.106    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.831     1.831    video_inst/dvid_inst/clk_out1
    SLICE_X161Y141       FDRE                                         r  video_inst/dvid_inst/latched_blue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y141       FDRE (Prop_fdre_C_Q)         0.456     2.287 r  video_inst/dvid_inst/latched_blue_reg[2]/Q
                         net (fo=1, routed)           1.861     4.148    video_inst/dvid_inst/latched_blue[2]
    SLICE_X162Y141       LUT3 (Prop_lut3_I2_O)        0.124     4.272 r  video_inst/dvid_inst/shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000     4.272    video_inst/dvid_inst/shift_blue[2]
    SLICE_X162Y141       FDRE                                         r  video_inst/dvid_inst/shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.972     9.972    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.712     9.712    video_inst/dvid_inst/clk_out2
    SLICE_X162Y141       FDRE                                         r  video_inst/dvid_inst/shift_blue_reg[2]/C
                         clock pessimism             -0.128     9.584    
                         clock uncertainty           -0.215     9.370    
    SLICE_X162Y141       FDRE (Setup_fdre_C_D)        0.079     9.449    video_inst/dvid_inst/shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                          9.449    
                         arrival time                          -4.272    
  -------------------------------------------------------------------
                         slack                                  5.176    

Slack (MET) :             5.193ns  (required time - arrival time)
  Source:                 video_inst/dvid_inst/latched_blue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/dvid_inst/shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.425ns  (logic 0.580ns (23.921%)  route 1.845ns (76.079%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.712ns = ( 9.712 - 8.000 ) 
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          2.106     2.106    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.831     1.831    video_inst/dvid_inst/clk_out1
    SLICE_X160Y141       FDRE                                         r  video_inst/dvid_inst/latched_blue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y141       FDRE (Prop_fdre_C_Q)         0.456     2.287 r  video_inst/dvid_inst/latched_blue_reg[5]/Q
                         net (fo=1, routed)           1.845     4.132    video_inst/dvid_inst/latched_blue[5]
    SLICE_X162Y141       LUT3 (Prop_lut3_I2_O)        0.124     4.256 r  video_inst/dvid_inst/shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     4.256    video_inst/dvid_inst/shift_blue[5]
    SLICE_X162Y141       FDRE                                         r  video_inst/dvid_inst/shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.972     9.972    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.712     9.712    video_inst/dvid_inst/clk_out2
    SLICE_X162Y141       FDRE                                         r  video_inst/dvid_inst/shift_blue_reg[5]/C
                         clock pessimism             -0.128     9.584    
                         clock uncertainty           -0.215     9.370    
    SLICE_X162Y141       FDRE (Setup_fdre_C_D)        0.079     9.449    video_inst/dvid_inst/shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                          9.449    
                         arrival time                          -4.256    
  -------------------------------------------------------------------
                         slack                                  5.193    

Slack (MET) :             5.222ns  (required time - arrival time)
  Source:                 video_inst/dvid_inst/latched_green_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/dvid_inst/shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.434ns  (logic 0.745ns (30.604%)  route 1.689ns (69.396%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.710ns = ( 9.710 - 8.000 ) 
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          2.106     2.106    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.829     1.829    video_inst/dvid_inst/clk_out1
    SLICE_X161Y138       FDRE                                         r  video_inst/dvid_inst/latched_green_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y138       FDRE (Prop_fdre_C_Q)         0.419     2.248 r  video_inst/dvid_inst/latched_green_reg[4]/Q
                         net (fo=2, routed)           1.689     3.938    video_inst/dvid_inst/latched_green[4]
    SLICE_X162Y138       LUT3 (Prop_lut3_I2_O)        0.326     4.264 r  video_inst/dvid_inst/shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     4.264    video_inst/dvid_inst/shift_green[6]
    SLICE_X162Y138       FDRE                                         r  video_inst/dvid_inst/shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.972     9.972    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.710     9.710    video_inst/dvid_inst/clk_out2
    SLICE_X162Y138       FDRE                                         r  video_inst/dvid_inst/shift_green_reg[6]/C
                         clock pessimism             -0.128     9.582    
                         clock uncertainty           -0.215     9.368    
    SLICE_X162Y138       FDRE (Setup_fdre_C_D)        0.118     9.486    video_inst/dvid_inst/shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                          9.486    
                         arrival time                          -4.264    
  -------------------------------------------------------------------
                         slack                                  5.222    

Slack (MET) :             5.231ns  (required time - arrival time)
  Source:                 video_inst/dvid_inst/latched_red_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/dvid_inst/shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.424ns  (logic 0.609ns (25.121%)  route 1.815ns (74.879%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.703ns = ( 9.703 - 8.000 ) 
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          2.106     2.106    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.823     1.823    video_inst/dvid_inst/clk_out1
    SLICE_X160Y132       FDRE                                         r  video_inst/dvid_inst/latched_red_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y132       FDRE (Prop_fdre_C_Q)         0.456     2.279 r  video_inst/dvid_inst/latched_red_reg[4]/Q
                         net (fo=2, routed)           1.815     4.095    video_inst/dvid_inst/latched_red[4]
    SLICE_X162Y131       LUT3 (Prop_lut3_I2_O)        0.153     4.248 r  video_inst/dvid_inst/shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     4.248    video_inst/dvid_inst/shift_red[6]
    SLICE_X162Y131       FDRE                                         r  video_inst/dvid_inst/shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.972     9.972    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.703     9.703    video_inst/dvid_inst/clk_out2
    SLICE_X162Y131       FDRE                                         r  video_inst/dvid_inst/shift_red_reg[6]/C
                         clock pessimism             -0.128     9.575    
                         clock uncertainty           -0.215     9.361    
    SLICE_X162Y131       FDRE (Setup_fdre_C_D)        0.118     9.479    video_inst/dvid_inst/shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                          9.479    
                         arrival time                          -4.248    
  -------------------------------------------------------------------
                         slack                                  5.231    

Slack (MET) :             5.239ns  (required time - arrival time)
  Source:                 video_inst/dvid_inst/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/dvid_inst/shift_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 0.642ns (26.988%)  route 1.737ns (73.012%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.703ns = ( 9.703 - 8.000 ) 
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          2.106     2.106    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.819     1.819    video_inst/dvid_inst/clk_out1
    SLICE_X158Y131       FDRE                                         r  video_inst/dvid_inst/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y131       FDRE (Prop_fdre_C_Q)         0.518     2.337 r  video_inst/dvid_inst/latched_red_reg[0]/Q
                         net (fo=2, routed)           1.737     4.074    video_inst/dvid_inst/latched_red[0]
    SLICE_X162Y131       LUT3 (Prop_lut3_I2_O)        0.124     4.198 r  video_inst/dvid_inst/shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000     4.198    video_inst/dvid_inst/shift_red[0]
    SLICE_X162Y131       FDRE                                         r  video_inst/dvid_inst/shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.972     9.972    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.703     9.703    video_inst/dvid_inst/clk_out2
    SLICE_X162Y131       FDRE                                         r  video_inst/dvid_inst/shift_red_reg[0]/C
                         clock pessimism             -0.128     9.575    
                         clock uncertainty           -0.215     9.361    
    SLICE_X162Y131       FDRE (Setup_fdre_C_D)        0.077     9.438    video_inst/dvid_inst/shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          9.438    
                         arrival time                          -4.198    
  -------------------------------------------------------------------
                         slack                                  5.239    

Slack (MET) :             5.243ns  (required time - arrival time)
  Source:                 video_inst/dvid_inst/latched_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/dvid_inst/shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.375ns  (logic 0.580ns (24.423%)  route 1.795ns (75.577%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.703ns = ( 9.703 - 8.000 ) 
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          2.106     2.106    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.823     1.823    video_inst/dvid_inst/clk_out1
    SLICE_X160Y132       FDRE                                         r  video_inst/dvid_inst/latched_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y132       FDRE (Prop_fdre_C_Q)         0.456     2.279 r  video_inst/dvid_inst/latched_red_reg[2]/Q
                         net (fo=1, routed)           1.795     4.074    video_inst/dvid_inst/latched_red[2]
    SLICE_X162Y131       LUT3 (Prop_lut3_I2_O)        0.124     4.198 r  video_inst/dvid_inst/shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000     4.198    video_inst/dvid_inst/shift_red[2]
    SLICE_X162Y131       FDRE                                         r  video_inst/dvid_inst/shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.972     9.972    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.703     9.703    video_inst/dvid_inst/clk_out2
    SLICE_X162Y131       FDRE                                         r  video_inst/dvid_inst/shift_red_reg[2]/C
                         clock pessimism             -0.128     9.575    
                         clock uncertainty           -0.215     9.361    
    SLICE_X162Y131       FDRE (Setup_fdre_C_D)        0.081     9.442    video_inst/dvid_inst/shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                          9.442    
                         arrival time                          -4.198    
  -------------------------------------------------------------------
                         slack                                  5.243    

Slack (MET) :             5.254ns  (required time - arrival time)
  Source:                 video_inst/dvid_inst/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/dvid_inst/shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.405ns  (logic 0.668ns (27.778%)  route 1.737ns (72.222%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.703ns = ( 9.703 - 8.000 ) 
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          2.106     2.106    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.819     1.819    video_inst/dvid_inst/clk_out1
    SLICE_X158Y131       FDRE                                         r  video_inst/dvid_inst/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y131       FDRE (Prop_fdre_C_Q)         0.518     2.337 r  video_inst/dvid_inst/latched_red_reg[0]/Q
                         net (fo=2, routed)           1.737     4.074    video_inst/dvid_inst/latched_red[0]
    SLICE_X162Y131       LUT3 (Prop_lut3_I2_O)        0.150     4.224 r  video_inst/dvid_inst/shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000     4.224    video_inst/dvid_inst/shift_red[7]
    SLICE_X162Y131       FDRE                                         r  video_inst/dvid_inst/shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.972     9.972    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.703     9.703    video_inst/dvid_inst/clk_out2
    SLICE_X162Y131       FDRE                                         r  video_inst/dvid_inst/shift_red_reg[7]/C
                         clock pessimism             -0.128     9.575    
                         clock uncertainty           -0.215     9.361    
    SLICE_X162Y131       FDRE (Setup_fdre_C_D)        0.118     9.479    video_inst/dvid_inst/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          9.479    
                         arrival time                          -4.224    
  -------------------------------------------------------------------
                         slack                                  5.254    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 video_inst/dvid_inst/latched_green_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/dvid_inst/shift_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.164ns (20.302%)  route 0.644ns (79.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.745     0.745    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.646     0.646    video_inst/dvid_inst/clk_out1
    SLICE_X162Y139       FDRE                                         r  video_inst/dvid_inst/latched_green_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y139       FDRE (Prop_fdre_C_Q)         0.164     0.810 r  video_inst/dvid_inst/latched_green_reg[8]/Q
                         net (fo=1, routed)           0.644     1.453    video_inst/dvid_inst/latched_green[8]
    SLICE_X163Y138       FDRE                                         r  video_inst/dvid_inst/shift_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.022     1.022    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.919     0.919    video_inst/dvid_inst/clk_out2
    SLICE_X163Y138       FDRE                                         r  video_inst/dvid_inst/shift_green_reg[8]/C
                         clock pessimism              0.080     0.999    
                         clock uncertainty            0.215     1.213    
    SLICE_X163Y138       FDRE (Hold_fdre_C_D)         0.070     1.283    video_inst/dvid_inst/shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.453    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 video_inst/dvid_inst/latched_green_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/dvid_inst/shift_green_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.164ns (20.153%)  route 0.650ns (79.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.745     0.745    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.646     0.646    video_inst/dvid_inst/clk_out1
    SLICE_X162Y139       FDRE                                         r  video_inst/dvid_inst/latched_green_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y139       FDRE (Prop_fdre_C_Q)         0.164     0.810 r  video_inst/dvid_inst/latched_green_reg[9]/Q
                         net (fo=1, routed)           0.650     1.459    video_inst/dvid_inst/latched_green[9]
    SLICE_X163Y138       FDRE                                         r  video_inst/dvid_inst/shift_green_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.022     1.022    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.919     0.919    video_inst/dvid_inst/clk_out2
    SLICE_X163Y138       FDRE                                         r  video_inst/dvid_inst/shift_green_reg[9]/C
                         clock pessimism              0.080     0.999    
                         clock uncertainty            0.215     1.213    
    SLICE_X163Y138       FDRE (Hold_fdre_C_D)         0.066     1.279    video_inst/dvid_inst/shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.279    
                         arrival time                           1.459    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 video_inst/dvid_inst/latched_red_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/dvid_inst/shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.141ns (17.213%)  route 0.678ns (82.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.745     0.745    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.641     0.641    video_inst/dvid_inst/clk_out1
    SLICE_X161Y131       FDRE                                         r  video_inst/dvid_inst/latched_red_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y131       FDRE (Prop_fdre_C_Q)         0.141     0.782 r  video_inst/dvid_inst/latched_red_reg[8]/Q
                         net (fo=1, routed)           0.678     1.460    video_inst/dvid_inst/latched_red[8]
    SLICE_X160Y131       FDRE                                         r  video_inst/dvid_inst/shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.022     1.022    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.912     0.912    video_inst/dvid_inst/clk_out2
    SLICE_X160Y131       FDRE                                         r  video_inst/dvid_inst/shift_red_reg[8]/C
                         clock pessimism              0.080     0.992    
                         clock uncertainty            0.215     1.206    
    SLICE_X160Y131       FDRE (Hold_fdre_C_D)         0.070     1.276    video_inst/dvid_inst/shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.460    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 video_inst/dvid_inst/latched_red_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/dvid_inst/shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.141ns (17.252%)  route 0.676ns (82.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.745     0.745    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.641     0.641    video_inst/dvid_inst/clk_out1
    SLICE_X161Y131       FDRE                                         r  video_inst/dvid_inst/latched_red_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y131       FDRE (Prop_fdre_C_Q)         0.141     0.782 r  video_inst/dvid_inst/latched_red_reg[9]/Q
                         net (fo=1, routed)           0.676     1.458    video_inst/dvid_inst/latched_red[9]
    SLICE_X160Y131       FDRE                                         r  video_inst/dvid_inst/shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.022     1.022    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.912     0.912    video_inst/dvid_inst/clk_out2
    SLICE_X160Y131       FDRE                                         r  video_inst/dvid_inst/shift_red_reg[9]/C
                         clock pessimism              0.080     0.992    
                         clock uncertainty            0.215     1.206    
    SLICE_X160Y131       FDRE (Hold_fdre_C_D)         0.066     1.272    video_inst/dvid_inst/shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 video_inst/dvid_inst/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/dvid_inst/shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.185ns (20.761%)  route 0.706ns (79.239%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.745     0.745    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.646     0.646    video_inst/dvid_inst/clk_out1
    SLICE_X161Y138       FDRE                                         r  video_inst/dvid_inst/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y138       FDRE (Prop_fdre_C_Q)         0.141     0.787 r  video_inst/dvid_inst/latched_green_reg[0]/Q
                         net (fo=2, routed)           0.706     1.493    video_inst/dvid_inst/latched_green[0]
    SLICE_X162Y138       LUT3 (Prop_lut3_I2_O)        0.044     1.537 r  video_inst/dvid_inst/shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     1.537    video_inst/dvid_inst/shift_green[7]
    SLICE_X162Y138       FDRE                                         r  video_inst/dvid_inst/shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.022     1.022    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.919     0.919    video_inst/dvid_inst/clk_out2
    SLICE_X162Y138       FDRE                                         r  video_inst/dvid_inst/shift_green_reg[7]/C
                         clock pessimism              0.080     0.999    
                         clock uncertainty            0.215     1.213    
    SLICE_X162Y138       FDRE (Hold_fdre_C_D)         0.131     1.344    video_inst/dvid_inst/shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.344    
                         arrival time                           1.537    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 video_inst/dvid_inst/latched_green_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/dvid_inst/shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.224ns (25.007%)  route 0.672ns (74.993%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.745     0.745    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.646     0.646    video_inst/dvid_inst/clk_out1
    SLICE_X161Y138       FDRE                                         r  video_inst/dvid_inst/latched_green_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y138       FDRE (Prop_fdre_C_Q)         0.128     0.774 r  video_inst/dvid_inst/latched_green_reg[4]/Q
                         net (fo=2, routed)           0.672     1.445    video_inst/dvid_inst/latched_green[4]
    SLICE_X162Y138       LUT3 (Prop_lut3_I2_O)        0.096     1.541 r  video_inst/dvid_inst/shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     1.541    video_inst/dvid_inst/shift_green[4]
    SLICE_X162Y138       FDRE                                         r  video_inst/dvid_inst/shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.022     1.022    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.919     0.919    video_inst/dvid_inst/clk_out2
    SLICE_X162Y138       FDRE                                         r  video_inst/dvid_inst/shift_green_reg[4]/C
                         clock pessimism              0.080     0.999    
                         clock uncertainty            0.215     1.213    
    SLICE_X162Y138       FDRE (Hold_fdre_C_D)         0.131     1.344    video_inst/dvid_inst/shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.344    
                         arrival time                           1.541    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 video_inst/dvid_inst/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/dvid_inst/shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.892ns  (logic 0.186ns (20.850%)  route 0.706ns (79.150%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.745     0.745    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.646     0.646    video_inst/dvid_inst/clk_out1
    SLICE_X161Y138       FDRE                                         r  video_inst/dvid_inst/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y138       FDRE (Prop_fdre_C_Q)         0.141     0.787 r  video_inst/dvid_inst/latched_green_reg[0]/Q
                         net (fo=2, routed)           0.706     1.493    video_inst/dvid_inst/latched_green[0]
    SLICE_X162Y138       LUT3 (Prop_lut3_I2_O)        0.045     1.538 r  video_inst/dvid_inst/shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000     1.538    video_inst/dvid_inst/shift_green[0]
    SLICE_X162Y138       FDRE                                         r  video_inst/dvid_inst/shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.022     1.022    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.919     0.919    video_inst/dvid_inst/clk_out2
    SLICE_X162Y138       FDRE                                         r  video_inst/dvid_inst/shift_green_reg[0]/C
                         clock pessimism              0.080     0.999    
                         clock uncertainty            0.215     1.213    
    SLICE_X162Y138       FDRE (Hold_fdre_C_D)         0.120     1.333    video_inst/dvid_inst/shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.333    
                         arrival time                           1.538    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 video_inst/dvid_inst/latched_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/dvid_inst/shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.224ns (24.708%)  route 0.683ns (75.292%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.647ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.745     0.745    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.647     0.647    video_inst/dvid_inst/clk_out1
    SLICE_X160Y141       FDRE                                         r  video_inst/dvid_inst/latched_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y141       FDRE (Prop_fdre_C_Q)         0.128     0.775 r  video_inst/dvid_inst/latched_blue_reg[0]/Q
                         net (fo=2, routed)           0.683     1.457    video_inst/dvid_inst/latched_blue[0]
    SLICE_X162Y141       LUT3 (Prop_lut3_I2_O)        0.096     1.553 r  video_inst/dvid_inst/shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     1.553    video_inst/dvid_inst/shift_blue[7]
    SLICE_X162Y141       FDRE                                         r  video_inst/dvid_inst/shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.022     1.022    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.920     0.920    video_inst/dvid_inst/clk_out2
    SLICE_X162Y141       FDRE                                         r  video_inst/dvid_inst/shift_blue_reg[7]/C
                         clock pessimism              0.080     1.000    
                         clock uncertainty            0.215     1.214    
    SLICE_X162Y141       FDRE (Hold_fdre_C_D)         0.131     1.345    video_inst/dvid_inst/shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.345    
                         arrival time                           1.553    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 video_inst/dvid_inst/latched_green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/dvid_inst/shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.226ns (24.788%)  route 0.686ns (75.212%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.645ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.745     0.745    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.645     0.645    video_inst/dvid_inst/clk_out1
    SLICE_X161Y137       FDRE                                         r  video_inst/dvid_inst/latched_green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y137       FDRE (Prop_fdre_C_Q)         0.128     0.773 r  video_inst/dvid_inst/latched_green_reg[1]/Q
                         net (fo=2, routed)           0.686     1.458    video_inst/dvid_inst/latched_green[1]
    SLICE_X162Y137       LUT3 (Prop_lut3_I2_O)        0.098     1.556 r  video_inst/dvid_inst/shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000     1.556    video_inst/dvid_inst/shift_green[3]
    SLICE_X162Y137       FDRE                                         r  video_inst/dvid_inst/shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.022     1.022    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.917     0.917    video_inst/dvid_inst/clk_out2
    SLICE_X162Y137       FDRE                                         r  video_inst/dvid_inst/shift_green_reg[3]/C
                         clock pessimism              0.080     0.997    
                         clock uncertainty            0.215     1.211    
    SLICE_X162Y137       FDRE (Hold_fdre_C_D)         0.131     1.342    video_inst/dvid_inst/shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           1.556    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 video_inst/dvid_inst/latched_red_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/dvid_inst/shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.186ns (20.517%)  route 0.721ns (79.483%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.745     0.745    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.641     0.641    video_inst/dvid_inst/clk_out1
    SLICE_X161Y131       FDRE                                         r  video_inst/dvid_inst/latched_red_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y131       FDRE (Prop_fdre_C_Q)         0.141     0.782 r  video_inst/dvid_inst/latched_red_reg[5]/Q
                         net (fo=1, routed)           0.721     1.502    video_inst/dvid_inst/latched_red[5]
    SLICE_X162Y131       LUT3 (Prop_lut3_I2_O)        0.045     1.547 r  video_inst/dvid_inst/shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     1.547    video_inst/dvid_inst/shift_red[5]
    SLICE_X162Y131       FDRE                                         r  video_inst/dvid_inst/shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.022     1.022    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.912     0.912    video_inst/dvid_inst/clk_out2
    SLICE_X162Y131       FDRE                                         r  video_inst/dvid_inst/shift_red_reg[5]/C
                         clock pessimism              0.080     0.992    
                         clock uncertainty            0.215     1.206    
    SLICE_X162Y131       FDRE (Hold_fdre_C_D)         0.121     1.327    video_inst/dvid_inst/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.327    
                         arrival time                           1.547    
  -------------------------------------------------------------------
                         slack                                  0.220    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           102 Endpoints
Min Delay           102 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            trigger_volt_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.922ns  (logic 2.062ns (17.300%)  route 9.859ns (82.700%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=2, routed)           9.859    10.929    btn_IBUF[0]
    SLICE_X157Y130       LUT2 (Prop_lut2_I1_O)        0.124    11.053 r  trigger_volt[4]_i_6/O
                         net (fo=1, routed)           0.000    11.053    trigger_volt[4]_i_6_n_0
    SLICE_X157Y130       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.585 r  trigger_volt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.585    trigger_volt_reg[4]_i_1_n_0
    SLICE_X157Y131       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.699 r  trigger_volt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.699    trigger_volt_reg[8]_i_1_n_0
    SLICE_X157Y132       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.922 r  trigger_volt_reg[9]_i_2/O[0]
                         net (fo=1, routed)           0.000    11.922    trigger_volt_reg[9]_i_2_n_7
    SLICE_X157Y132       FDCE                                         r  trigger_volt_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            trigger_volt_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.919ns  (logic 2.059ns (17.279%)  route 9.859ns (82.721%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=2, routed)           9.859    10.929    btn_IBUF[0]
    SLICE_X157Y130       LUT2 (Prop_lut2_I1_O)        0.124    11.053 r  trigger_volt[4]_i_6/O
                         net (fo=1, routed)           0.000    11.053    trigger_volt[4]_i_6_n_0
    SLICE_X157Y130       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.585 r  trigger_volt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.585    trigger_volt_reg[4]_i_1_n_0
    SLICE_X157Y131       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.919 r  trigger_volt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.919    trigger_volt_reg[8]_i_1_n_6
    SLICE_X157Y131       FDCE                                         r  trigger_volt_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            trigger_volt_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.898ns  (logic 2.038ns (17.133%)  route 9.859ns (82.867%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=2, routed)           9.859    10.929    btn_IBUF[0]
    SLICE_X157Y130       LUT2 (Prop_lut2_I1_O)        0.124    11.053 r  trigger_volt[4]_i_6/O
                         net (fo=1, routed)           0.000    11.053    trigger_volt[4]_i_6_n_0
    SLICE_X157Y130       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.585 r  trigger_volt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.585    trigger_volt_reg[4]_i_1_n_0
    SLICE_X157Y131       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.898 r  trigger_volt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.898    trigger_volt_reg[8]_i_1_n_4
    SLICE_X157Y131       FDCE                                         r  trigger_volt_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            trigger_volt_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.824ns  (logic 1.964ns (16.614%)  route 9.859ns (83.386%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=2, routed)           9.859    10.929    btn_IBUF[0]
    SLICE_X157Y130       LUT2 (Prop_lut2_I1_O)        0.124    11.053 r  trigger_volt[4]_i_6/O
                         net (fo=1, routed)           0.000    11.053    trigger_volt[4]_i_6_n_0
    SLICE_X157Y130       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.585 r  trigger_volt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.585    trigger_volt_reg[4]_i_1_n_0
    SLICE_X157Y131       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.824 r  trigger_volt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.824    trigger_volt_reg[8]_i_1_n_5
    SLICE_X157Y131       FDCE                                         r  trigger_volt_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            trigger_volt_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.808ns  (logic 1.948ns (16.501%)  route 9.859ns (83.499%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=2, routed)           9.859    10.929    btn_IBUF[0]
    SLICE_X157Y130       LUT2 (Prop_lut2_I1_O)        0.124    11.053 r  trigger_volt[4]_i_6/O
                         net (fo=1, routed)           0.000    11.053    trigger_volt[4]_i_6_n_0
    SLICE_X157Y130       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.585 r  trigger_volt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.585    trigger_volt_reg[4]_i_1_n_0
    SLICE_X157Y131       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.808 r  trigger_volt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.808    trigger_volt_reg[8]_i_1_n_7
    SLICE_X157Y131       FDCE                                         r  trigger_volt_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            trigger_volt_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.799ns  (logic 1.221ns (10.352%)  route 10.577ns (89.648%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=2, routed)           9.550    10.619    btn_IBUF[0]
    SLICE_X153Y133       LUT3 (Prop_lut3_I0_O)        0.152    10.771 r  trigger_volt[9]_i_1/O
                         net (fo=10, routed)          1.028    11.799    trigger_volt
    SLICE_X157Y130       FDCE                                         r  trigger_volt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            trigger_volt_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.799ns  (logic 1.221ns (10.352%)  route 10.577ns (89.648%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=2, routed)           9.550    10.619    btn_IBUF[0]
    SLICE_X153Y133       LUT3 (Prop_lut3_I0_O)        0.152    10.771 r  trigger_volt[9]_i_1/O
                         net (fo=10, routed)          1.028    11.799    trigger_volt
    SLICE_X157Y130       FDCE                                         r  trigger_volt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            trigger_volt_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.799ns  (logic 1.221ns (10.352%)  route 10.577ns (89.648%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=2, routed)           9.550    10.619    btn_IBUF[0]
    SLICE_X153Y133       LUT3 (Prop_lut3_I0_O)        0.152    10.771 r  trigger_volt[9]_i_1/O
                         net (fo=10, routed)          1.028    11.799    trigger_volt
    SLICE_X157Y130       FDCE                                         r  trigger_volt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            trigger_volt_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.799ns  (logic 1.221ns (10.352%)  route 10.577ns (89.648%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=2, routed)           9.550    10.619    btn_IBUF[0]
    SLICE_X153Y133       LUT3 (Prop_lut3_I0_O)        0.152    10.771 r  trigger_volt[9]_i_1/O
                         net (fo=10, routed)          1.028    11.799    trigger_volt
    SLICE_X157Y130       FDCE                                         r  trigger_volt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            trigger_volt_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.659ns  (logic 1.221ns (10.476%)  route 10.437ns (89.524%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=2, routed)           9.550    10.619    btn_IBUF[0]
    SLICE_X153Y133       LUT3 (Prop_lut3_I0_O)        0.152    10.771 r  trigger_volt[9]_i_1/O
                         net (fo=10, routed)          0.888    11.659    trigger_volt
    SLICE_X157Y131       FDCE                                         r  trigger_volt_reg[5]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 trigger_time_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            trigger_time_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.186ns (48.844%)  route 0.195ns (51.156%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y133       FDCE                         0.000     0.000 r  trigger_time_reg[0]/C
    SLICE_X153Y133       FDCE (Prop_fdce_C_Q)         0.141     0.141 f  trigger_time_reg[0]/Q
                         net (fo=8, routed)           0.195     0.336    trigger_time_reg[0]
    SLICE_X153Y133       LUT1 (Prop_lut1_I0_O)        0.045     0.381 r  trigger_time[0]_i_1/O
                         net (fo=1, routed)           0.000     0.381    trigger_time[0]_i_1_n_0
    SLICE_X153Y133       FDCE                                         r  trigger_time_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trigger_volt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            trigger_volt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.186ns (47.081%)  route 0.209ns (52.919%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y131       FDCE                         0.000     0.000 r  trigger_volt_reg[0]/C
    SLICE_X156Y131       FDCE (Prop_fdce_C_Q)         0.141     0.141 f  trigger_volt_reg[0]/Q
                         net (fo=8, routed)           0.209     0.350    trigger_volt_reg[0]
    SLICE_X156Y131       LUT1 (Prop_lut1_I0_O)        0.045     0.395 r  trigger_volt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.395    trigger_volt[0]_i_1_n_0
    SLICE_X156Y131       FDCE                                         r  trigger_volt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trigger_volt_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            trigger_volt_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.431ns  (logic 0.249ns (57.723%)  route 0.182ns (42.277%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y130       FDCE                         0.000     0.000 r  trigger_volt_reg[4]/C
    SLICE_X157Y130       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  trigger_volt_reg[4]/Q
                         net (fo=8, routed)           0.182     0.323    trigger_volt_reg[4]
    SLICE_X157Y130       LUT2 (Prop_lut2_I1_O)        0.045     0.368 r  trigger_volt[4]_i_3/O
                         net (fo=1, routed)           0.000     0.368    trigger_volt[4]_i_3_n_0
    SLICE_X157Y130       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.431 r  trigger_volt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.431    trigger_volt_reg[4]_i_1_n_4
    SLICE_X157Y130       FDCE                                         r  trigger_volt_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trigger_volt_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            trigger_volt_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.437ns  (logic 0.256ns (58.648%)  route 0.181ns (41.352%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y132       FDCE                         0.000     0.000 r  trigger_volt_reg[9]/C
    SLICE_X157Y132       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  trigger_volt_reg[9]/Q
                         net (fo=3, routed)           0.181     0.322    trigger_volt_reg[9]
    SLICE_X157Y132       LUT2 (Prop_lut2_I1_O)        0.045     0.367 r  trigger_volt[9]_i_3/O
                         net (fo=1, routed)           0.000     0.367    trigger_volt[9]_i_3_n_0
    SLICE_X157Y132       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.437 r  trigger_volt_reg[9]_i_2/O[0]
                         net (fo=1, routed)           0.000     0.437    trigger_volt_reg[9]_i_2_n_7
    SLICE_X157Y132       FDCE                                         r  trigger_volt_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trigger_volt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            trigger_volt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.437ns  (logic 0.288ns (65.901%)  route 0.149ns (34.099%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y131       FDCE                         0.000     0.000 r  trigger_volt_reg[0]/C
    SLICE_X156Y131       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  trigger_volt_reg[0]/Q
                         net (fo=8, routed)           0.149     0.290    trigger_volt_reg[0]
    SLICE_X157Y130       CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147     0.437 r  trigger_volt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.437    trigger_volt_reg[4]_i_1_n_7
    SLICE_X157Y130       FDCE                                         r  trigger_volt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_50Hz_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_50Hz_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.441ns  (logic 0.209ns (47.392%)  route 0.232ns (52.608%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y128       FDCE                         0.000     0.000 r  counter_50Hz_reg[0]/C
    SLICE_X152Y128       FDCE (Prop_fdce_C_Q)         0.164     0.164 f  counter_50Hz_reg[0]/Q
                         net (fo=3, routed)           0.232     0.396    counter_50Hz_reg_n_0_[0]
    SLICE_X152Y128       LUT1 (Prop_lut1_I0_O)        0.045     0.441 r  counter_50Hz[0]_i_1/O
                         net (fo=1, routed)           0.000     0.441    counter_50Hz[0]
    SLICE_X152Y128       FDCE                                         r  counter_50Hz_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trigger_volt_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            trigger_volt_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.444ns  (logic 0.249ns (56.135%)  route 0.195ns (43.865%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y131       FDCE                         0.000     0.000 r  trigger_volt_reg[8]/C
    SLICE_X157Y131       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  trigger_volt_reg[8]/Q
                         net (fo=6, routed)           0.195     0.336    trigger_volt_reg[8]
    SLICE_X157Y131       LUT2 (Prop_lut2_I1_O)        0.045     0.381 r  trigger_volt[8]_i_2/O
                         net (fo=1, routed)           0.000     0.381    trigger_volt[8]_i_2_n_0
    SLICE_X157Y131       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.444 r  trigger_volt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.444    trigger_volt_reg[8]_i_1_n_4
    SLICE_X157Y131       FDCE                                         r  trigger_volt_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trigger_volt_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            trigger_volt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.444ns  (logic 0.251ns (56.471%)  route 0.193ns (43.529%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y130       FDCE                         0.000     0.000 r  trigger_volt_reg[1]/C
    SLICE_X157Y130       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  trigger_volt_reg[1]/Q
                         net (fo=9, routed)           0.193     0.334    trigger_volt_reg[1]
    SLICE_X157Y130       LUT2 (Prop_lut2_I0_O)        0.045     0.379 r  trigger_volt[4]_i_5/O
                         net (fo=1, routed)           0.000     0.379    trigger_volt[4]_i_5_n_0
    SLICE_X157Y130       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.444 r  trigger_volt_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.444    trigger_volt_reg[4]_i_1_n_6
    SLICE_X157Y130       FDCE                                         r  trigger_volt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trigger_volt_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            trigger_volt_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.444ns  (logic 0.251ns (56.471%)  route 0.193ns (43.529%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y131       FDCE                         0.000     0.000 r  trigger_volt_reg[5]/C
    SLICE_X157Y131       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  trigger_volt_reg[5]/Q
                         net (fo=7, routed)           0.193     0.334    trigger_volt_reg[5]
    SLICE_X157Y131       LUT2 (Prop_lut2_I0_O)        0.045     0.379 r  trigger_volt[8]_i_4/O
                         net (fo=1, routed)           0.000     0.379    trigger_volt[8]_i_4_n_0
    SLICE_X157Y131       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.444 r  trigger_volt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.444    trigger_volt_reg[8]_i_1_n_6
    SLICE_X157Y131       FDCE                                         r  trigger_volt_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trigger_volt_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            trigger_volt_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.447ns  (logic 0.256ns (57.210%)  route 0.191ns (42.790%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y131       FDCE                         0.000     0.000 r  trigger_volt_reg[5]/C
    SLICE_X157Y131       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  trigger_volt_reg[5]/Q
                         net (fo=7, routed)           0.191     0.332    trigger_volt_reg[5]
    SLICE_X157Y131       LUT2 (Prop_lut2_I1_O)        0.045     0.377 r  trigger_volt[8]_i_5/O
                         net (fo=1, routed)           0.000     0.377    trigger_volt[8]_i_5_n_0
    SLICE_X157Y131       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.447 r  trigger_volt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.447    trigger_volt_reg[8]_i_1_n_7
    SLICE_X157Y131       FDCE                                         r  trigger_volt_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_inst/dvid_inst/ODDR2_red/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.370ns  (logic 2.369ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     4.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          2.106     6.106    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900     1.207 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697     3.904    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.000 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.831     5.831    video_inst/dvid_inst/clk_out2
    OLOGIC_X1Y134        ODDR                                         f  video_inst/dvid_inst/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.472     6.303 r  video_inst/dvid_inst/ODDR2_red/Q
                         net (fo=1, routed)           0.001     6.304    video_inst/red_s
    AB3                  OBUFDS (Prop_obufds_I_OB)    1.897     8.201 r  video_inst/OBUFDS_green/OB
                         net (fo=0)                   0.000     8.201    tmdsb[2]
    AB2                                                               r  tmdsb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/dvid_inst/ODDR2_green/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.369ns  (logic 2.368ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     4.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          2.106     6.106    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900     1.207 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697     3.904    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.000 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.832     5.832    video_inst/dvid_inst/clk_out2
    OLOGIC_X1Y136        ODDR                                         f  video_inst/dvid_inst/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.472     6.304 r  video_inst/dvid_inst/ODDR2_green/Q
                         net (fo=1, routed)           0.001     6.305    video_inst/green_s
    AA1                  OBUFDS (Prop_obufds_I_OB)    1.896     8.201 r  video_inst/OBUFDS_red/OB
                         net (fo=0)                   0.000     8.201    tmdsb[1]
    AB1                                                               r  tmdsb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/dvid_inst/ODDR2_red/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.369ns  (logic 2.368ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     4.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          2.106     6.106    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900     1.207 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697     3.904    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.000 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.831     5.831    video_inst/dvid_inst/clk_out2
    OLOGIC_X1Y134        ODDR                                         f  video_inst/dvid_inst/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.472     6.303 r  video_inst/dvid_inst/ODDR2_red/Q
                         net (fo=1, routed)           0.001     6.304    video_inst/red_s
    AB3                  OBUFDS (Prop_obufds_I_O)     1.896     8.200 r  video_inst/OBUFDS_green/O
                         net (fo=0)                   0.000     8.200    tmds[2]
    AB3                                                               r  tmds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/dvid_inst/ODDR2_green/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.368ns  (logic 2.367ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     4.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          2.106     6.106    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900     1.207 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697     3.904    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.000 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.832     5.832    video_inst/dvid_inst/clk_out2
    OLOGIC_X1Y136        ODDR                                         f  video_inst/dvid_inst/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.472     6.304 r  video_inst/dvid_inst/ODDR2_green/Q
                         net (fo=1, routed)           0.001     6.305    video_inst/green_s
    AA1                  OBUFDS (Prop_obufds_I_O)     1.895     8.200 r  video_inst/OBUFDS_red/O
                         net (fo=0)                   0.000     8.200    tmds[1]
    AA1                                                               r  tmds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/dvid_inst/ODDR2_blue/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.358ns  (logic 2.357ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     4.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          2.106     6.106    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900     1.207 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697     3.904    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.000 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.835     5.835    video_inst/dvid_inst/clk_out2
    OLOGIC_X1Y140        ODDR                                         f  video_inst/dvid_inst/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.472     6.307 r  video_inst/dvid_inst/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     6.308    video_inst/blue_s
    W1                   OBUFDS (Prop_obufds_I_OB)    1.885     8.193 r  video_inst/OBUFDS_blue/OB
                         net (fo=0)                   0.000     8.193    tmdsb[0]
    Y1                                                                r  tmdsb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/dvid_inst/ODDR2_blue/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.357ns  (logic 2.356ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     4.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          2.106     6.106    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900     1.207 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697     3.904    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.000 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.835     5.835    video_inst/dvid_inst/clk_out2
    OLOGIC_X1Y140        ODDR                                         f  video_inst/dvid_inst/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.472     6.307 r  video_inst/dvid_inst/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     6.308    video_inst/blue_s
    W1                   OBUFDS (Prop_obufds_I_O)     1.884     8.192 r  video_inst/OBUFDS_blue/O
                         net (fo=0)                   0.000     8.192    tmds[0]
    W1                                                                r  tmds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/dvid_inst/ODDR2_clock/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.341ns  (logic 2.340ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     4.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          2.106     6.106    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900     1.207 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697     3.904    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.000 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.838     5.838    video_inst/dvid_inst/clk_out2
    OLOGIC_X1Y148        ODDR                                         f  video_inst/dvid_inst/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.472     6.310 r  video_inst/dvid_inst/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     6.311    video_inst/clock_s
    T1                   OBUFDS (Prop_obufds_I_OB)    1.868     8.179 r  video_inst/OBUFDS_clock/OB
                         net (fo=0)                   0.000     8.179    tmdsb[3]
    U1                                                                r  tmdsb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/dvid_inst/ODDR2_clock/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.340ns  (logic 2.339ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     4.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          2.106     6.106    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900     1.207 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697     3.904    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.000 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.838     5.838    video_inst/dvid_inst/clk_out2
    OLOGIC_X1Y148        ODDR                                         f  video_inst/dvid_inst/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.472     6.310 r  video_inst/dvid_inst/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     6.311    video_inst/clock_s
    T1                   OBUFDS (Prop_obufds_I_O)     1.867     8.178 r  video_inst/OBUFDS_clock/O
                         net (fo=0)                   0.000     8.178    tmds[3]
    T1                                                                r  tmds[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_inst/dvid_inst/ODDR2_clock/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.994ns  (logic 0.993ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.745     0.745    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.640     0.640    video_inst/dvid_inst/clk_out2
    OLOGIC_X1Y148        ODDR                                         r  video_inst/dvid_inst/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.177     0.817 r  video_inst/dvid_inst/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     0.818    video_inst/clock_s
    T1                   OBUFDS (Prop_obufds_I_O)     0.816     1.634 r  video_inst/OBUFDS_clock/O
                         net (fo=0)                   0.000     1.634    tmds[3]
    T1                                                                r  tmds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/dvid_inst/ODDR2_clock/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.995ns  (logic 0.994ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.745     0.745    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.640     0.640    video_inst/dvid_inst/clk_out2
    OLOGIC_X1Y148        ODDR                                         r  video_inst/dvid_inst/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.177     0.817 r  video_inst/dvid_inst/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     0.818    video_inst/clock_s
    T1                   OBUFDS (Prop_obufds_I_OB)    0.817     1.635 r  video_inst/OBUFDS_clock/OB
                         net (fo=0)                   0.000     1.635    tmdsb[3]
    U1                                                                r  tmdsb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/dvid_inst/ODDR2_blue/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.010ns  (logic 1.009ns (99.901%)  route 0.001ns (0.099%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.745     0.745    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.638     0.638    video_inst/dvid_inst/clk_out2
    OLOGIC_X1Y140        ODDR                                         r  video_inst/dvid_inst/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.177     0.815 r  video_inst/dvid_inst/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     0.816    video_inst/blue_s
    W1                   OBUFDS (Prop_obufds_I_O)     0.832     1.648 r  video_inst/OBUFDS_blue/O
                         net (fo=0)                   0.000     1.648    tmds[0]
    W1                                                                r  tmds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/dvid_inst/ODDR2_blue/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.011ns  (logic 1.010ns (99.901%)  route 0.001ns (0.099%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.745     0.745    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.638     0.638    video_inst/dvid_inst/clk_out2
    OLOGIC_X1Y140        ODDR                                         r  video_inst/dvid_inst/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.177     0.815 r  video_inst/dvid_inst/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     0.816    video_inst/blue_s
    W1                   OBUFDS (Prop_obufds_I_OB)    0.833     1.649 r  video_inst/OBUFDS_blue/OB
                         net (fo=0)                   0.000     1.649    tmdsb[0]
    Y1                                                                r  tmdsb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/dvid_inst/ODDR2_green/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.022ns  (logic 1.021ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.745     0.745    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.636     0.636    video_inst/dvid_inst/clk_out2
    OLOGIC_X1Y136        ODDR                                         r  video_inst/dvid_inst/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.177     0.813 r  video_inst/dvid_inst/ODDR2_green/Q
                         net (fo=1, routed)           0.001     0.814    video_inst/green_s
    AA1                  OBUFDS (Prop_obufds_I_O)     0.844     1.657 r  video_inst/OBUFDS_red/O
                         net (fo=0)                   0.000     1.657    tmds[1]
    AA1                                                               r  tmds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/dvid_inst/ODDR2_green/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.023ns  (logic 1.022ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.745     0.745    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.636     0.636    video_inst/dvid_inst/clk_out2
    OLOGIC_X1Y136        ODDR                                         r  video_inst/dvid_inst/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.177     0.813 r  video_inst/dvid_inst/ODDR2_green/Q
                         net (fo=1, routed)           0.001     0.814    video_inst/green_s
    AA1                  OBUFDS (Prop_obufds_I_OB)    0.845     1.658 r  video_inst/OBUFDS_red/OB
                         net (fo=0)                   0.000     1.658    tmdsb[1]
    AB1                                                               r  tmdsb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/dvid_inst/ODDR2_red/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.023ns  (logic 1.022ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.745     0.745    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.636     0.636    video_inst/dvid_inst/clk_out2
    OLOGIC_X1Y134        ODDR                                         r  video_inst/dvid_inst/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.177     0.813 r  video_inst/dvid_inst/ODDR2_red/Q
                         net (fo=1, routed)           0.001     0.814    video_inst/red_s
    AB3                  OBUFDS (Prop_obufds_I_O)     0.845     1.659 r  video_inst/OBUFDS_green/O
                         net (fo=0)                   0.000     1.659    tmds[2]
    AB3                                                               r  tmds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/dvid_inst/ODDR2_red/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.024ns  (logic 1.023ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.745     0.745    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.636     0.636    video_inst/dvid_inst/clk_out2
    OLOGIC_X1Y134        ODDR                                         r  video_inst/dvid_inst/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.177     0.813 r  video_inst/dvid_inst/ODDR2_red/Q
                         net (fo=1, routed)           0.001     0.814    video_inst/red_s
    AB3                  OBUFDS (Prop_obufds_I_OB)    0.846     1.660 r  video_inst/OBUFDS_green/OB
                         net (fo=0)                   0.000     1.660    tmdsb[2]
    AB2                                                               r  tmdsb[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.900ns  (logic 0.096ns (1.959%)  route 4.804ns (98.041%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          2.106     7.106    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -4.900     2.207 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.697     4.904    video_inst/mmcm_adv_inst_display_clocks/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     5.000 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkf_buf/O
                         net (fo=1, routed)           2.106     7.106    video_inst/mmcm_adv_inst_display_clocks/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.683ns  (logic 0.026ns (1.545%)  route 1.657ns (98.455%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.745     0.745    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.683    -0.938 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.912    -0.026    video_inst/mmcm_adv_inst_display_clocks/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkf_buf/O
                         net (fo=1, routed)           0.745     0.745    video_inst/mmcm_adv_inst_display_clocks/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            53 Endpoints
Min Delay            53 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switch[1]
                            (input port)
  Destination:            video_inst/dvid_inst/TDMS_encoder_blue/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.871ns  (logic 2.506ns (16.855%)  route 12.364ns (83.145%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT3=2 LUT6=3)
  Clock Path Skew:        1.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.709ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F21                                               0.000     0.000 r  switch[1] (IN)
                         net (fo=0)                   0.000     0.000    switch[1]
    F21                  IBUF (Prop_ibuf_I_O)         1.067     1.067 r  switch_IBUF[1]_inst/O
                         net (fo=3, routed)           8.104     9.172    video_inst/vga_inst/column_counter/switch_IBUF[1]
    SLICE_X160Y134       LUT3 (Prop_lut3_I2_O)        0.153     9.325 f  video_inst/vga_inst/column_counter/encoded[0]_i_6/O
                         net (fo=1, routed)           0.302     9.627    video_inst/vga_inst/row_counter/dc_bias[3]_i_16
    SLICE_X159Y134       LUT6 (Prop_lut6_I0_O)        0.327     9.954 f  video_inst/vga_inst/row_counter/encoded[0]_i_5/O
                         net (fo=8, routed)           1.180    11.133    video_inst/vga_inst/scopeFace_inst/encoded_reg[9]
    SLICE_X160Y136       LUT3 (Prop_lut3_I1_O)        0.154    11.287 r  video_inst/vga_inst/scopeFace_inst/encoded[9]_i_3/O
                         net (fo=11, routed)          1.298    12.585    video_inst/dvid_inst/TDMS_encoder_blue/dc_bias_reg[3]_4
    SLICE_X160Y140       LUT2 (Prop_lut2_I1_O)        0.355    12.940 f  video_inst/dvid_inst/TDMS_encoder_blue/dc_bias[3]_i_11__0/O
                         net (fo=3, routed)           0.605    13.545    video_inst/dvid_inst/TDMS_encoder_blue/dc_bias[3]_i_11__0_n_0
    SLICE_X159Y140       LUT6 (Prop_lut6_I0_O)        0.326    13.871 r  video_inst/dvid_inst/TDMS_encoder_blue/dc_bias[3]_i_4/O
                         net (fo=1, routed)           0.875    14.747    video_inst/dvid_inst/TDMS_encoder_blue/dc_bias[3]_i_4_n_0
    SLICE_X158Y140       LUT6 (Prop_lut6_I2_O)        0.124    14.871 r  video_inst/dvid_inst/TDMS_encoder_blue/dc_bias[3]_i_1/O
                         net (fo=1, routed)           0.000    14.871    video_inst/dvid_inst/TDMS_encoder_blue/dc_bias[3]_i_1_n_0
    SLICE_X158Y140       FDRE                                         r  video_inst/dvid_inst/TDMS_encoder_blue/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.972     1.972    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.709     1.709    video_inst/dvid_inst/TDMS_encoder_blue/clk_out1
    SLICE_X158Y140       FDRE                                         r  video_inst/dvid_inst/TDMS_encoder_blue/dc_bias_reg[3]/C

Slack:                    inf
  Source:                 switch[1]
                            (input port)
  Destination:            video_inst/dvid_inst/TDMS_encoder_blue/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.829ns  (logic 2.502ns (16.876%)  route 12.326ns (83.124%))
  Logic Levels:           7  (IBUF=1 LUT3=3 LUT5=1 LUT6=2)
  Clock Path Skew:        1.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.709ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F21                                               0.000     0.000 r  switch[1] (IN)
                         net (fo=0)                   0.000     0.000    switch[1]
    F21                  IBUF (Prop_ibuf_I_O)         1.067     1.067 r  switch_IBUF[1]_inst/O
                         net (fo=3, routed)           8.104     9.172    video_inst/vga_inst/column_counter/switch_IBUF[1]
    SLICE_X160Y134       LUT3 (Prop_lut3_I2_O)        0.153     9.325 f  video_inst/vga_inst/column_counter/encoded[0]_i_6/O
                         net (fo=1, routed)           0.302     9.627    video_inst/vga_inst/row_counter/dc_bias[3]_i_16
    SLICE_X159Y134       LUT6 (Prop_lut6_I0_O)        0.327     9.954 f  video_inst/vga_inst/row_counter/encoded[0]_i_5/O
                         net (fo=8, routed)           1.180    11.133    video_inst/vga_inst/scopeFace_inst/encoded_reg[9]
    SLICE_X160Y136       LUT3 (Prop_lut3_I1_O)        0.154    11.287 r  video_inst/vga_inst/scopeFace_inst/encoded[9]_i_3/O
                         net (fo=11, routed)          1.444    12.731    video_inst/vga_inst/scopeFace_inst/w_processQ_reg[0]_0
    SLICE_X158Y139       LUT3 (Prop_lut3_I0_O)        0.349    13.080 r  video_inst/vga_inst/scopeFace_inst/dc_bias[3]_i_10/O
                         net (fo=2, routed)           0.626    13.707    video_inst/dvid_inst/TDMS_encoder_blue/dc_bias_reg[1]_6
    SLICE_X158Y140       LUT6 (Prop_lut6_I2_O)        0.328    14.035 r  video_inst/dvid_inst/TDMS_encoder_blue/dc_bias[1]_i_2/O
                         net (fo=1, routed)           0.670    14.705    video_inst/vga_inst/column_counter/dc_bias_reg[1]_4
    SLICE_X158Y140       LUT5 (Prop_lut5_I0_O)        0.124    14.829 r  video_inst/vga_inst/column_counter/dc_bias[1]_i_1/O
                         net (fo=1, routed)           0.000    14.829    video_inst/dvid_inst/TDMS_encoder_blue/dc_bias_reg[1]_7[0]
    SLICE_X158Y140       FDRE                                         r  video_inst/dvid_inst/TDMS_encoder_blue/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.972     1.972    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.709     1.709    video_inst/dvid_inst/TDMS_encoder_blue/clk_out1
    SLICE_X158Y140       FDRE                                         r  video_inst/dvid_inst/TDMS_encoder_blue/dc_bias_reg[1]/C

Slack:                    inf
  Source:                 switch[1]
                            (input port)
  Destination:            video_inst/dvid_inst/TDMS_encoder_blue/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.513ns  (logic 2.506ns (17.271%)  route 12.006ns (82.729%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT3=2 LUT6=3)
  Clock Path Skew:        1.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.709ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F21                                               0.000     0.000 f  switch[1] (IN)
                         net (fo=0)                   0.000     0.000    switch[1]
    F21                  IBUF (Prop_ibuf_I_O)         1.067     1.067 f  switch_IBUF[1]_inst/O
                         net (fo=3, routed)           8.104     9.172    video_inst/vga_inst/column_counter/switch_IBUF[1]
    SLICE_X160Y134       LUT3 (Prop_lut3_I2_O)        0.153     9.325 r  video_inst/vga_inst/column_counter/encoded[0]_i_6/O
                         net (fo=1, routed)           0.302     9.627    video_inst/vga_inst/row_counter/dc_bias[3]_i_16
    SLICE_X159Y134       LUT6 (Prop_lut6_I0_O)        0.327     9.954 r  video_inst/vga_inst/row_counter/encoded[0]_i_5/O
                         net (fo=8, routed)           1.180    11.133    video_inst/vga_inst/scopeFace_inst/encoded_reg[9]
    SLICE_X160Y136       LUT3 (Prop_lut3_I1_O)        0.154    11.287 f  video_inst/vga_inst/scopeFace_inst/encoded[9]_i_3/O
                         net (fo=11, routed)          1.298    12.585    video_inst/dvid_inst/TDMS_encoder_blue/dc_bias_reg[3]_4
    SLICE_X160Y140       LUT2 (Prop_lut2_I1_O)        0.355    12.940 r  video_inst/dvid_inst/TDMS_encoder_blue/dc_bias[3]_i_11__0/O
                         net (fo=3, routed)           0.457    13.397    video_inst/dvid_inst/TDMS_encoder_blue/dc_bias[3]_i_11__0_n_0
    SLICE_X160Y140       LUT6 (Prop_lut6_I2_O)        0.326    13.723 r  video_inst/dvid_inst/TDMS_encoder_blue/dc_bias[2]_i_3/O
                         net (fo=1, routed)           0.666    14.389    video_inst/dvid_inst/TDMS_encoder_blue/dc_bias[2]_i_3_n_0
    SLICE_X158Y140       LUT6 (Prop_lut6_I3_O)        0.124    14.513 r  video_inst/dvid_inst/TDMS_encoder_blue/dc_bias[2]_i_1/O
                         net (fo=1, routed)           0.000    14.513    video_inst/dvid_inst/TDMS_encoder_blue/dc_bias[2]_i_1_n_0
    SLICE_X158Y140       FDRE                                         r  video_inst/dvid_inst/TDMS_encoder_blue/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.972     1.972    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.709     1.709    video_inst/dvid_inst/TDMS_encoder_blue/clk_out1
    SLICE_X158Y140       FDRE                                         r  video_inst/dvid_inst/TDMS_encoder_blue/dc_bias_reg[2]/C

Slack:                    inf
  Source:                 switch[0]
                            (input port)
  Destination:            video_inst/dvid_inst/TDMS_encoder_green/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.171ns  (logic 1.932ns (13.633%)  route 12.240ns (86.367%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        1.711ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.711ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 r  switch_IBUF[0]_inst/O
                         net (fo=3, routed)           8.549     9.629    video_inst/vga_inst/column_counter/switch_IBUF[0]
    SLICE_X160Y134       LUT5 (Prop_lut5_I3_O)        0.124     9.753 f  video_inst/vga_inst/column_counter/dc_bias[0]_i_6/O
                         net (fo=9, routed)           0.692    10.445    video_inst/vga_inst/column_counter/dc_bias[0]_i_6_n_0
    SLICE_X161Y134       LUT5 (Prop_lut5_I0_O)        0.124    10.569 f  video_inst/vga_inst/column_counter/encoded[9]_i_2__0/O
                         net (fo=25, routed)          0.927    11.496    video_inst/vga_inst/column_counter/w_processQ_reg[0]_3
    SLICE_X160Y138       LUT4 (Prop_lut4_I0_O)        0.153    11.649 r  video_inst/vga_inst/column_counter/dc_bias[3]_i_9__0/O
                         net (fo=2, routed)           1.273    12.922    video_inst/vga_inst/column_counter/dc_bias[3]_i_9__0_n_0
    SLICE_X161Y139       LUT6 (Prop_lut6_I4_O)        0.327    13.249 r  video_inst/vga_inst/column_counter/dc_bias[3]_i_6__0/O
                         net (fo=1, routed)           0.798    14.047    video_inst/dvid_inst/TDMS_encoder_green/dc_bias_reg[3]_1
    SLICE_X160Y139       LUT6 (Prop_lut6_I4_O)        0.124    14.171 r  video_inst/dvid_inst/TDMS_encoder_green/dc_bias[3]_i_1__0/O
                         net (fo=1, routed)           0.000    14.171    video_inst/dvid_inst/TDMS_encoder_green/dc_bias[3]_i_1__0_n_0
    SLICE_X160Y139       FDRE                                         r  video_inst/dvid_inst/TDMS_encoder_green/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.972     1.972    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.711     1.711    video_inst/dvid_inst/TDMS_encoder_green/clk_out1
    SLICE_X160Y139       FDRE                                         r  video_inst/dvid_inst/TDMS_encoder_green/dc_bias_reg[3]/C

Slack:                    inf
  Source:                 switch[1]
                            (input port)
  Destination:            video_inst/dvid_inst/TDMS_encoder_green/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.142ns  (logic 2.475ns (17.504%)  route 11.667ns (82.496%))
  Logic Levels:           7  (IBUF=1 LUT3=3 LUT5=1 LUT6=2)
  Clock Path Skew:        1.710ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.710ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F21                                               0.000     0.000 r  switch[1] (IN)
                         net (fo=0)                   0.000     0.000    switch[1]
    F21                  IBUF (Prop_ibuf_I_O)         1.067     1.067 r  switch_IBUF[1]_inst/O
                         net (fo=3, routed)           8.104     9.172    video_inst/vga_inst/column_counter/switch_IBUF[1]
    SLICE_X160Y134       LUT3 (Prop_lut3_I2_O)        0.153     9.325 f  video_inst/vga_inst/column_counter/encoded[0]_i_6/O
                         net (fo=1, routed)           0.302     9.627    video_inst/vga_inst/row_counter/dc_bias[3]_i_16
    SLICE_X159Y134       LUT6 (Prop_lut6_I0_O)        0.327     9.954 f  video_inst/vga_inst/row_counter/encoded[0]_i_5/O
                         net (fo=8, routed)           1.180    11.133    video_inst/vga_inst/scopeFace_inst/encoded_reg[9]
    SLICE_X160Y136       LUT3 (Prop_lut3_I1_O)        0.154    11.287 r  video_inst/vga_inst/scopeFace_inst/encoded[9]_i_3/O
                         net (fo=11, routed)          0.573    11.861    video_inst/vga_inst/column_counter/encoded_reg[8]_0
    SLICE_X161Y137       LUT3 (Prop_lut3_I2_O)        0.323    12.184 r  video_inst/vga_inst/column_counter/encoded[0]_i_4/O
                         net (fo=9, routed)           0.834    13.017    video_inst/vga_inst/column_counter/w_processQ_reg[0]_6
    SLICE_X160Y138       LUT6 (Prop_lut6_I0_O)        0.327    13.344 r  video_inst/vga_inst/column_counter/dc_bias[1]_i_2__0/O
                         net (fo=1, routed)           0.674    14.018    video_inst/vga_inst/column_counter/dc_bias[1]_i_2__0_n_0
    SLICE_X160Y138       LUT5 (Prop_lut5_I0_O)        0.124    14.142 r  video_inst/vga_inst/column_counter/dc_bias[1]_i_1__0/O
                         net (fo=1, routed)           0.000    14.142    video_inst/dvid_inst/TDMS_encoder_green/dc_bias_reg[2]_2[0]
    SLICE_X160Y138       FDRE                                         r  video_inst/dvid_inst/TDMS_encoder_green/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.972     1.972    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.710     1.710    video_inst/dvid_inst/TDMS_encoder_green/clk_out1
    SLICE_X160Y138       FDRE                                         r  video_inst/dvid_inst/TDMS_encoder_green/dc_bias_reg[1]/C

Slack:                    inf
  Source:                 switch[1]
                            (input port)
  Destination:            video_inst/dvid_inst/TDMS_encoder_green/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.069ns  (logic 2.475ns (17.595%)  route 11.593ns (82.405%))
  Logic Levels:           7  (IBUF=1 LUT3=3 LUT5=1 LUT6=2)
  Clock Path Skew:        1.711ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.711ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F21                                               0.000     0.000 r  switch[1] (IN)
                         net (fo=0)                   0.000     0.000    switch[1]
    F21                  IBUF (Prop_ibuf_I_O)         1.067     1.067 r  switch_IBUF[1]_inst/O
                         net (fo=3, routed)           8.104     9.172    video_inst/vga_inst/column_counter/switch_IBUF[1]
    SLICE_X160Y134       LUT3 (Prop_lut3_I2_O)        0.153     9.325 f  video_inst/vga_inst/column_counter/encoded[0]_i_6/O
                         net (fo=1, routed)           0.302     9.627    video_inst/vga_inst/row_counter/dc_bias[3]_i_16
    SLICE_X159Y134       LUT6 (Prop_lut6_I0_O)        0.327     9.954 f  video_inst/vga_inst/row_counter/encoded[0]_i_5/O
                         net (fo=8, routed)           1.180    11.133    video_inst/vga_inst/scopeFace_inst/encoded_reg[9]
    SLICE_X160Y136       LUT3 (Prop_lut3_I1_O)        0.154    11.287 r  video_inst/vga_inst/scopeFace_inst/encoded[9]_i_3/O
                         net (fo=11, routed)          0.573    11.861    video_inst/vga_inst/column_counter/encoded_reg[8]_0
    SLICE_X161Y137       LUT3 (Prop_lut3_I2_O)        0.323    12.184 r  video_inst/vga_inst/column_counter/encoded[0]_i_4/O
                         net (fo=9, routed)           0.619    12.803    video_inst/vga_inst/column_counter/w_processQ_reg[0]_6
    SLICE_X162Y139       LUT6 (Prop_lut6_I4_O)        0.327    13.130 r  video_inst/vga_inst/column_counter/dc_bias[2]_i_4/O
                         net (fo=1, routed)           0.815    13.945    video_inst/vga_inst/column_counter/dc_bias[2]_i_4_n_0
    SLICE_X161Y139       LUT5 (Prop_lut5_I2_O)        0.124    14.069 r  video_inst/vga_inst/column_counter/dc_bias[2]_i_1__0/O
                         net (fo=1, routed)           0.000    14.069    video_inst/dvid_inst/TDMS_encoder_green/dc_bias_reg[2]_2[1]
    SLICE_X161Y139       FDRE                                         r  video_inst/dvid_inst/TDMS_encoder_green/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.972     1.972    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.711     1.711    video_inst/dvid_inst/TDMS_encoder_green/clk_out1
    SLICE_X161Y139       FDRE                                         r  video_inst/dvid_inst/TDMS_encoder_green/dc_bias_reg[2]/C

Slack:                    inf
  Source:                 switch[1]
                            (input port)
  Destination:            video_inst/dvid_inst/TDMS_encoder_green/encoded_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.614ns  (logic 2.475ns (18.184%)  route 11.138ns (81.816%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT3=3 LUT6=2)
  Clock Path Skew:        1.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.709ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F21                                               0.000     0.000 r  switch[1] (IN)
                         net (fo=0)                   0.000     0.000    switch[1]
    F21                  IBUF (Prop_ibuf_I_O)         1.067     1.067 r  switch_IBUF[1]_inst/O
                         net (fo=3, routed)           8.104     9.172    video_inst/vga_inst/column_counter/switch_IBUF[1]
    SLICE_X160Y134       LUT3 (Prop_lut3_I2_O)        0.153     9.325 f  video_inst/vga_inst/column_counter/encoded[0]_i_6/O
                         net (fo=1, routed)           0.302     9.627    video_inst/vga_inst/row_counter/dc_bias[3]_i_16
    SLICE_X159Y134       LUT6 (Prop_lut6_I0_O)        0.327     9.954 f  video_inst/vga_inst/row_counter/encoded[0]_i_5/O
                         net (fo=8, routed)           1.180    11.133    video_inst/vga_inst/scopeFace_inst/encoded_reg[9]
    SLICE_X160Y136       LUT3 (Prop_lut3_I1_O)        0.154    11.287 r  video_inst/vga_inst/scopeFace_inst/encoded[9]_i_3/O
                         net (fo=11, routed)          0.573    11.861    video_inst/vga_inst/column_counter/encoded_reg[8]_0
    SLICE_X161Y137       LUT3 (Prop_lut3_I2_O)        0.323    12.184 r  video_inst/vga_inst/column_counter/encoded[0]_i_4/O
                         net (fo=9, routed)           0.517    12.700    video_inst/dvid_inst/TDMS_encoder_green/encoded_reg[2]_1
    SLICE_X160Y137       LUT6 (Prop_lut6_I4_O)        0.327    13.027 r  video_inst/dvid_inst/TDMS_encoder_green/encoded[2]_i_1/O
                         net (fo=2, routed)           0.462    13.490    video_inst/dvid_inst/TDMS_encoder_green/encoded[2]_i_1_n_0
    SLICE_X161Y137       LUT2 (Prop_lut2_I0_O)        0.124    13.614 r  video_inst/dvid_inst/TDMS_encoder_green/encoded[1]_i_1/O
                         net (fo=1, routed)           0.000    13.614    video_inst/dvid_inst/TDMS_encoder_green/encoded[1]_i_1_n_0
    SLICE_X161Y137       FDRE                                         r  video_inst/dvid_inst/TDMS_encoder_green/encoded_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.972     1.972    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.709     1.709    video_inst/dvid_inst/TDMS_encoder_green/clk_out1
    SLICE_X161Y137       FDRE                                         r  video_inst/dvid_inst/TDMS_encoder_green/encoded_reg[1]/C

Slack:                    inf
  Source:                 switch[1]
                            (input port)
  Destination:            video_inst/dvid_inst/TDMS_encoder_green/encoded_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.565ns  (logic 2.351ns (17.335%)  route 11.214ns (82.665%))
  Logic Levels:           6  (IBUF=1 LUT3=3 LUT6=2)
  Clock Path Skew:        1.710ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.710ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F21                                               0.000     0.000 r  switch[1] (IN)
                         net (fo=0)                   0.000     0.000    switch[1]
    F21                  IBUF (Prop_ibuf_I_O)         1.067     1.067 r  switch_IBUF[1]_inst/O
                         net (fo=3, routed)           8.104     9.172    video_inst/vga_inst/column_counter/switch_IBUF[1]
    SLICE_X160Y134       LUT3 (Prop_lut3_I2_O)        0.153     9.325 f  video_inst/vga_inst/column_counter/encoded[0]_i_6/O
                         net (fo=1, routed)           0.302     9.627    video_inst/vga_inst/row_counter/dc_bias[3]_i_16
    SLICE_X159Y134       LUT6 (Prop_lut6_I0_O)        0.327     9.954 f  video_inst/vga_inst/row_counter/encoded[0]_i_5/O
                         net (fo=8, routed)           1.180    11.133    video_inst/vga_inst/scopeFace_inst/encoded_reg[9]
    SLICE_X160Y136       LUT3 (Prop_lut3_I1_O)        0.154    11.287 r  video_inst/vga_inst/scopeFace_inst/encoded[9]_i_3/O
                         net (fo=11, routed)          0.573    11.861    video_inst/vga_inst/column_counter/encoded_reg[8]_0
    SLICE_X161Y137       LUT3 (Prop_lut3_I2_O)        0.323    12.184 r  video_inst/vga_inst/column_counter/encoded[0]_i_4/O
                         net (fo=9, routed)           0.517    12.700    video_inst/dvid_inst/TDMS_encoder_green/encoded_reg[2]_1
    SLICE_X160Y137       LUT6 (Prop_lut6_I4_O)        0.327    13.027 r  video_inst/dvid_inst/TDMS_encoder_green/encoded[2]_i_1/O
                         net (fo=2, routed)           0.538    13.565    video_inst/dvid_inst/TDMS_encoder_green/encoded[2]_i_1_n_0
    SLICE_X160Y138       FDSE                                         r  video_inst/dvid_inst/TDMS_encoder_green/encoded_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.972     1.972    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.710     1.710    video_inst/dvid_inst/TDMS_encoder_green/clk_out1
    SLICE_X160Y138       FDSE                                         r  video_inst/dvid_inst/TDMS_encoder_green/encoded_reg[2]/C

Slack:                    inf
  Source:                 switch[0]
                            (input port)
  Destination:            video_inst/dvid_inst/TDMS_encoder_blue/encoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.474ns  (logic 1.933ns (14.346%)  route 11.541ns (85.654%))
  Logic Levels:           6  (IBUF=1 LUT2=2 LUT5=2 LUT6=1)
  Clock Path Skew:        1.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.709ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 r  switch_IBUF[0]_inst/O
                         net (fo=3, routed)           8.549     9.629    video_inst/vga_inst/column_counter/switch_IBUF[0]
    SLICE_X160Y134       LUT5 (Prop_lut5_I3_O)        0.124     9.753 f  video_inst/vga_inst/column_counter/dc_bias[0]_i_6/O
                         net (fo=9, routed)           0.692    10.445    video_inst/vga_inst/column_counter/dc_bias[0]_i_6_n_0
    SLICE_X161Y134       LUT5 (Prop_lut5_I0_O)        0.124    10.569 f  video_inst/vga_inst/column_counter/encoded[9]_i_2__0/O
                         net (fo=25, routed)          0.770    11.339    video_inst/vga_inst/row_counter/dc_bias[3]_i_9
    SLICE_X160Y136       LUT2 (Prop_lut2_I1_O)        0.149    11.488 r  video_inst/vga_inst/row_counter/dc_bias[3]_i_14__0/O
                         net (fo=5, routed)           0.854    12.342    video_inst/vga_inst/row_counter/w_processQ_reg[2]_0
    SLICE_X158Y139       LUT2 (Prop_lut2_I0_O)        0.332    12.674 r  video_inst/vga_inst/row_counter/dc_bias[3]_i_5__0/O
                         net (fo=6, routed)           0.676    13.350    video_inst/vga_inst/row_counter/dc_bias_reg[3]
    SLICE_X159Y140       LUT6 (Prop_lut6_I0_O)        0.124    13.474 r  video_inst/vga_inst/row_counter/TDMS_encoder_blue/encoded[9]_i_1/O
                         net (fo=1, routed)           0.000    13.474    video_inst/dvid_inst/TDMS_encoder_blue/encoded_reg[9]_0
    SLICE_X159Y140       FDRE                                         r  video_inst/dvid_inst/TDMS_encoder_blue/encoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.972     1.972    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.709     1.709    video_inst/dvid_inst/TDMS_encoder_blue/clk_out1
    SLICE_X159Y140       FDRE                                         r  video_inst/dvid_inst/TDMS_encoder_blue/encoded_reg[9]/C

Slack:                    inf
  Source:                 switch[0]
                            (input port)
  Destination:            video_inst/dvid_inst/TDMS_encoder_red/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.355ns  (logic 1.932ns (14.466%)  route 11.423ns (85.534%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        1.708ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 r  switch_IBUF[0]_inst/O
                         net (fo=3, routed)           8.549     9.629    video_inst/vga_inst/column_counter/switch_IBUF[0]
    SLICE_X160Y134       LUT5 (Prop_lut5_I3_O)        0.124     9.753 f  video_inst/vga_inst/column_counter/dc_bias[0]_i_6/O
                         net (fo=9, routed)           0.692    10.445    video_inst/vga_inst/column_counter/dc_bias[0]_i_6_n_0
    SLICE_X161Y134       LUT5 (Prop_lut5_I0_O)        0.124    10.569 f  video_inst/vga_inst/column_counter/encoded[9]_i_2__0/O
                         net (fo=25, routed)          0.599    11.169    video_inst/vga_inst/column_counter/w_processQ_reg[0]_3
    SLICE_X161Y135       LUT3 (Prop_lut3_I1_O)        0.153    11.322 r  video_inst/vga_inst/column_counter/dc_bias[1]_i_3__1/O
                         net (fo=3, routed)           0.690    12.011    video_inst/dvid_inst/TDMS_encoder_red/encoded_reg[4]_1
    SLICE_X161Y135       LUT6 (Prop_lut6_I4_O)        0.327    12.338 f  video_inst/dvid_inst/TDMS_encoder_red/dc_bias[2]_i_5__0/O
                         net (fo=4, routed)           0.893    13.231    video_inst/vga_inst/column_counter/dc_bias_reg[2]_7
    SLICE_X160Y135       LUT6 (Prop_lut6_I3_O)        0.124    13.355 r  video_inst/vga_inst/column_counter/dc_bias[2]_i_1__1/O
                         net (fo=1, routed)           0.000    13.355    video_inst/dvid_inst/TDMS_encoder_red/dc_bias_reg[2]_3[1]
    SLICE_X160Y135       FDRE                                         r  video_inst/dvid_inst/TDMS_encoder_red/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.972     1.972    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.708     1.708    video_inst/dvid_inst/TDMS_encoder_red/clk_out1
    SLICE_X160Y135       FDRE                                         r  video_inst/dvid_inst/TDMS_encoder_red/dc_bias_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/vga_inst/row_counter/w_processQ_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.606ns  (logic 0.231ns (14.377%)  route 1.375ns (85.623%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.909ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=4, routed)           1.189     1.375    video_inst/vga_inst/row_counter/reset_n_IBUF
    SLICE_X158Y129       LUT6 (Prop_lut6_I5_O)        0.045     1.420 r  video_inst/vga_inst/row_counter/w_processQ[9]_i_1/O
                         net (fo=10, routed)          0.186     1.606    video_inst/vga_inst/row_counter/w_processQ[9]_i_1_n_0
    SLICE_X159Y129       FDRE                                         r  video_inst/vga_inst/row_counter/w_processQ_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.022     1.022    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.909     0.909    video_inst/vga_inst/row_counter/CLK
    SLICE_X159Y129       FDRE                                         r  video_inst/vga_inst/row_counter/w_processQ_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/vga_inst/column_counter/w_processQ_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.618ns  (logic 0.231ns (14.269%)  route 1.387ns (85.731%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        0.908ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=4, routed)           1.255     1.441    video_inst/vga_inst/column_counter/reset_n_IBUF
    SLICE_X159Y127       LUT5 (Prop_lut5_I4_O)        0.045     1.486 r  video_inst/vga_inst/column_counter/w_processQ[8]_i_1__0/O
                         net (fo=10, routed)          0.132     1.618    video_inst/vga_inst/column_counter/w_processQ[8]_i_1__0_n_0
    SLICE_X161Y127       FDRE                                         r  video_inst/vga_inst/column_counter/w_processQ_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.022     1.022    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.908     0.908    video_inst/vga_inst/column_counter/CLK
    SLICE_X161Y127       FDRE                                         r  video_inst/vga_inst/column_counter/w_processQ_reg[6]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/vga_inst/column_counter/w_processQ_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.669ns  (logic 0.231ns (13.831%)  route 1.439ns (86.169%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        0.905ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=4, routed)           1.255     1.441    video_inst/vga_inst/column_counter/reset_n_IBUF
    SLICE_X159Y127       LUT5 (Prop_lut5_I4_O)        0.045     1.486 r  video_inst/vga_inst/column_counter/w_processQ[8]_i_1__0/O
                         net (fo=10, routed)          0.183     1.669    video_inst/vga_inst/column_counter/w_processQ[8]_i_1__0_n_0
    SLICE_X157Y126       FDRE                                         r  video_inst/vga_inst/column_counter/w_processQ_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.022     1.022    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.905     0.905    video_inst/vga_inst/column_counter/CLK
    SLICE_X157Y126       FDRE                                         r  video_inst/vga_inst/column_counter/w_processQ_reg[7]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/vga_inst/column_counter/w_processQ_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.669ns  (logic 0.231ns (13.831%)  route 1.439ns (86.169%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        0.905ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=4, routed)           1.255     1.441    video_inst/vga_inst/column_counter/reset_n_IBUF
    SLICE_X159Y127       LUT5 (Prop_lut5_I4_O)        0.045     1.486 r  video_inst/vga_inst/column_counter/w_processQ[8]_i_1__0/O
                         net (fo=10, routed)          0.183     1.669    video_inst/vga_inst/column_counter/w_processQ[8]_i_1__0_n_0
    SLICE_X157Y126       FDRE                                         r  video_inst/vga_inst/column_counter/w_processQ_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.022     1.022    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.905     0.905    video_inst/vga_inst/column_counter/CLK
    SLICE_X157Y126       FDRE                                         r  video_inst/vga_inst/column_counter/w_processQ_reg[8]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/vga_inst/row_counter/w_processQ_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.688ns  (logic 0.231ns (13.681%)  route 1.457ns (86.319%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.908ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=4, routed)           1.189     1.375    video_inst/vga_inst/row_counter/reset_n_IBUF
    SLICE_X158Y129       LUT6 (Prop_lut6_I5_O)        0.045     1.420 r  video_inst/vga_inst/row_counter/w_processQ[9]_i_1/O
                         net (fo=10, routed)          0.268     1.688    video_inst/vga_inst/row_counter/w_processQ[9]_i_1_n_0
    SLICE_X159Y128       FDRE                                         r  video_inst/vga_inst/row_counter/w_processQ_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.022     1.022    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.908     0.908    video_inst/vga_inst/row_counter/CLK
    SLICE_X159Y128       FDRE                                         r  video_inst/vga_inst/row_counter/w_processQ_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/vga_inst/row_counter/w_processQ_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.688ns  (logic 0.231ns (13.681%)  route 1.457ns (86.319%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.908ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=4, routed)           1.189     1.375    video_inst/vga_inst/row_counter/reset_n_IBUF
    SLICE_X158Y129       LUT6 (Prop_lut6_I5_O)        0.045     1.420 r  video_inst/vga_inst/row_counter/w_processQ[9]_i_1/O
                         net (fo=10, routed)          0.268     1.688    video_inst/vga_inst/row_counter/w_processQ[9]_i_1_n_0
    SLICE_X159Y128       FDRE                                         r  video_inst/vga_inst/row_counter/w_processQ_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.022     1.022    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.908     0.908    video_inst/vga_inst/row_counter/CLK
    SLICE_X159Y128       FDRE                                         r  video_inst/vga_inst/row_counter/w_processQ_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/vga_inst/row_counter/w_processQ_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.688ns  (logic 0.231ns (13.681%)  route 1.457ns (86.319%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.908ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=4, routed)           1.189     1.375    video_inst/vga_inst/row_counter/reset_n_IBUF
    SLICE_X158Y129       LUT6 (Prop_lut6_I5_O)        0.045     1.420 r  video_inst/vga_inst/row_counter/w_processQ[9]_i_1/O
                         net (fo=10, routed)          0.268     1.688    video_inst/vga_inst/row_counter/w_processQ[9]_i_1_n_0
    SLICE_X159Y128       FDRE                                         r  video_inst/vga_inst/row_counter/w_processQ_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.022     1.022    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.908     0.908    video_inst/vga_inst/row_counter/CLK
    SLICE_X159Y128       FDRE                                         r  video_inst/vga_inst/row_counter/w_processQ_reg[3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/vga_inst/row_counter/w_processQ_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.688ns  (logic 0.231ns (13.681%)  route 1.457ns (86.319%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.908ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=4, routed)           1.189     1.375    video_inst/vga_inst/row_counter/reset_n_IBUF
    SLICE_X158Y129       LUT6 (Prop_lut6_I5_O)        0.045     1.420 r  video_inst/vga_inst/row_counter/w_processQ[9]_i_1/O
                         net (fo=10, routed)          0.268     1.688    video_inst/vga_inst/row_counter/w_processQ[9]_i_1_n_0
    SLICE_X159Y128       FDRE                                         r  video_inst/vga_inst/row_counter/w_processQ_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.022     1.022    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.908     0.908    video_inst/vga_inst/row_counter/CLK
    SLICE_X159Y128       FDRE                                         r  video_inst/vga_inst/row_counter/w_processQ_reg[4]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/vga_inst/row_counter/w_processQ_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.688ns  (logic 0.231ns (13.681%)  route 1.457ns (86.319%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.908ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=4, routed)           1.189     1.375    video_inst/vga_inst/row_counter/reset_n_IBUF
    SLICE_X158Y129       LUT6 (Prop_lut6_I5_O)        0.045     1.420 r  video_inst/vga_inst/row_counter/w_processQ[9]_i_1/O
                         net (fo=10, routed)          0.268     1.688    video_inst/vga_inst/row_counter/w_processQ[9]_i_1_n_0
    SLICE_X159Y128       FDRE                                         r  video_inst/vga_inst/row_counter/w_processQ_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.022     1.022    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.908     0.908    video_inst/vga_inst/row_counter/CLK
    SLICE_X159Y128       FDRE                                         r  video_inst/vga_inst/row_counter/w_processQ_reg[5]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/vga_inst/row_counter/w_processQ_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.688ns  (logic 0.231ns (13.681%)  route 1.457ns (86.319%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.908ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=4, routed)           1.189     1.375    video_inst/vga_inst/row_counter/reset_n_IBUF
    SLICE_X158Y129       LUT6 (Prop_lut6_I5_O)        0.045     1.420 r  video_inst/vga_inst/row_counter/w_processQ[9]_i_1/O
                         net (fo=10, routed)          0.268     1.688    video_inst/vga_inst/row_counter/w_processQ[9]_i_1_n_0
    SLICE_X158Y128       FDRE                                         r  video_inst/vga_inst/row_counter/w_processQ_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.022     1.022    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.908     0.908    video_inst/vga_inst/row_counter/CLK
    SLICE_X158Y128       FDRE                                         r  video_inst/vga_inst/row_counter/w_processQ_reg[6]/C





