{
    "common/1r2w/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/1r2w/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "1r2w_generated.blif",
        "max_rss(MiB)": 181.3,
        "exec_time(ms)": 779.6,
        "simulation_time(ms)": 432.6,
        "test_coverage(%)": 100,
        "Pi": 75,
        "Po": 34,
        "logic element": 34,
        "Memory": 32,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 34,
        "Total Node": 66
    },
    "common/1r2w/no_arch": {
        "test_name": "common/1r2w/no_arch",
        "generated_blif": "1r2w_generated.blif",
        "max_rss(MiB)": 179.8,
        "exec_time(ms)": 3736.3,
        "simulation_time(ms)": 1093.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 74,
        "Po": 34,
        "logic element": 1690,
        "latch": 512,
        "Longest Path": 11,
        "Average Path": 6,
        "Estimated LUTs": 1690,
        "Total Node": 2203
    },
    "common/1r/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/1r/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "1r_generated.blif",
        "max_rss(MiB)": 117,
        "exec_time(ms)": 229.3,
        "simulation_time(ms)": 85.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Po": 8,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "common/1r/no_arch": {
        "test_name": "common/1r/no_arch",
        "generated_blif": "1r_generated.blif",
        "max_rss(MiB)": 94.4,
        "exec_time(ms)": 677.7,
        "simulation_time(ms)": 203,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Po": 8,
        "logic element": 7,
        "latch": 1,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "common/2r1w/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/2r1w/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "2r1w_generated.blif",
        "max_rss(MiB)": 183.7,
        "exec_time(ms)": 858.7,
        "simulation_time(ms)": 466,
        "test_coverage(%)": 100,
        "Pi": 42,
        "Po": 65,
        "logic element": 65,
        "Memory": 32,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 65,
        "Total Node": 97
    },
    "common/2r1w/no_arch": {
        "test_name": "common/2r1w/no_arch",
        "generated_blif": "2r1w_generated.blif",
        "max_rss(MiB)": 186.8,
        "exec_time(ms)": 4030.3,
        "simulation_time(ms)": 1105.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 41,
        "Po": 65,
        "logic element": 1753,
        "latch": 512,
        "Longest Path": 11,
        "Average Path": 6,
        "Estimated LUTs": 1753,
        "Total Node": 2266
    },
    "common/2r2w/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/2r2w/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "2r2w_generated.blif",
        "max_rss(MiB)": 119.8,
        "exec_time(ms)": 313.6,
        "simulation_time(ms)": 119,
        "test_coverage(%)": 100,
        "Pi": 25,
        "Po": 16,
        "logic element": 16,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 16,
        "Total Node": 24
    },
    "common/2r2w/no_arch": {
        "test_name": "common/2r2w/no_arch",
        "generated_blif": "2r2w_generated.blif",
        "max_rss(MiB)": 101.5,
        "exec_time(ms)": 1063.3,
        "simulation_time(ms)": 300.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 24,
        "Po": 16,
        "logic element": 504,
        "latch": 128,
        "Longest Path": 11,
        "Average Path": 6,
        "Estimated LUTs": 504,
        "Total Node": 633
    },
    "common/2r/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/2r/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "2r_generated.blif",
        "max_rss(MiB)": 116.9,
        "exec_time(ms)": 294.3,
        "simulation_time(ms)": 110.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Po": 16,
        "logic element": 15,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 15,
        "Total Node": 17
    },
    "common/2r/no_arch": {
        "test_name": "common/2r/no_arch",
        "generated_blif": "2r_generated.blif",
        "max_rss(MiB)": 101.3,
        "exec_time(ms)": 1066.2,
        "simulation_time(ms)": 292.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Po": 16,
        "logic element": 15,
        "latch": 1,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 15,
        "Total Node": 17
    },
    "common/adder/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/adder/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "adder_generated.blif",
        "max_rss(MiB)": 76.2,
        "exec_time(ms)": 110.3,
        "simulation_time(ms)": 7.2,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "Adder": 3,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "common/adder/no_arch": {
        "test_name": "common/adder/no_arch",
        "generated_blif": "adder_generated.blif",
        "max_rss(MiB)": 49.4,
        "exec_time(ms)": 19.4,
        "simulation_time(ms)": 6.8,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 5,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "common/adffe/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/adffe/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "adffe_generated.blif",
        "max_rss(MiB)": 71.9,
        "exec_time(ms)": 108.1,
        "simulation_time(ms)": 5.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "common/adffe/no_arch": {
        "test_name": "common/adffe/no_arch",
        "generated_blif": "adffe_generated.blif",
        "max_rss(MiB)": 51.7,
        "exec_time(ms)": 21.7,
        "simulation_time(ms)": 6.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "common/adff/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/adff/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "adff_generated.blif",
        "max_rss(MiB)": 69.3,
        "exec_time(ms)": 105.3,
        "simulation_time(ms)": 5.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "common/adff/no_arch": {
        "test_name": "common/adff/no_arch",
        "generated_blif": "adff_generated.blif",
        "max_rss(MiB)": 49,
        "exec_time(ms)": 25.4,
        "simulation_time(ms)": 6.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "common/adlatch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/adlatch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "adlatch_generated.blif",
        "max_rss(MiB)": 67.9,
        "exec_time(ms)": 100.5,
        "simulation_time(ms)": 5.1,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "common/adlatch/no_arch": {
        "test_name": "common/adlatch/no_arch",
        "generated_blif": "adlatch_generated.blif",
        "max_rss(MiB)": 47.6,
        "exec_time(ms)": 20.7,
        "simulation_time(ms)": 5.3,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "common/bitwise_not/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/bitwise_not/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bitwise_not_generated.blif",
        "max_rss(MiB)": 73.8,
        "exec_time(ms)": 103.1,
        "simulation_time(ms)": 10.9,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 4,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "common/bitwise_not/no_arch": {
        "test_name": "common/bitwise_not/no_arch",
        "generated_blif": "bitwise_not_generated.blif",
        "max_rss(MiB)": 54.4,
        "exec_time(ms)": 26.8,
        "simulation_time(ms)": 11.2,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 4,
        "logic element": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "common/bram/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/bram/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bram_generated.blif",
        "max_rss(MiB)": 119.1,
        "exec_time(ms)": 271.5,
        "simulation_time(ms)": 113.5,
        "test_coverage(%)": 100,
        "Pi": 23,
        "Po": 8,
        "logic element": 9,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 17
    },
    "common/bram/no_arch": {
        "test_name": "common/bram/no_arch",
        "generated_blif": "bram_generated.blif",
        "max_rss(MiB)": 101.2,
        "exec_time(ms)": 1039.4,
        "simulation_time(ms)": 312.5,
        "test_coverage(%)": 98.5,
        "Latch Drivers": 1,
        "Pi": 22,
        "Po": 8,
        "logic element": 1885,
        "latch": 512,
        "Longest Path": 11,
        "Average Path": 6,
        "Estimated LUTs": 1885,
        "Total Node": 2398
    },
    "common/dffe/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/dffe/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "dffe_generated.blif",
        "max_rss(MiB)": 69.5,
        "exec_time(ms)": 105.4,
        "simulation_time(ms)": 4.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "common/dffe/no_arch": {
        "test_name": "common/dffe/no_arch",
        "generated_blif": "dffe_generated.blif",
        "max_rss(MiB)": 49.4,
        "exec_time(ms)": 19.2,
        "simulation_time(ms)": 5.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "common/dff/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/dff/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "dff_generated.blif",
        "max_rss(MiB)": 66.7,
        "exec_time(ms)": 101.8,
        "simulation_time(ms)": 1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 3
    },
    "common/dff/no_arch": {
        "test_name": "common/dff/no_arch",
        "generated_blif": "dff_generated.blif",
        "max_rss(MiB)": 46,
        "exec_time(ms)": 11.8,
        "simulation_time(ms)": 1.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "latch": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 3
    },
    "common/dffsre/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/dffsre/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "dffsre_generated.blif",
        "max_rss(MiB)": 76.5,
        "exec_time(ms)": 115.8,
        "simulation_time(ms)": 7.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 7,
        "Po": 2,
        "logic element": 10,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 10,
        "Total Node": 13
    },
    "common/dffsre/no_arch": {
        "test_name": "common/dffsre/no_arch",
        "generated_blif": "dffsre_generated.blif",
        "max_rss(MiB)": 56.2,
        "exec_time(ms)": 29.5,
        "simulation_time(ms)": 8.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 7,
        "Po": 2,
        "logic element": 10,
        "latch": 2,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 10,
        "Total Node": 13
    },
    "common/dffsr/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/dffsr/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "dffsr_generated.blif",
        "max_rss(MiB)": 79.1,
        "exec_time(ms)": 120.6,
        "simulation_time(ms)": 8.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 12,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 12,
        "Total Node": 15
    },
    "common/dffsr/no_arch": {
        "test_name": "common/dffsr/no_arch",
        "generated_blif": "dffsr_generated.blif",
        "max_rss(MiB)": 59.8,
        "exec_time(ms)": 30,
        "simulation_time(ms)": 9.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 12,
        "latch": 2,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 12,
        "Total Node": 15
    },
    "common/div_by_const/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/div_by_const/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "div_by_const_generated.blif",
        "max_rss(MiB)": 210,
        "exec_time(ms)": 5190.3,
        "simulation_time(ms)": 541.6,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 7,
        "logic element": 137,
        "generic logic size": 4,
        "Longest Path": 38,
        "Average Path": 7,
        "Estimated LUTs": 137,
        "Total Node": 137
    },
    "common/div_by_const/no_arch": {
        "test_name": "common/div_by_const/no_arch",
        "generated_blif": "div_by_const_generated.blif",
        "max_rss(MiB)": 477.9,
        "exec_time(ms)": 7290.3,
        "simulation_time(ms)": 1742.3,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 7,
        "logic element": 137,
        "Longest Path": 38,
        "Average Path": 7,
        "Estimated LUTs": 137,
        "Total Node": 137
    },
    "common/div/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/div/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "div_generated.blif",
        "max_rss(MiB)": 101.7,
        "exec_time(ms)": 200.2,
        "simulation_time(ms)": 24.3,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 4,
        "logic element": 97,
        "generic logic size": 4,
        "Longest Path": 43,
        "Average Path": 9,
        "Estimated LUTs": 97,
        "Total Node": 97
    },
    "common/div/no_arch": {
        "test_name": "common/div/no_arch",
        "generated_blif": "div_generated.blif",
        "max_rss(MiB)": 84.9,
        "exec_time(ms)": 218.8,
        "simulation_time(ms)": 75.2,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 4,
        "logic element": 97,
        "Longest Path": 43,
        "Average Path": 9,
        "Estimated LUTs": 97,
        "Total Node": 97
    },
    "common/dlatch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/dlatch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "dlatch_generated.blif",
        "max_rss(MiB)": 65.8,
        "exec_time(ms)": 99.4,
        "simulation_time(ms)": 4.2,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "common/dlatch/no_arch": {
        "test_name": "common/dlatch/no_arch",
        "generated_blif": "dlatch_generated.blif",
        "max_rss(MiB)": 45.1,
        "exec_time(ms)": 14.2,
        "simulation_time(ms)": 4.4,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "common/dpram/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/dpram/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "dpram_generated.blif",
        "max_rss(MiB)": 139.6,
        "exec_time(ms)": 584,
        "simulation_time(ms)": 293,
        "test_coverage(%)": 100,
        "Pi": 49,
        "Po": 32,
        "logic element": 32,
        "Memory": 16,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 32,
        "Total Node": 48
    },
    "common/dpram/no_arch": {
        "test_name": "common/dpram/no_arch",
        "generated_blif": "dpram_generated.blif",
        "max_rss(MiB)": 2028.9,
        "exec_time(ms)": 20488,
        "simulation_time(ms)": 4844.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 48,
        "Po": 32,
        "logic element": 13648,
        "latch": 4096,
        "Longest Path": 11,
        "Average Path": 6,
        "Estimated LUTs": 13648,
        "Total Node": 17745
    },
    "common/ge/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/ge/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "ge_generated.blif",
        "max_rss(MiB)": 75.6,
        "exec_time(ms)": 113.7,
        "simulation_time(ms)": 9.8,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 1,
        "logic element": 14,
        "generic logic size": 4,
        "Longest Path": 11,
        "Average Path": 7,
        "Estimated LUTs": 14,
        "Total Node": 14
    },
    "common/ge/no_arch": {
        "test_name": "common/ge/no_arch",
        "generated_blif": "ge_generated.blif",
        "max_rss(MiB)": 56,
        "exec_time(ms)": 27.5,
        "simulation_time(ms)": 9.7,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 1,
        "logic element": 14,
        "Longest Path": 11,
        "Average Path": 7,
        "Estimated LUTs": 14,
        "Total Node": 14
    },
    "common/gt/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/gt/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "gt_generated.blif",
        "max_rss(MiB)": 70,
        "exec_time(ms)": 102.7,
        "simulation_time(ms)": 6.1,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 1,
        "logic element": 13,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 7,
        "Estimated LUTs": 13,
        "Total Node": 13
    },
    "common/gt/no_arch": {
        "test_name": "common/gt/no_arch",
        "generated_blif": "gt_generated.blif",
        "max_rss(MiB)": 49.5,
        "exec_time(ms)": 19.4,
        "simulation_time(ms)": 6.3,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 1,
        "logic element": 13,
        "Longest Path": 10,
        "Average Path": 7,
        "Estimated LUTs": 13,
        "Total Node": 13
    },
    "common/hierarchy/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/hierarchy/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "hierarchy_generated.blif",
        "max_rss(MiB)": 78.9,
        "exec_time(ms)": 119.5,
        "simulation_time(ms)": 6.9,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 3,
        "logic element": 3,
        "Adder": 4,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 7
    },
    "common/hierarchy/no_arch": {
        "test_name": "common/hierarchy/no_arch",
        "generated_blif": "hierarchy_generated.blif",
        "max_rss(MiB)": 53.6,
        "exec_time(ms)": 25,
        "simulation_time(ms)": 6.1,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 3,
        "logic element": 8,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "common/le/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/le/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "le_generated.blif",
        "max_rss(MiB)": 75.5,
        "exec_time(ms)": 124.2,
        "simulation_time(ms)": 11,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 1,
        "logic element": 12,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 6,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "common/le/no_arch": {
        "test_name": "common/le/no_arch",
        "generated_blif": "le_generated.blif",
        "max_rss(MiB)": 56,
        "exec_time(ms)": 32.7,
        "simulation_time(ms)": 11.7,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 1,
        "logic element": 12,
        "Longest Path": 9,
        "Average Path": 6,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "common/logical_not/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/logical_not/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "logical_not_generated.blif",
        "max_rss(MiB)": 74,
        "exec_time(ms)": 130.9,
        "simulation_time(ms)": 12.7,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 4,
        "logic element": 7,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 7
    },
    "common/logical_not/no_arch": {
        "test_name": "common/logical_not/no_arch",
        "generated_blif": "logical_not_generated.blif",
        "max_rss(MiB)": 54.4,
        "exec_time(ms)": 31.4,
        "simulation_time(ms)": 13.7,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 4,
        "logic element": 7,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 7
    },
    "common/lt/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/lt/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "lt_generated.blif",
        "max_rss(MiB)": 70,
        "exec_time(ms)": 121.4,
        "simulation_time(ms)": 7.5,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 1,
        "logic element": 10,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 10,
        "Total Node": 10
    },
    "common/lt/no_arch": {
        "test_name": "common/lt/no_arch",
        "generated_blif": "lt_generated.blif",
        "max_rss(MiB)": 49.6,
        "exec_time(ms)": 23.5,
        "simulation_time(ms)": 7.2,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 1,
        "logic element": 10,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 10,
        "Total Node": 10
    },
    "common/mem/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/mem/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "mem_generated.blif",
        "max_rss(MiB)": 119.3,
        "exec_time(ms)": 335.5,
        "simulation_time(ms)": 140.2,
        "test_coverage(%)": 100,
        "Pi": 17,
        "Po": 8,
        "logic element": 8,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 16
    },
    "common/mem/no_arch": {
        "test_name": "common/mem/no_arch",
        "generated_blif": "mem_generated.blif",
        "max_rss(MiB)": 102.8,
        "exec_time(ms)": 1154.3,
        "simulation_time(ms)": 317.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 16,
        "Po": 8,
        "logic element": 488,
        "latch": 128,
        "Longest Path": 11,
        "Average Path": 6,
        "Estimated LUTs": 488,
        "Total Node": 617
    },
    "common/memrd/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/memrd/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "memrd_generated.blif",
        "max_rss(MiB)": 116.9,
        "exec_time(ms)": 282.6,
        "simulation_time(ms)": 103,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Po": 8,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "common/memrd/no_arch": {
        "test_name": "common/memrd/no_arch",
        "generated_blif": "memrd_generated.blif",
        "max_rss(MiB)": 94.5,
        "exec_time(ms)": 792,
        "simulation_time(ms)": 235.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Po": 8,
        "logic element": 7,
        "latch": 1,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "common/mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "mod_generated.blif",
        "max_rss(MiB)": 100.8,
        "exec_time(ms)": 249.4,
        "simulation_time(ms)": 28.2,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 4,
        "logic element": 107,
        "generic logic size": 4,
        "Longest Path": 44,
        "Average Path": 9,
        "Estimated LUTs": 107,
        "Total Node": 107
    },
    "common/mod/no_arch": {
        "test_name": "common/mod/no_arch",
        "generated_blif": "mod_generated.blif",
        "max_rss(MiB)": 84.2,
        "exec_time(ms)": 281.6,
        "simulation_time(ms)": 98,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 4,
        "logic element": 107,
        "Longest Path": 44,
        "Average Path": 9,
        "Estimated LUTs": 107,
        "Total Node": 107
    },
    "common/mult_const/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/mult_const/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "mult_const_generated.blif",
        "max_rss(MiB)": 83.2,
        "exec_time(ms)": 127.8,
        "simulation_time(ms)": 26.1,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 4,
        "logic element": 4,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 5
    },
    "common/mult_const/no_arch": {
        "test_name": "common/mult_const/no_arch",
        "generated_blif": "mult_const_generated.blif",
        "max_rss(MiB)": 62.6,
        "exec_time(ms)": 40.9,
        "simulation_time(ms)": 16.1,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 4,
        "logic element": 15,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 15,
        "Total Node": 15
    },
    "common/mult/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/mult/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "mult_generated.blif",
        "max_rss(MiB)": 79.4,
        "exec_time(ms)": 116.6,
        "simulation_time(ms)": 18,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 4,
        "logic element": 4,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 5
    },
    "common/mult/no_arch": {
        "test_name": "common/mult/no_arch",
        "generated_blif": "mult_generated.blif",
        "max_rss(MiB)": 69.8,
        "exec_time(ms)": 57.9,
        "simulation_time(ms)": 25.5,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 4,
        "logic element": 23,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 23,
        "Total Node": 23
    },
    "common/mux/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/mux/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "mux_generated.blif",
        "max_rss(MiB)": 71.3,
        "exec_time(ms)": 108.6,
        "simulation_time(ms)": 13.5,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "common/mux/no_arch": {
        "test_name": "common/mux/no_arch",
        "generated_blif": "mux_generated.blif",
        "max_rss(MiB)": 50.6,
        "exec_time(ms)": 25.8,
        "simulation_time(ms)": 12.3,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 2,
        "logic element": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "common/nr/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/nr/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "nr_generated.blif",
        "max_rss(MiB)": 120.4,
        "exec_time(ms)": 461.5,
        "simulation_time(ms)": 158.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Po": 24,
        "latch": 24,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 2,
        "Total Node": 25
    },
    "common/nr/no_arch": {
        "test_name": "common/nr/no_arch",
        "generated_blif": "nr_generated.blif",
        "max_rss(MiB)": 99.5,
        "exec_time(ms)": 945,
        "simulation_time(ms)": 275.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Po": 24,
        "latch": 24,
        "Longest Path": 3,
        "Average Path": 2,
        "Total Node": 25
    },
    "common/pmux/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/pmux/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "pmux_generated.blif",
        "max_rss(MiB)": 106.7,
        "exec_time(ms)": 603.9,
        "simulation_time(ms)": 174.1,
        "test_coverage(%)": 100,
        "Pi": 230,
        "Po": 10,
        "logic element": 200,
        "generic logic size": 4,
        "Longest Path": 22,
        "Average Path": 3,
        "Estimated LUTs": 200,
        "Total Node": 200
    },
    "common/pmux/no_arch": {
        "test_name": "common/pmux/no_arch",
        "generated_blif": "pmux_generated.blif",
        "max_rss(MiB)": 86.2,
        "exec_time(ms)": 509.4,
        "simulation_time(ms)": 183,
        "test_coverage(%)": 100,
        "Pi": 230,
        "Po": 10,
        "logic element": 200,
        "Longest Path": 22,
        "Average Path": 3,
        "Estimated LUTs": 200,
        "Total Node": 200
    },
    "common/pow_const/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/pow_const/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "pow_const_generated.blif",
        "max_rss(MiB)": 93.8,
        "exec_time(ms)": 114.5,
        "simulation_time(ms)": 6.1,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 8,
        "logic element": 8,
        "Multiplier": 4,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 12
    },
    "common/pow_const/no_arch": {
        "test_name": "common/pow_const/no_arch",
        "generated_blif": "pow_const_generated.blif",
        "max_rss(MiB)": 78.8,
        "exec_time(ms)": 417.2,
        "simulation_time(ms)": 16,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 8,
        "logic element": 348,
        "Longest Path": 41,
        "Average Path": 7,
        "Estimated LUTs": 348,
        "Total Node": 348
    },
    "common/pow/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/pow/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "pow_generated.blif",
        "max_rss(MiB)": 101.3,
        "exec_time(ms)": 225.2,
        "simulation_time(ms)": 6.7,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 8,
        "logic element": 64,
        "Multiplier": 6,
        "generic logic size": 4,
        "Longest Path": 12,
        "Average Path": 5,
        "Estimated LUTs": 64,
        "Total Node": 70
    },
    "common/pow/no_arch": {
        "test_name": "common/pow/no_arch",
        "generated_blif": "pow_generated.blif",
        "max_rss(MiB)": 81.5,
        "exec_time(ms)": 630.6,
        "simulation_time(ms)": 25.7,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 8,
        "logic element": 574,
        "Longest Path": 60,
        "Average Path": 6,
        "Estimated LUTs": 574,
        "Total Node": 574
    },
    "common/reduce_and/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/reduce_and/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "reduce_and_generated.blif",
        "max_rss(MiB)": 71,
        "exec_time(ms)": 124.2,
        "simulation_time(ms)": 8.7,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "common/reduce_and/no_arch": {
        "test_name": "common/reduce_and/no_arch",
        "generated_blif": "reduce_and_generated.blif",
        "max_rss(MiB)": 50.7,
        "exec_time(ms)": 25.7,
        "simulation_time(ms)": 8.9,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "common/reduce_bool/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/reduce_bool/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "reduce_bool_generated.blif",
        "max_rss(MiB)": 71.6,
        "exec_time(ms)": 121.6,
        "simulation_time(ms)": 12.6,
        "test_coverage(%)": 100,
        "Pi": 11,
        "Po": 2,
        "logic element": 12,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "common/reduce_bool/no_arch": {
        "test_name": "common/reduce_bool/no_arch",
        "generated_blif": "reduce_bool_generated.blif",
        "max_rss(MiB)": 51.9,
        "exec_time(ms)": 28.9,
        "simulation_time(ms)": 12.3,
        "test_coverage(%)": 100,
        "Pi": 11,
        "Po": 2,
        "logic element": 12,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "common/register/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/register/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "register_generated.blif",
        "max_rss(MiB)": 79.8,
        "exec_time(ms)": 139.7,
        "simulation_time(ms)": 12.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 6,
        "latch": 6,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 7
    },
    "common/register/no_arch": {
        "test_name": "common/register/no_arch",
        "generated_blif": "register_generated.blif",
        "max_rss(MiB)": 60.1,
        "exec_time(ms)": 41.9,
        "simulation_time(ms)": 14,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 6,
        "latch": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 7
    },
    "common/rom/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/rom/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "rom_generated.blif",
        "max_rss(MiB)": 114.6,
        "exec_time(ms)": 265.4,
        "simulation_time(ms)": 110.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Po": 8,
        "latch": 8,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 2,
        "Total Node": 9
    },
    "common/rom/no_arch": {
        "test_name": "common/rom/no_arch",
        "generated_blif": "rom_generated.blif",
        "max_rss(MiB)": 94.1,
        "exec_time(ms)": 732.5,
        "simulation_time(ms)": 190.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Po": 8,
        "latch": 8,
        "Longest Path": 3,
        "Average Path": 2,
        "Total Node": 9
    },
    "common/sdffce/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/sdffce/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "sdffce_generated.blif",
        "max_rss(MiB)": 71.7,
        "exec_time(ms)": 106.3,
        "simulation_time(ms)": 5.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "common/sdffce/no_arch": {
        "test_name": "common/sdffce/no_arch",
        "generated_blif": "sdffce_generated.blif",
        "max_rss(MiB)": 51.6,
        "exec_time(ms)": 22.1,
        "simulation_time(ms)": 5.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "common/sdffe/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/sdffe/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "sdffe_generated.blif",
        "max_rss(MiB)": 71.9,
        "exec_time(ms)": 106.5,
        "simulation_time(ms)": 5.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "common/sdffe/no_arch": {
        "test_name": "common/sdffe/no_arch",
        "generated_blif": "sdffe_generated.blif",
        "max_rss(MiB)": 51.7,
        "exec_time(ms)": 25.5,
        "simulation_time(ms)": 3.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "common/sdff/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/sdff/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "sdff_generated.blif",
        "max_rss(MiB)": 69.5,
        "exec_time(ms)": 104.8,
        "simulation_time(ms)": 5.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "common/sdff/no_arch": {
        "test_name": "common/sdff/no_arch",
        "generated_blif": "sdff_generated.blif",
        "max_rss(MiB)": 48.9,
        "exec_time(ms)": 14.9,
        "simulation_time(ms)": 3.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "common/spram/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/spram/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "spram_generated.blif",
        "max_rss(MiB)": 134,
        "exec_time(ms)": 444.5,
        "simulation_time(ms)": 217.9,
        "test_coverage(%)": 100,
        "Pi": 26,
        "Po": 16,
        "logic element": 16,
        "Memory": 16,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 16,
        "Total Node": 32
    },
    "common/spram/no_arch": {
        "test_name": "common/spram/no_arch",
        "generated_blif": "spram_generated.blif",
        "max_rss(MiB)": 1392.7,
        "exec_time(ms)": 13423.7,
        "simulation_time(ms)": 3701.5,
        "test_coverage(%)": 99.7,
        "Latch Drivers": 1,
        "Pi": 25,
        "Po": 16,
        "logic element": 8744,
        "latch": 4096,
        "Longest Path": 10,
        "Average Path": 6,
        "Estimated LUTs": 8744,
        "Total Node": 12841
    },
    "common/sr/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/sr/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "sr_generated.blif",
        "max_rss(MiB)": 71,
        "exec_time(ms)": 121.3,
        "simulation_time(ms)": 10,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "common/sr/no_arch": {
        "test_name": "common/sr/no_arch",
        "generated_blif": "sr_generated.blif",
        "max_rss(MiB)": 51.4,
        "exec_time(ms)": 26.1,
        "simulation_time(ms)": 10.7,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 3,
        "logic element": 3,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "common/sub/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/sub/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "sub_generated.blif",
        "max_rss(MiB)": 79.5,
        "exec_time(ms)": 125.3,
        "simulation_time(ms)": 8.9,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "Adder": 3,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "common/sub/no_arch": {
        "test_name": "common/sub/no_arch",
        "generated_blif": "sub_generated.blif",
        "max_rss(MiB)": 53.9,
        "exec_time(ms)": 30.3,
        "simulation_time(ms)": 11.2,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 7,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 7,
        "Total Node": 7
    },
    "common/shiftx/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/shiftx/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "shiftx_generated.blif",
        "max_rss(MiB)": 76,
        "exec_time(ms)": 125.4,
        "simulation_time(ms)": 6.4,
        "test_coverage(%)": 100,
        "Pi": 6,
        "Po": 4,
        "logic element": 6,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "common/shiftx/no_arch": {
        "test_name": "common/shiftx/no_arch",
        "generated_blif": "shiftx_generated.blif",
        "max_rss(MiB)": 56.1,
        "exec_time(ms)": 30.5,
        "simulation_time(ms)": 7,
        "test_coverage(%)": 100,
        "Pi": 6,
        "Po": 4,
        "logic element": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "common/nrnw/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/nrnw/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "nrnw_generated.blif",
        "max_rss(MiB)": 123,
        "exec_time(ms)": 573,
        "simulation_time(ms)": 102.1,
        "test_coverage(%)": 100,
        "Pi": 38,
        "Po": 24,
        "logic element": 107,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 11,
        "Average Path": 5,
        "Estimated LUTs": 107,
        "Total Node": 115
    },
    "common/nrnw/no_arch": {
        "test_name": "common/nrnw/no_arch",
        "generated_blif": "nrnw_generated.blif",
        "max_rss(MiB)": 100.3,
        "exec_time(ms)": 1103.1,
        "simulation_time(ms)": 196.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 37,
        "Po": 24,
        "logic element": 587,
        "latch": 128,
        "Longest Path": 18,
        "Average Path": 6,
        "Estimated LUTs": 587,
        "Total Node": 716
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "generated_blif": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
