//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-23083092
// Cuda compilation tools, release 9.1, V9.1.85
// Based on LLVM 3.4svn
//

.version 6.1
.target sm_30
.address_size 64

	// .globl	_Z6oxMainv
.global .align 8 .b8 pixelID[8];
.global .align 8 .b8 resolution[8];
.global .align 1 .b8 output_buffer[1];
.global .align 1 .b8 image2[1];
.global .align 4 .b8 _ZN21rti_internal_typeinfo7pixelIDE[8] = {82, 97, 121, 0, 8, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo10resolutionE[8] = {82, 97, 121, 0, 8, 0, 0, 0};
.global .align 8 .u64 _ZN21rti_internal_register20reg_bitness_detectorE;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail0E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail1E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail2E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail3E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail4E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail5E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail6E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail7E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail8E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail9E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail0E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail1E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail2E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail3E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail4E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail5E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail6E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail7E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail8E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail9E;
.global .align 4 .u32 _ZN21rti_internal_register14reg_rayIndex_xE;
.global .align 4 .u32 _ZN21rti_internal_register14reg_rayIndex_yE;
.global .align 4 .u32 _ZN21rti_internal_register14reg_rayIndex_zE;
.global .align 8 .b8 _ZN21rti_internal_typename7pixelIDE[6] = {117, 105, 110, 116, 50, 0};
.global .align 8 .b8 _ZN21rti_internal_typename10resolutionE[6] = {117, 105, 110, 116, 50, 0};
.global .align 4 .u32 _ZN21rti_internal_typeenum7pixelIDE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum10resolutionE = 4919;
.global .align 16 .b8 _ZN21rti_internal_semantic7pixelIDE[14] = {114, 116, 76, 97, 117, 110, 99, 104, 73, 110, 100, 101, 120, 0};
.global .align 16 .b8 _ZN21rti_internal_semantic10resolutionE[12] = {114, 116, 76, 97, 117, 110, 99, 104, 68, 105, 109, 0};
.global .align 1 .b8 _ZN23rti_internal_annotation7pixelIDE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation10resolutionE[1];

.visible .entry _Z6oxMainv(

)
{
	.reg .pred 	%p<52>;
	.reg .b16 	%rs<5>;
	.reg .f32 	%f<329>;
	.reg .b32 	%r<41>;
	.reg .b64 	%rd<16>;


	ld.global.v2.u32 	{%r3, %r4}, [pixelID];
	cvt.u64.u32	%rd3, %r3;
	cvt.u64.u32	%rd4, %r4;
	mov.u64 	%rd7, output_buffer;
	cvta.global.u64 	%rd2, %rd7;
	mov.u32 	%r1, 2;
	mov.u32 	%r2, 16;
	mov.u64 	%rd6, 0;
	// inline asm
	call (%rd1), _rt_buffer_get_64, (%rd2, %r1, %r2, %rd3, %rd4, %rd6, %rd6);
	// inline asm
	ld.v4.f32 	{%f45, %f46, %f47, %f48}, [%rd1];
	mov.f32 	%f49, 0f3F8CCCCD;
	cvt.rzi.f32.f32	%f50, %f49;
	fma.rn.f32 	%f51, %f50, 0fC0000000, 0f400CCCCD;
	abs.f32 	%f3, %f51;
	abs.f32 	%f5, %f45;
	setp.lt.f32	%p4, %f5, 0f00800000;
	mul.f32 	%f52, %f5, 0f4B800000;
	selp.f32	%f53, 0fC3170000, 0fC2FE0000, %p4;
	selp.f32	%f54, %f52, %f5, %p4;
	mov.b32 	 %r7, %f54;
	and.b32  	%r8, %r7, 8388607;
	or.b32  	%r9, %r8, 1065353216;
	mov.b32 	 %f55, %r9;
	shr.u32 	%r10, %r7, 23;
	cvt.rn.f32.u32	%f56, %r10;
	add.f32 	%f57, %f53, %f56;
	setp.gt.f32	%p5, %f55, 0f3FB504F3;
	mul.f32 	%f58, %f55, 0f3F000000;
	add.f32 	%f59, %f57, 0f3F800000;
	selp.f32	%f60, %f58, %f55, %p5;
	selp.f32	%f61, %f59, %f57, %p5;
	add.f32 	%f62, %f60, 0fBF800000;
	add.f32 	%f44, %f60, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f43,%f44;
	// inline asm
	add.f32 	%f63, %f62, %f62;
	mul.f32 	%f64, %f43, %f63;
	mul.f32 	%f65, %f64, %f64;
	mov.f32 	%f66, 0f3C4CAF63;
	mov.f32 	%f67, 0f3B18F0FE;
	fma.rn.f32 	%f68, %f67, %f65, %f66;
	mov.f32 	%f69, 0f3DAAAABD;
	fma.rn.f32 	%f70, %f68, %f65, %f69;
	mul.rn.f32 	%f71, %f70, %f65;
	mul.rn.f32 	%f72, %f71, %f64;
	sub.f32 	%f73, %f62, %f64;
	neg.f32 	%f74, %f64;
	add.f32 	%f75, %f73, %f73;
	fma.rn.f32 	%f76, %f74, %f62, %f75;
	mul.rn.f32 	%f77, %f43, %f76;
	add.f32 	%f78, %f72, %f64;
	sub.f32 	%f79, %f64, %f78;
	add.f32 	%f80, %f72, %f79;
	add.f32 	%f81, %f77, %f80;
	add.f32 	%f82, %f78, %f81;
	sub.f32 	%f83, %f78, %f82;
	add.f32 	%f84, %f81, %f83;
	mov.f32 	%f85, 0f3F317200;
	mul.rn.f32 	%f86, %f61, %f85;
	mov.f32 	%f87, 0f35BFBE8E;
	mul.rn.f32 	%f88, %f61, %f87;
	add.f32 	%f89, %f86, %f82;
	sub.f32 	%f90, %f86, %f89;
	add.f32 	%f91, %f82, %f90;
	add.f32 	%f92, %f84, %f91;
	add.f32 	%f93, %f88, %f92;
	add.f32 	%f94, %f89, %f93;
	sub.f32 	%f95, %f89, %f94;
	add.f32 	%f96, %f93, %f95;
	mov.f32 	%f97, 0f400CCCCD;
	mul.rn.f32 	%f98, %f97, %f94;
	neg.f32 	%f99, %f98;
	fma.rn.f32 	%f100, %f97, %f94, %f99;
	fma.rn.f32 	%f101, %f97, %f96, %f100;
	mov.f32 	%f102, 0f00000000;
	fma.rn.f32 	%f103, %f102, %f94, %f101;
	add.rn.f32 	%f104, %f98, %f103;
	neg.f32 	%f105, %f104;
	add.rn.f32 	%f106, %f98, %f105;
	add.rn.f32 	%f107, %f106, %f103;
	mov.b32 	 %r11, %f104;
	setp.eq.s32	%p6, %r11, 1118925336;
	add.s32 	%r12, %r11, -1;
	mov.b32 	 %f108, %r12;
	add.f32 	%f109, %f107, 0f37000000;
	selp.f32	%f110, %f108, %f104, %p6;
	selp.f32	%f6, %f109, %f107, %p6;
	mul.f32 	%f111, %f110, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f112, %f111;
	mov.f32 	%f113, 0fBF317200;
	fma.rn.f32 	%f114, %f112, %f113, %f110;
	mov.f32 	%f115, 0fB5BFBE8E;
	fma.rn.f32 	%f116, %f112, %f115, %f114;
	mul.f32 	%f117, %f116, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f118, %f117;
	add.f32 	%f119, %f112, 0f00000000;
	ex2.approx.f32 	%f120, %f119;
	mul.f32 	%f121, %f118, %f120;
	setp.lt.f32	%p7, %f110, 0fC2D20000;
	selp.f32	%f122, 0f00000000, %f121, %p7;
	setp.gt.f32	%p8, %f110, 0f42D20000;
	selp.f32	%f320, 0f7F800000, %f122, %p8;
	setp.eq.f32	%p9, %f320, 0f7F800000;
	@%p9 bra 	BB0_2;

	fma.rn.f32 	%f320, %f320, %f6, %f320;

BB0_2:
	setp.lt.f32	%p10, %f45, 0f00000000;
	setp.eq.f32	%p11, %f3, 0f3F800000;
	and.pred  	%p1, %p10, %p11;
	mov.b32 	 %r13, %f320;
	xor.b32  	%r14, %r13, -2147483648;
	mov.b32 	 %f123, %r14;
	selp.f32	%f322, %f123, %f320, %p1;
	setp.eq.f32	%p12, %f45, 0f00000000;
	@%p12 bra 	BB0_5;
	bra.uni 	BB0_3;

BB0_5:
	add.f32 	%f126, %f45, %f45;
	selp.f32	%f322, %f126, 0f00000000, %p11;
	bra.uni 	BB0_6;

BB0_3:
	setp.geu.f32	%p13, %f45, 0f00000000;
	@%p13 bra 	BB0_6;

	mov.f32 	%f319, 0f400CCCCD;
	cvt.rzi.f32.f32	%f125, %f319;
	setp.neu.f32	%p14, %f125, 0f400CCCCD;
	selp.f32	%f322, 0f7FFFFFFF, %f322, %p14;

BB0_6:
	abs.f32 	%f296, %f45;
	add.f32 	%f127, %f296, 0f400CCCCD;
	mov.b32 	 %r15, %f127;
	setp.lt.s32	%p16, %r15, 2139095040;
	@%p16 bra 	BB0_11;

	abs.f32 	%f317, %f45;
	setp.gtu.f32	%p17, %f317, 0f7F800000;
	@%p17 bra 	BB0_10;
	bra.uni 	BB0_8;

BB0_10:
	add.f32 	%f322, %f45, 0f400CCCCD;
	bra.uni 	BB0_11;

BB0_8:
	abs.f32 	%f318, %f45;
	setp.neu.f32	%p18, %f318, 0f7F800000;
	@%p18 bra 	BB0_11;

	selp.f32	%f322, 0fFF800000, 0f7F800000, %p1;

BB0_11:
	mov.f32 	%f305, 0fB5BFBE8E;
	mov.f32 	%f304, 0fBF317200;
	mov.f32 	%f303, 0f00000000;
	mov.f32 	%f302, 0f35BFBE8E;
	mov.f32 	%f301, 0f3F317200;
	mov.f32 	%f300, 0f3DAAAABD;
	mov.f32 	%f299, 0f3C4CAF63;
	mov.f32 	%f298, 0f3B18F0FE;
	mov.f32 	%f297, 0f400CCCCD;
	setp.eq.f32	%p19, %f45, 0f3F800000;
	selp.f32	%f130, 0f3F800000, %f322, %p19;
	cvt.sat.f32.f32	%f17, %f130;
	abs.f32 	%f18, %f46;
	setp.lt.f32	%p20, %f18, 0f00800000;
	mul.f32 	%f131, %f18, 0f4B800000;
	selp.f32	%f132, 0fC3170000, 0fC2FE0000, %p20;
	selp.f32	%f133, %f131, %f18, %p20;
	mov.b32 	 %r16, %f133;
	and.b32  	%r17, %r16, 8388607;
	or.b32  	%r18, %r17, 1065353216;
	mov.b32 	 %f134, %r18;
	shr.u32 	%r19, %r16, 23;
	cvt.rn.f32.u32	%f135, %r19;
	add.f32 	%f136, %f132, %f135;
	setp.gt.f32	%p21, %f134, 0f3FB504F3;
	mul.f32 	%f137, %f134, 0f3F000000;
	add.f32 	%f138, %f136, 0f3F800000;
	selp.f32	%f139, %f137, %f134, %p21;
	selp.f32	%f140, %f138, %f136, %p21;
	add.f32 	%f141, %f139, 0fBF800000;
	add.f32 	%f129, %f139, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f128,%f129;
	// inline asm
	add.f32 	%f142, %f141, %f141;
	mul.f32 	%f143, %f128, %f142;
	mul.f32 	%f144, %f143, %f143;
	fma.rn.f32 	%f147, %f298, %f144, %f299;
	fma.rn.f32 	%f149, %f147, %f144, %f300;
	mul.rn.f32 	%f150, %f149, %f144;
	mul.rn.f32 	%f151, %f150, %f143;
	sub.f32 	%f152, %f141, %f143;
	neg.f32 	%f153, %f143;
	add.f32 	%f154, %f152, %f152;
	fma.rn.f32 	%f155, %f153, %f141, %f154;
	mul.rn.f32 	%f156, %f128, %f155;
	add.f32 	%f157, %f151, %f143;
	sub.f32 	%f158, %f143, %f157;
	add.f32 	%f159, %f151, %f158;
	add.f32 	%f160, %f156, %f159;
	add.f32 	%f161, %f157, %f160;
	sub.f32 	%f162, %f157, %f161;
	add.f32 	%f163, %f160, %f162;
	mul.rn.f32 	%f165, %f140, %f301;
	mul.rn.f32 	%f167, %f140, %f302;
	add.f32 	%f168, %f165, %f161;
	sub.f32 	%f169, %f165, %f168;
	add.f32 	%f170, %f161, %f169;
	add.f32 	%f171, %f163, %f170;
	add.f32 	%f172, %f167, %f171;
	add.f32 	%f173, %f168, %f172;
	sub.f32 	%f174, %f168, %f173;
	add.f32 	%f175, %f172, %f174;
	mul.rn.f32 	%f177, %f297, %f173;
	neg.f32 	%f178, %f177;
	fma.rn.f32 	%f179, %f297, %f173, %f178;
	fma.rn.f32 	%f180, %f297, %f175, %f179;
	fma.rn.f32 	%f182, %f303, %f173, %f180;
	add.rn.f32 	%f183, %f177, %f182;
	neg.f32 	%f184, %f183;
	add.rn.f32 	%f185, %f177, %f184;
	add.rn.f32 	%f186, %f185, %f182;
	mov.b32 	 %r20, %f183;
	setp.eq.s32	%p22, %r20, 1118925336;
	add.s32 	%r21, %r20, -1;
	mov.b32 	 %f187, %r21;
	add.f32 	%f188, %f186, 0f37000000;
	selp.f32	%f189, %f187, %f183, %p22;
	selp.f32	%f19, %f188, %f186, %p22;
	mul.f32 	%f190, %f189, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f191, %f190;
	fma.rn.f32 	%f193, %f191, %f304, %f189;
	fma.rn.f32 	%f195, %f191, %f305, %f193;
	mul.f32 	%f196, %f195, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f197, %f196;
	add.f32 	%f198, %f191, 0f00000000;
	ex2.approx.f32 	%f199, %f198;
	mul.f32 	%f200, %f197, %f199;
	setp.lt.f32	%p23, %f189, 0fC2D20000;
	selp.f32	%f201, 0f00000000, %f200, %p23;
	setp.gt.f32	%p24, %f189, 0f42D20000;
	selp.f32	%f323, 0f7F800000, %f201, %p24;
	setp.eq.f32	%p25, %f323, 0f7F800000;
	@%p25 bra 	BB0_13;

	fma.rn.f32 	%f323, %f323, %f19, %f323;

BB0_13:
	setp.lt.f32	%p26, %f46, 0f00000000;
	and.pred  	%p2, %p26, %p11;
	mov.b32 	 %r22, %f323;
	xor.b32  	%r23, %r22, -2147483648;
	mov.b32 	 %f202, %r23;
	selp.f32	%f325, %f202, %f323, %p2;
	setp.eq.f32	%p28, %f46, 0f00000000;
	@%p28 bra 	BB0_16;
	bra.uni 	BB0_14;

BB0_16:
	add.f32 	%f205, %f46, %f46;
	selp.f32	%f325, %f205, 0f00000000, %p11;
	bra.uni 	BB0_17;

BB0_14:
	setp.geu.f32	%p29, %f46, 0f00000000;
	@%p29 bra 	BB0_17;

	mov.f32 	%f316, 0f400CCCCD;
	cvt.rzi.f32.f32	%f204, %f316;
	setp.neu.f32	%p30, %f204, 0f400CCCCD;
	selp.f32	%f325, 0f7FFFFFFF, %f325, %p30;

BB0_17:
	add.f32 	%f206, %f18, 0f400CCCCD;
	mov.b32 	 %r24, %f206;
	setp.lt.s32	%p32, %r24, 2139095040;
	@%p32 bra 	BB0_22;

	setp.gtu.f32	%p33, %f18, 0f7F800000;
	@%p33 bra 	BB0_21;
	bra.uni 	BB0_19;

BB0_21:
	add.f32 	%f325, %f46, 0f400CCCCD;
	bra.uni 	BB0_22;

BB0_19:
	setp.neu.f32	%p34, %f18, 0f7F800000;
	@%p34 bra 	BB0_22;

	selp.f32	%f325, 0fFF800000, 0f7F800000, %p2;

BB0_22:
	mov.f32 	%f314, 0fB5BFBE8E;
	mov.f32 	%f313, 0fBF317200;
	mov.f32 	%f312, 0f00000000;
	mov.f32 	%f311, 0f35BFBE8E;
	mov.f32 	%f310, 0f3F317200;
	mov.f32 	%f309, 0f3DAAAABD;
	mov.f32 	%f308, 0f3C4CAF63;
	mov.f32 	%f307, 0f3B18F0FE;
	mov.f32 	%f306, 0f400CCCCD;
	setp.eq.f32	%p35, %f46, 0f3F800000;
	selp.f32	%f209, 0f3F800000, %f325, %p35;
	cvt.sat.f32.f32	%f30, %f209;
	abs.f32 	%f31, %f47;
	setp.lt.f32	%p36, %f31, 0f00800000;
	mul.f32 	%f210, %f31, 0f4B800000;
	selp.f32	%f211, 0fC3170000, 0fC2FE0000, %p36;
	selp.f32	%f212, %f210, %f31, %p36;
	mov.b32 	 %r25, %f212;
	and.b32  	%r26, %r25, 8388607;
	or.b32  	%r27, %r26, 1065353216;
	mov.b32 	 %f213, %r27;
	shr.u32 	%r28, %r25, 23;
	cvt.rn.f32.u32	%f214, %r28;
	add.f32 	%f215, %f211, %f214;
	setp.gt.f32	%p37, %f213, 0f3FB504F3;
	mul.f32 	%f216, %f213, 0f3F000000;
	add.f32 	%f217, %f215, 0f3F800000;
	selp.f32	%f218, %f216, %f213, %p37;
	selp.f32	%f219, %f217, %f215, %p37;
	add.f32 	%f220, %f218, 0fBF800000;
	add.f32 	%f208, %f218, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f207,%f208;
	// inline asm
	add.f32 	%f221, %f220, %f220;
	mul.f32 	%f222, %f207, %f221;
	mul.f32 	%f223, %f222, %f222;
	fma.rn.f32 	%f226, %f307, %f223, %f308;
	fma.rn.f32 	%f228, %f226, %f223, %f309;
	mul.rn.f32 	%f229, %f228, %f223;
	mul.rn.f32 	%f230, %f229, %f222;
	sub.f32 	%f231, %f220, %f222;
	neg.f32 	%f232, %f222;
	add.f32 	%f233, %f231, %f231;
	fma.rn.f32 	%f234, %f232, %f220, %f233;
	mul.rn.f32 	%f235, %f207, %f234;
	add.f32 	%f236, %f230, %f222;
	sub.f32 	%f237, %f222, %f236;
	add.f32 	%f238, %f230, %f237;
	add.f32 	%f239, %f235, %f238;
	add.f32 	%f240, %f236, %f239;
	sub.f32 	%f241, %f236, %f240;
	add.f32 	%f242, %f239, %f241;
	mul.rn.f32 	%f244, %f219, %f310;
	mul.rn.f32 	%f246, %f219, %f311;
	add.f32 	%f247, %f244, %f240;
	sub.f32 	%f248, %f244, %f247;
	add.f32 	%f249, %f240, %f248;
	add.f32 	%f250, %f242, %f249;
	add.f32 	%f251, %f246, %f250;
	add.f32 	%f252, %f247, %f251;
	sub.f32 	%f253, %f247, %f252;
	add.f32 	%f254, %f251, %f253;
	mul.rn.f32 	%f256, %f306, %f252;
	neg.f32 	%f257, %f256;
	fma.rn.f32 	%f258, %f306, %f252, %f257;
	fma.rn.f32 	%f259, %f306, %f254, %f258;
	fma.rn.f32 	%f261, %f312, %f252, %f259;
	add.rn.f32 	%f262, %f256, %f261;
	neg.f32 	%f263, %f262;
	add.rn.f32 	%f264, %f256, %f263;
	add.rn.f32 	%f265, %f264, %f261;
	mov.b32 	 %r29, %f262;
	setp.eq.s32	%p38, %r29, 1118925336;
	add.s32 	%r30, %r29, -1;
	mov.b32 	 %f266, %r30;
	add.f32 	%f267, %f265, 0f37000000;
	selp.f32	%f268, %f266, %f262, %p38;
	selp.f32	%f32, %f267, %f265, %p38;
	mul.f32 	%f269, %f268, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f270, %f269;
	fma.rn.f32 	%f272, %f270, %f313, %f268;
	fma.rn.f32 	%f274, %f270, %f314, %f272;
	mul.f32 	%f275, %f274, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f276, %f275;
	add.f32 	%f277, %f270, 0f00000000;
	ex2.approx.f32 	%f278, %f277;
	mul.f32 	%f279, %f276, %f278;
	setp.lt.f32	%p39, %f268, 0fC2D20000;
	selp.f32	%f280, 0f00000000, %f279, %p39;
	setp.gt.f32	%p40, %f268, 0f42D20000;
	selp.f32	%f326, 0f7F800000, %f280, %p40;
	setp.eq.f32	%p41, %f326, 0f7F800000;
	@%p41 bra 	BB0_24;

	fma.rn.f32 	%f326, %f326, %f32, %f326;

BB0_24:
	setp.lt.f32	%p42, %f47, 0f00000000;
	and.pred  	%p3, %p42, %p11;
	mov.b32 	 %r31, %f326;
	xor.b32  	%r32, %r31, -2147483648;
	mov.b32 	 %f281, %r32;
	selp.f32	%f328, %f281, %f326, %p3;
	setp.eq.f32	%p44, %f47, 0f00000000;
	@%p44 bra 	BB0_27;
	bra.uni 	BB0_25;

BB0_27:
	add.f32 	%f284, %f47, %f47;
	selp.f32	%f328, %f284, 0f00000000, %p11;
	bra.uni 	BB0_28;

BB0_25:
	setp.geu.f32	%p45, %f47, 0f00000000;
	@%p45 bra 	BB0_28;

	mov.f32 	%f315, 0f400CCCCD;
	cvt.rzi.f32.f32	%f283, %f315;
	setp.neu.f32	%p46, %f283, 0f400CCCCD;
	selp.f32	%f328, 0f7FFFFFFF, %f328, %p46;

BB0_28:
	add.f32 	%f285, %f31, 0f400CCCCD;
	mov.b32 	 %r33, %f285;
	setp.lt.s32	%p48, %r33, 2139095040;
	@%p48 bra 	BB0_33;

	setp.gtu.f32	%p49, %f31, 0f7F800000;
	@%p49 bra 	BB0_32;
	bra.uni 	BB0_30;

BB0_32:
	add.f32 	%f328, %f47, 0f400CCCCD;
	bra.uni 	BB0_33;

BB0_30:
	setp.neu.f32	%p50, %f31, 0f7F800000;
	@%p50 bra 	BB0_33;

	selp.f32	%f328, 0fFF800000, 0f7F800000, %p3;

BB0_33:
	mov.u64 	%rd15, 0;
	mov.u32 	%r40, 2;
	setp.eq.f32	%p51, %f47, 0f3F800000;
	selp.f32	%f290, 0f3F800000, %f328, %p51;
	cvt.sat.f32.f32	%f291, %f290;
	max.f32 	%f292, %f17, %f30;
	max.f32 	%f293, %f292, %f291;
	mov.f32 	%f289, 0f3F800000;
	sub.f32 	%f294, %f289, %f293;
	rcp.rn.f32 	%f295, %f294;
	mul.f32 	%f286, %f17, %f295;
	mul.f32 	%f287, %f30, %f295;
	mul.f32 	%f288, %f291, %f295;
	ld.global.v2.u32 	{%r36, %r37}, [pixelID];
	cvt.u64.u32	%rd10, %r36;
	cvt.u64.u32	%rd11, %r37;
	mov.u64 	%rd14, image2;
	cvta.global.u64 	%rd9, %rd14;
	mov.u32 	%r35, 8;
	// inline asm
	call (%rd8), _rt_buffer_get_64, (%rd9, %r40, %r35, %rd10, %rd11, %rd15, %rd15);
	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs3, %f288;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs2, %f287;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs1, %f286;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs4, %f289;}

	// inline asm
	st.v4.u16 	[%rd8], {%rs1, %rs2, %rs3, %rs4};
	ret;
}


