{
  "design": {
    "design_info": {
      "boundary_crc": "0x7CEAD282DBD2F02D",
      "device": "xczu7ev-ffvc1156-2-e",
      "gen_directory": "../../../../project.gen/sources_1/bd/bd_0",
      "name": "bd_0",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.1",
      "validated": "true"
    },
    "design_tree": {
      "hls_inst": ""
    },
    "interface_ports": {
      "lpcore_anti_message_stream_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:acc_fifo_read:1.0",
        "vlnv": "xilinx.com:interface:acc_fifo_read_rtl:1.0"
      },
      "lpcore_anti_message_stream_1": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:acc_fifo_read:1.0",
        "vlnv": "xilinx.com:interface:acc_fifo_read_rtl:1.0"
      },
      "lpcore_cancellation_unit_output_stream_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:acc_fifo_write:1.0",
        "vlnv": "xilinx.com:interface:acc_fifo_write_rtl:1.0"
      },
      "lpcore_cancellation_unit_output_stream_1": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:acc_fifo_write:1.0",
        "vlnv": "xilinx.com:interface:acc_fifo_write_rtl:1.0"
      },
      "lpcore_commit_time_stream_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:acc_fifo_read:1.0",
        "vlnv": "xilinx.com:interface:acc_fifo_read_rtl:1.0"
      },
      "lpcore_commit_time_stream_1": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:acc_fifo_read:1.0",
        "vlnv": "xilinx.com:interface:acc_fifo_read_rtl:1.0"
      },
      "lpcore_enqueue_event_stream_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:acc_fifo_read:1.0",
        "vlnv": "xilinx.com:interface:acc_fifo_read_rtl:1.0"
      },
      "lpcore_enqueue_event_stream_1": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:acc_fifo_read:1.0",
        "vlnv": "xilinx.com:interface:acc_fifo_read_rtl:1.0"
      },
      "lpcore_event_queue_full_stream_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:acc_fifo_write:1.0",
        "vlnv": "xilinx.com:interface:acc_fifo_write_rtl:1.0"
      },
      "lpcore_event_queue_full_stream_1": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:acc_fifo_write:1.0",
        "vlnv": "xilinx.com:interface:acc_fifo_write_rtl:1.0"
      },
      "lpcore_init_event_stream_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:acc_fifo_read:1.0",
        "vlnv": "xilinx.com:interface:acc_fifo_read_rtl:1.0"
      },
      "lpcore_init_event_stream_1": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:acc_fifo_read:1.0",
        "vlnv": "xilinx.com:interface:acc_fifo_read_rtl:1.0"
      },
      "lpcore_output_event_stream_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:acc_fifo_write:1.0",
        "vlnv": "xilinx.com:interface:acc_fifo_write_rtl:1.0"
      },
      "lpcore_output_event_stream_1": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:acc_fifo_write:1.0",
        "vlnv": "xilinx.com:interface:acc_fifo_write_rtl:1.0"
      }
    },
    "ports": {
      "ap_clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "ap_rst",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "bd_0_ap_clk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "200000000.0"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "ap_rst": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      }
    },
    "components": {
      "hls_inst": {
        "vlnv": "xilinx.com:hls:simulation_top:1.0",
        "xci_name": "bd_0_hls_inst_0",
        "xci_path": "ip/bd_0_hls_inst_0/bd_0_hls_inst_0.xci",
        "inst_hier_path": "hls_inst"
      }
    },
    "interface_nets": {
      "hls_inst_lpcore_anti_message_stream_0": {
        "interface_ports": [
          "lpcore_anti_message_stream_0",
          "hls_inst/lpcore_anti_message_stream_0"
        ]
      },
      "hls_inst_lpcore_anti_message_stream_1": {
        "interface_ports": [
          "lpcore_anti_message_stream_1",
          "hls_inst/lpcore_anti_message_stream_1"
        ]
      },
      "hls_inst_lpcore_cancellation_unit_output_stream_0": {
        "interface_ports": [
          "lpcore_cancellation_unit_output_stream_0",
          "hls_inst/lpcore_cancellation_unit_output_stream_0"
        ]
      },
      "hls_inst_lpcore_cancellation_unit_output_stream_1": {
        "interface_ports": [
          "lpcore_cancellation_unit_output_stream_1",
          "hls_inst/lpcore_cancellation_unit_output_stream_1"
        ]
      },
      "hls_inst_lpcore_commit_time_stream_0": {
        "interface_ports": [
          "lpcore_commit_time_stream_0",
          "hls_inst/lpcore_commit_time_stream_0"
        ]
      },
      "hls_inst_lpcore_commit_time_stream_1": {
        "interface_ports": [
          "lpcore_commit_time_stream_1",
          "hls_inst/lpcore_commit_time_stream_1"
        ]
      },
      "hls_inst_lpcore_enqueue_event_stream_0": {
        "interface_ports": [
          "lpcore_enqueue_event_stream_0",
          "hls_inst/lpcore_enqueue_event_stream_0"
        ]
      },
      "hls_inst_lpcore_enqueue_event_stream_1": {
        "interface_ports": [
          "lpcore_enqueue_event_stream_1",
          "hls_inst/lpcore_enqueue_event_stream_1"
        ]
      },
      "hls_inst_lpcore_event_queue_full_stream_0": {
        "interface_ports": [
          "lpcore_event_queue_full_stream_0",
          "hls_inst/lpcore_event_queue_full_stream_0"
        ]
      },
      "hls_inst_lpcore_event_queue_full_stream_1": {
        "interface_ports": [
          "lpcore_event_queue_full_stream_1",
          "hls_inst/lpcore_event_queue_full_stream_1"
        ]
      },
      "hls_inst_lpcore_init_event_stream_0": {
        "interface_ports": [
          "lpcore_init_event_stream_0",
          "hls_inst/lpcore_init_event_stream_0"
        ]
      },
      "hls_inst_lpcore_init_event_stream_1": {
        "interface_ports": [
          "lpcore_init_event_stream_1",
          "hls_inst/lpcore_init_event_stream_1"
        ]
      },
      "hls_inst_lpcore_output_event_stream_0": {
        "interface_ports": [
          "lpcore_output_event_stream_0",
          "hls_inst/lpcore_output_event_stream_0"
        ]
      },
      "hls_inst_lpcore_output_event_stream_1": {
        "interface_ports": [
          "lpcore_output_event_stream_1",
          "hls_inst/lpcore_output_event_stream_1"
        ]
      }
    },
    "nets": {
      "ap_clk_0_1": {
        "ports": [
          "ap_clk",
          "hls_inst/ap_clk"
        ]
      },
      "ap_rst_0_1": {
        "ports": [
          "ap_rst",
          "hls_inst/ap_rst"
        ]
      }
    }
  }
}