/RAID2/COURSE/iclab/iclab143/Lab05_2024A/Exercise/03_GATE/PATTERN.vp
/RAID2/COURSE/iclab/iclab143/Lab05_2024A/Exercise/03_GATE/TESTBED.v
/RAID2/COURSE/iclab/iclab143/Lab05_2024A/Exercise/03_GATE/TMIP_SYN.v
/RAID2/COURSE/iclab/iclab143/Lab05_2024A/Exercise/04_MEM/MEM_3.v
/RAID2/COURSE/iclab/iclabTA01/UMC018_CBDK/CIC/Verilog/fsa0m_a_generic_core_30.lib.src
