git clone --depth 1 --no-tags https://github.com/ncicek/IQmodulator.git f:/verilog_sva_gh_scraper/data/full_repos/372089891
git clone --depth 1 --no-tags https://github.com/santhosh-raghul/tomasulo.git f:/verilog_sva_gh_scraper/data/full_repos/365224810
git clone --depth 1 --no-tags https://github.com/Dennis34png/EstructurasII.git f:/verilog_sva_gh_scraper/data/full_repos/367480829
git clone --depth 1 --no-tags https://github.com/ic-cad/plode.git f:/verilog_sva_gh_scraper/data/full_repos/365920132
git clone --depth 1 --no-tags https://github.com/Gaukm01/CS220.git f:/verilog_sva_gh_scraper/data/full_repos/371944252
git clone --depth 1 --no-tags https://github.com/arpitkumar1412/Multi-cycle-datapath.git f:/verilog_sva_gh_scraper/data/full_repos/374213094
git clone --depth 1 --no-tags https://github.com/CYF0823/kws-accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/364485035
git clone --depth 1 --no-tags https://github.com/tarun-singla/Configurable-Fabric.git f:/verilog_sva_gh_scraper/data/full_repos/369787245
git clone --depth 1 --no-tags https://github.com/Nzarite/crypto-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/371112091
git clone --depth 1 --no-tags https://github.com/kzwrime/priscv.git f:/verilog_sva_gh_scraper/data/full_repos/371662116
git clone --depth 1 --no-tags https://github.com/spdy1895/Systolic_Array.git f:/verilog_sva_gh_scraper/data/full_repos/367107038
git clone --depth 1 --no-tags https://github.com/TinyRetroWarehouse/vga-driver-fpga.git f:/verilog_sva_gh_scraper/data/full_repos/368739378
git clone --depth 1 --no-tags https://github.com/Tecu23/decryption-verilog-program.git f:/verilog_sva_gh_scraper/data/full_repos/366284893
git clone --depth 1 --no-tags https://github.com/li123718/iu.git f:/verilog_sva_gh_scraper/data/full_repos/368407073
git clone --depth 1 --no-tags https://github.com/I4N4P/Basys3_13_channels_voltage_displaying_instrument.git f:/verilog_sva_gh_scraper/data/full_repos/365591496
git clone --depth 1 --no-tags https://github.com/MarcosSevert/VerilogGalileoX.git f:/verilog_sva_gh_scraper/data/full_repos/374475717
git clone --depth 1 --no-tags https://github.com/EricTtTtT/RISCV-Pipeline-Project.git f:/verilog_sva_gh_scraper/data/full_repos/373222339
git clone --depth 1 --no-tags https://github.com/mriosrivas/pynq.git f:/verilog_sva_gh_scraper/data/full_repos/369030675
git clone --depth 1 --no-tags https://github.com/antonyaraujo/PBL3-maquinadevendas.git f:/verilog_sva_gh_scraper/data/full_repos/367924374
git clone --depth 1 --no-tags https://github.com/PiChampion/VerilogBitFusion.git f:/verilog_sva_gh_scraper/data/full_repos/370502370
git clone --depth 1 --no-tags https://github.com/muskan89/DLD_Assignments.git f:/verilog_sva_gh_scraper/data/full_repos/364985615
git clone --depth 1 --no-tags https://github.com/Daydreamer97/FPGA_Verilog_Learning.git f:/verilog_sva_gh_scraper/data/full_repos/368542735
git clone --depth 1 --no-tags https://github.com/Space-Odie/Zybo_Projects.git f:/verilog_sva_gh_scraper/data/full_repos/368724711
git clone --depth 1 --no-tags https://github.com/tonyjoo974/RISC-V-Pipelined.git f:/verilog_sva_gh_scraper/data/full_repos/367786378
git clone --depth 1 --no-tags https://github.com/syedarafia13/verilog-practice.git f:/verilog_sva_gh_scraper/data/full_repos/364315321
git clone --depth 1 --no-tags https://github.com/Osama-Nadeem/Practice-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/364711411
git clone --depth 1 --no-tags https://github.com/wacky199/MIPS32.git f:/verilog_sva_gh_scraper/data/full_repos/367274261
git clone --depth 1 --no-tags https://github.com/andykitchen/astra6502.git f:/verilog_sva_gh_scraper/data/full_repos/371967938
git clone --depth 1 --no-tags https://github.com/AlishKanani/ACA-CSU_Approximate-Adders.git f:/verilog_sva_gh_scraper/data/full_repos/367891916
git clone --depth 1 --no-tags https://github.com/vvsosed/verilog_examples.git f:/verilog_sva_gh_scraper/data/full_repos/368197508
git clone --depth 1 --no-tags https://github.com/tnguyen-tx/AHB_lite.git f:/verilog_sva_gh_scraper/data/full_repos/365824319
git clone --depth 1 --no-tags https://github.com/afrodriguezfl/Implementation-of-an-alarm-system-in-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/365871698
git clone --depth 1 --no-tags https://github.com/sudhamshu091/FPGA-Academic-Digital-Logic-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/365419499
git clone --depth 1 --no-tags https://github.com/lastweek/vcu118_fmcp_qsfp.git f:/verilog_sva_gh_scraper/data/full_repos/373608526
git clone --depth 1 --no-tags https://github.com/y38y38/floor_log2.git f:/verilog_sva_gh_scraper/data/full_repos/374268478
git clone --depth 1 --no-tags https://github.com/Ajay-Sai-Reddy/Vedic-Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/367868338
git clone --depth 1 --no-tags https://github.com/UnnamedOrange/Vivado-Term-Project.git f:/verilog_sva_gh_scraper/data/full_repos/371418615
git clone --depth 1 --no-tags https://github.com/Vishal1128/Implementation_of_32_bit_Multipliers_on_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/374261240
git clone --depth 1 --no-tags https://github.com/matt-beach/memLCDdriver.git f:/verilog_sva_gh_scraper/data/full_repos/366534910
git clone --depth 1 --no-tags https://github.com/evgenii-lezhnev/HDLNoCGen.git f:/verilog_sva_gh_scraper/data/full_repos/371958585
git clone --depth 1 --no-tags https://github.com/pratiksolav/Edge_Detection_in_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/372488522
git clone --depth 1 --no-tags https://github.com/mateusxxlima/hardware-description.git f:/verilog_sva_gh_scraper/data/full_repos/372201640
git clone --depth 1 --no-tags https://github.com/ib619/Group7_design_project.git f:/verilog_sva_gh_scraper/data/full_repos/366373364
git clone --depth 1 --no-tags https://github.com/ValentinAdam/LDH-Tema2.git f:/verilog_sva_gh_scraper/data/full_repos/371486597
git clone --depth 1 --no-tags https://github.com/peterzhong2001/EE371_Labs.git f:/verilog_sva_gh_scraper/data/full_repos/367193466
git clone --depth 1 --no-tags https://github.com/IanArko/Player-Piano.git f:/verilog_sva_gh_scraper/data/full_repos/364308607
git clone --depth 1 --no-tags https://github.com/sshhaawwnn111/Computer_Organization_hw4.git f:/verilog_sva_gh_scraper/data/full_repos/364924638
git clone --depth 1 --no-tags https://github.com/LichunMeng/DE0-nano-photon-count.git f:/verilog_sva_gh_scraper/data/full_repos/365293748
git clone --depth 1 --no-tags https://github.com/leo-Ne/FPGA-example-for-TUNERL-succesors.git f:/verilog_sva_gh_scraper/data/full_repos/365399586
git clone --depth 1 --no-tags https://github.com/Heroyuan203/Filters.git f:/verilog_sva_gh_scraper/data/full_repos/365688358
git clone --depth 1 --no-tags https://github.com/gowthamgowthamp/restoring-divider.git f:/verilog_sva_gh_scraper/data/full_repos/365903593
git clone --depth 1 --no-tags https://github.com/eduardoadf21/MIC-project.git f:/verilog_sva_gh_scraper/data/full_repos/366092012
git clone --depth 1 --no-tags https://github.com/dathoanh/Simple-Verilog-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/366259455
git clone --depth 1 --no-tags https://github.com/aktastunahan/Arithmetic-Logic-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/365034899
git clone --depth 1 --no-tags https://github.com/lackofdream/32bit-multicycle-mips-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/365514789
git clone --depth 1 --no-tags https://github.com/AndresSanchez117/MIPS-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/365474213
git clone --depth 1 --no-tags https://github.com/x8BADF00D/CMPE125.git f:/verilog_sva_gh_scraper/data/full_repos/364784578
git clone --depth 1 --no-tags https://github.com/x8BADF00D/CMPE140.git f:/verilog_sva_gh_scraper/data/full_repos/364781617
git clone --depth 1 --no-tags https://github.com/victor4700/MSEE_project.git f:/verilog_sva_gh_scraper/data/full_repos/368743788
git clone --depth 1 --no-tags https://github.com/e-Erdem/VSCPU.git f:/verilog_sva_gh_scraper/data/full_repos/368696589
git clone --depth 1 --no-tags https://github.com/indhrajith1199/Votingmachine.git f:/verilog_sva_gh_scraper/data/full_repos/367917387
git clone --depth 1 --no-tags https://github.com/jonathanschroeter/CS-4341-ALU-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/367147383
git clone --depth 1 --no-tags https://github.com/Firestarter97/micro-processor.git f:/verilog_sva_gh_scraper/data/full_repos/369413934
git clone --depth 1 --no-tags https://github.com/ber-mun02/SemArq_ProyectoFinal_D12E4.git f:/verilog_sva_gh_scraper/data/full_repos/368886580
git clone --depth 1 --no-tags https://github.com/kamahori/mips-processor.git f:/verilog_sva_gh_scraper/data/full_repos/367567470
git clone --depth 1 --no-tags https://github.com/AhmadGon/Advanced-Digital-Oscilloscope.git f:/verilog_sva_gh_scraper/data/full_repos/366334142
git clone --depth 1 --no-tags https://github.com/afaringhazal/CEIT-LC.git f:/verilog_sva_gh_scraper/data/full_repos/365312896
git clone --depth 1 --no-tags https://github.com/preston-Glenn/CE4304_CPU_Project.git f:/verilog_sva_gh_scraper/data/full_repos/366618052
git clone --depth 1 --no-tags https://github.com/LinyueWang/AD7693_fpga.git f:/verilog_sva_gh_scraper/data/full_repos/366648522
git clone --depth 1 --no-tags https://github.com/Ghcrghcr/boothmul256_64.git f:/verilog_sva_gh_scraper/data/full_repos/366666199
git clone --depth 1 --no-tags https://github.com/Nexusoft/nexus-hash-fpga-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/366844681
git clone --depth 1 --no-tags https://github.com/jongai/Chips.git f:/verilog_sva_gh_scraper/data/full_repos/366921275
git clone --depth 1 --no-tags https://github.com/esteban11519/SistemasEmbebidos.git f:/verilog_sva_gh_scraper/data/full_repos/366918257
git clone --depth 1 --no-tags https://github.com/suuzen/mycpu.git f:/verilog_sva_gh_scraper/data/full_repos/374322054
git clone --depth 1 --no-tags https://github.com/lylechan42/DDS.git f:/verilog_sva_gh_scraper/data/full_repos/374379132
git clone --depth 1 --no-tags https://github.com/hsntrq/TwoPlayerTankGame.git f:/verilog_sva_gh_scraper/data/full_repos/374212378
git clone --depth 1 --no-tags https://github.com/adhilartz/fpgacam.git f:/verilog_sva_gh_scraper/data/full_repos/373360989
git clone --depth 1 --no-tags https://github.com/eerielocus/system_architecture.git f:/verilog_sva_gh_scraper/data/full_repos/373610167
git clone --depth 1 --no-tags https://github.com/SidhartheneeNayak/1011-Sequence-Detector-.git f:/verilog_sva_gh_scraper/data/full_repos/374049455
git clone --depth 1 --no-tags https://github.com/SaiAshwith/Crypto-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/371342772
git clone --depth 1 --no-tags https://github.com/Advait13/sky130RTLDesignAndSynthesisWorkshop.git f:/verilog_sva_gh_scraper/data/full_repos/371439675
git clone --depth 1 --no-tags https://github.com/Atulgupta251/team03.git f:/verilog_sva_gh_scraper/data/full_repos/371224833
git clone --depth 1 --no-tags https://github.com/alvin870203/ntu_CA20F.git f:/verilog_sva_gh_scraper/data/full_repos/371483773
git clone --depth 1 --no-tags https://github.com/qinfen1127/IP_design.git f:/verilog_sva_gh_scraper/data/full_repos/372799175
git clone --depth 1 --no-tags https://github.com/sgurkirpal/FPGA-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/370018303
git clone --depth 1 --no-tags https://github.com/AmnesiacGarden/MIPS_System.git f:/verilog_sva_gh_scraper/data/full_repos/370073079
git clone --depth 1 --no-tags https://github.com/Nafis-Mustakim-Taskin/Carry-Select-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/369877628
git clone --depth 1 --no-tags https://github.com/ne-egor/qflow_diff.git f:/verilog_sva_gh_scraper/data/full_repos/369201373
git clone --depth 1 --no-tags https://github.com/mrazimi99/Pipelined-ARM-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/370334580
git clone --depth 1 --no-tags https://github.com/soulrrrrr/NCTU-Computer-Organization-2021-Spring.git f:/verilog_sva_gh_scraper/data/full_repos/370900479
git clone --depth 1 --no-tags https://github.com/rajveer111-maker/Aes_algo.git f:/verilog_sva_gh_scraper/data/full_repos/372562042
git clone --depth 1 --no-tags https://github.com/madorskya/alct.git f:/verilog_sva_gh_scraper/data/full_repos/370836382
git clone --depth 1 --no-tags https://github.com/klokaj/FLASH_ADC.git f:/verilog_sva_gh_scraper/data/full_repos/372067292
git clone --depth 1 --no-tags https://github.com/fleb72/FPGA-Alchitry-Verilog-Si7021-temperature.git f:/verilog_sva_gh_scraper/data/full_repos/371100948
git clone --depth 1 --no-tags https://github.com/romulusae/romulus-hardware.git f:/verilog_sva_gh_scraper/data/full_repos/371023005
git clone --depth 1 --no-tags https://github.com/Timothysthomas4316/AES.git f:/verilog_sva_gh_scraper/data/full_repos/364241661
git clone --depth 1 --no-tags https://github.com/onagbonoga/onagbonoga.github.io.git f:/verilog_sva_gh_scraper/data/full_repos/373586632
git clone --depth 1 --no-tags https://github.com/YC-Vertex/mips.git f:/verilog_sva_gh_scraper/data/full_repos/371940507
git clone --depth 1 --no-tags https://github.com/gitzhangzhao/toy.git f:/verilog_sva_gh_scraper/data/full_repos/372791877
git clone --depth 1 --no-tags https://github.com/AtlasFPGA/Radio-86RK.git f:/verilog_sva_gh_scraper/data/full_repos/373226696
