
---------- Begin Simulation Statistics ----------
simSeconds                                   0.025188                       # Number of seconds simulated (Second)
simTicks                                  25188447500                       # Number of ticks simulated (Tick)
finalTick                                 25188447500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    633.39                       # Real time elapsed on the host (Second)
hostTickRate                                 39767731                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   21717576                       # Number of bytes of host memory used (Byte)
simInsts                                     50000007                       # Number of instructions simulated (Count)
simOps                                       50000007                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    78940                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      78940                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED  25188447500                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         50376896                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        50189325                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                       33                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       50163063                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                    103                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               189276                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            235435                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples            50375820                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.995777                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.714522                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  33482271     66.46%     66.46% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   2748986      5.46%     71.92% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   6660908     13.22%     85.14% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   1956806      3.88%     89.03% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   2079611      4.13%     93.16% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   1643946      3.26%     96.42% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   1194154      2.37%     98.79% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    354359      0.70%     99.49% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    254779      0.51%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              50375820                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                      29      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                340163      2.13%      2.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      2.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                  8847      0.06%      2.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult              4401754     27.61%     29.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc           7987226     50.10%     79.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv               2381179     14.94%     94.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc               680348      4.27%     99.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     99.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     99.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     99.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     99.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     99.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     99.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     99.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     99.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     99.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     99.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     99.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     99.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     99.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     99.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     99.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     99.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     99.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     99.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     99.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     99.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     99.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     99.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     99.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     99.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     99.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     99.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     99.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     99.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     99.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     99.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     99.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     99.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     99.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     99.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     99.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     99.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                   2883      0.02%     99.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     0      0.00%     99.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead            106837      0.67%     99.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite            31794      0.20%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass           32      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       3617121      7.21%      7.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            0      0.00%      7.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%      7.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd      9699363     19.34%     26.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     26.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt      8505394     16.96%     43.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult      3911932      7.80%     51.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc     12926385     25.77%     77.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv       510308      1.02%     78.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc       340211      0.68%     78.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     78.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     78.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     78.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     78.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     78.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     78.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     78.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     78.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     78.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     78.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     78.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     78.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     78.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     78.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     78.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     78.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       545437      1.09%     79.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       170087      0.34%     80.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead      6444336     12.85%     93.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite      3492457      6.96%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       50163063                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.995755                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                            15941060                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.317785                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 59044098                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 4352045                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         4319163                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                 107598998                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                 46026589                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses         45727978                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     4335557                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                     61768534                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          50092713                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       6942638                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                       260                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           10582076                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         554474                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      3639438                       # Number of stores executed (Count)
system.cpu.numRate                           0.994359                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                              12                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            1076                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    50000007                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      50000007                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               1.007538                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          1.007538                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.992519                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.992519                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   19223997                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   7506745                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                    75107126                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                   38346475                       # Number of floating regfile writes (Count)
system.cpu.miscRegfileReads                 600429314                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                 42242982                       # number of misc regfile writes (Count)
system.cpu.lastCommitTick                 25188447500                       # The last tick to commit an instruction (Count)
system.cpu.MemDepUnit__0.insertedLoads        6939792                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       3656009                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                       0                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect              3204                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio                 nan                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.stream_tage.coldMisses            0                       # ittage the provider component lookup hit (Count)
system.cpu.branchPred.stream_tage.capacityMisses            0                       # ittage the alternate prediction lookup hit (Count)
system.cpu.branchPred.stream_tage.compulsoryMisses            0                       # ittage the provider component pred hit (Count)
system.cpu.branchPred.stream_tage.providerTableDist::samples      8077020                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::mean     0.690639                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::stdev     2.243987                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::underflows            0      0.00%      0.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::0      6405907     79.31%     79.31% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::1      1155442     14.31%     93.62% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::2        27665      0.34%     93.96% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::3        22170      0.27%     94.23% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::4         8548      0.11%     94.34% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::5        12125      0.15%     94.49% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::6        16747      0.21%     94.70% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::7       100173      1.24%     95.94% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::8        34102      0.42%     96.36% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::9       169435      2.10%     98.46% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::10        24821      0.31%     98.76% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::11        16023      0.20%     98.96% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::12        13332      0.17%     99.13% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::13        11690      0.14%     99.27% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::14        12232      0.15%     99.42% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::15        46608      0.58%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::16            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::17            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::18            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::19            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::20            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::21            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::overflows            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::min_value            0                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::max_value           15                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::total      8077020                       # the distribution of provider component (Count)
system.cpu.commit.commitSquashedInsts          199637                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls              33                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts              3205                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     50348725                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.993074                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.294481                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        38570411     76.61%     76.61% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         3662805      7.27%     83.88% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         1221329      2.43%     86.31% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         1212031      2.41%     88.71% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          495029      0.98%     89.70% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          426603      0.85%     90.54% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          544471      1.08%     91.63% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          849874      1.69%     93.31% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         3366172      6.69%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     50348725                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             50000007                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               50000007                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    10520630                       # Number of memory references committed (Count)
system.cpu.commit.loads                       6886745                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     552602                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                   45706756                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    22616502                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                     0                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           32      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      3591647      7.18%      7.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            0      0.00%      7.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%      7.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd      9694781     19.39%     26.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     26.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt      8504194     17.01%     43.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult      3911932      7.82%     51.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc     12926372     25.85%     77.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv       510252      1.02%     78.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc       340167      0.68%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       531486      1.06%     80.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       170086      0.34%     80.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead      6355259     12.71%     93.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite      3463799      6.93%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     50000007                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       3366172                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data        5980572                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           5980572                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       5980572                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          5980572                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      4593044                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         4593044                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      4593044                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        4593044                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 389716692860                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 389716692860                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 389716692860                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 389716692860                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     10573616                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      10573616                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     10573616                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     10573616                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.434387                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.434387                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.434387                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.434387                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 84849.327126                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 84849.327126                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 84849.327126                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 84849.327126                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs        49991                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs         2529                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      19.767102                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks      1528967                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total           1528967                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data      2584171                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total       2584171                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data      2584171                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total      2584171                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data      2008873                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      2008873                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data      2008873                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      2008873                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrUncacheable::cpu.data            2                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.overallMshrUncacheable::total            2                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 181798345360                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 181798345360                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 181798345360                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 181798345360                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.189989                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.189989                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.189989                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.189989                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 90497.679724                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 90497.679724                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 90497.679724                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 90497.679724                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                2006825                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      3877412                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         3877412                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data      3062321                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total       3062321                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 247521145000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 247521145000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      6939733                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      6939733                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.441274                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.441274                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 80827.955332                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 80827.955332                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data      2584157                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total      2584157                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       478164                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       478164                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data  40368381500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total  40368381500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.068902                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.068902                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 84423.715503                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 84423.715503                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      2103160                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        2103160                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data      1530723                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total      1530723                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data 142195547860                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total 142195547860                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      3633883                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      3633883                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.421236                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.421236                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 92894.369432                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 92894.369432                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data           14                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           14                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data      1530709                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total      1530709                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::cpu.data            2                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::total            2                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data 141429963860                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total 141429963860                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.421232                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.421232                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 92395.069122                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 92395.069122                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  25188447500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          2047.008585                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              7983478                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            2006825                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               3.978164                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              153500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  2047.008585                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999516                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999516                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          861                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1         1187                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           86597801                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          86597801                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25188447500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  1353837                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              42703512                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   2739814                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               3575450                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                   3207                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               214572                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                     7                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               50237029                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                    48                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.demandHits::cpu.mmu.dtb.walker       201613                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.demandHits::total       201613                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.overallHits::cpu.mmu.dtb.walker       201613                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.overallHits::total       201613                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.demandMisses::cpu.mmu.dtb.walker         8579                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.demandMisses::total         8579                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.overallMisses::cpu.mmu.dtb.walker         8579                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.overallMisses::total         8579                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.demandMissLatency::cpu.mmu.dtb.walker    840397000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMissLatency::total    840397000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::cpu.mmu.dtb.walker    840397000                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::total    840397000                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.demandAccesses::cpu.mmu.dtb.walker       210192                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandAccesses::total       210192                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::cpu.mmu.dtb.walker       210192                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::total       210192                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandMissRate::cpu.mmu.dtb.walker     0.040815                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMissRate::total     0.040815                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::cpu.mmu.dtb.walker     0.040815                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::total     0.040815                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMissLatency::cpu.mmu.dtb.walker 97959.785523                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMissLatency::total 97959.785523                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::cpu.mmu.dtb.walker 97959.785523                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::total 97959.785523                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.demandMshrMisses::cpu.mmu.dtb.walker         8579                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::total         8579                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::cpu.mmu.dtb.walker         8579                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::total         8579                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMissLatency::cpu.mmu.dtb.walker    831818000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissLatency::total    831818000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::cpu.mmu.dtb.walker    831818000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::total    831818000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.040815                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMshrMissRate::total     0.040815                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.040815                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::total     0.040815                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 96959.785523                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::total 96959.785523                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 96959.785523                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::total 96959.785523                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.replacements         8563                       # number of replacements (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::cpu.mmu.dtb.walker       201613                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::total       201613                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::cpu.mmu.dtb.walker         8579                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::total         8579                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.missLatency::cpu.mmu.dtb.walker    840397000                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatency::total    840397000                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.accesses::cpu.mmu.dtb.walker       210192                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.accesses::total       210192                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.missRate::cpu.mmu.dtb.walker     0.040815                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.missRate::total     0.040815                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.dtb.walker 97959.785523                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::total 97959.785523                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::cpu.mmu.dtb.walker         8579                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::total         8579                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.dtb.walker    831818000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::total    831818000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.dtb.walker     0.040815                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::total     0.040815                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.dtb.walker 96959.785523                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 96959.785523                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  25188447500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse    15.978449                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs       148347                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs         8563                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs    17.324185                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick      1886500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::cpu.mmu.dtb.walker    15.978449                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker     0.998653                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total     0.998653                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::0            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::1           10                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::2            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses       428963                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses       428963                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25188447500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles               3644                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       50377923                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      217078                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             217078                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      50368544                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    6428                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                        407                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   3390111                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                     7                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           50375820                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.000042                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.425582                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 40237482     79.87%     79.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  3420057      6.79%     86.66% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   200620      0.40%     87.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   125384      0.25%     87.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   268318      0.53%     87.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   359259      0.71%     88.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   648823      1.29%     89.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  1509047      3.00%     92.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  3606830      7.16%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             50375820                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.004309                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.000020                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        3390064                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           3390064                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       3390064                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          3390064                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst           47                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total              47                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst           47                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total             47                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst      2765500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total      2765500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst      2765500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total      2765500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      3390111                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       3390111                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      3390111                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      3390111                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000014                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000014                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000014                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000014                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 58840.425532                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 58840.425532                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 58840.425532                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 58840.425532                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          212                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            3                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      70.666667                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst            2                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total             2                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst            2                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total            2                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst           45                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total           45                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst           45                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total           45                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst      2659500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total      2659500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst      2659500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total      2659500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000013                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000013                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000013                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000013                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst        59100                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total        59100                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst        59100                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total        59100                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                      0                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      3390064                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         3390064                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst           47                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total            47                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst      2765500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total      2765500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      3390111                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      3390111                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000014                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000014                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 58840.425532                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 58840.425532                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst            2                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total            2                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst           45                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total           45                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst      2659500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total      2659500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000013                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000013                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst        59100                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total        59100                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  25188447500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse            44.996026                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                    0                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                  0                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs                    nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               78500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst    44.996026                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.021971                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.021971                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024           45                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::4           45                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.021973                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           27120933                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          27120933                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25188447500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                      3207                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                   26217125                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                  3220108                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               50189358                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                    1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  6939792                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 3656009                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                    33                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                    650442                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                  2314662                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           1484                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect         1721                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                 3205                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 50047162                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                50047141                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  43202933                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  62921309                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.993454                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.686618                       # Average fanout of values written-back ((Count/Count))
system.cpu.itb_walker_cache.demandMisses::cpu.mmu.itb.walker            3                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.demandMisses::total            3                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.overallMisses::cpu.mmu.itb.walker            3                       # number of overall misses (Count)
system.cpu.itb_walker_cache.overallMisses::total            3                       # number of overall misses (Count)
system.cpu.itb_walker_cache.demandMissLatency::cpu.mmu.itb.walker       204000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.demandMissLatency::total       204000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::cpu.mmu.itb.walker       204000                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::total       204000                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.demandAccesses::cpu.mmu.itb.walker            3                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandAccesses::total            3                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::cpu.mmu.itb.walker            3                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::total            3                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandMissRate::cpu.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMissRate::total            1                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::cpu.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::total            1                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMissLatency::cpu.mmu.itb.walker        68000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMissLatency::total        68000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::cpu.mmu.itb.walker        68000                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::total        68000                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.demandMshrMisses::cpu.mmu.itb.walker            3                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMisses::total            3                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::cpu.mmu.itb.walker            3                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::total            3                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMissLatency::cpu.mmu.itb.walker       201000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissLatency::total       201000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::cpu.mmu.itb.walker       201000                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::total       201000                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMshrMissRate::total            1                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::total            1                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.itb.walker        67000                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::total        67000                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.itb.walker        67000                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::total        67000                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.ReadReq.misses::cpu.mmu.itb.walker            3                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.misses::total            3                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.missLatency::cpu.mmu.itb.walker       204000                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatency::total       204000                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.accesses::cpu.mmu.itb.walker            3                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.accesses::total            3                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.missRate::cpu.mmu.itb.walker            1                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.missRate::total            1                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.itb.walker        68000                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::total        68000                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.mshrMisses::cpu.mmu.itb.walker            3                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMisses::total            3                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.itb.walker       201000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::total       201000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::total            1                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.itb.walker        67000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::total        67000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  25188447500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse     2.999839                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick      1285500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::cpu.mmu.itb.walker     2.999839                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker     0.187490                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total     0.187490                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024            3                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::4            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024     0.187500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses            9                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            9                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25188447500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                           0                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                   53047                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                   0                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  22124                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                   2195                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            6886745                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             73.697684                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev           106.005950                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                3882195     56.37%     56.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                10332      0.15%     56.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 8583      0.12%     56.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 8605      0.12%     56.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                 9666      0.14%     56.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                 8034      0.12%     57.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                11587      0.17%     57.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                 9356      0.14%     57.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89               121499      1.76%     59.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99               172436      2.50%     61.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109             111325      1.62%     63.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119             770880     11.19%     74.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129             306527      4.45%     78.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139              75741      1.10%     79.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              84210      1.22%     81.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              79767      1.16%     82.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169              84331      1.22%     83.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179             116121      1.69%     85.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189              96631      1.40%     86.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199             134177      1.95%     88.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209             129262      1.88%     90.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219              84464      1.23%     91.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229              92209      1.34%     93.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239             115412      1.68%     94.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249              62507      0.91%     95.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259              64705      0.94%     96.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269              49924      0.72%     97.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279              38987      0.57%     97.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289              32099      0.47%     98.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299              25907      0.38%     98.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows            89266      1.30%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1354                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              6886745                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.readHits                   6939667                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                   47127                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses               6986794                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                  3639446                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                  22950                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses              3662396                       # write accesses (Count)
system.cpu.mmu.dtb.hits                      10579113                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                       70077                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                  10649190                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  25188447500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                   3390083                       # read hits (Count)
system.cpu.mmu.itb.readMisses                       1                       # read misses (Count)
system.cpu.mmu.itb.readAccesses               3390084                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                       3390083                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                           1                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                   3390084                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  25188447500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  25188447500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                   3207                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  2921663                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                31226779                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           1833                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   4531070                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              11691268                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               50201485                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  3809                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                6233308                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                2510173                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                2003456                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            45989910                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    94816505                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 19176328                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                  75276927                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              45813512                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   176314                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      34                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  34                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  21809579                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         97182196                       # The number of ROB reads (Count)
system.cpu.rob.writes                       100426457                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 50000007                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   50000007                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED  25188447500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED  25188447500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25188447500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu.data                  95529                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                     95529                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.data                 95529                       # number of overall hits (Count)
system.l2.overallHits::total                    95529                       # number of overall hits (Count)
system.l2.demandMisses::cpu.mmu.dtb.walker         8579                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.mmu.itb.walker            3                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.inst                   45                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data              1913344                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                 1921971                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.mmu.dtb.walker         8579                       # number of overall misses (Count)
system.l2.overallMisses::cpu.mmu.itb.walker            3                       # number of overall misses (Count)
system.l2.overallMisses::cpu.inst                  45                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data             1913344                       # number of overall misses (Count)
system.l2.overallMisses::total                1921971                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.mmu.dtb.walker    816505500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.mmu.itb.walker       196500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.inst         2614000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data    178848618000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       179667934000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.dtb.walker    816505500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.itb.walker       196500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst        2614000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data   178848618000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      179667934000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.mmu.dtb.walker         8579                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.mmu.itb.walker            3                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.inst                 45                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data            2008873                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total               2017500                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.dtb.walker         8579                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.itb.walker            3                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst                45                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data           2008873                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total              2017500                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.mmu.dtb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.inst                  1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.952446                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.952650                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.dtb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.inst                 1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.952446                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.952650                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.mmu.dtb.walker 95174.903835                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.mmu.itb.walker        65500                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.inst 58088.888889                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 93474.366345                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    93481.084782                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.dtb.walker 95174.903835                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.itb.walker        65500                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 58088.888889                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 93474.366345                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   93481.084782                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks              1417089                       # number of writebacks (Count)
system.l2.writebacks::total                   1417089                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.mmu.dtb.walker         8579                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.mmu.itb.walker            3                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.inst               45                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data          1913344                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total             1921971                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.dtb.walker         8579                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.itb.walker            3                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst              45                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data         1913344                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total            1921971                       # number of overall MSHR misses (Count)
system.l2.overallMshrUncacheable::cpu.data            2                       # number of overall MSHR uncacheable misses (Count)
system.l2.overallMshrUncacheable::total             2                       # number of overall MSHR uncacheable misses (Count)
system.l2.demandMshrMissLatency::cpu.mmu.dtb.walker    799347500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.mmu.itb.walker       190500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.inst      2524000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data 175021930000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   175823992000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.dtb.walker    799347500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.itb.walker       190500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst      2524000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data 175021930000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  175823992000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.inst              1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.952446                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.952650                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst             1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.952446                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.952650                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 93174.903835                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.mmu.itb.walker        63500                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.inst 56088.888889                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 91474.366345                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 91481.084782                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 93174.903835                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.itb.walker        63500                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 56088.888889                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 91474.366345                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 91481.084782                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                        1417089                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks       486421                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total         486421                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.misses::cpu.inst            45                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total               45                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst      2614000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total      2614000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst           45                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total             45                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total              1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 58088.888889                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 58088.888889                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst           45                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total           45                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst      2524000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total      2524000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 56088.888889                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 56088.888889                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data              95529                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                 95529                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data          1435180                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total             1435180                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data 138999762000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total   138999762000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data        1530709                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total           1530709                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.937592                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.937592                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 96851.796987                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 96851.796987                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data      1435180                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total         1435180                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data 136129402000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total 136129402000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.937592                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.937592                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 94851.796987                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 94851.796987                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.misses::cpu.mmu.dtb.walker         8579                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.itb.walker            3                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.data       478164                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total          486746                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.mmu.dtb.walker    816505500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.mmu.itb.walker       196500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.data  39848856000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total  40665558000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.mmu.dtb.walker         8579                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.mmu.itb.walker            3                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.data       478164                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        486746                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.mmu.dtb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.mmu.itb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total             1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.dtb.walker 95174.903835                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.itb.walker        65500                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.data 83337.214847                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 83545.746652                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.dtb.walker         8579                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.itb.walker            3                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data       478164                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total       486746                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.dtb.walker    799347500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.itb.walker       190500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data  38892528000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total  39692066000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.dtb.walker 93174.903835                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.itb.walker        63500                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 81337.214847                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 81545.746652                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WriteReq.mshrUncacheable::cpu.data            2                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WriteReq.mshrUncacheable::total            2                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WritebackDirty.hits::writebacks      1528967                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total          1528967                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks      1528967                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total      1528967                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  25188447500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 16251.547792                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      1608147                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                    1512618                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.063155                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                    13200000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks   16251.547792                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.991916                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.991916                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          16349                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  666                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 5455                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                10228                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.997864                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   33792071                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  33792071                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25188447500                       # Cumulative time (in ticks) in various power states (Tick)
system.lint.power_state.pwrStateResidencyTicks::UNDEFINED  25188447500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples   1417089.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.dtb.walker::samples      8579.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.itb.walker::samples         3.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples        45.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples   1913344.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000031504798                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        75418                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        75418                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             3900696                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState            1347255                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     1921971                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                    1417089                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   1921971                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                  1417089                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       9.13                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      56.62                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               1921971                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6              1417089                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  184440                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  195348                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                  197360                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                  196779                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                  194944                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                  194560                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                  188905                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                  186085                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                  178988                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                  172850                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                  10981                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                   8938                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                   6448                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                   3705                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                   1518                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                    116                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                  19165                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                  32424                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                  50826                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                  69566                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                  85439                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                  95208                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                 102126                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                 112193                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                  90185                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                  88724                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                  86711                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                  85887                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                  81192                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                  80393                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                  81677                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                  83043                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                  81473                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                  79518                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                   5067                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                   2564                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                   1449                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                    913                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                    614                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                    400                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                    176                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                     74                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                     20                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                      8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        75418                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      25.483969                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     24.632299                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     81.176684                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-511         75417    100.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::22016-22527            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         75418                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        75418                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      18.788950                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     18.524261                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      3.255600                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16            38332     50.83%     50.83% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17              985      1.31%     52.13% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18             2611      3.46%     55.59% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19             3388      4.49%     60.09% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20             3630      4.81%     64.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21             4966      6.58%     71.48% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22             8199     10.87%     82.36% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23             7805     10.35%     92.70% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24             2535      3.36%     96.07% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::25             1177      1.56%     97.63% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::26              913      1.21%     98.84% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::27              506      0.67%     99.51% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28               70      0.09%     99.60% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::29               48      0.06%     99.66% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::30              111      0.15%     99.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::31               82      0.11%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32               53      0.07%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::33                5      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::34                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::35                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         75418                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys               123006144                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             90693696                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              4883434915.94708252                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              3600606825.80774403                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   25188424500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                       7543.57                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.mmu.dtb.walker       549056                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.mmu.itb.walker          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.inst         2880                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data    122454016                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     90689600                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.mmu.dtb.walker 21797929.388065699488                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.mmu.itb.walker 7622.542040354016                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.inst 114338.130605310231                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 4861515025.886371612549                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 3600444211.577549934387                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.mmu.dtb.walker         8579                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.mmu.itb.walker            3                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.inst           45                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data      1913344                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks      1417089                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.dtb.walker    496915672                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.itb.walker        94956                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      1041000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data 102639340678                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 1454455586348                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.dtb.walker     57922.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.itb.walker     31652.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.inst     23133.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     53643.96                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   1026368.55                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.mmu.dtb.walker       549056                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.mmu.itb.walker          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.inst         2880                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data    122454016                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      123006144                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst         2880                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total         2880                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     90693696                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     90693696                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.mmu.dtb.walker         8579                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.mmu.itb.walker            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.inst           45                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data      1913344                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         1921971                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks      1417089                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total        1417089                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.mmu.dtb.walker     21797929                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.mmu.itb.walker         7623                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.inst         114338                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data     4861515026                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        4883434916                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst       114338                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        114338                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks   3600606826                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total       3600606826                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks   3600606826                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.dtb.walker     21797929                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.itb.walker         7623                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst        114338                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data    4861515026                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       8484041742                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              1921971                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts             1417025                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        60147                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        59651                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        59695                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        59751                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        59763                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        59809                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        59827                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        59842                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        61341                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        60112                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        59904                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        59904                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        59904                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        59904                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        59904                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        59904                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16        59907                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17        59904                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18        59904                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19        60170                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20        60128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21        60547                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22        60128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23        60456                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24        60647                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25        60596                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26        60468                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27        60319                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28        60294                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29        60084                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30        59551                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31        59506                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        44211                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        44274                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        44335                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        44391                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        44403                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        44423                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        44467                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        44437                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        44480                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        44463                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        44425                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        44367                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        44302                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        44288                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        44288                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        44288                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16        44288                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17        44288                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18        44288                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19        44258                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20        44228                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21        44194                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22        44160                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23        44160                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24        44160                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25        44160                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26        44160                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27        44160                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28        44160                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29        44160                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30        44160                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31        44199                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             69518275574                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            6404007372                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat       103137392306                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                36170.30                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           53662.30                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits             1707877                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits            1287655                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            88.86                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           90.87                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       343452                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   622.183711                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   413.729611                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   405.152945                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        57775     16.82%     16.82% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        46358     13.50%     30.32% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383        17742      5.17%     35.49% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511        18158      5.29%     40.77% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639        17243      5.02%     45.79% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767        15037      4.38%     50.17% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895        13989      4.07%     54.24% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023        12139      3.53%     57.78% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151       145011     42.22%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       343452                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead             123006144                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten           90689600                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             4883.434916                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW             3600.444212                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   44.17                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead               25.43                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite              18.75                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               89.71                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  25188447500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    529732502.208001                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    704260131.220799                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   4035380497.881595                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  2667938317.632003                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 4481696623.992132                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 21227729038.588680                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 132447447.820797                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  33779184559.343914                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower  1341.058617                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    113408134                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1132250000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  23942789366                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    541446534.720001                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    719808909.220799                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   4049038408.531215                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  2657944476.768007                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 4481696623.992132                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 21205246999.003101                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 149721783.321597                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  33804903735.556797                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower  1342.079687                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    139816384                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1132250000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  23916381116                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  25188447500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              486791                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                   2                       # Transaction distribution (Count)
system.membus.transDist::WriteResp                  2                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       1417089                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            486421                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq            1435180                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp           1435180                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq          486791                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.lint.pio            4                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      5747452                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total      5747456                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 5747456                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.lint.pio           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    213699840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total    213699856                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                213699856                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            1921973                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  1921973    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              1921973                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED  25188447500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  25188447500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy                4000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer4.occupancy          9914608500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer4.utilization               0.4                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy         9743339598                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.4                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        3825481                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      1903510                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.mmcs.power_state.pwrStateResidencyTicks::UNDEFINED  25188447500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.transDist::ReadResp             486791                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteReq                  2                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteResp                 2                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      2946056                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           486421                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq           1530709                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp          1530709                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq             45                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        486746                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port           90                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      6024575                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port            6                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port        25721                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                6050392                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2880                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    226421776                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port       549056                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               226973904                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                         1417089                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  90693696                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           3434591                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean                    0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev                   0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 3434591    100.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             3434591                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  25188447500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         2780929500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy             45000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        2008874000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer2.occupancy              3000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy           8579000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       4032888                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests      2015388                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.uartlite.power_state.pwrStateResidencyTicks::UNDEFINED  25188447500                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.027253                       # Number of seconds simulated (Second)
simTicks                                  27252921500                       # Number of ticks simulated (Tick)
finalTick                                 52441369000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    658.89                       # Real time elapsed on the host (Second)
hostTickRate                                 41361582                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   26531400                       # Number of bytes of host memory used (Byte)
simInsts                                    100000003                       # Number of instructions simulated (Count)
simOps                                      100000003                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   151769                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     151769                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED  27252921500                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         54505843                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        50224912                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.instsIssued                       50198690                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                    197                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               224908                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            259898                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples            54505843                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.920978                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.667245                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  37524826     68.85%     68.85% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   2864023      5.25%     74.10% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   6623570     12.15%     86.25% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   1967439      3.61%     89.86% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   2096925      3.85%     93.71% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   1637853      3.00%     96.71% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   1181866      2.17%     98.88% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    357679      0.66%     99.54% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    251662      0.46%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              54505843                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                      32      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                335206      2.13%      2.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      2.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                  9301      0.06%      2.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult              4335948     27.56%     29.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc           7870317     50.02%     79.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv               2346487     14.91%     94.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc               670416      4.26%     98.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     98.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     98.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     98.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     98.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     98.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     98.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     98.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     98.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     98.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     98.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     98.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     98.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     98.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     98.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     98.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     98.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     98.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     98.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     98.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     98.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     98.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     98.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     98.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     98.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     98.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     98.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     98.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     98.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     98.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     98.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     98.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     98.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     98.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     98.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     98.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     98.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                   3050      0.02%     98.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     0      0.00%     98.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead            110389      0.70%     99.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite            52615      0.33%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass            0      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       3798406      7.57%      7.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            0      0.00%      7.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%      7.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd      9558135     19.04%     26.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     26.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt      8381530     16.70%     43.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult      3854893      7.68%     50.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc     12737920     25.38%     76.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv       502874      1.00%     77.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc       335208      0.67%     78.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     78.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     78.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     78.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     78.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     78.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     78.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     78.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     78.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     78.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     78.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     78.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     78.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     78.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     78.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     78.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     78.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       551208      1.10%     79.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       167604      0.33%     79.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead      6616401     13.18%     92.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite      3694511      7.36%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       50198690                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.920978                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                            15733761                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.313430                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 63543374                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 4548835                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         4503183                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                 107093805                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                 45900985                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses         45563135                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     4520300                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                     61412151                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          50118995                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       7112813                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                       330                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           10950146                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         572510                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      3837333                       # Number of stores executed (Count)
system.cpu.numRate                           0.919516                       # Inst execution rate ((Count/Cycle))
system.cpu.committedInsts                    49999996                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      49999996                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               1.090117                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          1.090117                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.917333                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.917333                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   19723542                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   7618230                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                    74265318                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                   38038295                       # Number of floating regfile writes (Count)
system.cpu.miscRegfileReads                 626567116                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                 41874450                       # number of misc regfile writes (Count)
system.cpu.lastCommitTick                 52441369000                       # The last tick to commit an instruction (Count)
system.cpu.MemDepUnit__0.insertedLoads        7111652                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       3862984                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                       0                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect              4019                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio                 nan                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.stream_tage.coldMisses            0                       # ittage the provider component lookup hit (Count)
system.cpu.branchPred.stream_tage.capacityMisses            0                       # ittage the alternate prediction lookup hit (Count)
system.cpu.branchPred.stream_tage.compulsoryMisses            0                       # ittage the provider component pred hit (Count)
system.cpu.branchPred.stream_tage.providerTableDist::samples      8412461                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::mean     0.711988                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::stdev     2.273102                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::underflows            0      0.00%      0.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::0      6686048     79.48%     79.48% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::1      1162247     13.82%     93.29% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::2        24296      0.29%     93.58% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::3        17892      0.21%     93.80% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::4        12055      0.14%     93.94% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::5        12330      0.15%     94.09% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::6        18325      0.22%     94.30% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::7       134873      1.60%     95.91% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::8        34027      0.40%     96.31% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::9       170193      2.02%     98.33% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::10        35715      0.42%     98.76% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::11        15465      0.18%     98.94% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::12        20483      0.24%     99.19% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::13        17051      0.20%     99.39% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::14         9464      0.11%     99.50% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::15        41997      0.50%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::16            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::17            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::18            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::19            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::20            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::21            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::overflows            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::min_value            0                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::max_value           15                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::total      8412461                       # the distribution of provider component (Count)
system.cpu.commit.commitSquashedInsts          236662                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.branchMispredicts              4019                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     54473581                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.917876                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.220385                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        42693400     78.37%     78.37% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         3643232      6.69%     85.06% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         1239991      2.28%     87.34% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         1208682      2.22%     89.56% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          509427      0.94%     90.49% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          420662      0.77%     91.27% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          559296      1.03%     92.29% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          837186      1.54%     93.83% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         3361705      6.17%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     54473581                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             49999996                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               49999996                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    10874982                       # Number of memory references committed (Count)
system.cpu.commit.loads                       7046672                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     570584                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                   45535156                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    23015728                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                     0                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      3760538      7.52%      7.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            0      0.00%      7.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%      7.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd      9553436     19.11%     26.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     26.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt      8380208     16.76%     43.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult      3854892      7.71%     51.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc     12737919     25.48%     76.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv       502812      1.01%     77.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc       335209      0.67%     78.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     78.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     78.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     78.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     78.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     78.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     78.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     78.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     78.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     78.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     78.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     78.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     78.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     78.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     78.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     78.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     78.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     78.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     78.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     78.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       536698      1.07%     79.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       167604      0.34%     79.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead      6509974     13.02%     92.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite      3660706      7.32%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     49999996                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       3361705                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data        6112544                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           6112544                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       6112544                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          6112544                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      4827267                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         4827267                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      4827267                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        4827267                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 408356327675                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 408356327675                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 408356327675                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 408356327675                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     10939811                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      10939811                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     10939811                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     10939811                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.441257                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.441257                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.441257                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.441257                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 84593.689903                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 84593.689903                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 84593.689903                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 84593.689903                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs        40645                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs         2306                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      17.625759                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks      1611920                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total           1611920                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data      2711622                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total       2711622                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data      2711622                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total      2711622                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data      2115645                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      2115645                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data      2115645                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      2115645                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 191854676675                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 191854676675                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 191854676675                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 191854676675                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.193390                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.193390                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.193390                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.193390                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 90683.775716                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 90683.775716                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 90683.775716                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 90683.775716                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                2115643                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      3896154                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         3896154                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data      3215347                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total       3215347                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 258547878000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 258547878000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      7111501                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      7111501                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.452133                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.452133                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 80410.567817                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 80410.567817                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data      2711622                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total      2711622                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       503725                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       503725                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data  42852186000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total  42852186000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.070832                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.070832                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 85070.596059                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 85070.596059                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      2216390                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        2216390                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data      1611920                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total      1611920                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data 149808449675                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total 149808449675                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      3828310                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      3828310                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.421053                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.421053                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 92937.893739                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 92937.893739                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrMisses::cpu.data      1611920                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total      1611920                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data 149002490675                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total 149002490675                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.421053                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.421053                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 92437.894359                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 92437.894359                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  27252921500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 2048                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              8234154                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            2117691                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               3.888270                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         2048                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          838                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1         1210                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           89634131                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          89634131                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  27252921500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  1357427                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              46821641                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   2733696                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               3589060                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                   4019                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               238797                       # Number of times decode resolved a branch (Count)
system.cpu.decode.decodedInsts               50280844                       # Number of instructions handled by decode (Count)
system.cpu.dtb_walker_cache.demandHits::cpu.mmu.dtb.walker       210637                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.demandHits::total       210637                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.overallHits::cpu.mmu.dtb.walker       210637                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.overallHits::total       210637                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.demandMisses::cpu.mmu.dtb.walker        27113                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.demandMisses::total        27113                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.overallMisses::cpu.mmu.dtb.walker        27113                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.overallMisses::total        27113                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.demandMissLatency::cpu.mmu.dtb.walker   2057595500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMissLatency::total   2057595500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::cpu.mmu.dtb.walker   2057595500                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::total   2057595500                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.demandAccesses::cpu.mmu.dtb.walker       237750                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandAccesses::total       237750                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::cpu.mmu.dtb.walker       237750                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::total       237750                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandMissRate::cpu.mmu.dtb.walker     0.114040                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMissRate::total     0.114040                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::cpu.mmu.dtb.walker     0.114040                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::total     0.114040                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMissLatency::cpu.mmu.dtb.walker 75889.628591                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMissLatency::total 75889.628591                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::cpu.mmu.dtb.walker 75889.628591                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::total 75889.628591                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.demandMshrMisses::cpu.mmu.dtb.walker        27113                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::total        27113                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::cpu.mmu.dtb.walker        27113                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::total        27113                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMissLatency::cpu.mmu.dtb.walker   2030482500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissLatency::total   2030482500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::cpu.mmu.dtb.walker   2030482500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::total   2030482500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.114040                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMshrMissRate::total     0.114040                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.114040                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::total     0.114040                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 74889.628591                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::total 74889.628591                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 74889.628591                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::total 74889.628591                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.replacements        27113                       # number of replacements (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::cpu.mmu.dtb.walker       210637                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::total       210637                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::cpu.mmu.dtb.walker        27113                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::total        27113                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.missLatency::cpu.mmu.dtb.walker   2057595500                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatency::total   2057595500                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.accesses::cpu.mmu.dtb.walker       237750                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.accesses::total       237750                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.missRate::cpu.mmu.dtb.walker     0.114040                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.missRate::total     0.114040                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.dtb.walker 75889.628591                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::total 75889.628591                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::cpu.mmu.dtb.walker        27113                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::total        27113                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.dtb.walker   2030482500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::total   2030482500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.dtb.walker     0.114040                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::total     0.114040                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.dtb.walker 74889.628591                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 74889.628591                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  27252921500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse           16                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs       299595                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs        27129                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs    11.043348                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::cpu.mmu.dtb.walker           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::0            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::1            8                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::2            4                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses       502613                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses       502613                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  27252921500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.insts                       50459710                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      242706                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             242706                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      54501824                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    8038                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                   3427925                       # Number of cache lines fetched (Count)
system.cpu.fetch.nisnDist::samples           54505843                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.925767                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.346990                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 44340491     81.35%     81.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  3412614      6.26%     87.61% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   210213      0.39%     88.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   146167      0.27%     88.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   274618      0.50%     88.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   359338      0.66%     89.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   652479      1.20%     90.62% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  1501251      2.75%     93.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  3608672      6.62%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             54505843                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.004453                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.925767                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        3427925                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           3427925                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       3427925                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          3427925                       # number of overall hits (Count)
system.cpu.icache.demandAccesses::cpu.inst      3427925                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       3427925                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      3427925                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      3427925                       # number of overall (read+write) accesses (Count)
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.replacements                      0                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      3427925                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         3427925                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.accesses::cpu.inst      3427925                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      3427925                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  27252921500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                   45                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              6818034                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                 45                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           151511.866667                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst           45                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.021973                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.021973                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024           45                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::4           45                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.021973                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           27423400                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          27423400                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  27252921500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                      4019                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                   27316093                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                  4878147                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               50224912                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                    0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  7111652                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 3862984                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                     0                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                    644552                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                  3979310                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           2342                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect         1677                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                 4019                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 50066368                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                50066318                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  42892854                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  62315372                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.918550                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.688319                       # Average fanout of values written-back ((Count/Count))
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  27252921500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            3                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            3                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            3                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs            1                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::cpu.mmu.itb.walker            3                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker     0.187500                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total     0.187500                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024            3                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::4            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024     0.187500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  27252921500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                           0                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                   64980                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                   0                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  34674                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                   1932                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            7046672                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             77.691946                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev           150.612605                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                3899557     55.34%     55.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                15273      0.22%     55.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                13659      0.19%     55.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                14364      0.20%     55.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                15435      0.22%     56.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                11897      0.17%     56.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                16409      0.23%     56.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                14102      0.20%     56.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89               122545      1.74%     58.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99               173194      2.46%     60.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109             121386      1.72%     62.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119             763113     10.83%     73.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129             310102      4.40%     77.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139              83832      1.19%     79.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              92716      1.32%     80.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              88984      1.26%     81.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169              91098      1.29%     82.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179             123439      1.75%     84.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189             106905      1.52%     86.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199             144299      2.05%     88.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209             136596      1.94%     90.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219              92258      1.31%     91.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229              98574      1.40%     92.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239             115578      1.64%     94.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249              64855      0.92%     95.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259              65142      0.92%     96.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269              50596      0.72%     97.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279              40008      0.57%     97.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289              32712      0.46%     98.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299              26588      0.38%     98.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows           101456      1.44%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value            11153                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              7046672                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.readHits                   7111539                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                   54795                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses               7166334                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                  3837349                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                  24568                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses              3861917                       # write accesses (Count)
system.cpu.mmu.dtb.hits                      10948888                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                       79363                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                  11028251                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  27252921500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                   3427925                       # read hits (Count)
system.cpu.mmu.itb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.itb.readAccesses               3427925                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                       3427925                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                   3427925                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  27252921500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  27252921500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                   4019                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  2924726                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                34003855                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   4535481                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              13037762                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               50238900                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  4100                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                6175663                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                2774711                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                3172229                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            45801626                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    94491380                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 19678833                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                  74441501                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              45601105                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   200517                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  21957118                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        101348534                       # The number of ROB reads (Count)
system.cpu.rob.writes                       100505586                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 49999996                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   49999996                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED  27252921500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED  27252921500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  27252921500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu.data                 100745                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    100745                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.data                100745                       # number of overall hits (Count)
system.l2.overallHits::total                   100745                       # number of overall hits (Count)
system.l2.demandMisses::cpu.mmu.dtb.walker        27113                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data              2014900                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                 2042013                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.mmu.dtb.walker        27113                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data             2014900                       # number of overall misses (Count)
system.l2.overallMisses::total                2042013                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.mmu.dtb.walker   1986616000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data    188763746500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       190750362500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.dtb.walker   1986616000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data   188763746500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      190750362500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.mmu.dtb.walker        27113                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data            2115645                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total               2142758                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.dtb.walker        27113                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data           2115645                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total              2142758                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.mmu.dtb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.952381                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.952983                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.dtb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.952381                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.952983                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.mmu.dtb.walker 73271.714676                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 93683.927987                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    93412.903101                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.dtb.walker 73271.714676                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 93683.927987                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   93412.903101                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks              1511175                       # number of writebacks (Count)
system.l2.writebacks::total                   1511175                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.mmu.dtb.walker        27113                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data          2014900                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total             2042013                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.dtb.walker        27113                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data         2014900                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total            2042013                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.mmu.dtb.walker   1932390000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data 184733948500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   186666338500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.dtb.walker   1932390000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data 184733948500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  186666338500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.952381                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.952983                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.952381                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.952983                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 71271.714676                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 91683.928979                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 91412.904080                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 71271.714676                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 91683.928979                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 91412.904080                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                        1511175                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks       530836                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total         530836                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadExReq.hits::cpu.data             100745                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                100745                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data          1511175                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total             1511175                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data 146456182000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total   146456182000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data        1611920                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total           1611920                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.937500                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.937500                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 96915.434678                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 96915.434678                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data      1511175                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total         1511175                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data 143433834000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total 143433834000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.937500                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.937500                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 94915.436002                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 94915.436002                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.misses::cpu.mmu.dtb.walker        27113                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.data       503725                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total          530838                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.mmu.dtb.walker   1986616000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.data  42307564500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total  44294180500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.mmu.dtb.walker        27113                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.data       503725                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        530838                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.mmu.dtb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total             1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.dtb.walker 73271.714676                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.data 83989.407911                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 83441.992661                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.dtb.walker        27113                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data       503725                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total       530838                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.dtb.walker   1932390000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data  41300114500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total  43232504500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.dtb.walker 71271.714676                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 81989.407911                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 81441.992661                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackDirty.hits::writebacks      1611920                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total          1611920                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks      1611920                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total      1611920                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  27252921500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 16348.088068                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      1729014                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                    1628269                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.061872                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks   16348.088068                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.997808                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.997808                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          16349                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  647                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 5320                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                10382                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.997864                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   35896032                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  35896032                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  27252921500                       # Cumulative time (in ticks) in various power states (Tick)
system.lint.power_state.pwrStateResidencyTicks::UNDEFINED  27252921500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples   1511175.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.dtb.walker::samples     27113.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples   2014900.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000034725652                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        81052                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        81053                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             4121130                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState            1436319                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     2042013                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                    1511175                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   2042013                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                  1511175                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       8.73                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      57.25                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               2042013                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6              1511175                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  207189                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  208427                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                  210169                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                  208925                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                  206354                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                  205377                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                  198012                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                  193965                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                  184330                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                  175784                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                  14825                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                  12315                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                   8987                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                   5248                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                   1994                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                    112                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                  19588                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                  33309                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                  51705                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                  71009                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                  88408                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                 100088                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                 108319                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                 119825                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                  97274                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                  96057                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                  93645                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                  92632                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                  87661                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                  86734                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                  87914                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                  89040                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                  87463                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                  85407                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                   6242                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                   3436                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                   2098                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                   1355                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                    923                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                    579                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                    289                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                    114                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                     29                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                     11                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        81053                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      25.193811                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     24.545031                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev      6.082404                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2-3               1      0.00%      0.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4-5               6      0.01%      0.01% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::6-7              23      0.03%      0.04% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8-9              28      0.03%      0.07% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::10-11           354      0.44%      0.51% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12-13           123      0.15%      0.66% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::14-15           219      0.27%      0.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16-17          1335      1.65%      2.58% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::18-19          1070      1.32%      3.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::20-21         33010     40.73%     44.62% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::22-23          3743      4.62%     49.24% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::24-25          1931      2.38%     51.62% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::26-27          2371      2.93%     54.55% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::28-29          1466      1.81%     56.36% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::30-31         33411     41.22%     97.58% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-33           617      0.76%     98.34% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::34-35           337      0.42%     98.76% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::36-37           172      0.21%     98.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::38-39            99      0.12%     99.09% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::40-41           310      0.38%     99.47% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::42-43            23      0.03%     99.50% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::44-45             5      0.01%     99.51% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::46-47            54      0.07%     99.57% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::48-49            20      0.02%     99.60% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::50-51            11      0.01%     99.61% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::52-53             1      0.00%     99.61% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::54-55             2      0.00%     99.62% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::56-57             9      0.01%     99.63% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::58-59            50      0.06%     99.69% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::60-61            23      0.03%     99.72% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::62-63            12      0.01%     99.73% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-65             2      0.00%     99.73% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::66-67            19      0.02%     99.76% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::68-69             6      0.01%     99.77% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::70-71            50      0.06%     99.83% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::72-73            22      0.03%     99.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::74-75             5      0.01%     99.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::76-77             7      0.01%     99.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::78-79             4      0.00%     99.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::80-81            22      0.03%     99.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::82-83            38      0.05%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::84-85             5      0.01%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::86-87             5      0.01%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::88-89             4      0.00%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::90-91             5      0.01%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::92-93             2      0.00%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::94-95             3      0.00%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::96-97             1      0.00%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::98-99             1      0.00%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::102-103            2      0.00%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::104-105            2      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::106-107            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::110-111            3      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::112-113            2      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::114-115            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::118-119            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::122-123            4      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         81053                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        81052                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      18.644426                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     18.383451                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      3.238410                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16            43042     53.10%     53.10% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17             1174      1.45%     54.55% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18             2808      3.46%     58.02% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19             3573      4.41%     62.43% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20             3720      4.59%     67.02% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21             5015      6.19%     73.20% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22             8289     10.23%     83.43% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23             7714      9.52%     92.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24             2560      3.16%     96.10% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::25             1210      1.49%     97.60% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::26              962      1.19%     98.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::27              555      0.68%     99.47% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28               74      0.09%     99.56% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::29               56      0.07%     99.63% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::30              150      0.19%     99.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::31               83      0.10%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32               58      0.07%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::33                6      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::34                3      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         81052                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys               130688832                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             96715200                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              4795406320.01600266                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              3548801180.82019234                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   27252942000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                       7670.00                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.mmu.dtb.walker      1735232                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data    128953600                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     96715776                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.mmu.dtb.walker 63671412.255746603012                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 4731734907.760255813599                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 3548822316.168929100037                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.mmu.dtb.walker        27113                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data      2014900                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks      1511175                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.dtb.walker   1026331538                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data 108289784842                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 1590497013806                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.dtb.walker     37853.85                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     53744.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   1052490.29                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.mmu.dtb.walker      1735232                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data    128953600                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      130688832                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     96715200                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     96715200                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.mmu.dtb.walker        27113                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data      2014900                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         2042013                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks      1511175                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total        1511175                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.mmu.dtb.walker     63671412                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data     4731734908                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        4795406320                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks   3548801181                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total       3548801181                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks   3548801181                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.dtb.walker     63671412                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data    4731734908                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       8344207501                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              2042013                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts             1511184                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        64650                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        64003                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        62998                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        62976                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        62976                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        62976                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        62976                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        62976                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        70920                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        68892                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        62976                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        62976                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        63840                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        63810                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        63673                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        63268                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16        62976                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17        62976                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18        62976                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19        62976                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20        62976                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21        62976                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22        62959                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23        62910                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24        62927                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25        62958                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26        63075                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27        63223                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28        63855                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29        64737                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30        65364                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31        65263                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        47232                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        47232                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        47232                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        47232                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        47232                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        47232                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        47210                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        47225                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        47220                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        47212                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        47199                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        47188                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        47218                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        47232                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        47232                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        47232                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16        47232                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17        47232                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18        47221                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19        47208                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20        47208                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21        47203                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22        47232                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23        47232                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24        47232                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25        47232                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26        47232                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27        47232                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28        47232                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29        47232                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30        47232                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31        47232                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             73597224984                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            6803987316                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat       109316116380                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                36041.51                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           53533.51                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits             1812292                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits            1372684                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            88.75                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           90.84                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       368216                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   617.579421                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   410.222595                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   404.376357                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        62502     16.97%     16.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        49556     13.46%     30.43% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383        19572      5.32%     35.75% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511        20249      5.50%     41.25% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639        18754      5.09%     46.34% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767        16633      4.52%     50.86% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895        15270      4.15%     55.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023        13185      3.58%     58.59% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151       152495     41.41%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       368216                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead             130688832                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten           96715776                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             4795.406320                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW             3548.822316                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   43.44                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead               24.97                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite              18.48                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               89.64                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  27252921500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    584943768.864000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    777654509.721599                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   4319407833.484818                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  2839735411.296008                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 4848821695.200166                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 22988312583.364647                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 127370695.334397                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  36486246497.265625                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower  1338.801291                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE     98139334                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1225000000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  25929782166                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    563446211.328001                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    749090367.950402                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   4269945754.233605                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  2840009781.504001                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 4848821695.200166                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 22962310360.415936                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 147349804.492799                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  36380973975.124794                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower  1334.938494                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    128819422                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1225000000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  25899102078                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  27252921500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              530838                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       1511175                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            530836                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq            1511175                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp           1511174                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq          530838                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      6126036                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total      6126036                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 6126036                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    227403968                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total    227403968                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                227403968                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            2042013                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  2042013    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              2042013                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED  27252921500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  27252921500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer4.occupancy         10568200500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer4.utilization               0.4                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy        10360658282                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.4                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        4084024                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      2042011                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.mmcs.power_state.pwrStateResidencyTicks::UNDEFINED  27252921500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.transDist::ReadResp             530838                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      3123095                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           530836                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq           1611920                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp          1611918                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        530838                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      6346931                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port        81339                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                6428270                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    238564032                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port      1735232                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               240299264                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                         1511175                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  96715200                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           3653933                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean                    0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev                   0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 3653933    100.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             3653933                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  27252921500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         2948717000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        2115643000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy          27113000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       4285514                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests      2142756                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.uartlite.power_state.pwrStateResidencyTicks::UNDEFINED  27252921500                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
