

================================================================
== Vivado HLS Report for 'sunzilog_convert_to_zs'
================================================================
* Date:           Thu Jul  2 18:09:55 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        proj_extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main
* Solution:       sol
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.328|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   24|   24|   24|   24|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.66>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%up_curregs_addr = getelementptr [100 x i32]* %up_curregs, i64 0, i64 0" [extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:70]   --->   Operation 26 'getelementptr' 'up_curregs_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (2.66ns)   --->   "store volatile i32 0, i32* %up_curregs_addr, align 4" [extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:70]   --->   Operation 27 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 2 <SV = 1> <Delay = 2.66>
ST_2 : Operation 28 [1/1] (2.66ns)   --->   "store volatile i32 0, i32* %up_curregs_addr, align 4" [extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:71]   --->   Operation 28 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 3 <SV = 2> <Delay = 2.66>
ST_3 : Operation 29 [2/2] (2.66ns)   --->   "%up_curregs_load = load volatile i32* %up_curregs_addr, align 4" [extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:74]   --->   Operation 29 'load' 'up_curregs_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 4 <SV = 3> <Delay = 5.32>
ST_4 : Operation 30 [1/2] (2.66ns)   --->   "%up_curregs_load = load volatile i32* %up_curregs_addr, align 4" [extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:74]   --->   Operation 30 'load' 'up_curregs_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 31 [1/1] (2.66ns)   --->   "store volatile i32 %up_curregs_load, i32* %up_curregs_addr, align 4" [extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:74]   --->   Operation 31 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 5 <SV = 4> <Delay = 2.66>
ST_5 : Operation 32 [2/2] (2.66ns)   --->   "%up_curregs_load_1 = load volatile i32* %up_curregs_addr, align 4" [extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:75]   --->   Operation 32 'load' 'up_curregs_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 6 <SV = 5> <Delay = 5.32>
ST_6 : Operation 33 [1/2] (2.66ns)   --->   "%up_curregs_load_1 = load volatile i32* %up_curregs_addr, align 4" [extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:75]   --->   Operation 33 'load' 'up_curregs_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 34 [1/1] (2.66ns)   --->   "store volatile i32 %up_curregs_load_1, i32* %up_curregs_addr, align 4" [extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:75]   --->   Operation 34 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 7 <SV = 6> <Delay = 2.66>
ST_7 : Operation 35 [1/1] (0.00ns)   --->   "%brg_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %brg)" [extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:66]   --->   Operation 35 'read' 'brg_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln76 = trunc i32 %brg_read to i8" [extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:76]   --->   Operation 36 'trunc' 'trunc_ln76' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i8 %trunc_ln76 to i32" [extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:76]   --->   Operation 37 'zext' 'zext_ln76' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 38 [1/1] (2.66ns)   --->   "store volatile i32 %zext_ln76, i32* %up_curregs_addr, align 4" [extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:76]   --->   Operation 38 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln77_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %brg_read, i32 8, i32 15)" [extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:77]   --->   Operation 39 'partselect' 'trunc_ln77_1' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.66>
ST_8 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i8 %trunc_ln77_1 to i32" [extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:77]   --->   Operation 40 'zext' 'zext_ln77' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 41 [1/1] (2.66ns)   --->   "store volatile i32 %zext_ln77, i32* %up_curregs_addr, align 4" [extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:77]   --->   Operation 41 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 9 <SV = 8> <Delay = 2.66>
ST_9 : Operation 42 [1/1] (2.66ns)   --->   "store volatile i32 0, i32* %up_curregs_addr, align 4" [extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:78]   --->   Operation 42 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 10 <SV = 9> <Delay = 2.66>
ST_10 : Operation 43 [2/2] (2.66ns)   --->   "%up_curregs_load_2 = load volatile i32* %up_curregs_addr, align 4" [extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:81]   --->   Operation 43 'load' 'up_curregs_load_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 11 <SV = 10> <Delay = 5.32>
ST_11 : Operation 44 [1/2] (2.66ns)   --->   "%up_curregs_load_2 = load volatile i32* %up_curregs_addr, align 4" [extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:81]   --->   Operation 44 'load' 'up_curregs_load_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_11 : Operation 45 [1/1] (2.66ns)   --->   "store volatile i32 %up_curregs_load_2, i32* %up_curregs_addr, align 4" [extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:81]   --->   Operation 45 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 12 <SV = 11> <Delay = 2.66>
ST_12 : Operation 46 [2/2] (2.66ns)   --->   "%up_curregs_load_3 = load volatile i32* %up_curregs_addr, align 4" [extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:82]   --->   Operation 46 'load' 'up_curregs_load_3' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 13 <SV = 12> <Delay = 5.32>
ST_13 : Operation 47 [1/2] (2.66ns)   --->   "%up_curregs_load_3 = load volatile i32* %up_curregs_addr, align 4" [extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:82]   --->   Operation 47 'load' 'up_curregs_load_3' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_13 : Operation 48 [1/1] (2.66ns)   --->   "store volatile i32 %up_curregs_load_3, i32* %up_curregs_addr, align 4" [extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:82]   --->   Operation 48 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 14 <SV = 13> <Delay = 2.66>
ST_14 : Operation 49 [2/2] (2.66ns)   --->   "%up_curregs_load_4 = load volatile i32* %up_curregs_addr, align 4" [extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:101]   --->   Operation 49 'load' 'up_curregs_load_4' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 15 <SV = 14> <Delay = 5.32>
ST_15 : Operation 50 [1/2] (2.66ns)   --->   "%up_curregs_load_4 = load volatile i32* %up_curregs_addr, align 4" [extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:101]   --->   Operation 50 'load' 'up_curregs_load_4' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_15 : Operation 51 [1/1] (2.66ns)   --->   "store volatile i32 %up_curregs_load_4, i32* %up_curregs_addr, align 4" [extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:101]   --->   Operation 51 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 16 <SV = 15> <Delay = 2.66>
ST_16 : Operation 52 [2/2] (2.66ns)   --->   "%up_curregs_load_5 = load volatile i32* %up_curregs_addr, align 4" [extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:102]   --->   Operation 52 'load' 'up_curregs_load_5' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 17 <SV = 16> <Delay = 5.32>
ST_17 : Operation 53 [1/2] (2.66ns)   --->   "%up_curregs_load_5 = load volatile i32* %up_curregs_addr, align 4" [extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:102]   --->   Operation 53 'load' 'up_curregs_load_5' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_17 : Operation 54 [1/1] (2.66ns)   --->   "store volatile i32 %up_curregs_load_5, i32* %up_curregs_addr, align 4" [extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:102]   --->   Operation 54 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 18 <SV = 17> <Delay = 2.66>
ST_18 : Operation 55 [2/2] (2.66ns)   --->   "%up_curregs_load_6 = load volatile i32* %up_curregs_addr, align 4" [extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:106]   --->   Operation 55 'load' 'up_curregs_load_6' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 19 <SV = 18> <Delay = 5.32>
ST_19 : Operation 56 [1/2] (2.66ns)   --->   "%up_curregs_load_6 = load volatile i32* %up_curregs_addr, align 4" [extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:106]   --->   Operation 56 'load' 'up_curregs_load_6' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_19 : Operation 57 [1/1] (0.00ns)   --->   "%tmp = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %up_curregs_load_6, i32 4, i32 31)" [extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:106]   --->   Operation 57 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i32 %up_curregs_load_6 to i2" [extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:106]   --->   Operation 58 'trunc' 'trunc_ln106' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 59 [1/1] (0.00ns)   --->   "%and_ln = call i32 @_ssdm_op_BitConcatenate.i32.i28.i2.i2(i28 %tmp, i2 0, i2 %trunc_ln106)" [extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:106]   --->   Operation 59 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 60 [1/1] (2.66ns)   --->   "store volatile i32 %and_ln, i32* %up_curregs_addr, align 4" [extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:106]   --->   Operation 60 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 20 <SV = 19> <Delay = 2.66>
ST_20 : Operation 61 [2/2] (2.66ns)   --->   "%up_curregs_load_7 = load volatile i32* %up_curregs_addr, align 4" [extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:110]   --->   Operation 61 'load' 'up_curregs_load_7' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 21 <SV = 20> <Delay = 5.32>
ST_21 : Operation 62 [1/2] (2.66ns)   --->   "%up_curregs_load_7 = load volatile i32* %up_curregs_addr, align 4" [extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:110]   --->   Operation 62 'load' 'up_curregs_load_7' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_21 : Operation 63 [1/1] (2.66ns)   --->   "store volatile i32 %up_curregs_load_7, i32* %up_curregs_addr, align 4" [extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:110]   --->   Operation 63 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 22 <SV = 21> <Delay = 2.66>
ST_22 : Operation 64 [2/2] (2.66ns)   --->   "%up_curregs_load_8 = load volatile i32* %up_curregs_addr, align 4" [extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:114]   --->   Operation 64 'load' 'up_curregs_load_8' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 23 <SV = 22> <Delay = 5.32>
ST_23 : Operation 65 [1/2] (2.66ns)   --->   "%up_curregs_load_8 = load volatile i32* %up_curregs_addr, align 4" [extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:114]   --->   Operation 65 'load' 'up_curregs_load_8' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_23 : Operation 66 [1/1] (2.66ns)   --->   "store volatile i32 %up_curregs_load_8, i32* %up_curregs_addr, align 4" [extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:114]   --->   Operation 66 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 24 <SV = 23> <Delay = 2.66>
ST_24 : Operation 67 [2/2] (2.66ns)   --->   "%up_curregs_load_9 = load volatile i32* %up_curregs_addr, align 4" [extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:116]   --->   Operation 67 'load' 'up_curregs_load_9' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_24 : Operation 68 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %up_port_ignore_status_mask, i32 0)" [extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:126]   --->   Operation 68 'write' <Predicate = true> <Delay = 0.00>

State 25 <SV = 24> <Delay = 5.32>
ST_25 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i32]* %up_curregs), !map !230"   --->   Operation 69 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %up_parity_mask), !map !236"   --->   Operation 70 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %up_port_read_status_mask), !map !240"   --->   Operation 71 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %up_port_ignore_status_mask), !map !244"   --->   Operation 72 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %cflag), !map !248"   --->   Operation 73 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %iflag), !map !254"   --->   Operation 74 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %brg), !map !258"   --->   Operation 75 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([23 x i8]* @sunzilog_convert_to_s) nounwind"   --->   Operation 76 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 77 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %up_parity_mask, i32 255)" [extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:103]   --->   Operation 77 'write' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 78 [1/2] (2.66ns)   --->   "%up_curregs_load_9 = load volatile i32* %up_curregs_addr, align 4" [extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:116]   --->   Operation 78 'load' 'up_curregs_load_9' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_25 : Operation 79 [1/1] (2.66ns)   --->   "store volatile i32 %up_curregs_load_9, i32* %up_curregs_addr, align 4" [extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:116]   --->   Operation 79 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_25 : Operation 80 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %up_port_read_status_mask, i32 0)" [extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:120]   --->   Operation 80 'write' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 81 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %up_port_ignore_status_mask, i32 255)" [extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:136]   --->   Operation 81 'write' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 82 [1/1] (0.00ns)   --->   "ret void" [extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:137]   --->   Operation 82 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ up_curregs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ up_parity_mask]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ up_port_read_status_mask]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ up_port_ignore_status_mask]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ cflag]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ iflag]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ brg]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
up_curregs_addr   (getelementptr ) [ 00111111111111111111111111]
store_ln70        (store         ) [ 00000000000000000000000000]
store_ln71        (store         ) [ 00000000000000000000000000]
up_curregs_load   (load          ) [ 00000000000000000000000000]
store_ln74        (store         ) [ 00000000000000000000000000]
up_curregs_load_1 (load          ) [ 00000000000000000000000000]
store_ln75        (store         ) [ 00000000000000000000000000]
brg_read          (read          ) [ 00000000000000000000000000]
trunc_ln76        (trunc         ) [ 00000000000000000000000000]
zext_ln76         (zext          ) [ 00000000000000000000000000]
store_ln76        (store         ) [ 00000000000000000000000000]
trunc_ln77_1      (partselect    ) [ 00000000100000000000000000]
zext_ln77         (zext          ) [ 00000000000000000000000000]
store_ln77        (store         ) [ 00000000000000000000000000]
store_ln78        (store         ) [ 00000000000000000000000000]
up_curregs_load_2 (load          ) [ 00000000000000000000000000]
store_ln81        (store         ) [ 00000000000000000000000000]
up_curregs_load_3 (load          ) [ 00000000000000000000000000]
store_ln82        (store         ) [ 00000000000000000000000000]
up_curregs_load_4 (load          ) [ 00000000000000000000000000]
store_ln101       (store         ) [ 00000000000000000000000000]
up_curregs_load_5 (load          ) [ 00000000000000000000000000]
store_ln102       (store         ) [ 00000000000000000000000000]
up_curregs_load_6 (load          ) [ 00000000000000000000000000]
tmp               (partselect    ) [ 00000000000000000000000000]
trunc_ln106       (trunc         ) [ 00000000000000000000000000]
and_ln            (bitconcatenate) [ 00000000000000000000000000]
store_ln106       (store         ) [ 00000000000000000000000000]
up_curregs_load_7 (load          ) [ 00000000000000000000000000]
store_ln110       (store         ) [ 00000000000000000000000000]
up_curregs_load_8 (load          ) [ 00000000000000000000000000]
store_ln114       (store         ) [ 00000000000000000000000000]
write_ln126       (write         ) [ 00000000000000000000000000]
specbitsmap_ln0   (specbitsmap   ) [ 00000000000000000000000000]
specbitsmap_ln0   (specbitsmap   ) [ 00000000000000000000000000]
specbitsmap_ln0   (specbitsmap   ) [ 00000000000000000000000000]
specbitsmap_ln0   (specbitsmap   ) [ 00000000000000000000000000]
specbitsmap_ln0   (specbitsmap   ) [ 00000000000000000000000000]
specbitsmap_ln0   (specbitsmap   ) [ 00000000000000000000000000]
specbitsmap_ln0   (specbitsmap   ) [ 00000000000000000000000000]
spectopmodule_ln0 (spectopmodule ) [ 00000000000000000000000000]
write_ln103       (write         ) [ 00000000000000000000000000]
up_curregs_load_9 (load          ) [ 00000000000000000000000000]
store_ln116       (store         ) [ 00000000000000000000000000]
write_ln120       (write         ) [ 00000000000000000000000000]
write_ln136       (write         ) [ 00000000000000000000000000]
ret_ln137         (ret           ) [ 00000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="up_curregs">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="up_curregs"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="up_parity_mask">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="up_parity_mask"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="up_port_read_status_mask">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="up_port_read_status_mask"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="up_port_ignore_status_mask">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="up_port_ignore_status_mask"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="cflag">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cflag"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="iflag">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="iflag"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="brg">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="brg"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i28.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sunzilog_convert_to_s"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="brg_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="32" slack="0"/>
<pin id="48" dir="0" index="1" bw="32" slack="0"/>
<pin id="49" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="brg_read/7 "/>
</bind>
</comp>

<comp id="52" class="1004" name="grp_write_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="0" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="0" index="2" bw="9" slack="0"/>
<pin id="56" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln126/24 write_ln136/25 "/>
</bind>
</comp>

<comp id="60" class="1004" name="write_ln103_write_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="0" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="0" index="2" bw="9" slack="0"/>
<pin id="64" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln103/25 "/>
</bind>
</comp>

<comp id="68" class="1004" name="write_ln120_write_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="0" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="0" index="2" bw="1" slack="0"/>
<pin id="72" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln120/25 "/>
</bind>
</comp>

<comp id="77" class="1004" name="up_curregs_addr_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="1" slack="0"/>
<pin id="81" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="up_curregs_addr/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_access_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="7" slack="0"/>
<pin id="87" dir="0" index="1" bw="32" slack="0"/>
<pin id="88" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="89" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln70/1 store_ln71/2 up_curregs_load/3 store_ln74/4 up_curregs_load_1/5 store_ln75/6 store_ln76/7 store_ln77/8 store_ln78/9 up_curregs_load_2/10 store_ln81/11 up_curregs_load_3/12 store_ln82/13 up_curregs_load_4/14 store_ln101/15 up_curregs_load_5/16 store_ln102/17 up_curregs_load_6/18 store_ln106/19 up_curregs_load_7/20 store_ln110/21 up_curregs_load_8/22 store_ln114/23 up_curregs_load_9/24 store_ln116/25 "/>
</bind>
</comp>

<comp id="93" class="1004" name="trunc_ln76_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="0"/>
<pin id="95" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln76/7 "/>
</bind>
</comp>

<comp id="97" class="1004" name="zext_ln76_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="8" slack="0"/>
<pin id="99" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76/7 "/>
</bind>
</comp>

<comp id="102" class="1004" name="trunc_ln77_1_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="8" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="0" index="2" bw="5" slack="0"/>
<pin id="106" dir="0" index="3" bw="5" slack="0"/>
<pin id="107" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln77_1/7 "/>
</bind>
</comp>

<comp id="112" class="1004" name="zext_ln77_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="1"/>
<pin id="114" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77/8 "/>
</bind>
</comp>

<comp id="116" class="1004" name="tmp_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="28" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="0" index="2" bw="4" slack="0"/>
<pin id="120" dir="0" index="3" bw="6" slack="0"/>
<pin id="121" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/19 "/>
</bind>
</comp>

<comp id="126" class="1004" name="trunc_ln106_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106/19 "/>
</bind>
</comp>

<comp id="130" class="1004" name="and_ln_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="28" slack="0"/>
<pin id="133" dir="0" index="2" bw="1" slack="0"/>
<pin id="134" dir="0" index="3" bw="2" slack="0"/>
<pin id="135" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/19 "/>
</bind>
</comp>

<comp id="141" class="1005" name="up_curregs_addr_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="7" slack="1"/>
<pin id="143" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="up_curregs_addr "/>
</bind>
</comp>

<comp id="146" class="1005" name="trunc_ln77_1_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="8" slack="1"/>
<pin id="148" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln77_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="50"><net_src comp="18" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="12" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="57"><net_src comp="36" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="6" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="59"><net_src comp="16" pin="0"/><net_sink comp="52" pin=2"/></net>

<net id="65"><net_src comp="36" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="2" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="67"><net_src comp="44" pin="0"/><net_sink comp="60" pin=2"/></net>

<net id="73"><net_src comp="36" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="4" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="75"><net_src comp="16" pin="0"/><net_sink comp="68" pin=2"/></net>

<net id="76"><net_src comp="44" pin="0"/><net_sink comp="52" pin=2"/></net>

<net id="82"><net_src comp="0" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="14" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="84"><net_src comp="14" pin="0"/><net_sink comp="77" pin=2"/></net>

<net id="90"><net_src comp="16" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="91"><net_src comp="77" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="92"><net_src comp="85" pin="3"/><net_sink comp="85" pin=1"/></net>

<net id="96"><net_src comp="46" pin="2"/><net_sink comp="93" pin=0"/></net>

<net id="100"><net_src comp="93" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="101"><net_src comp="97" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="108"><net_src comp="20" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="46" pin="2"/><net_sink comp="102" pin=1"/></net>

<net id="110"><net_src comp="22" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="111"><net_src comp="24" pin="0"/><net_sink comp="102" pin=3"/></net>

<net id="115"><net_src comp="112" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="122"><net_src comp="26" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="85" pin="3"/><net_sink comp="116" pin=1"/></net>

<net id="124"><net_src comp="28" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="125"><net_src comp="30" pin="0"/><net_sink comp="116" pin=3"/></net>

<net id="129"><net_src comp="85" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="32" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="116" pin="4"/><net_sink comp="130" pin=1"/></net>

<net id="138"><net_src comp="34" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="139"><net_src comp="126" pin="1"/><net_sink comp="130" pin=3"/></net>

<net id="140"><net_src comp="130" pin="4"/><net_sink comp="85" pin=1"/></net>

<net id="144"><net_src comp="77" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="149"><net_src comp="102" pin="4"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="112" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: up_curregs | {1 2 4 6 7 8 9 11 13 15 17 19 21 23 25 }
	Port: up_parity_mask | {25 }
	Port: up_port_read_status_mask | {25 }
	Port: up_port_ignore_status_mask | {24 25 }
 - Input state : 
	Port: sunzilog_convert_to_zs : up_curregs | {3 4 5 6 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 }
	Port: sunzilog_convert_to_zs : brg | {7 }
  - Chain level:
	State 1
		store_ln70 : 1
	State 2
	State 3
	State 4
		store_ln74 : 1
	State 5
	State 6
		store_ln75 : 1
	State 7
		zext_ln76 : 1
		store_ln76 : 2
	State 8
		store_ln77 : 1
	State 9
	State 10
	State 11
		store_ln81 : 1
	State 12
	State 13
		store_ln82 : 1
	State 14
	State 15
		store_ln101 : 1
	State 16
	State 17
		store_ln102 : 1
	State 18
	State 19
		tmp : 1
		trunc_ln106 : 1
		and_ln : 2
		store_ln106 : 3
	State 20
	State 21
		store_ln110 : 1
	State 22
	State 23
		store_ln114 : 1
	State 24
	State 25
		store_ln116 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|
| Operation|     Functional Unit     |
|----------|-------------------------|
|   read   |   brg_read_read_fu_46   |
|----------|-------------------------|
|          |     grp_write_fu_52     |
|   write  | write_ln103_write_fu_60 |
|          | write_ln120_write_fu_68 |
|----------|-------------------------|
|   trunc  |     trunc_ln76_fu_93    |
|          |    trunc_ln106_fu_126   |
|----------|-------------------------|
|   zext   |     zext_ln76_fu_97     |
|          |     zext_ln77_fu_112    |
|----------|-------------------------|
|partselect|   trunc_ln77_1_fu_102   |
|          |        tmp_fu_116       |
|----------|-------------------------|
|bitconcatenate|      and_ln_fu_130      |
|----------|-------------------------|
|   Total  |                         |
|----------|-------------------------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|  trunc_ln77_1_reg_146 |    8   |
|up_curregs_addr_reg_141|    7   |
+-----------------------+--------+
|         Total         |   15   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_52 |  p2  |   2  |   9  |   18   |
| grp_access_fu_85 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_85 |  p1  |   5  |  32  |   160  ||    27   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   192  ||  3.3885 ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    -   |    -   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   36   |
|  Register |    -   |   15   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   15   |   36   |
+-----------+--------+--------+--------+
