

================================================================
== Vitis HLS Report for 'ProjectPoints_2'
================================================================
* Date:           Sun Feb  5 17:05:41 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  60.00 ns|  43.050 ns|    16.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------+-------------------------------------------+---------+---------+----------+----------+------+------+---------+
        |                                                      |                                           |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
        |                       Instance                       |                   Module                  |   min   |   max   |    min   |    max   |  min |  max |   Type  |
        +------------------------------------------------------+-------------------------------------------+---------+---------+----------+----------+------+------+---------+
        |grp_Rodrigues_5_fu_592                                |Rodrigues_5                                |        ?|        ?|         ?|         ?|     ?|     ?|       no|
        |grp_ProjectPoints_2_Pipeline_1_fu_615                 |ProjectPoints_2_Pipeline_1                 |     2003|     2003|  0.120 ms|  0.120 ms|  2003|  2003|       no|
        |grp_ProjectPoints_2_Pipeline_2_fu_622                 |ProjectPoints_2_Pipeline_2                 |        4|        ?|  0.240 us|         ?|     4|     ?|       no|
        |grp_ProjectPoints_2_Pipeline_VITIS_LOOP_148_1_fu_633  |ProjectPoints_2_Pipeline_VITIS_LOOP_148_1  |        ?|        ?|         ?|         ?|     ?|     ?|       no|
        +------------------------------------------------------+-------------------------------------------+---------+---------+----------+----------+------+------+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1            |       54|       54|         1|          -|          -|    54|        no|
        |- VITIS_LOOP_114_1  |        ?|        ?|     2 ~ ?|          -|          -|     ?|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     122|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        0|   621|    23352|   82376|    0|
|Memory               |        4|     -|      128|     130|    0|
|Multiplexer          |        -|     -|        -|     691|    -|
|Register             |        -|     -|     5804|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        4|   621|    29284|   83319|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |       ~0|    20|        3|      19|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |       ~0|    10|        1|       9|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------+-------------------------------------------+---------+-----+-------+-------+-----+
    |                       Instance                       |                   Module                  | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +------------------------------------------------------+-------------------------------------------+---------+-----+-------+-------+-----+
    |grp_ProjectPoints_2_Pipeline_1_fu_615                 |ProjectPoints_2_Pipeline_1                 |        0|    0|     26|    274|    0|
    |grp_ProjectPoints_2_Pipeline_2_fu_622                 |ProjectPoints_2_Pipeline_2                 |        0|   15|    290|   2727|    0|
    |grp_ProjectPoints_2_Pipeline_VITIS_LOOP_148_1_fu_633  |ProjectPoints_2_Pipeline_VITIS_LOOP_148_1  |        0|  263|  11121|  43204|    0|
    |grp_Rodrigues_5_fu_592                                |Rodrigues_5                                |        0|  327|  11915|  35959|    0|
    |dmul_64ns_64ns_64_1_max_dsp_1_U4678                   |dmul_64ns_64ns_64_1_max_dsp_1              |        0|    8|      0|    106|    0|
    |dmul_64ns_64ns_64_1_max_dsp_1_U4679                   |dmul_64ns_64ns_64_1_max_dsp_1              |        0|    8|      0|    106|    0|
    +------------------------------------------------------+-------------------------------------------+---------+-----+-------+-------+-----+
    |Total                                                 |                                           |        0|  621|  23352|  82376|    0|
    +------------------------------------------------------+-------------------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+-------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory  |                Module               | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+-------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |dRdr_U     |ProjectPoints_2_dRdr_RAM_AUTO_1R1W   |        0|  64|  65|    0|    28|   64|     1|         1792|
    |R_U        |ProjectPoints_R_RAM_AUTO_1R1W        |        0|  64|  65|    0|    10|   64|     1|          640|
    |ref_tmp_U  |ProjectPoints_ref_tmp_RAM_AUTO_1R1W  |        4|   0|   0|    0|  1001|   64|     1|        64064|
    +-----------+-------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total      |                                     |        4| 128| 130|    0|  1039|  192|     3|        66496|
    +-----------+-------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln114_fu_856_p2              |         +|   0|  0|  39|          32|           1|
    |empty_5189_fu_797_p2             |         +|   0|  0|  13|           6|           1|
    |ap_block_state9_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |empty_5192_fu_842_p2             |      icmp|   0|  0|  20|          32|           1|
    |exitcond135_fu_803_p2            |      icmp|   0|  0|  10|           6|           5|
    |icmp_ln114_fu_851_p2             |      icmp|   0|  0|  20|          32|          32|
    |ap_block_state5_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |empty_5188_fu_775_p2             |       shl|   0|  0|  16|           4|           8|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 122|         114|          50|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+-----+-----------+-----+-----------+
    |         Name        | LUT | Input Size| Bits| Total Bits|
    +---------------------+-----+-----------+-----+-----------+
    |R_address0           |   37|          7|    4|         28|
    |R_address1           |   26|          5|    4|         20|
    |R_ce0                |   14|          3|    1|          3|
    |R_we0                |    9|          2|    8|         16|
    |ap_NS_fsm            |  123|         25|    1|         25|
    |dRdr_address0        |   86|         18|    5|         90|
    |dRdr_address1        |   65|         15|    5|         75|
    |dRdr_ce0             |   14|          3|    1|          3|
    |dRdr_ce1             |   14|          3|    1|          3|
    |dRdr_d0              |   20|          4|   64|        256|
    |dRdr_we0             |   20|          4|    8|         32|
    |dRdr_we1             |    9|          2|    8|         16|
    |grp_fu_1776_ce       |   14|          3|    1|          3|
    |grp_fu_1776_p0       |   14|          3|   64|        192|
    |grp_fu_1776_p1       |   14|          3|   64|        192|
    |grp_fu_1780_ce       |    9|          2|    1|          2|
    |i_fu_196             |    9|          2|   32|         64|
    |loop_index_i_fu_180  |    9|          2|    6|         12|
    |pnp_iter_address0    |   26|          5|   13|         65|
    |pnp_iter_address1    |   14|          3|   13|         39|
    |pnp_iter_ce0         |   20|          4|    1|          4|
    |pnp_iter_ce1         |   14|          3|    1|          3|
    |pnp_iter_d0          |   14|          3|  448|       1344|
    |pnp_iter_we0         |   14|          3|   56|        168|
    |pnp_iter_we1         |    9|          2|   56|        112|
    |ref_tmp_address0     |   26|          5|   10|         50|
    |ref_tmp_ce0          |   20|          4|    1|          4|
    |ref_tmp_d0           |   14|          3|   64|        192|
    |ref_tmp_we0          |   14|          3|    8|         24|
    +---------------------+-----+-----------+-----+-----------+
    |Total                |  691|        144|  949|       3037|
    +---------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------+-----+----+-----+-----------+
    |                                Name                               |  FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------+-----+----+-----+-----------+
    |R_load_1_reg_1431                                                  |   64|   0|   64|          0|
    |R_load_2_reg_1436                                                  |   64|   0|   64|          0|
    |R_load_3_reg_1471                                                  |   64|   0|   64|          0|
    |R_load_4_reg_1476                                                  |   64|   0|   64|          0|
    |R_load_5_reg_1516                                                  |   64|   0|   64|          0|
    |R_load_6_reg_1521                                                  |   64|   0|   64|          0|
    |R_load_reg_1396                                                    |   64|   0|   64|          0|
    |add_ln114_reg_1195                                                 |   32|   0|   32|          0|
    |ap_CS_fsm                                                          |   24|   0|   24|          0|
    |bitcast_ln151_reg_1751                                             |   64|   0|   64|          0|
    |bitcast_ln152_reg_1756                                             |   64|   0|   64|          0|
    |bitcast_ln153_reg_1761                                             |   64|   0|   64|          0|
    |bitcast_ln164_1_reg_1771                                           |   64|   0|   64|          0|
    |bitcast_ln165_reg_1766                                             |   64|   0|   64|          0|
    |count_reg_1168                                                     |   32|   0|   32|          0|
    |dRdr_load_10_reg_1316                                              |   64|   0|   64|          0|
    |dRdr_load_11_reg_1331                                              |   64|   0|   64|          0|
    |dRdr_load_12_reg_1336                                              |   64|   0|   64|          0|
    |dRdr_load_13_reg_1351                                              |   64|   0|   64|          0|
    |dRdr_load_14_reg_1356                                              |   64|   0|   64|          0|
    |dRdr_load_15_reg_1376                                              |   64|   0|   64|          0|
    |dRdr_load_16_reg_1381                                              |   64|   0|   64|          0|
    |dRdr_load_17_reg_1411                                              |   64|   0|   64|          0|
    |dRdr_load_18_reg_1416                                              |   64|   0|   64|          0|
    |dRdr_load_19_reg_1451                                              |   64|   0|   64|          0|
    |dRdr_load_1_reg_1231                                               |   64|   0|   64|          0|
    |dRdr_load_20_reg_1456                                              |   64|   0|   64|          0|
    |dRdr_load_21_reg_1491                                              |   64|   0|   64|          0|
    |dRdr_load_22_reg_1496                                              |   64|   0|   64|          0|
    |dRdr_load_23_reg_1536                                              |   64|   0|   64|          0|
    |dRdr_load_24_reg_1541                                              |   64|   0|   64|          0|
    |dRdr_load_2_reg_1236                                               |   64|   0|   64|          0|
    |dRdr_load_3_reg_1251                                               |   64|   0|   64|          0|
    |dRdr_load_4_reg_1256                                               |   64|   0|   64|          0|
    |dRdr_load_5_reg_1271                                               |   64|   0|   64|          0|
    |dRdr_load_6_reg_1276                                               |   64|   0|   64|          0|
    |dRdr_load_7_reg_1291                                               |   64|   0|   64|          0|
    |dRdr_load_8_reg_1296                                               |   64|   0|   64|          0|
    |dRdr_load_9_reg_1311                                               |   64|   0|   64|          0|
    |dRdr_load_reg_1216                                                 |   64|   0|   64|          0|
    |empty_5191_reg_1178                                                |   32|   0|   32|          0|
    |empty_5192_reg_1188                                                |    1|   0|    1|          0|
    |empty_5194_reg_1571                                                |   64|   0|   64|          0|
    |empty_5195_reg_1576                                                |   64|   0|   64|          0|
    |empty_5196_reg_1581                                                |   64|   0|   64|          0|
    |empty_5197_reg_1586                                                |   64|   0|   64|          0|
    |empty_5198_reg_1591                                                |   64|   0|   64|          0|
    |empty_5199_reg_1596                                                |   64|   0|   64|          0|
    |empty_5200_reg_1601                                                |   64|   0|   64|          0|
    |empty_5201_reg_1606                                                |   64|   0|   64|          0|
    |empty_5202_reg_1611                                                |   64|   0|   64|          0|
    |empty_5203_reg_1616                                                |   64|   0|   64|          0|
    |empty_5204_reg_1621                                                |   64|   0|   64|          0|
    |empty_5205_reg_1626                                                |   64|   0|   64|          0|
    |empty_5206_reg_1631                                                |   64|   0|   64|          0|
    |empty_5207_reg_1636                                                |   64|   0|   64|          0|
    |empty_5208_reg_1641                                                |   64|   0|   64|          0|
    |empty_5209_reg_1646                                                |   64|   0|   64|          0|
    |empty_5210_reg_1651                                                |   64|   0|   64|          0|
    |empty_5211_reg_1656                                                |   64|   0|   64|          0|
    |empty_5212_reg_1661                                                |   64|   0|   64|          0|
    |empty_5213_reg_1666                                                |   64|   0|   64|          0|
    |empty_5214_reg_1671                                                |   64|   0|   64|          0|
    |empty_5215_reg_1676                                                |   64|   0|   64|          0|
    |empty_5216_reg_1681                                                |   64|   0|   64|          0|
    |empty_5217_reg_1686                                                |   64|   0|   64|          0|
    |empty_5218_reg_1691                                                |   64|   0|   64|          0|
    |empty_5219_reg_1696                                                |   64|   0|   64|          0|
    |empty_5220_reg_1701                                                |   64|   0|   64|          0|
    |empty_5221_reg_1706                                                |   64|   0|   64|          0|
    |empty_5222_reg_1711                                                |   64|   0|   64|          0|
    |empty_5223_reg_1716                                                |   64|   0|   64|          0|
    |empty_5224_reg_1721                                                |   64|   0|   64|          0|
    |empty_5225_reg_1726                                                |   64|   0|   64|          0|
    |empty_5226_reg_1731                                                |   64|   0|   64|          0|
    |empty_5227_reg_1736                                                |   64|   0|   64|          0|
    |empty_5228_reg_1741                                                |   64|   0|   64|          0|
    |empty_5229_reg_1746                                                |   64|   0|   64|          0|
    |grp_ProjectPoints_2_Pipeline_1_fu_615_ap_start_reg                 |    1|   0|    1|          0|
    |grp_ProjectPoints_2_Pipeline_2_fu_622_ap_start_reg                 |    1|   0|    1|          0|
    |grp_ProjectPoints_2_Pipeline_VITIS_LOOP_148_1_fu_633_ap_start_reg  |    1|   0|    1|          0|
    |grp_Rodrigues_5_fu_592_ap_start_reg                                |    1|   0|    1|          0|
    |i_fu_196                                                           |   32|   0|   32|          0|
    |loop_index_i_fu_180                                                |    6|   0|    6|          0|
    |p_cast23_reg_1183                                                  |   32|   0|   32|          0|
    |p_cast36_reg_1206                                                  |    9|   0|   13|          4|
    |pnp_iter_load_reg_1128                                             |  448|   0|  448|          0|
    |rr_m_reg_1148                                                      |   32|   0|   32|          0|
    |rr_n_reg_1153                                                      |   32|   0|   32|          0|
    |rr_val_0_0_reg_1133                                                |   64|   0|   64|          0|
    |rr_val_0_1_reg_1138                                                |   64|   0|   64|          0|
    |rr_val_0_2_reg_1143                                                |   64|   0|   64|          0|
    |tmp_3072_reg_1200                                                  |   32|   0|   36|          4|
    |trunc_ln78_reg_1561                                                |   64|   0|   64|          0|
    |trunc_ln79_reg_1566                                                |   64|   0|   64|          0|
    |trunc_ln_reg_1556                                                  |   64|   0|   64|          0|
    +-------------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                              | 5804|   0| 5812|          8|
    +-------------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+---------------------+-----+-----+------------+-----------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  ProjectPoints.2|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  ProjectPoints.2|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  ProjectPoints.2|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  ProjectPoints.2|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  ProjectPoints.2|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  ProjectPoints.2|  return value|
|grp_fu_1703_p_din0   |  out|   64|  ap_ctrl_hs|  ProjectPoints.2|  return value|
|grp_fu_1703_p_din1   |  out|   64|  ap_ctrl_hs|  ProjectPoints.2|  return value|
|grp_fu_1703_p_dout0  |   in|   64|  ap_ctrl_hs|  ProjectPoints.2|  return value|
|grp_fu_1703_p_ce     |  out|    1|  ap_ctrl_hs|  ProjectPoints.2|  return value|
|grp_fu_1726_p_din0   |  out|   64|  ap_ctrl_hs|  ProjectPoints.2|  return value|
|grp_fu_1726_p_din1   |  out|   64|  ap_ctrl_hs|  ProjectPoints.2|  return value|
|grp_fu_1726_p_dout0  |   in|   64|  ap_ctrl_hs|  ProjectPoints.2|  return value|
|grp_fu_1726_p_ce     |  out|    1|  ap_ctrl_hs|  ProjectPoints.2|  return value|
|pnp_iter_address0    |  out|   13|   ap_memory|         pnp_iter|         array|
|pnp_iter_ce0         |  out|    1|   ap_memory|         pnp_iter|         array|
|pnp_iter_we0         |  out|   56|   ap_memory|         pnp_iter|         array|
|pnp_iter_d0          |  out|  448|   ap_memory|         pnp_iter|         array|
|pnp_iter_q0          |   in|  448|   ap_memory|         pnp_iter|         array|
|pnp_iter_address1    |  out|   13|   ap_memory|         pnp_iter|         array|
|pnp_iter_ce1         |  out|    1|   ap_memory|         pnp_iter|         array|
|pnp_iter_we1         |  out|   56|   ap_memory|         pnp_iter|         array|
|pnp_iter_d1          |  out|  448|   ap_memory|         pnp_iter|         array|
|pnp_iter_q1          |   in|  448|   ap_memory|         pnp_iter|         array|
|fx                   |   in|   64|     ap_none|               fx|        scalar|
|fy                   |   in|   64|     ap_none|               fy|        scalar|
|cx                   |   in|   64|     ap_none|               cx|        scalar|
|cy                   |   in|   64|     ap_none|               cy|        scalar|
|tmpArray_address0    |  out|   19|   ap_memory|         tmpArray|         array|
|tmpArray_ce0         |  out|    1|   ap_memory|         tmpArray|         array|
|tmpArray_q0          |   in|    1|   ap_memory|         tmpArray|         array|
+---------------------+-----+-----+------------+-----------------+--------------+

