INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/project_5_1/project_5_1.srcs/sources_1/imports/project_5_1/fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/project_5_1/project_5_1.srcs/sources_1/imports/project_5_1/dp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carlo/Downloads/project_5_1/project_5_1.srcs/sources_1/ip/mem/sim/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/project_5_1/project_5_1.srcs/sources_1/imports/project_5_1/gcd_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/project_5_1/project_5_1.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BMEM_GCD_SPI_Wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/project_5_1/project_5_1.srcs/sim_1/imports/project_5/BMEM_GCD_SPI_Wrapper_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BMEM_GCD_SPI_Wrapper_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carlo/Downloads/project_5_1/project_5_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
