
NucleoShield Arcade.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005980  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000020c  08005b50  08005b50  00006b50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005d5c  08005d5c  0000713c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005d5c  08005d5c  00006d5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005d64  08005d64  0000713c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005d64  08005d64  00006d64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005d68  08005d68  00006d68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000013c  20000000  08005d6c  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000046c  2000013c  08005ea8  0000713c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200005a8  08005ea8  000075a8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000713c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ce39  00000000  00000000  0000716c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000029d4  00000000  00000000  00013fa5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c48  00000000  00000000  00016980  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000961  00000000  00000000  000175c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023bcf  00000000  00000000  00017f29  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011adb  00000000  00000000  0003baf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ce9e0  00000000  00000000  0004d5d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011bfb3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003b4c  00000000  00000000  0011bff8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000078  00000000  00000000  0011fb44  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000013c 	.word	0x2000013c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08005b38 	.word	0x08005b38

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000140 	.word	0x20000140
 800020c:	08005b38 	.word	0x08005b38

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002d4:	f000 b988 	b.w	80005e8 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	468e      	mov	lr, r1
 80002f8:	4604      	mov	r4, r0
 80002fa:	4688      	mov	r8, r1
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d14a      	bne.n	8000396 <__udivmoddi4+0xa6>
 8000300:	428a      	cmp	r2, r1
 8000302:	4617      	mov	r7, r2
 8000304:	d962      	bls.n	80003cc <__udivmoddi4+0xdc>
 8000306:	fab2 f682 	clz	r6, r2
 800030a:	b14e      	cbz	r6, 8000320 <__udivmoddi4+0x30>
 800030c:	f1c6 0320 	rsb	r3, r6, #32
 8000310:	fa01 f806 	lsl.w	r8, r1, r6
 8000314:	fa20 f303 	lsr.w	r3, r0, r3
 8000318:	40b7      	lsls	r7, r6
 800031a:	ea43 0808 	orr.w	r8, r3, r8
 800031e:	40b4      	lsls	r4, r6
 8000320:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000324:	fa1f fc87 	uxth.w	ip, r7
 8000328:	fbb8 f1fe 	udiv	r1, r8, lr
 800032c:	0c23      	lsrs	r3, r4, #16
 800032e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000332:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000336:	fb01 f20c 	mul.w	r2, r1, ip
 800033a:	429a      	cmp	r2, r3
 800033c:	d909      	bls.n	8000352 <__udivmoddi4+0x62>
 800033e:	18fb      	adds	r3, r7, r3
 8000340:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000344:	f080 80ea 	bcs.w	800051c <__udivmoddi4+0x22c>
 8000348:	429a      	cmp	r2, r3
 800034a:	f240 80e7 	bls.w	800051c <__udivmoddi4+0x22c>
 800034e:	3902      	subs	r1, #2
 8000350:	443b      	add	r3, r7
 8000352:	1a9a      	subs	r2, r3, r2
 8000354:	b2a3      	uxth	r3, r4
 8000356:	fbb2 f0fe 	udiv	r0, r2, lr
 800035a:	fb0e 2210 	mls	r2, lr, r0, r2
 800035e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000362:	fb00 fc0c 	mul.w	ip, r0, ip
 8000366:	459c      	cmp	ip, r3
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0x8e>
 800036a:	18fb      	adds	r3, r7, r3
 800036c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000370:	f080 80d6 	bcs.w	8000520 <__udivmoddi4+0x230>
 8000374:	459c      	cmp	ip, r3
 8000376:	f240 80d3 	bls.w	8000520 <__udivmoddi4+0x230>
 800037a:	443b      	add	r3, r7
 800037c:	3802      	subs	r0, #2
 800037e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000382:	eba3 030c 	sub.w	r3, r3, ip
 8000386:	2100      	movs	r1, #0
 8000388:	b11d      	cbz	r5, 8000392 <__udivmoddi4+0xa2>
 800038a:	40f3      	lsrs	r3, r6
 800038c:	2200      	movs	r2, #0
 800038e:	e9c5 3200 	strd	r3, r2, [r5]
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d905      	bls.n	80003a6 <__udivmoddi4+0xb6>
 800039a:	b10d      	cbz	r5, 80003a0 <__udivmoddi4+0xb0>
 800039c:	e9c5 0100 	strd	r0, r1, [r5]
 80003a0:	2100      	movs	r1, #0
 80003a2:	4608      	mov	r0, r1
 80003a4:	e7f5      	b.n	8000392 <__udivmoddi4+0xa2>
 80003a6:	fab3 f183 	clz	r1, r3
 80003aa:	2900      	cmp	r1, #0
 80003ac:	d146      	bne.n	800043c <__udivmoddi4+0x14c>
 80003ae:	4573      	cmp	r3, lr
 80003b0:	d302      	bcc.n	80003b8 <__udivmoddi4+0xc8>
 80003b2:	4282      	cmp	r2, r0
 80003b4:	f200 8105 	bhi.w	80005c2 <__udivmoddi4+0x2d2>
 80003b8:	1a84      	subs	r4, r0, r2
 80003ba:	eb6e 0203 	sbc.w	r2, lr, r3
 80003be:	2001      	movs	r0, #1
 80003c0:	4690      	mov	r8, r2
 80003c2:	2d00      	cmp	r5, #0
 80003c4:	d0e5      	beq.n	8000392 <__udivmoddi4+0xa2>
 80003c6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ca:	e7e2      	b.n	8000392 <__udivmoddi4+0xa2>
 80003cc:	2a00      	cmp	r2, #0
 80003ce:	f000 8090 	beq.w	80004f2 <__udivmoddi4+0x202>
 80003d2:	fab2 f682 	clz	r6, r2
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	f040 80a4 	bne.w	8000524 <__udivmoddi4+0x234>
 80003dc:	1a8a      	subs	r2, r1, r2
 80003de:	0c03      	lsrs	r3, r0, #16
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	b280      	uxth	r0, r0
 80003e6:	b2bc      	uxth	r4, r7
 80003e8:	2101      	movs	r1, #1
 80003ea:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ee:	fb0e 221c 	mls	r2, lr, ip, r2
 80003f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003f6:	fb04 f20c 	mul.w	r2, r4, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d907      	bls.n	800040e <__udivmoddi4+0x11e>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x11c>
 8000406:	429a      	cmp	r2, r3
 8000408:	f200 80e0 	bhi.w	80005cc <__udivmoddi4+0x2dc>
 800040c:	46c4      	mov	ip, r8
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	fbb3 f2fe 	udiv	r2, r3, lr
 8000414:	fb0e 3312 	mls	r3, lr, r2, r3
 8000418:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800041c:	fb02 f404 	mul.w	r4, r2, r4
 8000420:	429c      	cmp	r4, r3
 8000422:	d907      	bls.n	8000434 <__udivmoddi4+0x144>
 8000424:	18fb      	adds	r3, r7, r3
 8000426:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x142>
 800042c:	429c      	cmp	r4, r3
 800042e:	f200 80ca 	bhi.w	80005c6 <__udivmoddi4+0x2d6>
 8000432:	4602      	mov	r2, r0
 8000434:	1b1b      	subs	r3, r3, r4
 8000436:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800043a:	e7a5      	b.n	8000388 <__udivmoddi4+0x98>
 800043c:	f1c1 0620 	rsb	r6, r1, #32
 8000440:	408b      	lsls	r3, r1
 8000442:	fa22 f706 	lsr.w	r7, r2, r6
 8000446:	431f      	orrs	r7, r3
 8000448:	fa0e f401 	lsl.w	r4, lr, r1
 800044c:	fa20 f306 	lsr.w	r3, r0, r6
 8000450:	fa2e fe06 	lsr.w	lr, lr, r6
 8000454:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000458:	4323      	orrs	r3, r4
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	fa1f fc87 	uxth.w	ip, r7
 8000462:	fbbe f0f9 	udiv	r0, lr, r9
 8000466:	0c1c      	lsrs	r4, r3, #16
 8000468:	fb09 ee10 	mls	lr, r9, r0, lr
 800046c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000470:	fb00 fe0c 	mul.w	lr, r0, ip
 8000474:	45a6      	cmp	lr, r4
 8000476:	fa02 f201 	lsl.w	r2, r2, r1
 800047a:	d909      	bls.n	8000490 <__udivmoddi4+0x1a0>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000482:	f080 809c 	bcs.w	80005be <__udivmoddi4+0x2ce>
 8000486:	45a6      	cmp	lr, r4
 8000488:	f240 8099 	bls.w	80005be <__udivmoddi4+0x2ce>
 800048c:	3802      	subs	r0, #2
 800048e:	443c      	add	r4, r7
 8000490:	eba4 040e 	sub.w	r4, r4, lr
 8000494:	fa1f fe83 	uxth.w	lr, r3
 8000498:	fbb4 f3f9 	udiv	r3, r4, r9
 800049c:	fb09 4413 	mls	r4, r9, r3, r4
 80004a0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004a8:	45a4      	cmp	ip, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x1ce>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80004b2:	f080 8082 	bcs.w	80005ba <__udivmoddi4+0x2ca>
 80004b6:	45a4      	cmp	ip, r4
 80004b8:	d97f      	bls.n	80005ba <__udivmoddi4+0x2ca>
 80004ba:	3b02      	subs	r3, #2
 80004bc:	443c      	add	r4, r7
 80004be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004c2:	eba4 040c 	sub.w	r4, r4, ip
 80004c6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ca:	4564      	cmp	r4, ip
 80004cc:	4673      	mov	r3, lr
 80004ce:	46e1      	mov	r9, ip
 80004d0:	d362      	bcc.n	8000598 <__udivmoddi4+0x2a8>
 80004d2:	d05f      	beq.n	8000594 <__udivmoddi4+0x2a4>
 80004d4:	b15d      	cbz	r5, 80004ee <__udivmoddi4+0x1fe>
 80004d6:	ebb8 0203 	subs.w	r2, r8, r3
 80004da:	eb64 0409 	sbc.w	r4, r4, r9
 80004de:	fa04 f606 	lsl.w	r6, r4, r6
 80004e2:	fa22 f301 	lsr.w	r3, r2, r1
 80004e6:	431e      	orrs	r6, r3
 80004e8:	40cc      	lsrs	r4, r1
 80004ea:	e9c5 6400 	strd	r6, r4, [r5]
 80004ee:	2100      	movs	r1, #0
 80004f0:	e74f      	b.n	8000392 <__udivmoddi4+0xa2>
 80004f2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004f6:	0c01      	lsrs	r1, r0, #16
 80004f8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004fc:	b280      	uxth	r0, r0
 80004fe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000502:	463b      	mov	r3, r7
 8000504:	4638      	mov	r0, r7
 8000506:	463c      	mov	r4, r7
 8000508:	46b8      	mov	r8, r7
 800050a:	46be      	mov	lr, r7
 800050c:	2620      	movs	r6, #32
 800050e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000512:	eba2 0208 	sub.w	r2, r2, r8
 8000516:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800051a:	e766      	b.n	80003ea <__udivmoddi4+0xfa>
 800051c:	4601      	mov	r1, r0
 800051e:	e718      	b.n	8000352 <__udivmoddi4+0x62>
 8000520:	4610      	mov	r0, r2
 8000522:	e72c      	b.n	800037e <__udivmoddi4+0x8e>
 8000524:	f1c6 0220 	rsb	r2, r6, #32
 8000528:	fa2e f302 	lsr.w	r3, lr, r2
 800052c:	40b7      	lsls	r7, r6
 800052e:	40b1      	lsls	r1, r6
 8000530:	fa20 f202 	lsr.w	r2, r0, r2
 8000534:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000538:	430a      	orrs	r2, r1
 800053a:	fbb3 f8fe 	udiv	r8, r3, lr
 800053e:	b2bc      	uxth	r4, r7
 8000540:	fb0e 3318 	mls	r3, lr, r8, r3
 8000544:	0c11      	lsrs	r1, r2, #16
 8000546:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800054a:	fb08 f904 	mul.w	r9, r8, r4
 800054e:	40b0      	lsls	r0, r6
 8000550:	4589      	cmp	r9, r1
 8000552:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000556:	b280      	uxth	r0, r0
 8000558:	d93e      	bls.n	80005d8 <__udivmoddi4+0x2e8>
 800055a:	1879      	adds	r1, r7, r1
 800055c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000560:	d201      	bcs.n	8000566 <__udivmoddi4+0x276>
 8000562:	4589      	cmp	r9, r1
 8000564:	d81f      	bhi.n	80005a6 <__udivmoddi4+0x2b6>
 8000566:	eba1 0109 	sub.w	r1, r1, r9
 800056a:	fbb1 f9fe 	udiv	r9, r1, lr
 800056e:	fb09 f804 	mul.w	r8, r9, r4
 8000572:	fb0e 1119 	mls	r1, lr, r9, r1
 8000576:	b292      	uxth	r2, r2
 8000578:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800057c:	4542      	cmp	r2, r8
 800057e:	d229      	bcs.n	80005d4 <__udivmoddi4+0x2e4>
 8000580:	18ba      	adds	r2, r7, r2
 8000582:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000586:	d2c4      	bcs.n	8000512 <__udivmoddi4+0x222>
 8000588:	4542      	cmp	r2, r8
 800058a:	d2c2      	bcs.n	8000512 <__udivmoddi4+0x222>
 800058c:	f1a9 0102 	sub.w	r1, r9, #2
 8000590:	443a      	add	r2, r7
 8000592:	e7be      	b.n	8000512 <__udivmoddi4+0x222>
 8000594:	45f0      	cmp	r8, lr
 8000596:	d29d      	bcs.n	80004d4 <__udivmoddi4+0x1e4>
 8000598:	ebbe 0302 	subs.w	r3, lr, r2
 800059c:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005a0:	3801      	subs	r0, #1
 80005a2:	46e1      	mov	r9, ip
 80005a4:	e796      	b.n	80004d4 <__udivmoddi4+0x1e4>
 80005a6:	eba7 0909 	sub.w	r9, r7, r9
 80005aa:	4449      	add	r1, r9
 80005ac:	f1a8 0c02 	sub.w	ip, r8, #2
 80005b0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b4:	fb09 f804 	mul.w	r8, r9, r4
 80005b8:	e7db      	b.n	8000572 <__udivmoddi4+0x282>
 80005ba:	4673      	mov	r3, lr
 80005bc:	e77f      	b.n	80004be <__udivmoddi4+0x1ce>
 80005be:	4650      	mov	r0, sl
 80005c0:	e766      	b.n	8000490 <__udivmoddi4+0x1a0>
 80005c2:	4608      	mov	r0, r1
 80005c4:	e6fd      	b.n	80003c2 <__udivmoddi4+0xd2>
 80005c6:	443b      	add	r3, r7
 80005c8:	3a02      	subs	r2, #2
 80005ca:	e733      	b.n	8000434 <__udivmoddi4+0x144>
 80005cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d0:	443b      	add	r3, r7
 80005d2:	e71c      	b.n	800040e <__udivmoddi4+0x11e>
 80005d4:	4649      	mov	r1, r9
 80005d6:	e79c      	b.n	8000512 <__udivmoddi4+0x222>
 80005d8:	eba1 0109 	sub.w	r1, r1, r9
 80005dc:	46c4      	mov	ip, r8
 80005de:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e2:	fb09 f804 	mul.w	r8, r9, r4
 80005e6:	e7c4      	b.n	8000572 <__udivmoddi4+0x282>

080005e8 <__aeabi_idiv0>:
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop

080005ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b082      	sub	sp, #8
 80005f0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005f2:	f000 ffcb 	bl	800158c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005f6:	f000 f819 	bl	800062c <SystemClock_Config>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  for (uint8_t i = 0; i < NUM_BUTTONS; i++) {
 80005fa:	2300      	movs	r3, #0
 80005fc:	71fb      	strb	r3, [r7, #7]
 80005fe:	e00c      	b.n	800061a <main+0x2e>
	  	debounceFSM_update(&buttons[i]);
 8000600:	79fa      	ldrb	r2, [r7, #7]
 8000602:	4613      	mov	r3, r2
 8000604:	005b      	lsls	r3, r3, #1
 8000606:	4413      	add	r3, r2
 8000608:	00db      	lsls	r3, r3, #3
 800060a:	4a07      	ldr	r2, [pc, #28]	@ (8000628 <main+0x3c>)
 800060c:	4413      	add	r3, r2
 800060e:	4618      	mov	r0, r3
 8000610:	f000 fef8 	bl	8001404 <debounceFSM_update>
	  for (uint8_t i = 0; i < NUM_BUTTONS; i++) {
 8000614:	79fb      	ldrb	r3, [r7, #7]
 8000616:	3301      	adds	r3, #1
 8000618:	71fb      	strb	r3, [r7, #7]
 800061a:	79fb      	ldrb	r3, [r7, #7]
 800061c:	2b05      	cmp	r3, #5
 800061e:	d9ef      	bls.n	8000600 <main+0x14>
	  }

	  arcadeFSM();
 8000620:	f003 fe08 	bl	8004234 <arcadeFSM>
	  for (uint8_t i = 0; i < NUM_BUTTONS; i++) {
 8000624:	e7e9      	b.n	80005fa <main+0xe>
 8000626:	bf00      	nop
 8000628:	20000004 	.word	0x20000004

0800062c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800062c:	b580      	push	{r7, lr}
 800062e:	b094      	sub	sp, #80	@ 0x50
 8000630:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000632:	f107 031c 	add.w	r3, r7, #28
 8000636:	2234      	movs	r2, #52	@ 0x34
 8000638:	2100      	movs	r1, #0
 800063a:	4618      	mov	r0, r3
 800063c:	f004 fa2d 	bl	8004a9a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000640:	f107 0308 	add.w	r3, r7, #8
 8000644:	2200      	movs	r2, #0
 8000646:	601a      	str	r2, [r3, #0]
 8000648:	605a      	str	r2, [r3, #4]
 800064a:	609a      	str	r2, [r3, #8]
 800064c:	60da      	str	r2, [r3, #12]
 800064e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000650:	2300      	movs	r3, #0
 8000652:	607b      	str	r3, [r7, #4]
 8000654:	4b2a      	ldr	r3, [pc, #168]	@ (8000700 <SystemClock_Config+0xd4>)
 8000656:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000658:	4a29      	ldr	r2, [pc, #164]	@ (8000700 <SystemClock_Config+0xd4>)
 800065a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800065e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000660:	4b27      	ldr	r3, [pc, #156]	@ (8000700 <SystemClock_Config+0xd4>)
 8000662:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000664:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000668:	607b      	str	r3, [r7, #4]
 800066a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800066c:	2300      	movs	r3, #0
 800066e:	603b      	str	r3, [r7, #0]
 8000670:	4b24      	ldr	r3, [pc, #144]	@ (8000704 <SystemClock_Config+0xd8>)
 8000672:	681b      	ldr	r3, [r3, #0]
 8000674:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000678:	4a22      	ldr	r2, [pc, #136]	@ (8000704 <SystemClock_Config+0xd8>)
 800067a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800067e:	6013      	str	r3, [r2, #0]
 8000680:	4b20      	ldr	r3, [pc, #128]	@ (8000704 <SystemClock_Config+0xd8>)
 8000682:	681b      	ldr	r3, [r3, #0]
 8000684:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000688:	603b      	str	r3, [r7, #0]
 800068a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800068c:	2302      	movs	r3, #2
 800068e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000690:	2301      	movs	r3, #1
 8000692:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000694:	2310      	movs	r3, #16
 8000696:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000698:	2302      	movs	r3, #2
 800069a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800069c:	2300      	movs	r3, #0
 800069e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 80006a0:	2310      	movs	r3, #16
 80006a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 80006a4:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80006a8:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80006aa:	2304      	movs	r3, #4
 80006ac:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80006ae:	2302      	movs	r3, #2
 80006b0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80006b2:	2302      	movs	r3, #2
 80006b4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006b6:	f107 031c 	add.w	r3, r7, #28
 80006ba:	4618      	mov	r0, r3
 80006bc:	f002 ff54 	bl	8003568 <HAL_RCC_OscConfig>
 80006c0:	4603      	mov	r3, r0
 80006c2:	2b00      	cmp	r3, #0
 80006c4:	d001      	beq.n	80006ca <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80006c6:	f000 faab 	bl	8000c20 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006ca:	230f      	movs	r3, #15
 80006cc:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006ce:	2302      	movs	r3, #2
 80006d0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006d2:	2300      	movs	r3, #0
 80006d4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80006d6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80006da:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006dc:	2300      	movs	r3, #0
 80006de:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80006e0:	f107 0308 	add.w	r3, r7, #8
 80006e4:	2102      	movs	r1, #2
 80006e6:	4618      	mov	r0, r3
 80006e8:	f002 fc08 	bl	8002efc <HAL_RCC_ClockConfig>
 80006ec:	4603      	mov	r3, r0
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	d001      	beq.n	80006f6 <SystemClock_Config+0xca>
  {
    Error_Handler();
 80006f2:	f000 fa95 	bl	8000c20 <Error_Handler>
  }
}
 80006f6:	bf00      	nop
 80006f8:	3750      	adds	r7, #80	@ 0x50
 80006fa:	46bd      	mov	sp, r7
 80006fc:	bd80      	pop	{r7, pc}
 80006fe:	bf00      	nop
 8000700:	40023800 	.word	0x40023800
 8000704:	40007000 	.word	0x40007000

08000708 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	b082      	sub	sp, #8
 800070c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800070e:	2300      	movs	r3, #0
 8000710:	607b      	str	r3, [r7, #4]
 8000712:	4b10      	ldr	r3, [pc, #64]	@ (8000754 <HAL_MspInit+0x4c>)
 8000714:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000716:	4a0f      	ldr	r2, [pc, #60]	@ (8000754 <HAL_MspInit+0x4c>)
 8000718:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800071c:	6453      	str	r3, [r2, #68]	@ 0x44
 800071e:	4b0d      	ldr	r3, [pc, #52]	@ (8000754 <HAL_MspInit+0x4c>)
 8000720:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000722:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000726:	607b      	str	r3, [r7, #4]
 8000728:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800072a:	2300      	movs	r3, #0
 800072c:	603b      	str	r3, [r7, #0]
 800072e:	4b09      	ldr	r3, [pc, #36]	@ (8000754 <HAL_MspInit+0x4c>)
 8000730:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000732:	4a08      	ldr	r2, [pc, #32]	@ (8000754 <HAL_MspInit+0x4c>)
 8000734:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000738:	6413      	str	r3, [r2, #64]	@ 0x40
 800073a:	4b06      	ldr	r3, [pc, #24]	@ (8000754 <HAL_MspInit+0x4c>)
 800073c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800073e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000742:	603b      	str	r3, [r7, #0]
 8000744:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000746:	2007      	movs	r0, #7
 8000748:	f001 f886 	bl	8001858 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800074c:	bf00      	nop
 800074e:	3708      	adds	r7, #8
 8000750:	46bd      	mov	sp, r7
 8000752:	bd80      	pop	{r7, pc}
 8000754:	40023800 	.word	0x40023800

08000758 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000758:	b580      	push	{r7, lr}
 800075a:	b08a      	sub	sp, #40	@ 0x28
 800075c:	af00      	add	r7, sp, #0
 800075e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000760:	f107 0314 	add.w	r3, r7, #20
 8000764:	2200      	movs	r2, #0
 8000766:	601a      	str	r2, [r3, #0]
 8000768:	605a      	str	r2, [r3, #4]
 800076a:	609a      	str	r2, [r3, #8]
 800076c:	60da      	str	r2, [r3, #12]
 800076e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	681b      	ldr	r3, [r3, #0]
 8000774:	4a19      	ldr	r2, [pc, #100]	@ (80007dc <HAL_I2C_MspInit+0x84>)
 8000776:	4293      	cmp	r3, r2
 8000778:	d12c      	bne.n	80007d4 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800077a:	2300      	movs	r3, #0
 800077c:	613b      	str	r3, [r7, #16]
 800077e:	4b18      	ldr	r3, [pc, #96]	@ (80007e0 <HAL_I2C_MspInit+0x88>)
 8000780:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000782:	4a17      	ldr	r2, [pc, #92]	@ (80007e0 <HAL_I2C_MspInit+0x88>)
 8000784:	f043 0302 	orr.w	r3, r3, #2
 8000788:	6313      	str	r3, [r2, #48]	@ 0x30
 800078a:	4b15      	ldr	r3, [pc, #84]	@ (80007e0 <HAL_I2C_MspInit+0x88>)
 800078c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800078e:	f003 0302 	and.w	r3, r3, #2
 8000792:	613b      	str	r3, [r7, #16]
 8000794:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB7     ------> I2C1_SDA
    PB8     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8000796:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 800079a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800079c:	2312      	movs	r3, #18
 800079e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007a0:	2300      	movs	r3, #0
 80007a2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007a4:	2303      	movs	r3, #3
 80007a6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80007a8:	2304      	movs	r3, #4
 80007aa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007ac:	f107 0314 	add.w	r3, r7, #20
 80007b0:	4619      	mov	r1, r3
 80007b2:	480c      	ldr	r0, [pc, #48]	@ (80007e4 <HAL_I2C_MspInit+0x8c>)
 80007b4:	f001 f8b4 	bl	8001920 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80007b8:	2300      	movs	r3, #0
 80007ba:	60fb      	str	r3, [r7, #12]
 80007bc:	4b08      	ldr	r3, [pc, #32]	@ (80007e0 <HAL_I2C_MspInit+0x88>)
 80007be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007c0:	4a07      	ldr	r2, [pc, #28]	@ (80007e0 <HAL_I2C_MspInit+0x88>)
 80007c2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80007c6:	6413      	str	r3, [r2, #64]	@ 0x40
 80007c8:	4b05      	ldr	r3, [pc, #20]	@ (80007e0 <HAL_I2C_MspInit+0x88>)
 80007ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007cc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80007d0:	60fb      	str	r3, [r7, #12]
 80007d2:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80007d4:	bf00      	nop
 80007d6:	3728      	adds	r7, #40	@ 0x28
 80007d8:	46bd      	mov	sp, r7
 80007da:	bd80      	pop	{r7, pc}
 80007dc:	40005400 	.word	0x40005400
 80007e0:	40023800 	.word	0x40023800
 80007e4:	40020400 	.word	0x40020400

080007e8 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80007e8:	b580      	push	{r7, lr}
 80007ea:	b08a      	sub	sp, #40	@ 0x28
 80007ec:	af00      	add	r7, sp, #0
 80007ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007f0:	f107 0314 	add.w	r3, r7, #20
 80007f4:	2200      	movs	r2, #0
 80007f6:	601a      	str	r2, [r3, #0]
 80007f8:	605a      	str	r2, [r3, #4]
 80007fa:	609a      	str	r2, [r3, #8]
 80007fc:	60da      	str	r2, [r3, #12]
 80007fe:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8000800:	687b      	ldr	r3, [r7, #4]
 8000802:	681b      	ldr	r3, [r3, #0]
 8000804:	4a2c      	ldr	r2, [pc, #176]	@ (80008b8 <HAL_SPI_MspInit+0xd0>)
 8000806:	4293      	cmp	r3, r2
 8000808:	d152      	bne.n	80008b0 <HAL_SPI_MspInit+0xc8>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800080a:	2300      	movs	r3, #0
 800080c:	613b      	str	r3, [r7, #16]
 800080e:	4b2b      	ldr	r3, [pc, #172]	@ (80008bc <HAL_SPI_MspInit+0xd4>)
 8000810:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000812:	4a2a      	ldr	r2, [pc, #168]	@ (80008bc <HAL_SPI_MspInit+0xd4>)
 8000814:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000818:	6413      	str	r3, [r2, #64]	@ 0x40
 800081a:	4b28      	ldr	r3, [pc, #160]	@ (80008bc <HAL_SPI_MspInit+0xd4>)
 800081c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800081e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000822:	613b      	str	r3, [r7, #16]
 8000824:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000826:	2300      	movs	r3, #0
 8000828:	60fb      	str	r3, [r7, #12]
 800082a:	4b24      	ldr	r3, [pc, #144]	@ (80008bc <HAL_SPI_MspInit+0xd4>)
 800082c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800082e:	4a23      	ldr	r2, [pc, #140]	@ (80008bc <HAL_SPI_MspInit+0xd4>)
 8000830:	f043 0304 	orr.w	r3, r3, #4
 8000834:	6313      	str	r3, [r2, #48]	@ 0x30
 8000836:	4b21      	ldr	r3, [pc, #132]	@ (80008bc <HAL_SPI_MspInit+0xd4>)
 8000838:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800083a:	f003 0304 	and.w	r3, r3, #4
 800083e:	60fb      	str	r3, [r7, #12]
 8000840:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000842:	2300      	movs	r3, #0
 8000844:	60bb      	str	r3, [r7, #8]
 8000846:	4b1d      	ldr	r3, [pc, #116]	@ (80008bc <HAL_SPI_MspInit+0xd4>)
 8000848:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800084a:	4a1c      	ldr	r2, [pc, #112]	@ (80008bc <HAL_SPI_MspInit+0xd4>)
 800084c:	f043 0302 	orr.w	r3, r3, #2
 8000850:	6313      	str	r3, [r2, #48]	@ 0x30
 8000852:	4b1a      	ldr	r3, [pc, #104]	@ (80008bc <HAL_SPI_MspInit+0xd4>)
 8000854:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000856:	f003 0302 	and.w	r3, r3, #2
 800085a:	60bb      	str	r3, [r7, #8]
 800085c:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC1     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800085e:	2302      	movs	r3, #2
 8000860:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000862:	2302      	movs	r3, #2
 8000864:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000866:	2300      	movs	r3, #0
 8000868:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800086a:	2303      	movs	r3, #3
 800086c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI2;
 800086e:	2307      	movs	r3, #7
 8000870:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000872:	f107 0314 	add.w	r3, r7, #20
 8000876:	4619      	mov	r1, r3
 8000878:	4811      	ldr	r0, [pc, #68]	@ (80008c0 <HAL_SPI_MspInit+0xd8>)
 800087a:	f001 f851 	bl	8001920 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800087e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000882:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000884:	2302      	movs	r3, #2
 8000886:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000888:	2300      	movs	r3, #0
 800088a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800088c:	2303      	movs	r3, #3
 800088e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000890:	2305      	movs	r3, #5
 8000892:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000894:	f107 0314 	add.w	r3, r7, #20
 8000898:	4619      	mov	r1, r3
 800089a:	480a      	ldr	r0, [pc, #40]	@ (80008c4 <HAL_SPI_MspInit+0xdc>)
 800089c:	f001 f840 	bl	8001920 <HAL_GPIO_Init>

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 80008a0:	2200      	movs	r2, #0
 80008a2:	2100      	movs	r1, #0
 80008a4:	2024      	movs	r0, #36	@ 0x24
 80008a6:	f000 ffe2 	bl	800186e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 80008aa:	2024      	movs	r0, #36	@ 0x24
 80008ac:	f000 fffb 	bl	80018a6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 80008b0:	bf00      	nop
 80008b2:	3728      	adds	r7, #40	@ 0x28
 80008b4:	46bd      	mov	sp, r7
 80008b6:	bd80      	pop	{r7, pc}
 80008b8:	40003800 	.word	0x40003800
 80008bc:	40023800 	.word	0x40023800
 80008c0:	40020800 	.word	0x40020800
 80008c4:	40020400 	.word	0x40020400

080008c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008c8:	b480      	push	{r7}
 80008ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80008cc:	bf00      	nop
 80008ce:	e7fd      	b.n	80008cc <NMI_Handler+0x4>

080008d0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008d0:	b480      	push	{r7}
 80008d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008d4:	bf00      	nop
 80008d6:	e7fd      	b.n	80008d4 <HardFault_Handler+0x4>

080008d8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80008d8:	b480      	push	{r7}
 80008da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80008dc:	bf00      	nop
 80008de:	e7fd      	b.n	80008dc <MemManage_Handler+0x4>

080008e0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80008e0:	b480      	push	{r7}
 80008e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80008e4:	bf00      	nop
 80008e6:	e7fd      	b.n	80008e4 <BusFault_Handler+0x4>

080008e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80008e8:	b480      	push	{r7}
 80008ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80008ec:	bf00      	nop
 80008ee:	e7fd      	b.n	80008ec <UsageFault_Handler+0x4>

080008f0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80008f0:	b480      	push	{r7}
 80008f2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80008f4:	bf00      	nop
 80008f6:	46bd      	mov	sp, r7
 80008f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008fc:	4770      	bx	lr

080008fe <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80008fe:	b480      	push	{r7}
 8000900:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000902:	bf00      	nop
 8000904:	46bd      	mov	sp, r7
 8000906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800090a:	4770      	bx	lr

0800090c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800090c:	b480      	push	{r7}
 800090e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000910:	bf00      	nop
 8000912:	46bd      	mov	sp, r7
 8000914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000918:	4770      	bx	lr

0800091a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800091a:	b580      	push	{r7, lr}
 800091c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800091e:	f000 fe87 	bl	8001630 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000922:	bf00      	nop
 8000924:	bd80      	pop	{r7, pc}
	...

08000928 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 800092c:	4802      	ldr	r0, [pc, #8]	@ (8000938 <SPI2_IRQHandler+0x10>)
 800092e:	f003 fa87 	bl	8003e40 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8000932:	bf00      	nop
 8000934:	bd80      	pop	{r7, pc}
 8000936:	bf00      	nop
 8000938:	2000015c 	.word	0x2000015c

0800093c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800093c:	b480      	push	{r7}
 800093e:	af00      	add	r7, sp, #0
  return 1;
 8000940:	2301      	movs	r3, #1
}
 8000942:	4618      	mov	r0, r3
 8000944:	46bd      	mov	sp, r7
 8000946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800094a:	4770      	bx	lr

0800094c <_kill>:

int _kill(int pid, int sig)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	b082      	sub	sp, #8
 8000950:	af00      	add	r7, sp, #0
 8000952:	6078      	str	r0, [r7, #4]
 8000954:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000956:	f004 f8ef 	bl	8004b38 <__errno>
 800095a:	4603      	mov	r3, r0
 800095c:	2216      	movs	r2, #22
 800095e:	601a      	str	r2, [r3, #0]
  return -1;
 8000960:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8000964:	4618      	mov	r0, r3
 8000966:	3708      	adds	r7, #8
 8000968:	46bd      	mov	sp, r7
 800096a:	bd80      	pop	{r7, pc}

0800096c <_exit>:

void _exit (int status)
{
 800096c:	b580      	push	{r7, lr}
 800096e:	b082      	sub	sp, #8
 8000970:	af00      	add	r7, sp, #0
 8000972:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000974:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000978:	6878      	ldr	r0, [r7, #4]
 800097a:	f7ff ffe7 	bl	800094c <_kill>
  while (1) {}    /* Make sure we hang here */
 800097e:	bf00      	nop
 8000980:	e7fd      	b.n	800097e <_exit+0x12>

08000982 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000982:	b580      	push	{r7, lr}
 8000984:	b086      	sub	sp, #24
 8000986:	af00      	add	r7, sp, #0
 8000988:	60f8      	str	r0, [r7, #12]
 800098a:	60b9      	str	r1, [r7, #8]
 800098c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800098e:	2300      	movs	r3, #0
 8000990:	617b      	str	r3, [r7, #20]
 8000992:	e00a      	b.n	80009aa <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000994:	f3af 8000 	nop.w
 8000998:	4601      	mov	r1, r0
 800099a:	68bb      	ldr	r3, [r7, #8]
 800099c:	1c5a      	adds	r2, r3, #1
 800099e:	60ba      	str	r2, [r7, #8]
 80009a0:	b2ca      	uxtb	r2, r1
 80009a2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009a4:	697b      	ldr	r3, [r7, #20]
 80009a6:	3301      	adds	r3, #1
 80009a8:	617b      	str	r3, [r7, #20]
 80009aa:	697a      	ldr	r2, [r7, #20]
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	429a      	cmp	r2, r3
 80009b0:	dbf0      	blt.n	8000994 <_read+0x12>
  }

  return len;
 80009b2:	687b      	ldr	r3, [r7, #4]
}
 80009b4:	4618      	mov	r0, r3
 80009b6:	3718      	adds	r7, #24
 80009b8:	46bd      	mov	sp, r7
 80009ba:	bd80      	pop	{r7, pc}

080009bc <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	b086      	sub	sp, #24
 80009c0:	af00      	add	r7, sp, #0
 80009c2:	60f8      	str	r0, [r7, #12]
 80009c4:	60b9      	str	r1, [r7, #8]
 80009c6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009c8:	2300      	movs	r3, #0
 80009ca:	617b      	str	r3, [r7, #20]
 80009cc:	e009      	b.n	80009e2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80009ce:	68bb      	ldr	r3, [r7, #8]
 80009d0:	1c5a      	adds	r2, r3, #1
 80009d2:	60ba      	str	r2, [r7, #8]
 80009d4:	781b      	ldrb	r3, [r3, #0]
 80009d6:	4618      	mov	r0, r3
 80009d8:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009dc:	697b      	ldr	r3, [r7, #20]
 80009de:	3301      	adds	r3, #1
 80009e0:	617b      	str	r3, [r7, #20]
 80009e2:	697a      	ldr	r2, [r7, #20]
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	429a      	cmp	r2, r3
 80009e8:	dbf1      	blt.n	80009ce <_write+0x12>
  }
  return len;
 80009ea:	687b      	ldr	r3, [r7, #4]
}
 80009ec:	4618      	mov	r0, r3
 80009ee:	3718      	adds	r7, #24
 80009f0:	46bd      	mov	sp, r7
 80009f2:	bd80      	pop	{r7, pc}

080009f4 <_close>:

int _close(int file)
{
 80009f4:	b480      	push	{r7}
 80009f6:	b083      	sub	sp, #12
 80009f8:	af00      	add	r7, sp, #0
 80009fa:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80009fc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8000a00:	4618      	mov	r0, r3
 8000a02:	370c      	adds	r7, #12
 8000a04:	46bd      	mov	sp, r7
 8000a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a0a:	4770      	bx	lr

08000a0c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000a0c:	b480      	push	{r7}
 8000a0e:	b083      	sub	sp, #12
 8000a10:	af00      	add	r7, sp, #0
 8000a12:	6078      	str	r0, [r7, #4]
 8000a14:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000a16:	683b      	ldr	r3, [r7, #0]
 8000a18:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000a1c:	605a      	str	r2, [r3, #4]
  return 0;
 8000a1e:	2300      	movs	r3, #0
}
 8000a20:	4618      	mov	r0, r3
 8000a22:	370c      	adds	r7, #12
 8000a24:	46bd      	mov	sp, r7
 8000a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a2a:	4770      	bx	lr

08000a2c <_isatty>:

int _isatty(int file)
{
 8000a2c:	b480      	push	{r7}
 8000a2e:	b083      	sub	sp, #12
 8000a30:	af00      	add	r7, sp, #0
 8000a32:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000a34:	2301      	movs	r3, #1
}
 8000a36:	4618      	mov	r0, r3
 8000a38:	370c      	adds	r7, #12
 8000a3a:	46bd      	mov	sp, r7
 8000a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a40:	4770      	bx	lr

08000a42 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000a42:	b480      	push	{r7}
 8000a44:	b085      	sub	sp, #20
 8000a46:	af00      	add	r7, sp, #0
 8000a48:	60f8      	str	r0, [r7, #12]
 8000a4a:	60b9      	str	r1, [r7, #8]
 8000a4c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000a4e:	2300      	movs	r3, #0
}
 8000a50:	4618      	mov	r0, r3
 8000a52:	3714      	adds	r7, #20
 8000a54:	46bd      	mov	sp, r7
 8000a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a5a:	4770      	bx	lr

08000a5c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	b086      	sub	sp, #24
 8000a60:	af00      	add	r7, sp, #0
 8000a62:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000a64:	4a14      	ldr	r2, [pc, #80]	@ (8000ab8 <_sbrk+0x5c>)
 8000a66:	4b15      	ldr	r3, [pc, #84]	@ (8000abc <_sbrk+0x60>)
 8000a68:	1ad3      	subs	r3, r2, r3
 8000a6a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000a6c:	697b      	ldr	r3, [r7, #20]
 8000a6e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000a70:	4b13      	ldr	r3, [pc, #76]	@ (8000ac0 <_sbrk+0x64>)
 8000a72:	681b      	ldr	r3, [r3, #0]
 8000a74:	2b00      	cmp	r3, #0
 8000a76:	d102      	bne.n	8000a7e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000a78:	4b11      	ldr	r3, [pc, #68]	@ (8000ac0 <_sbrk+0x64>)
 8000a7a:	4a12      	ldr	r2, [pc, #72]	@ (8000ac4 <_sbrk+0x68>)
 8000a7c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000a7e:	4b10      	ldr	r3, [pc, #64]	@ (8000ac0 <_sbrk+0x64>)
 8000a80:	681a      	ldr	r2, [r3, #0]
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	4413      	add	r3, r2
 8000a86:	693a      	ldr	r2, [r7, #16]
 8000a88:	429a      	cmp	r2, r3
 8000a8a:	d207      	bcs.n	8000a9c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000a8c:	f004 f854 	bl	8004b38 <__errno>
 8000a90:	4603      	mov	r3, r0
 8000a92:	220c      	movs	r2, #12
 8000a94:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000a96:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000a9a:	e009      	b.n	8000ab0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000a9c:	4b08      	ldr	r3, [pc, #32]	@ (8000ac0 <_sbrk+0x64>)
 8000a9e:	681b      	ldr	r3, [r3, #0]
 8000aa0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000aa2:	4b07      	ldr	r3, [pc, #28]	@ (8000ac0 <_sbrk+0x64>)
 8000aa4:	681a      	ldr	r2, [r3, #0]
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	4413      	add	r3, r2
 8000aaa:	4a05      	ldr	r2, [pc, #20]	@ (8000ac0 <_sbrk+0x64>)
 8000aac:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000aae:	68fb      	ldr	r3, [r7, #12]
}
 8000ab0:	4618      	mov	r0, r3
 8000ab2:	3718      	adds	r7, #24
 8000ab4:	46bd      	mov	sp, r7
 8000ab6:	bd80      	pop	{r7, pc}
 8000ab8:	20020000 	.word	0x20020000
 8000abc:	00000400 	.word	0x00000400
 8000ac0:	20000158 	.word	0x20000158
 8000ac4:	200005a8 	.word	0x200005a8

08000ac8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ac8:	b480      	push	{r7}
 8000aca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000acc:	4b06      	ldr	r3, [pc, #24]	@ (8000ae8 <SystemInit+0x20>)
 8000ace:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000ad2:	4a05      	ldr	r2, [pc, #20]	@ (8000ae8 <SystemInit+0x20>)
 8000ad4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000ad8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000adc:	bf00      	nop
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop
 8000ae8:	e000ed00 	.word	0xe000ed00

08000aec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000aec:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000b24 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000af0:	f7ff ffea 	bl	8000ac8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000af4:	480c      	ldr	r0, [pc, #48]	@ (8000b28 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000af6:	490d      	ldr	r1, [pc, #52]	@ (8000b2c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000af8:	4a0d      	ldr	r2, [pc, #52]	@ (8000b30 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000afa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000afc:	e002      	b.n	8000b04 <LoopCopyDataInit>

08000afe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000afe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b00:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b02:	3304      	adds	r3, #4

08000b04 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b04:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b06:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b08:	d3f9      	bcc.n	8000afe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b0a:	4a0a      	ldr	r2, [pc, #40]	@ (8000b34 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000b0c:	4c0a      	ldr	r4, [pc, #40]	@ (8000b38 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000b0e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b10:	e001      	b.n	8000b16 <LoopFillZerobss>

08000b12 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b12:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b14:	3204      	adds	r2, #4

08000b16 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b16:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b18:	d3fb      	bcc.n	8000b12 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000b1a:	f004 f813 	bl	8004b44 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000b1e:	f7ff fd65 	bl	80005ec <main>
  bx  lr    
 8000b22:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000b24:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000b28:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b2c:	2000013c 	.word	0x2000013c
  ldr r2, =_sidata
 8000b30:	08005d6c 	.word	0x08005d6c
  ldr r2, =_sbss
 8000b34:	2000013c 	.word	0x2000013c
  ldr r4, =_ebss
 8000b38:	200005a8 	.word	0x200005a8

08000b3c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000b3c:	e7fe      	b.n	8000b3c <ADC_IRQHandler>

08000b3e <saveScore>:
#include "At24c256.h"

// saveScore guarda el puntaje
void saveScore(uint16_t score) {
 8000b3e:	b580      	push	{r7, lr}
 8000b40:	b082      	sub	sp, #8
 8000b42:	af00      	add	r7, sp, #0
 8000b44:	4603      	mov	r3, r0
 8000b46:	80fb      	strh	r3, [r7, #6]
    EEPROM_Write(score);
 8000b48:	88fb      	ldrh	r3, [r7, #6]
 8000b4a:	4618      	mov	r0, r3
 8000b4c:	f000 f80c 	bl	8000b68 <EEPROM_Write>
}
 8000b50:	bf00      	nop
 8000b52:	3708      	adds	r7, #8
 8000b54:	46bd      	mov	sp, r7
 8000b56:	bd80      	pop	{r7, pc}

08000b58 <loadScore>:
// saveScore levanta el valor guardado en la memoria
uint16_t loadScore(void) {
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	af00      	add	r7, sp, #0
    return EEPROM_Read();
 8000b5c:	f000 f838 	bl	8000bd0 <EEPROM_Read>
 8000b60:	4603      	mov	r3, r0
}
 8000b62:	4618      	mov	r0, r3
 8000b64:	bd80      	pop	{r7, pc}
	...

08000b68 <EEPROM_Write>:
#include "boardConfig.h"

extern I2C_HandleTypeDef hi2c1;

// EEPROM_Write escribe al modulo At24c256
void EEPROM_Write(uint16_t num) {
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b088      	sub	sp, #32
 8000b6c:	af02      	add	r7, sp, #8
 8000b6e:	4603      	mov	r3, r0
 8000b70:	80fb      	strh	r3, [r7, #6]
    uint8_t data[2];
    data[0] = (uint8_t)(num >> 8);   // byte alto
 8000b72:	88fb      	ldrh	r3, [r7, #6]
 8000b74:	0a1b      	lsrs	r3, r3, #8
 8000b76:	b29b      	uxth	r3, r3
 8000b78:	b2db      	uxtb	r3, r3
 8000b7a:	753b      	strb	r3, [r7, #20]
    data[1] = (uint8_t)(num & 0xFF); // byte bajo
 8000b7c:	88fb      	ldrh	r3, [r7, #6]
 8000b7e:	b2db      	uxtb	r3, r3
 8000b80:	757b      	strb	r3, [r7, #21]

    uint8_t addr[2];
    addr[0] = (uint8_t)(SCORE_ADDR >> 8);
 8000b82:	2300      	movs	r3, #0
 8000b84:	743b      	strb	r3, [r7, #16]
    addr[1] = (uint8_t)(SCORE_ADDR & 0xFF);
 8000b86:	2300      	movs	r3, #0
 8000b88:	747b      	strb	r3, [r7, #17]

    uint8_t tx[4] = {addr[0], addr[1], data[0], data[1]};
 8000b8a:	7c3b      	ldrb	r3, [r7, #16]
 8000b8c:	733b      	strb	r3, [r7, #12]
 8000b8e:	7c7b      	ldrb	r3, [r7, #17]
 8000b90:	737b      	strb	r3, [r7, #13]
 8000b92:	7d3b      	ldrb	r3, [r7, #20]
 8000b94:	73bb      	strb	r3, [r7, #14]
 8000b96:	7d7b      	ldrb	r3, [r7, #21]
 8000b98:	73fb      	strb	r3, [r7, #15]

    HAL_I2C_Master_Transmit(&hi2c1, AT24C256_ADDR << 1, tx, 4, HAL_MAX_DELAY);
 8000b9a:	f107 020c 	add.w	r2, r7, #12
 8000b9e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000ba2:	9300      	str	r3, [sp, #0]
 8000ba4:	2304      	movs	r3, #4
 8000ba6:	21a0      	movs	r1, #160	@ 0xa0
 8000ba8:	4808      	ldr	r0, [pc, #32]	@ (8000bcc <EEPROM_Write+0x64>)
 8000baa:	f001 f9c3 	bl	8001f34 <HAL_I2C_Master_Transmit>

    // Esperar hasta que termine de escribir
    while (HAL_I2C_IsDeviceReady(&hi2c1, AT24C256_ADDR << 1, 1, 100) != HAL_OK);
 8000bae:	bf00      	nop
 8000bb0:	2364      	movs	r3, #100	@ 0x64
 8000bb2:	2201      	movs	r2, #1
 8000bb4:	21a0      	movs	r1, #160	@ 0xa0
 8000bb6:	4805      	ldr	r0, [pc, #20]	@ (8000bcc <EEPROM_Write+0x64>)
 8000bb8:	f001 fcec 	bl	8002594 <HAL_I2C_IsDeviceReady>
 8000bbc:	4603      	mov	r3, r0
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	d1f6      	bne.n	8000bb0 <EEPROM_Write+0x48>
}
 8000bc2:	bf00      	nop
 8000bc4:	bf00      	nop
 8000bc6:	3718      	adds	r7, #24
 8000bc8:	46bd      	mov	sp, r7
 8000bca:	bd80      	pop	{r7, pc}
 8000bcc:	200001b4 	.word	0x200001b4

08000bd0 <EEPROM_Read>:

//EEPROM_Read lee del modulo At24c256
uint16_t EEPROM_Read(void) {
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	b084      	sub	sp, #16
 8000bd4:	af02      	add	r7, sp, #8
    uint8_t addr[2];
    uint8_t data[2];
    addr[0] = (uint8_t)(SCORE_ADDR >> 8);
 8000bd6:	2300      	movs	r3, #0
 8000bd8:	713b      	strb	r3, [r7, #4]
    addr[1] = (uint8_t)(SCORE_ADDR & 0xFF);
 8000bda:	2300      	movs	r3, #0
 8000bdc:	717b      	strb	r3, [r7, #5]

    HAL_I2C_Master_Transmit(&hi2c1, AT24C256_ADDR << 1, addr, 2, HAL_MAX_DELAY);
 8000bde:	1d3a      	adds	r2, r7, #4
 8000be0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000be4:	9300      	str	r3, [sp, #0]
 8000be6:	2302      	movs	r3, #2
 8000be8:	21a0      	movs	r1, #160	@ 0xa0
 8000bea:	480c      	ldr	r0, [pc, #48]	@ (8000c1c <EEPROM_Read+0x4c>)
 8000bec:	f001 f9a2 	bl	8001f34 <HAL_I2C_Master_Transmit>
    HAL_I2C_Master_Receive(&hi2c1, AT24C256_ADDR << 1, data, 2, HAL_MAX_DELAY);
 8000bf0:	463a      	mov	r2, r7
 8000bf2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000bf6:	9300      	str	r3, [sp, #0]
 8000bf8:	2302      	movs	r3, #2
 8000bfa:	21a0      	movs	r1, #160	@ 0xa0
 8000bfc:	4807      	ldr	r0, [pc, #28]	@ (8000c1c <EEPROM_Read+0x4c>)
 8000bfe:	f001 fa97 	bl	8002130 <HAL_I2C_Master_Receive>

    return ((uint16_t)data[0] << 8) | data[1];
 8000c02:	783b      	ldrb	r3, [r7, #0]
 8000c04:	b21b      	sxth	r3, r3
 8000c06:	021b      	lsls	r3, r3, #8
 8000c08:	b21a      	sxth	r2, r3
 8000c0a:	787b      	ldrb	r3, [r7, #1]
 8000c0c:	b21b      	sxth	r3, r3
 8000c0e:	4313      	orrs	r3, r2
 8000c10:	b21b      	sxth	r3, r3
 8000c12:	b29b      	uxth	r3, r3
}
 8000c14:	4618      	mov	r0, r3
 8000c16:	3708      	adds	r7, #8
 8000c18:	46bd      	mov	sp, r7
 8000c1a:	bd80      	pop	{r7, pc}
 8000c1c:	200001b4 	.word	0x200001b4

08000c20 <Error_Handler>:
#include "boardConfig.h"


void Error_Handler(void)
{
 8000c20:	b480      	push	{r7}
 8000c22:	af00      	add	r7, sp, #0
while (1)
 8000c24:	bf00      	nop
 8000c26:	e7fd      	b.n	8000c24 <Error_Handler+0x4>

08000c28 <board_gpio_init>:
{
}
}

// Configuracion de los puertos GPIO de la placa NUCLEO
void board_gpio_init(void){
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	b08a      	sub	sp, #40	@ 0x28
 8000c2c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c2e:	f107 0314 	add.w	r3, r7, #20
 8000c32:	2200      	movs	r2, #0
 8000c34:	601a      	str	r2, [r3, #0]
 8000c36:	605a      	str	r2, [r3, #4]
 8000c38:	609a      	str	r2, [r3, #8]
 8000c3a:	60da      	str	r2, [r3, #12]
 8000c3c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c3e:	2300      	movs	r3, #0
 8000c40:	613b      	str	r3, [r7, #16]
 8000c42:	4b3d      	ldr	r3, [pc, #244]	@ (8000d38 <board_gpio_init+0x110>)
 8000c44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c46:	4a3c      	ldr	r2, [pc, #240]	@ (8000d38 <board_gpio_init+0x110>)
 8000c48:	f043 0304 	orr.w	r3, r3, #4
 8000c4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c4e:	4b3a      	ldr	r3, [pc, #232]	@ (8000d38 <board_gpio_init+0x110>)
 8000c50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c52:	f003 0304 	and.w	r3, r3, #4
 8000c56:	613b      	str	r3, [r7, #16]
 8000c58:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	60fb      	str	r3, [r7, #12]
 8000c5e:	4b36      	ldr	r3, [pc, #216]	@ (8000d38 <board_gpio_init+0x110>)
 8000c60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c62:	4a35      	ldr	r2, [pc, #212]	@ (8000d38 <board_gpio_init+0x110>)
 8000c64:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000c68:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c6a:	4b33      	ldr	r3, [pc, #204]	@ (8000d38 <board_gpio_init+0x110>)
 8000c6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c6e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000c72:	60fb      	str	r3, [r7, #12]
 8000c74:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c76:	2300      	movs	r3, #0
 8000c78:	60bb      	str	r3, [r7, #8]
 8000c7a:	4b2f      	ldr	r3, [pc, #188]	@ (8000d38 <board_gpio_init+0x110>)
 8000c7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c7e:	4a2e      	ldr	r2, [pc, #184]	@ (8000d38 <board_gpio_init+0x110>)
 8000c80:	f043 0301 	orr.w	r3, r3, #1
 8000c84:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c86:	4b2c      	ldr	r3, [pc, #176]	@ (8000d38 <board_gpio_init+0x110>)
 8000c88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c8a:	f003 0301 	and.w	r3, r3, #1
 8000c8e:	60bb      	str	r3, [r7, #8]
 8000c90:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c92:	2300      	movs	r3, #0
 8000c94:	607b      	str	r3, [r7, #4]
 8000c96:	4b28      	ldr	r3, [pc, #160]	@ (8000d38 <board_gpio_init+0x110>)
 8000c98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c9a:	4a27      	ldr	r2, [pc, #156]	@ (8000d38 <board_gpio_init+0x110>)
 8000c9c:	f043 0302 	orr.w	r3, r3, #2
 8000ca0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ca2:	4b25      	ldr	r3, [pc, #148]	@ (8000d38 <board_gpio_init+0x110>)
 8000ca4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ca6:	f003 0302 	and.w	r3, r3, #2
 8000caa:	607b      	str	r3, [r7, #4]
 8000cac:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, GPIO_PIN_RESET);
 8000cae:	2200      	movs	r2, #0
 8000cb0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000cb4:	4821      	ldr	r0, [pc, #132]	@ (8000d3c <board_gpio_init+0x114>)
 8000cb6:	f000 ffdf 	bl	8001c78 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000cba:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000cbe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cc0:	2301      	movs	r3, #1
 8000cc2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cc8:	2300      	movs	r3, #0
 8000cca:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ccc:	f107 0314 	add.w	r3, r7, #20
 8000cd0:	4619      	mov	r1, r3
 8000cd2:	481a      	ldr	r0, [pc, #104]	@ (8000d3c <board_gpio_init+0x114>)
 8000cd4:	f000 fe24 	bl	8001920 <HAL_GPIO_Init>

  HAL_GPIO_WritePin(MAX7219_CS_GPIO_Port, MAX7219_CS_Pin, GPIO_PIN_SET);
 8000cd8:	2201      	movs	r2, #1
 8000cda:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000cde:	4817      	ldr	r0, [pc, #92]	@ (8000d3c <board_gpio_init+0x114>)
 8000ce0:	f000 ffca 	bl	8001c78 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000ce4:	2380      	movs	r3, #128	@ 0x80
 8000ce6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ce8:	2300      	movs	r3, #0
 8000cea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000cec:	2301      	movs	r3, #1
 8000cee:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000cf0:	f107 0314 	add.w	r3, r7, #20
 8000cf4:	4619      	mov	r1, r3
 8000cf6:	4811      	ldr	r0, [pc, #68]	@ (8000d3c <board_gpio_init+0x114>)
 8000cf8:	f000 fe12 	bl	8001920 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000cfc:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000d00:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d02:	2300      	movs	r3, #0
 8000d04:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d06:	2301      	movs	r3, #1
 8000d08:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d0a:	f107 0314 	add.w	r3, r7, #20
 8000d0e:	4619      	mov	r1, r3
 8000d10:	480b      	ldr	r0, [pc, #44]	@ (8000d40 <board_gpio_init+0x118>)
 8000d12:	f000 fe05 	bl	8001920 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB4 PB5 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8000d16:	2370      	movs	r3, #112	@ 0x70
 8000d18:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d1e:	2301      	movs	r3, #1
 8000d20:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d22:	f107 0314 	add.w	r3, r7, #20
 8000d26:	4619      	mov	r1, r3
 8000d28:	4806      	ldr	r0, [pc, #24]	@ (8000d44 <board_gpio_init+0x11c>)
 8000d2a:	f000 fdf9 	bl	8001920 <HAL_GPIO_Init>

}
 8000d2e:	bf00      	nop
 8000d30:	3728      	adds	r7, #40	@ 0x28
 8000d32:	46bd      	mov	sp, r7
 8000d34:	bd80      	pop	{r7, pc}
 8000d36:	bf00      	nop
 8000d38:	40023800 	.word	0x40023800
 8000d3c:	40020800 	.word	0x40020800
 8000d40:	40020000 	.word	0x40020000
 8000d44:	40020400 	.word	0x40020400

08000d48 <SPI2_Init>:

// Configuracion del SPI en la placa NUCLEO

SPI_HandleTypeDef hspi2;
void SPI2_Init(void)
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	af00      	add	r7, sp, #0

  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000d4c:	4b17      	ldr	r3, [pc, #92]	@ (8000dac <SPI2_Init+0x64>)
 8000d4e:	4a18      	ldr	r2, [pc, #96]	@ (8000db0 <SPI2_Init+0x68>)
 8000d50:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000d52:	4b16      	ldr	r3, [pc, #88]	@ (8000dac <SPI2_Init+0x64>)
 8000d54:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000d58:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000d5a:	4b14      	ldr	r3, [pc, #80]	@ (8000dac <SPI2_Init+0x64>)
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000d60:	4b12      	ldr	r3, [pc, #72]	@ (8000dac <SPI2_Init+0x64>)
 8000d62:	2200      	movs	r2, #0
 8000d64:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000d66:	4b11      	ldr	r3, [pc, #68]	@ (8000dac <SPI2_Init+0x64>)
 8000d68:	2200      	movs	r2, #0
 8000d6a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000d6c:	4b0f      	ldr	r3, [pc, #60]	@ (8000dac <SPI2_Init+0x64>)
 8000d6e:	2200      	movs	r2, #0
 8000d70:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000d72:	4b0e      	ldr	r3, [pc, #56]	@ (8000dac <SPI2_Init+0x64>)
 8000d74:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000d78:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000d7a:	4b0c      	ldr	r3, [pc, #48]	@ (8000dac <SPI2_Init+0x64>)
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000d80:	4b0a      	ldr	r3, [pc, #40]	@ (8000dac <SPI2_Init+0x64>)
 8000d82:	2200      	movs	r2, #0
 8000d84:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000d86:	4b09      	ldr	r3, [pc, #36]	@ (8000dac <SPI2_Init+0x64>)
 8000d88:	2200      	movs	r2, #0
 8000d8a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000d8c:	4b07      	ldr	r3, [pc, #28]	@ (8000dac <SPI2_Init+0x64>)
 8000d8e:	2200      	movs	r2, #0
 8000d90:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8000d92:	4b06      	ldr	r3, [pc, #24]	@ (8000dac <SPI2_Init+0x64>)
 8000d94:	220a      	movs	r2, #10
 8000d96:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000d98:	4804      	ldr	r0, [pc, #16]	@ (8000dac <SPI2_Init+0x64>)
 8000d9a:	f002 fe83 	bl	8003aa4 <HAL_SPI_Init>
 8000d9e:	4603      	mov	r3, r0
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d001      	beq.n	8000da8 <SPI2_Init+0x60>
  {
    Error_Handler();
 8000da4:	f7ff ff3c 	bl	8000c20 <Error_Handler>
  }
}
 8000da8:	bf00      	nop
 8000daa:	bd80      	pop	{r7, pc}
 8000dac:	2000015c 	.word	0x2000015c
 8000db0:	40003800 	.word	0x40003800

08000db4 <I2C1_Init>:

// Configuracion del I2C en la placa NUCLEO

I2C_HandleTypeDef hi2c1;
void I2C1_Init(void)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8000db8:	4b12      	ldr	r3, [pc, #72]	@ (8000e04 <I2C1_Init+0x50>)
 8000dba:	4a13      	ldr	r2, [pc, #76]	@ (8000e08 <I2C1_Init+0x54>)
 8000dbc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000dbe:	4b11      	ldr	r3, [pc, #68]	@ (8000e04 <I2C1_Init+0x50>)
 8000dc0:	4a12      	ldr	r2, [pc, #72]	@ (8000e0c <I2C1_Init+0x58>)
 8000dc2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000dc4:	4b0f      	ldr	r3, [pc, #60]	@ (8000e04 <I2C1_Init+0x50>)
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000dca:	4b0e      	ldr	r3, [pc, #56]	@ (8000e04 <I2C1_Init+0x50>)
 8000dcc:	2200      	movs	r2, #0
 8000dce:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000dd0:	4b0c      	ldr	r3, [pc, #48]	@ (8000e04 <I2C1_Init+0x50>)
 8000dd2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000dd6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000dd8:	4b0a      	ldr	r3, [pc, #40]	@ (8000e04 <I2C1_Init+0x50>)
 8000dda:	2200      	movs	r2, #0
 8000ddc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000dde:	4b09      	ldr	r3, [pc, #36]	@ (8000e04 <I2C1_Init+0x50>)
 8000de0:	2200      	movs	r2, #0
 8000de2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000de4:	4b07      	ldr	r3, [pc, #28]	@ (8000e04 <I2C1_Init+0x50>)
 8000de6:	2200      	movs	r2, #0
 8000de8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000dea:	4b06      	ldr	r3, [pc, #24]	@ (8000e04 <I2C1_Init+0x50>)
 8000dec:	2200      	movs	r2, #0
 8000dee:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000df0:	4804      	ldr	r0, [pc, #16]	@ (8000e04 <I2C1_Init+0x50>)
 8000df2:	f000 ff5b 	bl	8001cac <HAL_I2C_Init>
 8000df6:	4603      	mov	r3, r0
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	d001      	beq.n	8000e00 <I2C1_Init+0x4c>
  {
    Error_Handler();
 8000dfc:	f7ff ff10 	bl	8000c20 <Error_Handler>
  }


}
 8000e00:	bf00      	nop
 8000e02:	bd80      	pop	{r7, pc}
 8000e04:	200001b4 	.word	0x200001b4
 8000e08:	40005400 	.word	0x40005400
 8000e0c:	000186a0 	.word	0x000186a0

08000e10 <MAX7219_InitAll>:

static uint8_t frameBuffer16[DISPLAY_ROWS][DISPLAY_COLS/8]; // se separa el framebuffer en dos columnas de 8 bits para simplificar el mapeo con los MAX7219

// Se inicializan los 4 displays
void MAX7219_InitAll(void)
{
 8000e10:	b580      	push	{r7, lr}
 8000e12:	b084      	sub	sp, #16
 8000e14:	af02      	add	r7, sp, #8
    MAX7219_WriteRowAll(MAX7219_SHUTDOWN, 0x01, 0x01, 0x01, 0x01); // 0x0C -> Shutdown | 0x01 -> Operacion Normal
 8000e16:	2301      	movs	r3, #1
 8000e18:	9300      	str	r3, [sp, #0]
 8000e1a:	2301      	movs	r3, #1
 8000e1c:	2201      	movs	r2, #1
 8000e1e:	2101      	movs	r1, #1
 8000e20:	200c      	movs	r0, #12
 8000e22:	f000 fa73 	bl	800130c <MAX7219_WriteRowAll>
    MAX7219_WriteRowAll(MAX7219_SCAN, 0x07, 0x07, 0x07, 0x07); // 0x0B -> Escaneo del Display (filas) | 0x07 -> Habilita las 8 filas
 8000e26:	2307      	movs	r3, #7
 8000e28:	9300      	str	r3, [sp, #0]
 8000e2a:	2307      	movs	r3, #7
 8000e2c:	2207      	movs	r2, #7
 8000e2e:	2107      	movs	r1, #7
 8000e30:	200b      	movs	r0, #11
 8000e32:	f000 fa6b 	bl	800130c <MAX7219_WriteRowAll>
    MAX7219_WriteRowAll(MAX7219_MODE, 0x00, 0x00, 0x00, 0x00); // 0x09 -> Modo del Display (Matriz, 7 segmentos) | 0x00 -> Sin Decode (Matriz)
 8000e36:	2300      	movs	r3, #0
 8000e38:	9300      	str	r3, [sp, #0]
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	2100      	movs	r1, #0
 8000e40:	2009      	movs	r0, #9
 8000e42:	f000 fa63 	bl	800130c <MAX7219_WriteRowAll>
    MAX7219_WriteRowAll(MAX7219_BRIGHTNESS, 0x02, 0x02, 0x02, 0x02); // 0x0A -> Brillo del Display | 0x02 -> Configurable de 0 a 15 (PWM)
 8000e46:	2302      	movs	r3, #2
 8000e48:	9300      	str	r3, [sp, #0]
 8000e4a:	2302      	movs	r3, #2
 8000e4c:	2202      	movs	r2, #2
 8000e4e:	2102      	movs	r1, #2
 8000e50:	200a      	movs	r0, #10
 8000e52:	f000 fa5b 	bl	800130c <MAX7219_WriteRowAll>
    MAX7219_WriteRowAll(MAX7219_TEST, 0x00, 0x00, 0x00, 0x00); // 0x0F -> Test del Display | 0x00 -> Test Apagado
 8000e56:	2300      	movs	r3, #0
 8000e58:	9300      	str	r3, [sp, #0]
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	2100      	movs	r1, #0
 8000e60:	200f      	movs	r0, #15
 8000e62:	f000 fa53 	bl	800130c <MAX7219_WriteRowAll>

    // Limpia la pantalla
    for (uint8_t row = 1; row <= MAX7219_ROWS; row++) {
 8000e66:	2301      	movs	r3, #1
 8000e68:	71fb      	strb	r3, [r7, #7]
 8000e6a:	e00a      	b.n	8000e82 <MAX7219_InitAll+0x72>
        MAX7219_WriteRowAll(row, 0xFF, 0xFF, 0xFF, 0xFF);
 8000e6c:	79f8      	ldrb	r0, [r7, #7]
 8000e6e:	23ff      	movs	r3, #255	@ 0xff
 8000e70:	9300      	str	r3, [sp, #0]
 8000e72:	23ff      	movs	r3, #255	@ 0xff
 8000e74:	22ff      	movs	r2, #255	@ 0xff
 8000e76:	21ff      	movs	r1, #255	@ 0xff
 8000e78:	f000 fa48 	bl	800130c <MAX7219_WriteRowAll>
    for (uint8_t row = 1; row <= MAX7219_ROWS; row++) {
 8000e7c:	79fb      	ldrb	r3, [r7, #7]
 8000e7e:	3301      	adds	r3, #1
 8000e80:	71fb      	strb	r3, [r7, #7]
 8000e82:	79fb      	ldrb	r3, [r7, #7]
 8000e84:	2b08      	cmp	r3, #8
 8000e86:	d9f1      	bls.n	8000e6c <MAX7219_InitAll+0x5c>
    }

    // Limpia el frameBuffer
    for (uint8_t row = 0; row < DISPLAY_ROWS ; row++){
 8000e88:	2300      	movs	r3, #0
 8000e8a:	71bb      	strb	r3, [r7, #6]
 8000e8c:	e00d      	b.n	8000eaa <MAX7219_InitAll+0x9a>
    	frameBuffer16[row][0] = 0;
 8000e8e:	79bb      	ldrb	r3, [r7, #6]
 8000e90:	4a0a      	ldr	r2, [pc, #40]	@ (8000ebc <MAX7219_InitAll+0xac>)
 8000e92:	2100      	movs	r1, #0
 8000e94:	f802 1013 	strb.w	r1, [r2, r3, lsl #1]
    	frameBuffer16[row][1] = 0;
 8000e98:	79bb      	ldrb	r3, [r7, #6]
 8000e9a:	4a08      	ldr	r2, [pc, #32]	@ (8000ebc <MAX7219_InitAll+0xac>)
 8000e9c:	005b      	lsls	r3, r3, #1
 8000e9e:	4413      	add	r3, r2
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	705a      	strb	r2, [r3, #1]
    for (uint8_t row = 0; row < DISPLAY_ROWS ; row++){
 8000ea4:	79bb      	ldrb	r3, [r7, #6]
 8000ea6:	3301      	adds	r3, #1
 8000ea8:	71bb      	strb	r3, [r7, #6]
 8000eaa:	79bb      	ldrb	r3, [r7, #6]
 8000eac:	2b0f      	cmp	r3, #15
 8000eae:	d9ee      	bls.n	8000e8e <MAX7219_InitAll+0x7e>
    }
}
 8000eb0:	bf00      	nop
 8000eb2:	bf00      	nop
 8000eb4:	3708      	adds	r7, #8
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	bd80      	pop	{r7, pc}
 8000eba:	bf00      	nop
 8000ebc:	20000208 	.word	0x20000208

08000ec0 <setPixel16>:


// enciende o apaga un pixel de la matriz en la posicion (x,y)
void setPixel16(uint8_t x, uint8_t y, bool on) {
 8000ec0:	b480      	push	{r7}
 8000ec2:	b085      	sub	sp, #20
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	4603      	mov	r3, r0
 8000ec8:	71fb      	strb	r3, [r7, #7]
 8000eca:	460b      	mov	r3, r1
 8000ecc:	71bb      	strb	r3, [r7, #6]
 8000ece:	4613      	mov	r3, r2
 8000ed0:	717b      	strb	r3, [r7, #5]

    if (x >= DISPLAY_COLS || y >= DISPLAY_ROWS) return;  // valida que el pixel a dibujar este dentro del rango del display para evitar accesos fuera de memoria
 8000ed2:	79fb      	ldrb	r3, [r7, #7]
 8000ed4:	2b0f      	cmp	r3, #15
 8000ed6:	d840      	bhi.n	8000f5a <setPixel16+0x9a>
 8000ed8:	79bb      	ldrb	r3, [r7, #6]
 8000eda:	2b0f      	cmp	r3, #15
 8000edc:	d83d      	bhi.n	8000f5a <setPixel16+0x9a>

    uint8_t byteIndex = x / MAX7219_COLS;       // byteIndex determina en que columna esta el pixel. si da 0 estamos en la columna derecha. Si da 1 estamos en la columna izquierda
 8000ede:	79fb      	ldrb	r3, [r7, #7]
 8000ee0:	08db      	lsrs	r3, r3, #3
 8000ee2:	73fb      	strb	r3, [r7, #15]
    uint8_t bitIndex  = x % MAX7219_COLS;       // bitIndex determina dentro de la columan, cual es el pixel a pintar.
 8000ee4:	79fb      	ldrb	r3, [r7, #7]
 8000ee6:	f003 0307 	and.w	r3, r3, #7
 8000eea:	73bb      	strb	r3, [r7, #14]

    if (on)
 8000eec:	797b      	ldrb	r3, [r7, #5]
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d018      	beq.n	8000f24 <setPixel16+0x64>
        frameBuffer16[y][byteIndex] |=  (1 << bitIndex);
 8000ef2:	79ba      	ldrb	r2, [r7, #6]
 8000ef4:	7bfb      	ldrb	r3, [r7, #15]
 8000ef6:	491c      	ldr	r1, [pc, #112]	@ (8000f68 <setPixel16+0xa8>)
 8000ef8:	0052      	lsls	r2, r2, #1
 8000efa:	440a      	add	r2, r1
 8000efc:	4413      	add	r3, r2
 8000efe:	781b      	ldrb	r3, [r3, #0]
 8000f00:	b25a      	sxtb	r2, r3
 8000f02:	7bbb      	ldrb	r3, [r7, #14]
 8000f04:	2101      	movs	r1, #1
 8000f06:	fa01 f303 	lsl.w	r3, r1, r3
 8000f0a:	b25b      	sxtb	r3, r3
 8000f0c:	4313      	orrs	r3, r2
 8000f0e:	b259      	sxtb	r1, r3
 8000f10:	79ba      	ldrb	r2, [r7, #6]
 8000f12:	7bfb      	ldrb	r3, [r7, #15]
 8000f14:	b2c8      	uxtb	r0, r1
 8000f16:	4914      	ldr	r1, [pc, #80]	@ (8000f68 <setPixel16+0xa8>)
 8000f18:	0052      	lsls	r2, r2, #1
 8000f1a:	440a      	add	r2, r1
 8000f1c:	4413      	add	r3, r2
 8000f1e:	4602      	mov	r2, r0
 8000f20:	701a      	strb	r2, [r3, #0]
 8000f22:	e01b      	b.n	8000f5c <setPixel16+0x9c>
    else
        frameBuffer16[y][byteIndex] &= ~(1 << bitIndex);
 8000f24:	79ba      	ldrb	r2, [r7, #6]
 8000f26:	7bfb      	ldrb	r3, [r7, #15]
 8000f28:	490f      	ldr	r1, [pc, #60]	@ (8000f68 <setPixel16+0xa8>)
 8000f2a:	0052      	lsls	r2, r2, #1
 8000f2c:	440a      	add	r2, r1
 8000f2e:	4413      	add	r3, r2
 8000f30:	781b      	ldrb	r3, [r3, #0]
 8000f32:	b25a      	sxtb	r2, r3
 8000f34:	7bbb      	ldrb	r3, [r7, #14]
 8000f36:	2101      	movs	r1, #1
 8000f38:	fa01 f303 	lsl.w	r3, r1, r3
 8000f3c:	b25b      	sxtb	r3, r3
 8000f3e:	43db      	mvns	r3, r3
 8000f40:	b25b      	sxtb	r3, r3
 8000f42:	4013      	ands	r3, r2
 8000f44:	b259      	sxtb	r1, r3
 8000f46:	79ba      	ldrb	r2, [r7, #6]
 8000f48:	7bfb      	ldrb	r3, [r7, #15]
 8000f4a:	b2c8      	uxtb	r0, r1
 8000f4c:	4906      	ldr	r1, [pc, #24]	@ (8000f68 <setPixel16+0xa8>)
 8000f4e:	0052      	lsls	r2, r2, #1
 8000f50:	440a      	add	r2, r1
 8000f52:	4413      	add	r3, r2
 8000f54:	4602      	mov	r2, r0
 8000f56:	701a      	strb	r2, [r3, #0]
 8000f58:	e000      	b.n	8000f5c <setPixel16+0x9c>
    if (x >= DISPLAY_COLS || y >= DISPLAY_ROWS) return;  // valida que el pixel a dibujar este dentro del rango del display para evitar accesos fuera de memoria
 8000f5a:	bf00      	nop
}
 8000f5c:	3714      	adds	r7, #20
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f64:	4770      	bx	lr
 8000f66:	bf00      	nop
 8000f68:	20000208 	.word	0x20000208

08000f6c <reverseBits>:

// funcion auxiliar para "espejar" un byte.
static uint8_t reverseBits(uint8_t b) {
 8000f6c:	b480      	push	{r7}
 8000f6e:	b083      	sub	sp, #12
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	4603      	mov	r3, r0
 8000f74:	71fb      	strb	r3, [r7, #7]
    b = (b & 0xF0) >> 4 | (b & 0x0F) << 4;
 8000f76:	79fb      	ldrb	r3, [r7, #7]
 8000f78:	091b      	lsrs	r3, r3, #4
 8000f7a:	b2db      	uxtb	r3, r3
 8000f7c:	b25a      	sxtb	r2, r3
 8000f7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f82:	011b      	lsls	r3, r3, #4
 8000f84:	b25b      	sxtb	r3, r3
 8000f86:	4313      	orrs	r3, r2
 8000f88:	b25b      	sxtb	r3, r3
 8000f8a:	71fb      	strb	r3, [r7, #7]
    b = (b & 0xCC) >> 2 | (b & 0x33) << 2;
 8000f8c:	79fb      	ldrb	r3, [r7, #7]
 8000f8e:	109b      	asrs	r3, r3, #2
 8000f90:	b25b      	sxtb	r3, r3
 8000f92:	f003 0333 	and.w	r3, r3, #51	@ 0x33
 8000f96:	b25a      	sxtb	r2, r3
 8000f98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f9c:	009b      	lsls	r3, r3, #2
 8000f9e:	b25b      	sxtb	r3, r3
 8000fa0:	f023 0333 	bic.w	r3, r3, #51	@ 0x33
 8000fa4:	b25b      	sxtb	r3, r3
 8000fa6:	4313      	orrs	r3, r2
 8000fa8:	b25b      	sxtb	r3, r3
 8000faa:	71fb      	strb	r3, [r7, #7]
    b = (b & 0xAA) >> 1 | (b & 0x55) << 1;
 8000fac:	79fb      	ldrb	r3, [r7, #7]
 8000fae:	105b      	asrs	r3, r3, #1
 8000fb0:	b25b      	sxtb	r3, r3
 8000fb2:	f003 0355 	and.w	r3, r3, #85	@ 0x55
 8000fb6:	b25a      	sxtb	r2, r3
 8000fb8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fbc:	005b      	lsls	r3, r3, #1
 8000fbe:	b25b      	sxtb	r3, r3
 8000fc0:	f023 0355 	bic.w	r3, r3, #85	@ 0x55
 8000fc4:	b25b      	sxtb	r3, r3
 8000fc6:	4313      	orrs	r3, r2
 8000fc8:	b25b      	sxtb	r3, r3
 8000fca:	71fb      	strb	r3, [r7, #7]
    return b;
 8000fcc:	79fb      	ldrb	r3, [r7, #7]
}
 8000fce:	4618      	mov	r0, r3
 8000fd0:	370c      	adds	r7, #12
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd8:	4770      	bx	lr
	...

08000fdc <updateDisplay16>:

// actualiza el display con el contenido del frameBuffer.
// considera que en el hardware utilizado los dos displays de abajo estan boca abajo y rotados.
// por lo que es necesario invertir el orden de las filas y los bits antes de enviarlos al display.
void updateDisplay16(void)
{
 8000fdc:	b590      	push	{r4, r7, lr}
 8000fde:	b085      	sub	sp, #20
 8000fe0:	af02      	add	r7, sp, #8
    for (uint8_t y = 0; y < MAX7219_ROWS; y++) {
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	71fb      	strb	r3, [r7, #7]
 8000fe6:	e02f      	b.n	8001048 <updateDisplay16+0x6c>
        uint8_t TL = frameBuffer16[y][1];
 8000fe8:	79fb      	ldrb	r3, [r7, #7]
 8000fea:	4a1b      	ldr	r2, [pc, #108]	@ (8001058 <updateDisplay16+0x7c>)
 8000fec:	005b      	lsls	r3, r3, #1
 8000fee:	4413      	add	r3, r2
 8000ff0:	785b      	ldrb	r3, [r3, #1]
 8000ff2:	71bb      	strb	r3, [r7, #6]
        uint8_t TR = frameBuffer16[y][0];
 8000ff4:	79fb      	ldrb	r3, [r7, #7]
 8000ff6:	4a18      	ldr	r2, [pc, #96]	@ (8001058 <updateDisplay16+0x7c>)
 8000ff8:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8000ffc:	717b      	strb	r3, [r7, #5]
        uint8_t BL = reverseBits(frameBuffer16[15-y][1]);
 8000ffe:	79fb      	ldrb	r3, [r7, #7]
 8001000:	f1c3 030f 	rsb	r3, r3, #15
 8001004:	4a14      	ldr	r2, [pc, #80]	@ (8001058 <updateDisplay16+0x7c>)
 8001006:	005b      	lsls	r3, r3, #1
 8001008:	4413      	add	r3, r2
 800100a:	785b      	ldrb	r3, [r3, #1]
 800100c:	4618      	mov	r0, r3
 800100e:	f7ff ffad 	bl	8000f6c <reverseBits>
 8001012:	4603      	mov	r3, r0
 8001014:	713b      	strb	r3, [r7, #4]
        uint8_t BR = reverseBits(frameBuffer16[15-y][0]);
 8001016:	79fb      	ldrb	r3, [r7, #7]
 8001018:	f1c3 030f 	rsb	r3, r3, #15
 800101c:	4a0e      	ldr	r2, [pc, #56]	@ (8001058 <updateDisplay16+0x7c>)
 800101e:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8001022:	4618      	mov	r0, r3
 8001024:	f7ff ffa2 	bl	8000f6c <reverseBits>
 8001028:	4603      	mov	r3, r0
 800102a:	70fb      	strb	r3, [r7, #3]

        MAX7219_WriteRowAll(y + 1, TR, TL, BL, BR); // y+1 por que los registros del MAX para las filas empiezan en el 1
 800102c:	79fb      	ldrb	r3, [r7, #7]
 800102e:	3301      	adds	r3, #1
 8001030:	b2d8      	uxtb	r0, r3
 8001032:	793c      	ldrb	r4, [r7, #4]
 8001034:	79ba      	ldrb	r2, [r7, #6]
 8001036:	7979      	ldrb	r1, [r7, #5]
 8001038:	78fb      	ldrb	r3, [r7, #3]
 800103a:	9300      	str	r3, [sp, #0]
 800103c:	4623      	mov	r3, r4
 800103e:	f000 f965 	bl	800130c <MAX7219_WriteRowAll>
    for (uint8_t y = 0; y < MAX7219_ROWS; y++) {
 8001042:	79fb      	ldrb	r3, [r7, #7]
 8001044:	3301      	adds	r3, #1
 8001046:	71fb      	strb	r3, [r7, #7]
 8001048:	79fb      	ldrb	r3, [r7, #7]
 800104a:	2b07      	cmp	r3, #7
 800104c:	d9cc      	bls.n	8000fe8 <updateDisplay16+0xc>
    }
}
 800104e:	bf00      	nop
 8001050:	bf00      	nop
 8001052:	370c      	adds	r7, #12
 8001054:	46bd      	mov	sp, r7
 8001056:	bd90      	pop	{r4, r7, pc}
 8001058:	20000208 	.word	0x20000208

0800105c <findChar>:


// funcion auxiliar que busca un caracter en la lista de caracteres y devuelve un puntero a ese caracter
static const Chars5x7* findChar(char character){
 800105c:	b480      	push	{r7}
 800105e:	b085      	sub	sp, #20
 8001060:	af00      	add	r7, sp, #0
 8001062:	4603      	mov	r3, r0
 8001064:	71fb      	strb	r3, [r7, #7]

	for(uint8_t k = 0 ; k < sizeof(font5x7) / sizeof(font5x7[0]) ; k++){
 8001066:	2300      	movs	r3, #0
 8001068:	73fb      	strb	r3, [r7, #15]
 800106a:	e015      	b.n	8001098 <findChar+0x3c>
		if(font5x7[k].ch == character){
 800106c:	7bfa      	ldrb	r2, [r7, #15]
 800106e:	490f      	ldr	r1, [pc, #60]	@ (80010ac <findChar+0x50>)
 8001070:	4613      	mov	r3, r2
 8001072:	005b      	lsls	r3, r3, #1
 8001074:	4413      	add	r3, r2
 8001076:	005b      	lsls	r3, r3, #1
 8001078:	440b      	add	r3, r1
 800107a:	781b      	ldrb	r3, [r3, #0]
 800107c:	79fa      	ldrb	r2, [r7, #7]
 800107e:	429a      	cmp	r2, r3
 8001080:	d107      	bne.n	8001092 <findChar+0x36>
			return &font5x7[k];
 8001082:	7bfa      	ldrb	r2, [r7, #15]
 8001084:	4613      	mov	r3, r2
 8001086:	005b      	lsls	r3, r3, #1
 8001088:	4413      	add	r3, r2
 800108a:	005b      	lsls	r3, r3, #1
 800108c:	4a07      	ldr	r2, [pc, #28]	@ (80010ac <findChar+0x50>)
 800108e:	4413      	add	r3, r2
 8001090:	e006      	b.n	80010a0 <findChar+0x44>
	for(uint8_t k = 0 ; k < sizeof(font5x7) / sizeof(font5x7[0]) ; k++){
 8001092:	7bfb      	ldrb	r3, [r7, #15]
 8001094:	3301      	adds	r3, #1
 8001096:	73fb      	strb	r3, [r7, #15]
 8001098:	7bfb      	ldrb	r3, [r7, #15]
 800109a:	2b27      	cmp	r3, #39	@ 0x27
 800109c:	d9e6      	bls.n	800106c <findChar+0x10>
		}
	}
	return &font5x7[0];
 800109e:	4b03      	ldr	r3, [pc, #12]	@ (80010ac <findChar+0x50>)
}
 80010a0:	4618      	mov	r0, r3
 80010a2:	3714      	adds	r7, #20
 80010a4:	46bd      	mov	sp, r7
 80010a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010aa:	4770      	bx	lr
 80010ac:	08005b8c 	.word	0x08005b8c

080010b0 <drawChar16>:

// Dibuja un caracter con la esquina superior izquierda ubicada en (x,y)
static void drawChar16(uint8_t x, uint8_t y, char character) {
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b086      	sub	sp, #24
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	4603      	mov	r3, r0
 80010b8:	71fb      	strb	r3, [r7, #7]
 80010ba:	460b      	mov	r3, r1
 80010bc:	71bb      	strb	r3, [r7, #6]
 80010be:	4613      	mov	r3, r2
 80010c0:	717b      	strb	r3, [r7, #5]

	const Chars5x7* symbol = findChar(character);
 80010c2:	797b      	ldrb	r3, [r7, #5]
 80010c4:	4618      	mov	r0, r3
 80010c6:	f7ff ffc9 	bl	800105c <findChar>
 80010ca:	6138      	str	r0, [r7, #16]

    for (uint8_t column = 0; column < FONT_COLS; column++) {
 80010cc:	2300      	movs	r3, #0
 80010ce:	75fb      	strb	r3, [r7, #23]
 80010d0:	e029      	b.n	8001126 <drawChar16+0x76>
        uint8_t columnBits = symbol->col[column];
 80010d2:	7dfb      	ldrb	r3, [r7, #23]
 80010d4:	693a      	ldr	r2, [r7, #16]
 80010d6:	4413      	add	r3, r2
 80010d8:	785b      	ldrb	r3, [r3, #1]
 80010da:	73fb      	strb	r3, [r7, #15]

        for (uint8_t row = 0; row < FONT_ROWS; row++) {
 80010dc:	2300      	movs	r3, #0
 80010de:	75bb      	strb	r3, [r7, #22]
 80010e0:	e01b      	b.n	800111a <drawChar16+0x6a>
            bool on = columnBits & (1 << row);
 80010e2:	7bfa      	ldrb	r2, [r7, #15]
 80010e4:	7dbb      	ldrb	r3, [r7, #22]
 80010e6:	2101      	movs	r1, #1
 80010e8:	fa01 f303 	lsl.w	r3, r1, r3
 80010ec:	4013      	ands	r3, r2
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	bf14      	ite	ne
 80010f2:	2301      	movne	r3, #1
 80010f4:	2300      	moveq	r3, #0
 80010f6:	73bb      	strb	r3, [r7, #14]
            setPixel16(x + (4- column), y + row, on);
 80010f8:	79fa      	ldrb	r2, [r7, #7]
 80010fa:	7dfb      	ldrb	r3, [r7, #23]
 80010fc:	1ad3      	subs	r3, r2, r3
 80010fe:	b2db      	uxtb	r3, r3
 8001100:	3304      	adds	r3, #4
 8001102:	b2d8      	uxtb	r0, r3
 8001104:	79ba      	ldrb	r2, [r7, #6]
 8001106:	7dbb      	ldrb	r3, [r7, #22]
 8001108:	4413      	add	r3, r2
 800110a:	b2db      	uxtb	r3, r3
 800110c:	7bba      	ldrb	r2, [r7, #14]
 800110e:	4619      	mov	r1, r3
 8001110:	f7ff fed6 	bl	8000ec0 <setPixel16>
        for (uint8_t row = 0; row < FONT_ROWS; row++) {
 8001114:	7dbb      	ldrb	r3, [r7, #22]
 8001116:	3301      	adds	r3, #1
 8001118:	75bb      	strb	r3, [r7, #22]
 800111a:	7dbb      	ldrb	r3, [r7, #22]
 800111c:	2b06      	cmp	r3, #6
 800111e:	d9e0      	bls.n	80010e2 <drawChar16+0x32>
    for (uint8_t column = 0; column < FONT_COLS; column++) {
 8001120:	7dfb      	ldrb	r3, [r7, #23]
 8001122:	3301      	adds	r3, #1
 8001124:	75fb      	strb	r3, [r7, #23]
 8001126:	7dfb      	ldrb	r3, [r7, #23]
 8001128:	2b04      	cmp	r3, #4
 800112a:	d9d2      	bls.n	80010d2 <drawChar16+0x22>
        }
    }
}
 800112c:	bf00      	nop
 800112e:	bf00      	nop
 8001130:	3718      	adds	r7, #24
 8001132:	46bd      	mov	sp, r7
 8001134:	bd80      	pop	{r7, pc}
	...

08001138 <fill16>:

// fill16 llena el buffer con 1 o 0
void fill16(bool on)
{
 8001138:	b480      	push	{r7}
 800113a:	b085      	sub	sp, #20
 800113c:	af00      	add	r7, sp, #0
 800113e:	4603      	mov	r3, r0
 8001140:	71fb      	strb	r3, [r7, #7]

	for (uint8_t row = 0; row < DISPLAY_ROWS; row++) {
 8001142:	2300      	movs	r3, #0
 8001144:	73fb      	strb	r3, [r7, #15]
 8001146:	e00e      	b.n	8001166 <fill16+0x2e>
	    frameBuffer16[row][0] = on;
 8001148:	7bfb      	ldrb	r3, [r7, #15]
 800114a:	79f9      	ldrb	r1, [r7, #7]
 800114c:	4a0b      	ldr	r2, [pc, #44]	@ (800117c <fill16+0x44>)
 800114e:	f802 1013 	strb.w	r1, [r2, r3, lsl #1]
	    frameBuffer16[row][1] = on;
 8001152:	7bfb      	ldrb	r3, [r7, #15]
 8001154:	79f9      	ldrb	r1, [r7, #7]
 8001156:	4a09      	ldr	r2, [pc, #36]	@ (800117c <fill16+0x44>)
 8001158:	005b      	lsls	r3, r3, #1
 800115a:	4413      	add	r3, r2
 800115c:	460a      	mov	r2, r1
 800115e:	705a      	strb	r2, [r3, #1]
	for (uint8_t row = 0; row < DISPLAY_ROWS; row++) {
 8001160:	7bfb      	ldrb	r3, [r7, #15]
 8001162:	3301      	adds	r3, #1
 8001164:	73fb      	strb	r3, [r7, #15]
 8001166:	7bfb      	ldrb	r3, [r7, #15]
 8001168:	2b0f      	cmp	r3, #15
 800116a:	d9ed      	bls.n	8001148 <fill16+0x10>
	}

    // memset(frameBuffer16, on ? 0xFF : 0x00, sizeof(frameBuffer16)); // llena un bloque de memoria (frameBuffer) con un valor específico.
}
 800116c:	bf00      	nop
 800116e:	bf00      	nop
 8001170:	3714      	adds	r7, #20
 8001172:	46bd      	mov	sp, r7
 8001174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001178:	4770      	bx	lr
 800117a:	bf00      	nop
 800117c:	20000208 	.word	0x20000208

08001180 <scrollTextDual>:

//scrollTextDual scrolea el texto en pantalla. Escribe hasta dos lineas de texto en el display.
void scrollTextDual(uint8_t y1, char *text1, uint8_t y2, char *text2) {
 8001180:	b590      	push	{r4, r7, lr}
 8001182:	b089      	sub	sp, #36	@ 0x24
 8001184:	af00      	add	r7, sp, #0
 8001186:	60b9      	str	r1, [r7, #8]
 8001188:	607b      	str	r3, [r7, #4]
 800118a:	4603      	mov	r3, r0
 800118c:	73fb      	strb	r3, [r7, #15]
 800118e:	4613      	mov	r3, r2
 8001190:	73bb      	strb	r3, [r7, #14]

    static int16_t offset = 0;     // posición inicial del texto
    static delay_t scrollDelay;
    static bool initialized = false;

    if (!initialized) {
 8001192:	4b4f      	ldr	r3, [pc, #316]	@ (80012d0 <scrollTextDual+0x150>)
 8001194:	781b      	ldrb	r3, [r3, #0]
 8001196:	f083 0301 	eor.w	r3, r3, #1
 800119a:	b2db      	uxtb	r3, r3
 800119c:	2b00      	cmp	r3, #0
 800119e:	d007      	beq.n	80011b0 <scrollTextDual+0x30>
        delayInit(&scrollDelay, TEXTSCROLLSPEED);  // se inicializa el delay que controla la actualizacion del texto en la pantalla
 80011a0:	2350      	movs	r3, #80	@ 0x50
 80011a2:	4619      	mov	r1, r3
 80011a4:	484b      	ldr	r0, [pc, #300]	@ (80012d4 <scrollTextDual+0x154>)
 80011a6:	f000 f8e3 	bl	8001370 <delayInit>
        initialized = true;
 80011aa:	4b49      	ldr	r3, [pc, #292]	@ (80012d0 <scrollTextDual+0x150>)
 80011ac:	2201      	movs	r2, #1
 80011ae:	701a      	strb	r2, [r3, #0]
    }

    if (delayRead(&scrollDelay)) {
 80011b0:	4848      	ldr	r0, [pc, #288]	@ (80012d4 <scrollTextDual+0x154>)
 80011b2:	f000 f8ee 	bl	8001392 <delayRead>
 80011b6:	4603      	mov	r3, r0
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	f000 8084 	beq.w	80012c6 <scrollTextDual+0x146>
        fill16(0);
 80011be:	2000      	movs	r0, #0
 80011c0:	f7ff ffba 	bl	8001138 <fill16>

        // dibuja la primera linea de texto
        uint16_t len1 = strlen(text1);
 80011c4:	68b8      	ldr	r0, [r7, #8]
 80011c6:	f7ff f823 	bl	8000210 <strlen>
 80011ca:	4603      	mov	r3, r0
 80011cc:	837b      	strh	r3, [r7, #26]
        for (uint16_t i = 0; i < len1; i++) {
 80011ce:	2300      	movs	r3, #0
 80011d0:	83fb      	strh	r3, [r7, #30]
 80011d2:	e019      	b.n	8001208 <scrollTextDual+0x88>
            int16_t x = offset - i * 6; // cada carácter ocupa 5 columnas de píxeles + 1 columna de espacio
 80011d4:	8bfb      	ldrh	r3, [r7, #30]
 80011d6:	461a      	mov	r2, r3
 80011d8:	009b      	lsls	r3, r3, #2
 80011da:	1ad3      	subs	r3, r2, r3
 80011dc:	005b      	lsls	r3, r3, #1
 80011de:	b29a      	uxth	r2, r3
 80011e0:	4b3d      	ldr	r3, [pc, #244]	@ (80012d8 <scrollTextDual+0x158>)
 80011e2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80011e6:	b29b      	uxth	r3, r3
 80011e8:	4413      	add	r3, r2
 80011ea:	b29b      	uxth	r3, r3
 80011ec:	827b      	strh	r3, [r7, #18]
            drawChar16(x, y1, text1[i]);
 80011ee:	8a7b      	ldrh	r3, [r7, #18]
 80011f0:	b2d8      	uxtb	r0, r3
 80011f2:	8bfb      	ldrh	r3, [r7, #30]
 80011f4:	68ba      	ldr	r2, [r7, #8]
 80011f6:	4413      	add	r3, r2
 80011f8:	781a      	ldrb	r2, [r3, #0]
 80011fa:	7bfb      	ldrb	r3, [r7, #15]
 80011fc:	4619      	mov	r1, r3
 80011fe:	f7ff ff57 	bl	80010b0 <drawChar16>
        for (uint16_t i = 0; i < len1; i++) {
 8001202:	8bfb      	ldrh	r3, [r7, #30]
 8001204:	3301      	adds	r3, #1
 8001206:	83fb      	strh	r3, [r7, #30]
 8001208:	8bfa      	ldrh	r2, [r7, #30]
 800120a:	8b7b      	ldrh	r3, [r7, #26]
 800120c:	429a      	cmp	r2, r3
 800120e:	d3e1      	bcc.n	80011d4 <scrollTextDual+0x54>
        }

        // dibuja la segunda linea de texto
        uint16_t len2 = strlen(text2);
 8001210:	6878      	ldr	r0, [r7, #4]
 8001212:	f7fe fffd 	bl	8000210 <strlen>
 8001216:	4603      	mov	r3, r0
 8001218:	833b      	strh	r3, [r7, #24]
        for (uint16_t i = 0; i < len2; i++) {
 800121a:	2300      	movs	r3, #0
 800121c:	83bb      	strh	r3, [r7, #28]
 800121e:	e019      	b.n	8001254 <scrollTextDual+0xd4>
            int16_t x = offset - i * 6;
 8001220:	8bbb      	ldrh	r3, [r7, #28]
 8001222:	461a      	mov	r2, r3
 8001224:	009b      	lsls	r3, r3, #2
 8001226:	1ad3      	subs	r3, r2, r3
 8001228:	005b      	lsls	r3, r3, #1
 800122a:	b29a      	uxth	r2, r3
 800122c:	4b2a      	ldr	r3, [pc, #168]	@ (80012d8 <scrollTextDual+0x158>)
 800122e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001232:	b29b      	uxth	r3, r3
 8001234:	4413      	add	r3, r2
 8001236:	b29b      	uxth	r3, r3
 8001238:	82bb      	strh	r3, [r7, #20]
            drawChar16(x, y2, text2[i]);
 800123a:	8abb      	ldrh	r3, [r7, #20]
 800123c:	b2d8      	uxtb	r0, r3
 800123e:	8bbb      	ldrh	r3, [r7, #28]
 8001240:	687a      	ldr	r2, [r7, #4]
 8001242:	4413      	add	r3, r2
 8001244:	781a      	ldrb	r2, [r3, #0]
 8001246:	7bbb      	ldrb	r3, [r7, #14]
 8001248:	4619      	mov	r1, r3
 800124a:	f7ff ff31 	bl	80010b0 <drawChar16>
        for (uint16_t i = 0; i < len2; i++) {
 800124e:	8bbb      	ldrh	r3, [r7, #28]
 8001250:	3301      	adds	r3, #1
 8001252:	83bb      	strh	r3, [r7, #28]
 8001254:	8bba      	ldrh	r2, [r7, #28]
 8001256:	8b3b      	ldrh	r3, [r7, #24]
 8001258:	429a      	cmp	r2, r3
 800125a:	d3e1      	bcc.n	8001220 <scrollTextDual+0xa0>
        }

        updateDisplay16();
 800125c:	f7ff febe 	bl	8000fdc <updateDisplay16>

        offset++;
 8001260:	4b1d      	ldr	r3, [pc, #116]	@ (80012d8 <scrollTextDual+0x158>)
 8001262:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001266:	b29b      	uxth	r3, r3
 8001268:	3301      	adds	r3, #1
 800126a:	b29b      	uxth	r3, r3
 800126c:	b21a      	sxth	r2, r3
 800126e:	4b1a      	ldr	r3, [pc, #104]	@ (80012d8 <scrollTextDual+0x158>)
 8001270:	801a      	strh	r2, [r3, #0]

        // reinicia el display cuando ya termino de pasar el texto
        uint16_t textWidth = (strlen(text1) > strlen(text2) ? strlen(text1) : strlen(text2)) * 6;
 8001272:	68b8      	ldr	r0, [r7, #8]
 8001274:	f7fe ffcc 	bl	8000210 <strlen>
 8001278:	4604      	mov	r4, r0
 800127a:	6878      	ldr	r0, [r7, #4]
 800127c:	f7fe ffc8 	bl	8000210 <strlen>
 8001280:	4603      	mov	r3, r0
 8001282:	429c      	cmp	r4, r3
 8001284:	d90a      	bls.n	800129c <scrollTextDual+0x11c>
 8001286:	68b8      	ldr	r0, [r7, #8]
 8001288:	f7fe ffc2 	bl	8000210 <strlen>
 800128c:	4603      	mov	r3, r0
 800128e:	b29b      	uxth	r3, r3
 8001290:	461a      	mov	r2, r3
 8001292:	0052      	lsls	r2, r2, #1
 8001294:	4413      	add	r3, r2
 8001296:	005b      	lsls	r3, r3, #1
 8001298:	b29b      	uxth	r3, r3
 800129a:	e009      	b.n	80012b0 <scrollTextDual+0x130>
 800129c:	6878      	ldr	r0, [r7, #4]
 800129e:	f7fe ffb7 	bl	8000210 <strlen>
 80012a2:	4603      	mov	r3, r0
 80012a4:	b29b      	uxth	r3, r3
 80012a6:	461a      	mov	r2, r3
 80012a8:	0052      	lsls	r2, r2, #1
 80012aa:	4413      	add	r3, r2
 80012ac:	005b      	lsls	r3, r3, #1
 80012ae:	b29b      	uxth	r3, r3
 80012b0:	82fb      	strh	r3, [r7, #22]
        if (offset > textWidth) offset = 0;
 80012b2:	4b09      	ldr	r3, [pc, #36]	@ (80012d8 <scrollTextDual+0x158>)
 80012b4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80012b8:	461a      	mov	r2, r3
 80012ba:	8afb      	ldrh	r3, [r7, #22]
 80012bc:	429a      	cmp	r2, r3
 80012be:	dd02      	ble.n	80012c6 <scrollTextDual+0x146>
 80012c0:	4b05      	ldr	r3, [pc, #20]	@ (80012d8 <scrollTextDual+0x158>)
 80012c2:	2200      	movs	r2, #0
 80012c4:	801a      	strh	r2, [r3, #0]
    }
}
 80012c6:	bf00      	nop
 80012c8:	3724      	adds	r7, #36	@ 0x24
 80012ca:	46bd      	mov	sp, r7
 80012cc:	bd90      	pop	{r4, r7, pc}
 80012ce:	bf00      	nop
 80012d0:	20000228 	.word	0x20000228
 80012d4:	2000022c 	.word	0x2000022c
 80012d8:	20000238 	.word	0x20000238

080012dc <MAX7219_Select>:
#include "max7219_port_stm32.h"
#include "boardConfig.h"

// estas funciones controlan el CS
static void MAX7219_Select(void)   { HAL_GPIO_WritePin(MAX7219_CS_GPIO_Port, MAX7219_CS_Pin, GPIO_PIN_RESET); }
 80012dc:	b580      	push	{r7, lr}
 80012de:	af00      	add	r7, sp, #0
 80012e0:	2200      	movs	r2, #0
 80012e2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80012e6:	4802      	ldr	r0, [pc, #8]	@ (80012f0 <MAX7219_Select+0x14>)
 80012e8:	f000 fcc6 	bl	8001c78 <HAL_GPIO_WritePin>
 80012ec:	bf00      	nop
 80012ee:	bd80      	pop	{r7, pc}
 80012f0:	40020800 	.word	0x40020800

080012f4 <MAX7219_Deselect>:
static void MAX7219_Deselect(void) { HAL_GPIO_WritePin(MAX7219_CS_GPIO_Port, MAX7219_CS_Pin, GPIO_PIN_SET); }
 80012f4:	b580      	push	{r7, lr}
 80012f6:	af00      	add	r7, sp, #0
 80012f8:	2201      	movs	r2, #1
 80012fa:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80012fe:	4802      	ldr	r0, [pc, #8]	@ (8001308 <MAX7219_Deselect+0x14>)
 8001300:	f000 fcba 	bl	8001c78 <HAL_GPIO_WritePin>
 8001304:	bf00      	nop
 8001306:	bd80      	pop	{r7, pc}
 8001308:	40020800 	.word	0x40020800

0800130c <MAX7219_WriteRowAll>:

// MAX7219_WriteRowAll envia la informacio de una fila (row, de 1 a 8) a los 4 MAX7219. El primer frame que se envia termina en el ultumo max
void MAX7219_WriteRowAll(uint8_t row, uint8_t TR, uint8_t TL, uint8_t BL, uint8_t BR)
{
 800130c:	b590      	push	{r4, r7, lr}
 800130e:	b085      	sub	sp, #20
 8001310:	af00      	add	r7, sp, #0
 8001312:	4604      	mov	r4, r0
 8001314:	4608      	mov	r0, r1
 8001316:	4611      	mov	r1, r2
 8001318:	461a      	mov	r2, r3
 800131a:	4623      	mov	r3, r4
 800131c:	71fb      	strb	r3, [r7, #7]
 800131e:	4603      	mov	r3, r0
 8001320:	71bb      	strb	r3, [r7, #6]
 8001322:	460b      	mov	r3, r1
 8001324:	717b      	strb	r3, [r7, #5]
 8001326:	4613      	mov	r3, r2
 8001328:	713b      	strb	r3, [r7, #4]
    uint8_t frame[8] = {
 800132a:	79fb      	ldrb	r3, [r7, #7]
 800132c:	723b      	strb	r3, [r7, #8]
 800132e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001332:	727b      	strb	r3, [r7, #9]
 8001334:	79fb      	ldrb	r3, [r7, #7]
 8001336:	72bb      	strb	r3, [r7, #10]
 8001338:	793b      	ldrb	r3, [r7, #4]
 800133a:	72fb      	strb	r3, [r7, #11]
 800133c:	79fb      	ldrb	r3, [r7, #7]
 800133e:	733b      	strb	r3, [r7, #12]
 8001340:	797b      	ldrb	r3, [r7, #5]
 8001342:	737b      	strb	r3, [r7, #13]
 8001344:	79fb      	ldrb	r3, [r7, #7]
 8001346:	73bb      	strb	r3, [r7, #14]
 8001348:	79bb      	ldrb	r3, [r7, #6]
 800134a:	73fb      	strb	r3, [r7, #15]
        row, BL,   // Display 3
        row, TL,   // Display 2
        row, TR    // Display 1 (mas cercano al micro)
    };

    MAX7219_Select();
 800134c:	f7ff ffc6 	bl	80012dc <MAX7219_Select>
    HAL_SPI_Transmit(&hspi2, frame, sizeof(frame), HAL_MAX_DELAY);
 8001350:	f107 0108 	add.w	r1, r7, #8
 8001354:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001358:	2208      	movs	r2, #8
 800135a:	4804      	ldr	r0, [pc, #16]	@ (800136c <MAX7219_WriteRowAll+0x60>)
 800135c:	f002 fc2b 	bl	8003bb6 <HAL_SPI_Transmit>
    MAX7219_Deselect(); // fija "latchea" la informacion en los displays
 8001360:	f7ff ffc8 	bl	80012f4 <MAX7219_Deselect>
}
 8001364:	bf00      	nop
 8001366:	3714      	adds	r7, #20
 8001368:	46bd      	mov	sp, r7
 800136a:	bd90      	pop	{r4, r7, pc}
 800136c:	2000015c 	.word	0x2000015c

08001370 <delayInit>:

static bool_t delayIsRunning(delay_t * delay){
	return delay->running;
}

void delayInit(delay_t * delay, tick_t duration){
 8001370:	b480      	push	{r7}
 8001372:	b083      	sub	sp, #12
 8001374:	af00      	add	r7, sp, #0
 8001376:	6078      	str	r0, [r7, #4]
 8001378:	6039      	str	r1, [r7, #0]

	delay->duration = duration;
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	683a      	ldr	r2, [r7, #0]
 800137e:	605a      	str	r2, [r3, #4]
	delay->running = false;
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	2200      	movs	r2, #0
 8001384:	721a      	strb	r2, [r3, #8]

}
 8001386:	bf00      	nop
 8001388:	370c      	adds	r7, #12
 800138a:	46bd      	mov	sp, r7
 800138c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001390:	4770      	bx	lr

08001392 <delayRead>:

bool_t delayRead(delay_t * delay){
 8001392:	b580      	push	{r7, lr}
 8001394:	b082      	sub	sp, #8
 8001396:	af00      	add	r7, sp, #0
 8001398:	6078      	str	r0, [r7, #4]

	if (delay->running == false){
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	7a1b      	ldrb	r3, [r3, #8]
 800139e:	f083 0301 	eor.w	r3, r3, #1
 80013a2:	b2db      	uxtb	r3, r3
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d007      	beq.n	80013b8 <delayRead+0x26>
		delay->startTime = HAL_GetTick();
 80013a8:	f000 f956 	bl	8001658 <HAL_GetTick>
 80013ac:	4602      	mov	r2, r0
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	601a      	str	r2, [r3, #0]
		delay->running = true;
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	2201      	movs	r2, #1
 80013b6:	721a      	strb	r2, [r3, #8]
	}

	if ((delay->running == true) && (HAL_GetTick() - delay->startTime > delay->duration)){
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	7a1b      	ldrb	r3, [r3, #8]
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d00e      	beq.n	80013de <delayRead+0x4c>
 80013c0:	f000 f94a 	bl	8001658 <HAL_GetTick>
 80013c4:	4602      	mov	r2, r0
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	1ad2      	subs	r2, r2, r3
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	685b      	ldr	r3, [r3, #4]
 80013d0:	429a      	cmp	r2, r3
 80013d2:	d904      	bls.n	80013de <delayRead+0x4c>

		delay->running = false;
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	2200      	movs	r2, #0
 80013d8:	721a      	strb	r2, [r3, #8]
		return true; //si paso el tiempo devuelve "true"
 80013da:	2301      	movs	r3, #1
 80013dc:	e000      	b.n	80013e0 <delayRead+0x4e>

	}else{
		return false; //si aun no paso el tiempo devuelve "false"
 80013de:	2300      	movs	r3, #0
	}
}
 80013e0:	4618      	mov	r0, r3
 80013e2:	3708      	adds	r7, #8
 80013e4:	46bd      	mov	sp, r7
 80013e6:	bd80      	pop	{r7, pc}

080013e8 <debounceFSM_init>:
		delay->duration = duration;
	}
}

// debounceFSM_init carga el estado inicial en BUTTON_UP
void debounceFSM_init(button_t * btn){
 80013e8:	b480      	push	{r7}
 80013ea:	b083      	sub	sp, #12
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
	btn -> state = BUTTON_UP;
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	2200      	movs	r2, #0
 80013f4:	719a      	strb	r2, [r3, #6]
}
 80013f6:	bf00      	nop
 80013f8:	370c      	adds	r7, #12
 80013fa:	46bd      	mov	sp, r7
 80013fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001400:	4770      	bx	lr
	...

08001404 <debounceFSM_update>:

// debounceFSM_update maneja los cambios de estado de los botones
void debounceFSM_update(button_t * btn){
 8001404:	b580      	push	{r7, lr}
 8001406:	b084      	sub	sp, #16
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]

	bool pin = HAL_GPIO_ReadPin(btn -> port, btn -> pin); // lee el estado del pin. 0 -> boton presionado ; 1 -> boton suelto
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	681a      	ldr	r2, [r3, #0]
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	889b      	ldrh	r3, [r3, #4]
 8001414:	4619      	mov	r1, r3
 8001416:	4610      	mov	r0, r2
 8001418:	f000 fc16 	bl	8001c48 <HAL_GPIO_ReadPin>
 800141c:	4603      	mov	r3, r0
 800141e:	2b00      	cmp	r3, #0
 8001420:	bf14      	ite	ne
 8001422:	2301      	movne	r3, #1
 8001424:	2300      	moveq	r3, #0
 8001426:	73fb      	strb	r3, [r7, #15]

	switch(btn -> state){
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	799b      	ldrb	r3, [r3, #6]
 800142c:	2b03      	cmp	r3, #3
 800142e:	d877      	bhi.n	8001520 <debounceFSM_update+0x11c>
 8001430:	a201      	add	r2, pc, #4	@ (adr r2, 8001438 <debounceFSM_update+0x34>)
 8001432:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001436:	bf00      	nop
 8001438:	08001449 	.word	0x08001449
 800143c:	0800146b 	.word	0x0800146b
 8001440:	080014b9 	.word	0x080014b9
 8001444:	080014df 	.word	0x080014df
		case BUTTON_UP:

			if(!pin){
 8001448:	7bfb      	ldrb	r3, [r7, #15]
 800144a:	f083 0301 	eor.w	r3, r3, #1
 800144e:	b2db      	uxtb	r3, r3
 8001450:	2b00      	cmp	r3, #0
 8001452:	d069      	beq.n	8001528 <debounceFSM_update+0x124>
				btn -> state = BUTTON_FALLING;
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	2201      	movs	r2, #1
 8001458:	719a      	strb	r2, [r3, #6]
				delayInit(&btn->delay,debounceDelay);
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	3308      	adds	r3, #8
 800145e:	221e      	movs	r2, #30
 8001460:	4611      	mov	r1, r2
 8001462:	4618      	mov	r0, r3
 8001464:	f7ff ff84 	bl	8001370 <delayInit>
			}
			break;
 8001468:	e05e      	b.n	8001528 <debounceFSM_update+0x124>

		case BUTTON_FALLING:

			if(delayRead(&btn->delay)==true){
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	3308      	adds	r3, #8
 800146e:	4618      	mov	r0, r3
 8001470:	f7ff ff8f 	bl	8001392 <delayRead>
 8001474:	4603      	mov	r3, r0
 8001476:	2b00      	cmp	r3, #0
 8001478:	d058      	beq.n	800152c <debounceFSM_update+0x128>
				bool pin = HAL_GPIO_ReadPin(btn -> port, btn -> pin);
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	681a      	ldr	r2, [r3, #0]
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	889b      	ldrh	r3, [r3, #4]
 8001482:	4619      	mov	r1, r3
 8001484:	4610      	mov	r0, r2
 8001486:	f000 fbdf 	bl	8001c48 <HAL_GPIO_ReadPin>
 800148a:	4603      	mov	r3, r0
 800148c:	2b00      	cmp	r3, #0
 800148e:	bf14      	ite	ne
 8001490:	2301      	movne	r3, #1
 8001492:	2300      	moveq	r3, #0
 8001494:	737b      	strb	r3, [r7, #13]
				if(!pin){										// si paso el tiempo y el boton continua apretado, se enciende el LED y cambia al estado BUTTON_DOWN
 8001496:	7b7b      	ldrb	r3, [r7, #13]
 8001498:	f083 0301 	eor.w	r3, r3, #1
 800149c:	b2db      	uxtb	r3, r3
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d006      	beq.n	80014b0 <debounceFSM_update+0xac>
					btn->pressed = true; 						// buttonState se hace true cuando se confirma que el boton esta presionado
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	2201      	movs	r2, #1
 80014a6:	751a      	strb	r2, [r3, #20]
					btn -> state = BUTTON_DOWN;
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	2202      	movs	r2, #2
 80014ac:	719a      	strb	r2, [r3, #6]
				}else{btn -> state = BUTTON_UP;}
			}

			break;
 80014ae:	e03d      	b.n	800152c <debounceFSM_update+0x128>
				}else{btn -> state = BUTTON_UP;}
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	2200      	movs	r2, #0
 80014b4:	719a      	strb	r2, [r3, #6]
			break;
 80014b6:	e039      	b.n	800152c <debounceFSM_update+0x128>

		case BUTTON_DOWN:

			if(pin){
 80014b8:	7bfb      	ldrb	r3, [r7, #15]
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d038      	beq.n	8001530 <debounceFSM_update+0x12c>
				btn -> state = BUTTON_RAISING;
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	2203      	movs	r2, #3
 80014c2:	719a      	strb	r2, [r3, #6]
				delayInit(&btn->delay,debounceDelay);
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	3308      	adds	r3, #8
 80014c8:	221e      	movs	r2, #30
 80014ca:	4611      	mov	r1, r2
 80014cc:	4618      	mov	r0, r3
 80014ce:	f7ff ff4f 	bl	8001370 <delayInit>
				delayRead(&btn->delay);
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	3308      	adds	r3, #8
 80014d6:	4618      	mov	r0, r3
 80014d8:	f7ff ff5b 	bl	8001392 <delayRead>
			}

			break;
 80014dc:	e028      	b.n	8001530 <debounceFSM_update+0x12c>

		case BUTTON_RAISING:

			if(delayRead(&btn->delay)==true){
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	3308      	adds	r3, #8
 80014e2:	4618      	mov	r0, r3
 80014e4:	f7ff ff55 	bl	8001392 <delayRead>
 80014e8:	4603      	mov	r3, r0
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d022      	beq.n	8001534 <debounceFSM_update+0x130>
				bool pin = HAL_GPIO_ReadPin(btn -> port, btn -> pin);
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	681a      	ldr	r2, [r3, #0]
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	889b      	ldrh	r3, [r3, #4]
 80014f6:	4619      	mov	r1, r3
 80014f8:	4610      	mov	r0, r2
 80014fa:	f000 fba5 	bl	8001c48 <HAL_GPIO_ReadPin>
 80014fe:	4603      	mov	r3, r0
 8001500:	2b00      	cmp	r3, #0
 8001502:	bf14      	ite	ne
 8001504:	2301      	movne	r3, #1
 8001506:	2300      	moveq	r3, #0
 8001508:	73bb      	strb	r3, [r7, #14]
				if(pin){										// si paso el tiempo y el boton continua suelto, se apaga el LED y cambia al estado BUTTON_UP
 800150a:	7bbb      	ldrb	r3, [r7, #14]
 800150c:	2b00      	cmp	r3, #0
 800150e:	d003      	beq.n	8001518 <debounceFSM_update+0x114>
					btn -> state = BUTTON_UP;
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	2200      	movs	r2, #0
 8001514:	719a      	strb	r2, [r3, #6]
				}else{
					btn -> state = BUTTON_DOWN;
				}
			}

			break;
 8001516:	e00d      	b.n	8001534 <debounceFSM_update+0x130>
					btn -> state = BUTTON_DOWN;
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	2202      	movs	r2, #2
 800151c:	719a      	strb	r2, [r3, #6]
			break;
 800151e:	e009      	b.n	8001534 <debounceFSM_update+0x130>

		default:
			debounceFSM_init(btn);
 8001520:	6878      	ldr	r0, [r7, #4]
 8001522:	f7ff ff61 	bl	80013e8 <debounceFSM_init>
			break;
 8001526:	e006      	b.n	8001536 <debounceFSM_update+0x132>
			break;
 8001528:	bf00      	nop
 800152a:	e004      	b.n	8001536 <debounceFSM_update+0x132>
			break;
 800152c:	bf00      	nop
 800152e:	e002      	b.n	8001536 <debounceFSM_update+0x132>
			break;
 8001530:	bf00      	nop
 8001532:	e000      	b.n	8001536 <debounceFSM_update+0x132>
			break;
 8001534:	bf00      	nop
	}
}
 8001536:	bf00      	nop
 8001538:	3710      	adds	r7, #16
 800153a:	46bd      	mov	sp, r7
 800153c:	bd80      	pop	{r7, pc}
 800153e:	bf00      	nop

08001540 <readKey>:

bool readKey(uint8_t i){												// readKey es una funcion publica a la que se le puede consultar por el estado del boton
 8001540:	b480      	push	{r7}
 8001542:	b083      	sub	sp, #12
 8001544:	af00      	add	r7, sp, #0
 8001546:	4603      	mov	r3, r0
 8001548:	71fb      	strb	r3, [r7, #7]
	if(buttons[i].pressed){
 800154a:	79fa      	ldrb	r2, [r7, #7]
 800154c:	490e      	ldr	r1, [pc, #56]	@ (8001588 <readKey+0x48>)
 800154e:	4613      	mov	r3, r2
 8001550:	005b      	lsls	r3, r3, #1
 8001552:	4413      	add	r3, r2
 8001554:	00db      	lsls	r3, r3, #3
 8001556:	440b      	add	r3, r1
 8001558:	3314      	adds	r3, #20
 800155a:	781b      	ldrb	r3, [r3, #0]
 800155c:	2b00      	cmp	r3, #0
 800155e:	d00b      	beq.n	8001578 <readKey+0x38>
		buttons[i].pressed = false;
 8001560:	79fa      	ldrb	r2, [r7, #7]
 8001562:	4909      	ldr	r1, [pc, #36]	@ (8001588 <readKey+0x48>)
 8001564:	4613      	mov	r3, r2
 8001566:	005b      	lsls	r3, r3, #1
 8001568:	4413      	add	r3, r2
 800156a:	00db      	lsls	r3, r3, #3
 800156c:	440b      	add	r3, r1
 800156e:	3314      	adds	r3, #20
 8001570:	2200      	movs	r2, #0
 8001572:	701a      	strb	r2, [r3, #0]
		return true;
 8001574:	2301      	movs	r3, #1
 8001576:	e000      	b.n	800157a <readKey+0x3a>
	}else{
		return false;
 8001578:	2300      	movs	r3, #0
	}
}
 800157a:	4618      	mov	r0, r3
 800157c:	370c      	adds	r7, #12
 800157e:	46bd      	mov	sp, r7
 8001580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001584:	4770      	bx	lr
 8001586:	bf00      	nop
 8001588:	20000004 	.word	0x20000004

0800158c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001590:	4b0e      	ldr	r3, [pc, #56]	@ (80015cc <HAL_Init+0x40>)
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	4a0d      	ldr	r2, [pc, #52]	@ (80015cc <HAL_Init+0x40>)
 8001596:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800159a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800159c:	4b0b      	ldr	r3, [pc, #44]	@ (80015cc <HAL_Init+0x40>)
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	4a0a      	ldr	r2, [pc, #40]	@ (80015cc <HAL_Init+0x40>)
 80015a2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80015a6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80015a8:	4b08      	ldr	r3, [pc, #32]	@ (80015cc <HAL_Init+0x40>)
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	4a07      	ldr	r2, [pc, #28]	@ (80015cc <HAL_Init+0x40>)
 80015ae:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80015b2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80015b4:	2003      	movs	r0, #3
 80015b6:	f000 f94f 	bl	8001858 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80015ba:	2000      	movs	r0, #0
 80015bc:	f000 f808 	bl	80015d0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80015c0:	f7ff f8a2 	bl	8000708 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80015c4:	2300      	movs	r3, #0
}
 80015c6:	4618      	mov	r0, r3
 80015c8:	bd80      	pop	{r7, pc}
 80015ca:	bf00      	nop
 80015cc:	40023c00 	.word	0x40023c00

080015d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b082      	sub	sp, #8
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80015d8:	4b12      	ldr	r3, [pc, #72]	@ (8001624 <HAL_InitTick+0x54>)
 80015da:	681a      	ldr	r2, [r3, #0]
 80015dc:	4b12      	ldr	r3, [pc, #72]	@ (8001628 <HAL_InitTick+0x58>)
 80015de:	781b      	ldrb	r3, [r3, #0]
 80015e0:	4619      	mov	r1, r3
 80015e2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80015e6:	fbb3 f3f1 	udiv	r3, r3, r1
 80015ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80015ee:	4618      	mov	r0, r3
 80015f0:	f000 f967 	bl	80018c2 <HAL_SYSTICK_Config>
 80015f4:	4603      	mov	r3, r0
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d001      	beq.n	80015fe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80015fa:	2301      	movs	r3, #1
 80015fc:	e00e      	b.n	800161c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	2b0f      	cmp	r3, #15
 8001602:	d80a      	bhi.n	800161a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001604:	2200      	movs	r2, #0
 8001606:	6879      	ldr	r1, [r7, #4]
 8001608:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800160c:	f000 f92f 	bl	800186e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001610:	4a06      	ldr	r2, [pc, #24]	@ (800162c <HAL_InitTick+0x5c>)
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001616:	2300      	movs	r3, #0
 8001618:	e000      	b.n	800161c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800161a:	2301      	movs	r3, #1
}
 800161c:	4618      	mov	r0, r3
 800161e:	3708      	adds	r7, #8
 8001620:	46bd      	mov	sp, r7
 8001622:	bd80      	pop	{r7, pc}
 8001624:	20000000 	.word	0x20000000
 8001628:	20000098 	.word	0x20000098
 800162c:	20000094 	.word	0x20000094

08001630 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001630:	b480      	push	{r7}
 8001632:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001634:	4b06      	ldr	r3, [pc, #24]	@ (8001650 <HAL_IncTick+0x20>)
 8001636:	781b      	ldrb	r3, [r3, #0]
 8001638:	461a      	mov	r2, r3
 800163a:	4b06      	ldr	r3, [pc, #24]	@ (8001654 <HAL_IncTick+0x24>)
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	4413      	add	r3, r2
 8001640:	4a04      	ldr	r2, [pc, #16]	@ (8001654 <HAL_IncTick+0x24>)
 8001642:	6013      	str	r3, [r2, #0]
}
 8001644:	bf00      	nop
 8001646:	46bd      	mov	sp, r7
 8001648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800164c:	4770      	bx	lr
 800164e:	bf00      	nop
 8001650:	20000098 	.word	0x20000098
 8001654:	2000023c 	.word	0x2000023c

08001658 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001658:	b480      	push	{r7}
 800165a:	af00      	add	r7, sp, #0
  return uwTick;
 800165c:	4b03      	ldr	r3, [pc, #12]	@ (800166c <HAL_GetTick+0x14>)
 800165e:	681b      	ldr	r3, [r3, #0]
}
 8001660:	4618      	mov	r0, r3
 8001662:	46bd      	mov	sp, r7
 8001664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001668:	4770      	bx	lr
 800166a:	bf00      	nop
 800166c:	2000023c 	.word	0x2000023c

08001670 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	b084      	sub	sp, #16
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001678:	f7ff ffee 	bl	8001658 <HAL_GetTick>
 800167c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001682:	68fb      	ldr	r3, [r7, #12]
 8001684:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001688:	d005      	beq.n	8001696 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800168a:	4b0a      	ldr	r3, [pc, #40]	@ (80016b4 <HAL_Delay+0x44>)
 800168c:	781b      	ldrb	r3, [r3, #0]
 800168e:	461a      	mov	r2, r3
 8001690:	68fb      	ldr	r3, [r7, #12]
 8001692:	4413      	add	r3, r2
 8001694:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001696:	bf00      	nop
 8001698:	f7ff ffde 	bl	8001658 <HAL_GetTick>
 800169c:	4602      	mov	r2, r0
 800169e:	68bb      	ldr	r3, [r7, #8]
 80016a0:	1ad3      	subs	r3, r2, r3
 80016a2:	68fa      	ldr	r2, [r7, #12]
 80016a4:	429a      	cmp	r2, r3
 80016a6:	d8f7      	bhi.n	8001698 <HAL_Delay+0x28>
  {
  }
}
 80016a8:	bf00      	nop
 80016aa:	bf00      	nop
 80016ac:	3710      	adds	r7, #16
 80016ae:	46bd      	mov	sp, r7
 80016b0:	bd80      	pop	{r7, pc}
 80016b2:	bf00      	nop
 80016b4:	20000098 	.word	0x20000098

080016b8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016b8:	b480      	push	{r7}
 80016ba:	b085      	sub	sp, #20
 80016bc:	af00      	add	r7, sp, #0
 80016be:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	f003 0307 	and.w	r3, r3, #7
 80016c6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80016c8:	4b0c      	ldr	r3, [pc, #48]	@ (80016fc <__NVIC_SetPriorityGrouping+0x44>)
 80016ca:	68db      	ldr	r3, [r3, #12]
 80016cc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80016ce:	68ba      	ldr	r2, [r7, #8]
 80016d0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80016d4:	4013      	ands	r3, r2
 80016d6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80016d8:	68fb      	ldr	r3, [r7, #12]
 80016da:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80016dc:	68bb      	ldr	r3, [r7, #8]
 80016de:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80016e0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80016e4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80016e8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80016ea:	4a04      	ldr	r2, [pc, #16]	@ (80016fc <__NVIC_SetPriorityGrouping+0x44>)
 80016ec:	68bb      	ldr	r3, [r7, #8]
 80016ee:	60d3      	str	r3, [r2, #12]
}
 80016f0:	bf00      	nop
 80016f2:	3714      	adds	r7, #20
 80016f4:	46bd      	mov	sp, r7
 80016f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fa:	4770      	bx	lr
 80016fc:	e000ed00 	.word	0xe000ed00

08001700 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001700:	b480      	push	{r7}
 8001702:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001704:	4b04      	ldr	r3, [pc, #16]	@ (8001718 <__NVIC_GetPriorityGrouping+0x18>)
 8001706:	68db      	ldr	r3, [r3, #12]
 8001708:	0a1b      	lsrs	r3, r3, #8
 800170a:	f003 0307 	and.w	r3, r3, #7
}
 800170e:	4618      	mov	r0, r3
 8001710:	46bd      	mov	sp, r7
 8001712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001716:	4770      	bx	lr
 8001718:	e000ed00 	.word	0xe000ed00

0800171c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800171c:	b480      	push	{r7}
 800171e:	b083      	sub	sp, #12
 8001720:	af00      	add	r7, sp, #0
 8001722:	4603      	mov	r3, r0
 8001724:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001726:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800172a:	2b00      	cmp	r3, #0
 800172c:	db0b      	blt.n	8001746 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800172e:	79fb      	ldrb	r3, [r7, #7]
 8001730:	f003 021f 	and.w	r2, r3, #31
 8001734:	4907      	ldr	r1, [pc, #28]	@ (8001754 <__NVIC_EnableIRQ+0x38>)
 8001736:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800173a:	095b      	lsrs	r3, r3, #5
 800173c:	2001      	movs	r0, #1
 800173e:	fa00 f202 	lsl.w	r2, r0, r2
 8001742:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001746:	bf00      	nop
 8001748:	370c      	adds	r7, #12
 800174a:	46bd      	mov	sp, r7
 800174c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001750:	4770      	bx	lr
 8001752:	bf00      	nop
 8001754:	e000e100 	.word	0xe000e100

08001758 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001758:	b480      	push	{r7}
 800175a:	b083      	sub	sp, #12
 800175c:	af00      	add	r7, sp, #0
 800175e:	4603      	mov	r3, r0
 8001760:	6039      	str	r1, [r7, #0]
 8001762:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001764:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001768:	2b00      	cmp	r3, #0
 800176a:	db0a      	blt.n	8001782 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800176c:	683b      	ldr	r3, [r7, #0]
 800176e:	b2da      	uxtb	r2, r3
 8001770:	490c      	ldr	r1, [pc, #48]	@ (80017a4 <__NVIC_SetPriority+0x4c>)
 8001772:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001776:	0112      	lsls	r2, r2, #4
 8001778:	b2d2      	uxtb	r2, r2
 800177a:	440b      	add	r3, r1
 800177c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001780:	e00a      	b.n	8001798 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001782:	683b      	ldr	r3, [r7, #0]
 8001784:	b2da      	uxtb	r2, r3
 8001786:	4908      	ldr	r1, [pc, #32]	@ (80017a8 <__NVIC_SetPriority+0x50>)
 8001788:	79fb      	ldrb	r3, [r7, #7]
 800178a:	f003 030f 	and.w	r3, r3, #15
 800178e:	3b04      	subs	r3, #4
 8001790:	0112      	lsls	r2, r2, #4
 8001792:	b2d2      	uxtb	r2, r2
 8001794:	440b      	add	r3, r1
 8001796:	761a      	strb	r2, [r3, #24]
}
 8001798:	bf00      	nop
 800179a:	370c      	adds	r7, #12
 800179c:	46bd      	mov	sp, r7
 800179e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a2:	4770      	bx	lr
 80017a4:	e000e100 	.word	0xe000e100
 80017a8:	e000ed00 	.word	0xe000ed00

080017ac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80017ac:	b480      	push	{r7}
 80017ae:	b089      	sub	sp, #36	@ 0x24
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	60f8      	str	r0, [r7, #12]
 80017b4:	60b9      	str	r1, [r7, #8]
 80017b6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	f003 0307 	and.w	r3, r3, #7
 80017be:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80017c0:	69fb      	ldr	r3, [r7, #28]
 80017c2:	f1c3 0307 	rsb	r3, r3, #7
 80017c6:	2b04      	cmp	r3, #4
 80017c8:	bf28      	it	cs
 80017ca:	2304      	movcs	r3, #4
 80017cc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80017ce:	69fb      	ldr	r3, [r7, #28]
 80017d0:	3304      	adds	r3, #4
 80017d2:	2b06      	cmp	r3, #6
 80017d4:	d902      	bls.n	80017dc <NVIC_EncodePriority+0x30>
 80017d6:	69fb      	ldr	r3, [r7, #28]
 80017d8:	3b03      	subs	r3, #3
 80017da:	e000      	b.n	80017de <NVIC_EncodePriority+0x32>
 80017dc:	2300      	movs	r3, #0
 80017de:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017e0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80017e4:	69bb      	ldr	r3, [r7, #24]
 80017e6:	fa02 f303 	lsl.w	r3, r2, r3
 80017ea:	43da      	mvns	r2, r3
 80017ec:	68bb      	ldr	r3, [r7, #8]
 80017ee:	401a      	ands	r2, r3
 80017f0:	697b      	ldr	r3, [r7, #20]
 80017f2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80017f4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80017f8:	697b      	ldr	r3, [r7, #20]
 80017fa:	fa01 f303 	lsl.w	r3, r1, r3
 80017fe:	43d9      	mvns	r1, r3
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001804:	4313      	orrs	r3, r2
         );
}
 8001806:	4618      	mov	r0, r3
 8001808:	3724      	adds	r7, #36	@ 0x24
 800180a:	46bd      	mov	sp, r7
 800180c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001810:	4770      	bx	lr
	...

08001814 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	b082      	sub	sp, #8
 8001818:	af00      	add	r7, sp, #0
 800181a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	3b01      	subs	r3, #1
 8001820:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001824:	d301      	bcc.n	800182a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001826:	2301      	movs	r3, #1
 8001828:	e00f      	b.n	800184a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800182a:	4a0a      	ldr	r2, [pc, #40]	@ (8001854 <SysTick_Config+0x40>)
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	3b01      	subs	r3, #1
 8001830:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001832:	210f      	movs	r1, #15
 8001834:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001838:	f7ff ff8e 	bl	8001758 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800183c:	4b05      	ldr	r3, [pc, #20]	@ (8001854 <SysTick_Config+0x40>)
 800183e:	2200      	movs	r2, #0
 8001840:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001842:	4b04      	ldr	r3, [pc, #16]	@ (8001854 <SysTick_Config+0x40>)
 8001844:	2207      	movs	r2, #7
 8001846:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001848:	2300      	movs	r3, #0
}
 800184a:	4618      	mov	r0, r3
 800184c:	3708      	adds	r7, #8
 800184e:	46bd      	mov	sp, r7
 8001850:	bd80      	pop	{r7, pc}
 8001852:	bf00      	nop
 8001854:	e000e010 	.word	0xe000e010

08001858 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b082      	sub	sp, #8
 800185c:	af00      	add	r7, sp, #0
 800185e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001860:	6878      	ldr	r0, [r7, #4]
 8001862:	f7ff ff29 	bl	80016b8 <__NVIC_SetPriorityGrouping>
}
 8001866:	bf00      	nop
 8001868:	3708      	adds	r7, #8
 800186a:	46bd      	mov	sp, r7
 800186c:	bd80      	pop	{r7, pc}

0800186e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800186e:	b580      	push	{r7, lr}
 8001870:	b086      	sub	sp, #24
 8001872:	af00      	add	r7, sp, #0
 8001874:	4603      	mov	r3, r0
 8001876:	60b9      	str	r1, [r7, #8]
 8001878:	607a      	str	r2, [r7, #4]
 800187a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800187c:	2300      	movs	r3, #0
 800187e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001880:	f7ff ff3e 	bl	8001700 <__NVIC_GetPriorityGrouping>
 8001884:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001886:	687a      	ldr	r2, [r7, #4]
 8001888:	68b9      	ldr	r1, [r7, #8]
 800188a:	6978      	ldr	r0, [r7, #20]
 800188c:	f7ff ff8e 	bl	80017ac <NVIC_EncodePriority>
 8001890:	4602      	mov	r2, r0
 8001892:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001896:	4611      	mov	r1, r2
 8001898:	4618      	mov	r0, r3
 800189a:	f7ff ff5d 	bl	8001758 <__NVIC_SetPriority>
}
 800189e:	bf00      	nop
 80018a0:	3718      	adds	r7, #24
 80018a2:	46bd      	mov	sp, r7
 80018a4:	bd80      	pop	{r7, pc}

080018a6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018a6:	b580      	push	{r7, lr}
 80018a8:	b082      	sub	sp, #8
 80018aa:	af00      	add	r7, sp, #0
 80018ac:	4603      	mov	r3, r0
 80018ae:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80018b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018b4:	4618      	mov	r0, r3
 80018b6:	f7ff ff31 	bl	800171c <__NVIC_EnableIRQ>
}
 80018ba:	bf00      	nop
 80018bc:	3708      	adds	r7, #8
 80018be:	46bd      	mov	sp, r7
 80018c0:	bd80      	pop	{r7, pc}

080018c2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80018c2:	b580      	push	{r7, lr}
 80018c4:	b082      	sub	sp, #8
 80018c6:	af00      	add	r7, sp, #0
 80018c8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80018ca:	6878      	ldr	r0, [r7, #4]
 80018cc:	f7ff ffa2 	bl	8001814 <SysTick_Config>
 80018d0:	4603      	mov	r3, r0
}
 80018d2:	4618      	mov	r0, r3
 80018d4:	3708      	adds	r7, #8
 80018d6:	46bd      	mov	sp, r7
 80018d8:	bd80      	pop	{r7, pc}

080018da <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80018da:	b480      	push	{r7}
 80018dc:	b083      	sub	sp, #12
 80018de:	af00      	add	r7, sp, #0
 80018e0:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80018e8:	b2db      	uxtb	r3, r3
 80018ea:	2b02      	cmp	r3, #2
 80018ec:	d004      	beq.n	80018f8 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	2280      	movs	r2, #128	@ 0x80
 80018f2:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80018f4:	2301      	movs	r3, #1
 80018f6:	e00c      	b.n	8001912 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	2205      	movs	r2, #5
 80018fc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	681a      	ldr	r2, [r3, #0]
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	f022 0201 	bic.w	r2, r2, #1
 800190e:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001910:	2300      	movs	r3, #0
}
 8001912:	4618      	mov	r0, r3
 8001914:	370c      	adds	r7, #12
 8001916:	46bd      	mov	sp, r7
 8001918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191c:	4770      	bx	lr
	...

08001920 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001920:	b480      	push	{r7}
 8001922:	b089      	sub	sp, #36	@ 0x24
 8001924:	af00      	add	r7, sp, #0
 8001926:	6078      	str	r0, [r7, #4]
 8001928:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800192a:	2300      	movs	r3, #0
 800192c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800192e:	2300      	movs	r3, #0
 8001930:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001932:	2300      	movs	r3, #0
 8001934:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001936:	2300      	movs	r3, #0
 8001938:	61fb      	str	r3, [r7, #28]
 800193a:	e165      	b.n	8001c08 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800193c:	2201      	movs	r2, #1
 800193e:	69fb      	ldr	r3, [r7, #28]
 8001940:	fa02 f303 	lsl.w	r3, r2, r3
 8001944:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001946:	683b      	ldr	r3, [r7, #0]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	697a      	ldr	r2, [r7, #20]
 800194c:	4013      	ands	r3, r2
 800194e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001950:	693a      	ldr	r2, [r7, #16]
 8001952:	697b      	ldr	r3, [r7, #20]
 8001954:	429a      	cmp	r2, r3
 8001956:	f040 8154 	bne.w	8001c02 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800195a:	683b      	ldr	r3, [r7, #0]
 800195c:	685b      	ldr	r3, [r3, #4]
 800195e:	f003 0303 	and.w	r3, r3, #3
 8001962:	2b01      	cmp	r3, #1
 8001964:	d005      	beq.n	8001972 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001966:	683b      	ldr	r3, [r7, #0]
 8001968:	685b      	ldr	r3, [r3, #4]
 800196a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800196e:	2b02      	cmp	r3, #2
 8001970:	d130      	bne.n	80019d4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	689b      	ldr	r3, [r3, #8]
 8001976:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001978:	69fb      	ldr	r3, [r7, #28]
 800197a:	005b      	lsls	r3, r3, #1
 800197c:	2203      	movs	r2, #3
 800197e:	fa02 f303 	lsl.w	r3, r2, r3
 8001982:	43db      	mvns	r3, r3
 8001984:	69ba      	ldr	r2, [r7, #24]
 8001986:	4013      	ands	r3, r2
 8001988:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800198a:	683b      	ldr	r3, [r7, #0]
 800198c:	68da      	ldr	r2, [r3, #12]
 800198e:	69fb      	ldr	r3, [r7, #28]
 8001990:	005b      	lsls	r3, r3, #1
 8001992:	fa02 f303 	lsl.w	r3, r2, r3
 8001996:	69ba      	ldr	r2, [r7, #24]
 8001998:	4313      	orrs	r3, r2
 800199a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	69ba      	ldr	r2, [r7, #24]
 80019a0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	685b      	ldr	r3, [r3, #4]
 80019a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80019a8:	2201      	movs	r2, #1
 80019aa:	69fb      	ldr	r3, [r7, #28]
 80019ac:	fa02 f303 	lsl.w	r3, r2, r3
 80019b0:	43db      	mvns	r3, r3
 80019b2:	69ba      	ldr	r2, [r7, #24]
 80019b4:	4013      	ands	r3, r2
 80019b6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80019b8:	683b      	ldr	r3, [r7, #0]
 80019ba:	685b      	ldr	r3, [r3, #4]
 80019bc:	091b      	lsrs	r3, r3, #4
 80019be:	f003 0201 	and.w	r2, r3, #1
 80019c2:	69fb      	ldr	r3, [r7, #28]
 80019c4:	fa02 f303 	lsl.w	r3, r2, r3
 80019c8:	69ba      	ldr	r2, [r7, #24]
 80019ca:	4313      	orrs	r3, r2
 80019cc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	69ba      	ldr	r2, [r7, #24]
 80019d2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80019d4:	683b      	ldr	r3, [r7, #0]
 80019d6:	685b      	ldr	r3, [r3, #4]
 80019d8:	f003 0303 	and.w	r3, r3, #3
 80019dc:	2b03      	cmp	r3, #3
 80019de:	d017      	beq.n	8001a10 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	68db      	ldr	r3, [r3, #12]
 80019e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80019e6:	69fb      	ldr	r3, [r7, #28]
 80019e8:	005b      	lsls	r3, r3, #1
 80019ea:	2203      	movs	r2, #3
 80019ec:	fa02 f303 	lsl.w	r3, r2, r3
 80019f0:	43db      	mvns	r3, r3
 80019f2:	69ba      	ldr	r2, [r7, #24]
 80019f4:	4013      	ands	r3, r2
 80019f6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80019f8:	683b      	ldr	r3, [r7, #0]
 80019fa:	689a      	ldr	r2, [r3, #8]
 80019fc:	69fb      	ldr	r3, [r7, #28]
 80019fe:	005b      	lsls	r3, r3, #1
 8001a00:	fa02 f303 	lsl.w	r3, r2, r3
 8001a04:	69ba      	ldr	r2, [r7, #24]
 8001a06:	4313      	orrs	r3, r2
 8001a08:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	69ba      	ldr	r2, [r7, #24]
 8001a0e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a10:	683b      	ldr	r3, [r7, #0]
 8001a12:	685b      	ldr	r3, [r3, #4]
 8001a14:	f003 0303 	and.w	r3, r3, #3
 8001a18:	2b02      	cmp	r3, #2
 8001a1a:	d123      	bne.n	8001a64 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001a1c:	69fb      	ldr	r3, [r7, #28]
 8001a1e:	08da      	lsrs	r2, r3, #3
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	3208      	adds	r2, #8
 8001a24:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a28:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001a2a:	69fb      	ldr	r3, [r7, #28]
 8001a2c:	f003 0307 	and.w	r3, r3, #7
 8001a30:	009b      	lsls	r3, r3, #2
 8001a32:	220f      	movs	r2, #15
 8001a34:	fa02 f303 	lsl.w	r3, r2, r3
 8001a38:	43db      	mvns	r3, r3
 8001a3a:	69ba      	ldr	r2, [r7, #24]
 8001a3c:	4013      	ands	r3, r2
 8001a3e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001a40:	683b      	ldr	r3, [r7, #0]
 8001a42:	691a      	ldr	r2, [r3, #16]
 8001a44:	69fb      	ldr	r3, [r7, #28]
 8001a46:	f003 0307 	and.w	r3, r3, #7
 8001a4a:	009b      	lsls	r3, r3, #2
 8001a4c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a50:	69ba      	ldr	r2, [r7, #24]
 8001a52:	4313      	orrs	r3, r2
 8001a54:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001a56:	69fb      	ldr	r3, [r7, #28]
 8001a58:	08da      	lsrs	r2, r3, #3
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	3208      	adds	r2, #8
 8001a5e:	69b9      	ldr	r1, [r7, #24]
 8001a60:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001a6a:	69fb      	ldr	r3, [r7, #28]
 8001a6c:	005b      	lsls	r3, r3, #1
 8001a6e:	2203      	movs	r2, #3
 8001a70:	fa02 f303 	lsl.w	r3, r2, r3
 8001a74:	43db      	mvns	r3, r3
 8001a76:	69ba      	ldr	r2, [r7, #24]
 8001a78:	4013      	ands	r3, r2
 8001a7a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001a7c:	683b      	ldr	r3, [r7, #0]
 8001a7e:	685b      	ldr	r3, [r3, #4]
 8001a80:	f003 0203 	and.w	r2, r3, #3
 8001a84:	69fb      	ldr	r3, [r7, #28]
 8001a86:	005b      	lsls	r3, r3, #1
 8001a88:	fa02 f303 	lsl.w	r3, r2, r3
 8001a8c:	69ba      	ldr	r2, [r7, #24]
 8001a8e:	4313      	orrs	r3, r2
 8001a90:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	69ba      	ldr	r2, [r7, #24]
 8001a96:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001a98:	683b      	ldr	r3, [r7, #0]
 8001a9a:	685b      	ldr	r3, [r3, #4]
 8001a9c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	f000 80ae 	beq.w	8001c02 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	60fb      	str	r3, [r7, #12]
 8001aaa:	4b5d      	ldr	r3, [pc, #372]	@ (8001c20 <HAL_GPIO_Init+0x300>)
 8001aac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001aae:	4a5c      	ldr	r2, [pc, #368]	@ (8001c20 <HAL_GPIO_Init+0x300>)
 8001ab0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ab4:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ab6:	4b5a      	ldr	r3, [pc, #360]	@ (8001c20 <HAL_GPIO_Init+0x300>)
 8001ab8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001aba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001abe:	60fb      	str	r3, [r7, #12]
 8001ac0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001ac2:	4a58      	ldr	r2, [pc, #352]	@ (8001c24 <HAL_GPIO_Init+0x304>)
 8001ac4:	69fb      	ldr	r3, [r7, #28]
 8001ac6:	089b      	lsrs	r3, r3, #2
 8001ac8:	3302      	adds	r3, #2
 8001aca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ace:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001ad0:	69fb      	ldr	r3, [r7, #28]
 8001ad2:	f003 0303 	and.w	r3, r3, #3
 8001ad6:	009b      	lsls	r3, r3, #2
 8001ad8:	220f      	movs	r2, #15
 8001ada:	fa02 f303 	lsl.w	r3, r2, r3
 8001ade:	43db      	mvns	r3, r3
 8001ae0:	69ba      	ldr	r2, [r7, #24]
 8001ae2:	4013      	ands	r3, r2
 8001ae4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	4a4f      	ldr	r2, [pc, #316]	@ (8001c28 <HAL_GPIO_Init+0x308>)
 8001aea:	4293      	cmp	r3, r2
 8001aec:	d025      	beq.n	8001b3a <HAL_GPIO_Init+0x21a>
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	4a4e      	ldr	r2, [pc, #312]	@ (8001c2c <HAL_GPIO_Init+0x30c>)
 8001af2:	4293      	cmp	r3, r2
 8001af4:	d01f      	beq.n	8001b36 <HAL_GPIO_Init+0x216>
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	4a4d      	ldr	r2, [pc, #308]	@ (8001c30 <HAL_GPIO_Init+0x310>)
 8001afa:	4293      	cmp	r3, r2
 8001afc:	d019      	beq.n	8001b32 <HAL_GPIO_Init+0x212>
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	4a4c      	ldr	r2, [pc, #304]	@ (8001c34 <HAL_GPIO_Init+0x314>)
 8001b02:	4293      	cmp	r3, r2
 8001b04:	d013      	beq.n	8001b2e <HAL_GPIO_Init+0x20e>
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	4a4b      	ldr	r2, [pc, #300]	@ (8001c38 <HAL_GPIO_Init+0x318>)
 8001b0a:	4293      	cmp	r3, r2
 8001b0c:	d00d      	beq.n	8001b2a <HAL_GPIO_Init+0x20a>
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	4a4a      	ldr	r2, [pc, #296]	@ (8001c3c <HAL_GPIO_Init+0x31c>)
 8001b12:	4293      	cmp	r3, r2
 8001b14:	d007      	beq.n	8001b26 <HAL_GPIO_Init+0x206>
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	4a49      	ldr	r2, [pc, #292]	@ (8001c40 <HAL_GPIO_Init+0x320>)
 8001b1a:	4293      	cmp	r3, r2
 8001b1c:	d101      	bne.n	8001b22 <HAL_GPIO_Init+0x202>
 8001b1e:	2306      	movs	r3, #6
 8001b20:	e00c      	b.n	8001b3c <HAL_GPIO_Init+0x21c>
 8001b22:	2307      	movs	r3, #7
 8001b24:	e00a      	b.n	8001b3c <HAL_GPIO_Init+0x21c>
 8001b26:	2305      	movs	r3, #5
 8001b28:	e008      	b.n	8001b3c <HAL_GPIO_Init+0x21c>
 8001b2a:	2304      	movs	r3, #4
 8001b2c:	e006      	b.n	8001b3c <HAL_GPIO_Init+0x21c>
 8001b2e:	2303      	movs	r3, #3
 8001b30:	e004      	b.n	8001b3c <HAL_GPIO_Init+0x21c>
 8001b32:	2302      	movs	r3, #2
 8001b34:	e002      	b.n	8001b3c <HAL_GPIO_Init+0x21c>
 8001b36:	2301      	movs	r3, #1
 8001b38:	e000      	b.n	8001b3c <HAL_GPIO_Init+0x21c>
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	69fa      	ldr	r2, [r7, #28]
 8001b3e:	f002 0203 	and.w	r2, r2, #3
 8001b42:	0092      	lsls	r2, r2, #2
 8001b44:	4093      	lsls	r3, r2
 8001b46:	69ba      	ldr	r2, [r7, #24]
 8001b48:	4313      	orrs	r3, r2
 8001b4a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001b4c:	4935      	ldr	r1, [pc, #212]	@ (8001c24 <HAL_GPIO_Init+0x304>)
 8001b4e:	69fb      	ldr	r3, [r7, #28]
 8001b50:	089b      	lsrs	r3, r3, #2
 8001b52:	3302      	adds	r3, #2
 8001b54:	69ba      	ldr	r2, [r7, #24]
 8001b56:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001b5a:	4b3a      	ldr	r3, [pc, #232]	@ (8001c44 <HAL_GPIO_Init+0x324>)
 8001b5c:	689b      	ldr	r3, [r3, #8]
 8001b5e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b60:	693b      	ldr	r3, [r7, #16]
 8001b62:	43db      	mvns	r3, r3
 8001b64:	69ba      	ldr	r2, [r7, #24]
 8001b66:	4013      	ands	r3, r2
 8001b68:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001b6a:	683b      	ldr	r3, [r7, #0]
 8001b6c:	685b      	ldr	r3, [r3, #4]
 8001b6e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d003      	beq.n	8001b7e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001b76:	69ba      	ldr	r2, [r7, #24]
 8001b78:	693b      	ldr	r3, [r7, #16]
 8001b7a:	4313      	orrs	r3, r2
 8001b7c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001b7e:	4a31      	ldr	r2, [pc, #196]	@ (8001c44 <HAL_GPIO_Init+0x324>)
 8001b80:	69bb      	ldr	r3, [r7, #24]
 8001b82:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001b84:	4b2f      	ldr	r3, [pc, #188]	@ (8001c44 <HAL_GPIO_Init+0x324>)
 8001b86:	68db      	ldr	r3, [r3, #12]
 8001b88:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b8a:	693b      	ldr	r3, [r7, #16]
 8001b8c:	43db      	mvns	r3, r3
 8001b8e:	69ba      	ldr	r2, [r7, #24]
 8001b90:	4013      	ands	r3, r2
 8001b92:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001b94:	683b      	ldr	r3, [r7, #0]
 8001b96:	685b      	ldr	r3, [r3, #4]
 8001b98:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d003      	beq.n	8001ba8 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001ba0:	69ba      	ldr	r2, [r7, #24]
 8001ba2:	693b      	ldr	r3, [r7, #16]
 8001ba4:	4313      	orrs	r3, r2
 8001ba6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001ba8:	4a26      	ldr	r2, [pc, #152]	@ (8001c44 <HAL_GPIO_Init+0x324>)
 8001baa:	69bb      	ldr	r3, [r7, #24]
 8001bac:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001bae:	4b25      	ldr	r3, [pc, #148]	@ (8001c44 <HAL_GPIO_Init+0x324>)
 8001bb0:	685b      	ldr	r3, [r3, #4]
 8001bb2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001bb4:	693b      	ldr	r3, [r7, #16]
 8001bb6:	43db      	mvns	r3, r3
 8001bb8:	69ba      	ldr	r2, [r7, #24]
 8001bba:	4013      	ands	r3, r2
 8001bbc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001bbe:	683b      	ldr	r3, [r7, #0]
 8001bc0:	685b      	ldr	r3, [r3, #4]
 8001bc2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d003      	beq.n	8001bd2 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001bca:	69ba      	ldr	r2, [r7, #24]
 8001bcc:	693b      	ldr	r3, [r7, #16]
 8001bce:	4313      	orrs	r3, r2
 8001bd0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001bd2:	4a1c      	ldr	r2, [pc, #112]	@ (8001c44 <HAL_GPIO_Init+0x324>)
 8001bd4:	69bb      	ldr	r3, [r7, #24]
 8001bd6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001bd8:	4b1a      	ldr	r3, [pc, #104]	@ (8001c44 <HAL_GPIO_Init+0x324>)
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001bde:	693b      	ldr	r3, [r7, #16]
 8001be0:	43db      	mvns	r3, r3
 8001be2:	69ba      	ldr	r2, [r7, #24]
 8001be4:	4013      	ands	r3, r2
 8001be6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001be8:	683b      	ldr	r3, [r7, #0]
 8001bea:	685b      	ldr	r3, [r3, #4]
 8001bec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d003      	beq.n	8001bfc <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001bf4:	69ba      	ldr	r2, [r7, #24]
 8001bf6:	693b      	ldr	r3, [r7, #16]
 8001bf8:	4313      	orrs	r3, r2
 8001bfa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001bfc:	4a11      	ldr	r2, [pc, #68]	@ (8001c44 <HAL_GPIO_Init+0x324>)
 8001bfe:	69bb      	ldr	r3, [r7, #24]
 8001c00:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001c02:	69fb      	ldr	r3, [r7, #28]
 8001c04:	3301      	adds	r3, #1
 8001c06:	61fb      	str	r3, [r7, #28]
 8001c08:	69fb      	ldr	r3, [r7, #28]
 8001c0a:	2b0f      	cmp	r3, #15
 8001c0c:	f67f ae96 	bls.w	800193c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001c10:	bf00      	nop
 8001c12:	bf00      	nop
 8001c14:	3724      	adds	r7, #36	@ 0x24
 8001c16:	46bd      	mov	sp, r7
 8001c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1c:	4770      	bx	lr
 8001c1e:	bf00      	nop
 8001c20:	40023800 	.word	0x40023800
 8001c24:	40013800 	.word	0x40013800
 8001c28:	40020000 	.word	0x40020000
 8001c2c:	40020400 	.word	0x40020400
 8001c30:	40020800 	.word	0x40020800
 8001c34:	40020c00 	.word	0x40020c00
 8001c38:	40021000 	.word	0x40021000
 8001c3c:	40021400 	.word	0x40021400
 8001c40:	40021800 	.word	0x40021800
 8001c44:	40013c00 	.word	0x40013c00

08001c48 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001c48:	b480      	push	{r7}
 8001c4a:	b085      	sub	sp, #20
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]
 8001c50:	460b      	mov	r3, r1
 8001c52:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	691a      	ldr	r2, [r3, #16]
 8001c58:	887b      	ldrh	r3, [r7, #2]
 8001c5a:	4013      	ands	r3, r2
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d002      	beq.n	8001c66 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001c60:	2301      	movs	r3, #1
 8001c62:	73fb      	strb	r3, [r7, #15]
 8001c64:	e001      	b.n	8001c6a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001c66:	2300      	movs	r3, #0
 8001c68:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001c6a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	3714      	adds	r7, #20
 8001c70:	46bd      	mov	sp, r7
 8001c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c76:	4770      	bx	lr

08001c78 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001c78:	b480      	push	{r7}
 8001c7a:	b083      	sub	sp, #12
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	6078      	str	r0, [r7, #4]
 8001c80:	460b      	mov	r3, r1
 8001c82:	807b      	strh	r3, [r7, #2]
 8001c84:	4613      	mov	r3, r2
 8001c86:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001c88:	787b      	ldrb	r3, [r7, #1]
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d003      	beq.n	8001c96 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001c8e:	887a      	ldrh	r2, [r7, #2]
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001c94:	e003      	b.n	8001c9e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001c96:	887b      	ldrh	r3, [r7, #2]
 8001c98:	041a      	lsls	r2, r3, #16
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	619a      	str	r2, [r3, #24]
}
 8001c9e:	bf00      	nop
 8001ca0:	370c      	adds	r7, #12
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca8:	4770      	bx	lr
	...

08001cac <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b084      	sub	sp, #16
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d101      	bne.n	8001cbe <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001cba:	2301      	movs	r3, #1
 8001cbc:	e12b      	b.n	8001f16 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001cc4:	b2db      	uxtb	r3, r3
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d106      	bne.n	8001cd8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	2200      	movs	r2, #0
 8001cce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001cd2:	6878      	ldr	r0, [r7, #4]
 8001cd4:	f7fe fd40 	bl	8000758 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	2224      	movs	r2, #36	@ 0x24
 8001cdc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	681a      	ldr	r2, [r3, #0]
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	f022 0201 	bic.w	r2, r2, #1
 8001cee:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	681a      	ldr	r2, [r3, #0]
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001cfe:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	681a      	ldr	r2, [r3, #0]
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001d0e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001d10:	f001 f9e6 	bl	80030e0 <HAL_RCC_GetPCLK1Freq>
 8001d14:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	685b      	ldr	r3, [r3, #4]
 8001d1a:	4a81      	ldr	r2, [pc, #516]	@ (8001f20 <HAL_I2C_Init+0x274>)
 8001d1c:	4293      	cmp	r3, r2
 8001d1e:	d807      	bhi.n	8001d30 <HAL_I2C_Init+0x84>
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	4a80      	ldr	r2, [pc, #512]	@ (8001f24 <HAL_I2C_Init+0x278>)
 8001d24:	4293      	cmp	r3, r2
 8001d26:	bf94      	ite	ls
 8001d28:	2301      	movls	r3, #1
 8001d2a:	2300      	movhi	r3, #0
 8001d2c:	b2db      	uxtb	r3, r3
 8001d2e:	e006      	b.n	8001d3e <HAL_I2C_Init+0x92>
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	4a7d      	ldr	r2, [pc, #500]	@ (8001f28 <HAL_I2C_Init+0x27c>)
 8001d34:	4293      	cmp	r3, r2
 8001d36:	bf94      	ite	ls
 8001d38:	2301      	movls	r3, #1
 8001d3a:	2300      	movhi	r3, #0
 8001d3c:	b2db      	uxtb	r3, r3
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d001      	beq.n	8001d46 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001d42:	2301      	movs	r3, #1
 8001d44:	e0e7      	b.n	8001f16 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	4a78      	ldr	r2, [pc, #480]	@ (8001f2c <HAL_I2C_Init+0x280>)
 8001d4a:	fba2 2303 	umull	r2, r3, r2, r3
 8001d4e:	0c9b      	lsrs	r3, r3, #18
 8001d50:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	685b      	ldr	r3, [r3, #4]
 8001d58:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	68ba      	ldr	r2, [r7, #8]
 8001d62:	430a      	orrs	r2, r1
 8001d64:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	6a1b      	ldr	r3, [r3, #32]
 8001d6c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	685b      	ldr	r3, [r3, #4]
 8001d74:	4a6a      	ldr	r2, [pc, #424]	@ (8001f20 <HAL_I2C_Init+0x274>)
 8001d76:	4293      	cmp	r3, r2
 8001d78:	d802      	bhi.n	8001d80 <HAL_I2C_Init+0xd4>
 8001d7a:	68bb      	ldr	r3, [r7, #8]
 8001d7c:	3301      	adds	r3, #1
 8001d7e:	e009      	b.n	8001d94 <HAL_I2C_Init+0xe8>
 8001d80:	68bb      	ldr	r3, [r7, #8]
 8001d82:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001d86:	fb02 f303 	mul.w	r3, r2, r3
 8001d8a:	4a69      	ldr	r2, [pc, #420]	@ (8001f30 <HAL_I2C_Init+0x284>)
 8001d8c:	fba2 2303 	umull	r2, r3, r2, r3
 8001d90:	099b      	lsrs	r3, r3, #6
 8001d92:	3301      	adds	r3, #1
 8001d94:	687a      	ldr	r2, [r7, #4]
 8001d96:	6812      	ldr	r2, [r2, #0]
 8001d98:	430b      	orrs	r3, r1
 8001d9a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	69db      	ldr	r3, [r3, #28]
 8001da2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8001da6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	685b      	ldr	r3, [r3, #4]
 8001dae:	495c      	ldr	r1, [pc, #368]	@ (8001f20 <HAL_I2C_Init+0x274>)
 8001db0:	428b      	cmp	r3, r1
 8001db2:	d819      	bhi.n	8001de8 <HAL_I2C_Init+0x13c>
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	1e59      	subs	r1, r3, #1
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	685b      	ldr	r3, [r3, #4]
 8001dbc:	005b      	lsls	r3, r3, #1
 8001dbe:	fbb1 f3f3 	udiv	r3, r1, r3
 8001dc2:	1c59      	adds	r1, r3, #1
 8001dc4:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8001dc8:	400b      	ands	r3, r1
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d00a      	beq.n	8001de4 <HAL_I2C_Init+0x138>
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	1e59      	subs	r1, r3, #1
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	685b      	ldr	r3, [r3, #4]
 8001dd6:	005b      	lsls	r3, r3, #1
 8001dd8:	fbb1 f3f3 	udiv	r3, r1, r3
 8001ddc:	3301      	adds	r3, #1
 8001dde:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001de2:	e051      	b.n	8001e88 <HAL_I2C_Init+0x1dc>
 8001de4:	2304      	movs	r3, #4
 8001de6:	e04f      	b.n	8001e88 <HAL_I2C_Init+0x1dc>
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	689b      	ldr	r3, [r3, #8]
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d111      	bne.n	8001e14 <HAL_I2C_Init+0x168>
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	1e58      	subs	r0, r3, #1
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	6859      	ldr	r1, [r3, #4]
 8001df8:	460b      	mov	r3, r1
 8001dfa:	005b      	lsls	r3, r3, #1
 8001dfc:	440b      	add	r3, r1
 8001dfe:	fbb0 f3f3 	udiv	r3, r0, r3
 8001e02:	3301      	adds	r3, #1
 8001e04:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	bf0c      	ite	eq
 8001e0c:	2301      	moveq	r3, #1
 8001e0e:	2300      	movne	r3, #0
 8001e10:	b2db      	uxtb	r3, r3
 8001e12:	e012      	b.n	8001e3a <HAL_I2C_Init+0x18e>
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	1e58      	subs	r0, r3, #1
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	6859      	ldr	r1, [r3, #4]
 8001e1c:	460b      	mov	r3, r1
 8001e1e:	009b      	lsls	r3, r3, #2
 8001e20:	440b      	add	r3, r1
 8001e22:	0099      	lsls	r1, r3, #2
 8001e24:	440b      	add	r3, r1
 8001e26:	fbb0 f3f3 	udiv	r3, r0, r3
 8001e2a:	3301      	adds	r3, #1
 8001e2c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	bf0c      	ite	eq
 8001e34:	2301      	moveq	r3, #1
 8001e36:	2300      	movne	r3, #0
 8001e38:	b2db      	uxtb	r3, r3
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d001      	beq.n	8001e42 <HAL_I2C_Init+0x196>
 8001e3e:	2301      	movs	r3, #1
 8001e40:	e022      	b.n	8001e88 <HAL_I2C_Init+0x1dc>
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	689b      	ldr	r3, [r3, #8]
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d10e      	bne.n	8001e68 <HAL_I2C_Init+0x1bc>
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	1e58      	subs	r0, r3, #1
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	6859      	ldr	r1, [r3, #4]
 8001e52:	460b      	mov	r3, r1
 8001e54:	005b      	lsls	r3, r3, #1
 8001e56:	440b      	add	r3, r1
 8001e58:	fbb0 f3f3 	udiv	r3, r0, r3
 8001e5c:	3301      	adds	r3, #1
 8001e5e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001e62:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001e66:	e00f      	b.n	8001e88 <HAL_I2C_Init+0x1dc>
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	1e58      	subs	r0, r3, #1
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	6859      	ldr	r1, [r3, #4]
 8001e70:	460b      	mov	r3, r1
 8001e72:	009b      	lsls	r3, r3, #2
 8001e74:	440b      	add	r3, r1
 8001e76:	0099      	lsls	r1, r3, #2
 8001e78:	440b      	add	r3, r1
 8001e7a:	fbb0 f3f3 	udiv	r3, r0, r3
 8001e7e:	3301      	adds	r3, #1
 8001e80:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001e84:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001e88:	6879      	ldr	r1, [r7, #4]
 8001e8a:	6809      	ldr	r1, [r1, #0]
 8001e8c:	4313      	orrs	r3, r2
 8001e8e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	69da      	ldr	r2, [r3, #28]
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	6a1b      	ldr	r3, [r3, #32]
 8001ea2:	431a      	orrs	r2, r3
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	430a      	orrs	r2, r1
 8001eaa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	689b      	ldr	r3, [r3, #8]
 8001eb2:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8001eb6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8001eba:	687a      	ldr	r2, [r7, #4]
 8001ebc:	6911      	ldr	r1, [r2, #16]
 8001ebe:	687a      	ldr	r2, [r7, #4]
 8001ec0:	68d2      	ldr	r2, [r2, #12]
 8001ec2:	4311      	orrs	r1, r2
 8001ec4:	687a      	ldr	r2, [r7, #4]
 8001ec6:	6812      	ldr	r2, [r2, #0]
 8001ec8:	430b      	orrs	r3, r1
 8001eca:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	68db      	ldr	r3, [r3, #12]
 8001ed2:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	695a      	ldr	r2, [r3, #20]
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	699b      	ldr	r3, [r3, #24]
 8001ede:	431a      	orrs	r2, r3
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	430a      	orrs	r2, r1
 8001ee6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	681a      	ldr	r2, [r3, #0]
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	f042 0201 	orr.w	r2, r2, #1
 8001ef6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	2200      	movs	r2, #0
 8001efc:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	2220      	movs	r2, #32
 8001f02:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	2200      	movs	r2, #0
 8001f0a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	2200      	movs	r2, #0
 8001f10:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8001f14:	2300      	movs	r3, #0
}
 8001f16:	4618      	mov	r0, r3
 8001f18:	3710      	adds	r7, #16
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	bd80      	pop	{r7, pc}
 8001f1e:	bf00      	nop
 8001f20:	000186a0 	.word	0x000186a0
 8001f24:	001e847f 	.word	0x001e847f
 8001f28:	003d08ff 	.word	0x003d08ff
 8001f2c:	431bde83 	.word	0x431bde83
 8001f30:	10624dd3 	.word	0x10624dd3

08001f34 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b088      	sub	sp, #32
 8001f38:	af02      	add	r7, sp, #8
 8001f3a:	60f8      	str	r0, [r7, #12]
 8001f3c:	607a      	str	r2, [r7, #4]
 8001f3e:	461a      	mov	r2, r3
 8001f40:	460b      	mov	r3, r1
 8001f42:	817b      	strh	r3, [r7, #10]
 8001f44:	4613      	mov	r3, r2
 8001f46:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001f48:	f7ff fb86 	bl	8001658 <HAL_GetTick>
 8001f4c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001f54:	b2db      	uxtb	r3, r3
 8001f56:	2b20      	cmp	r3, #32
 8001f58:	f040 80e0 	bne.w	800211c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001f5c:	697b      	ldr	r3, [r7, #20]
 8001f5e:	9300      	str	r3, [sp, #0]
 8001f60:	2319      	movs	r3, #25
 8001f62:	2201      	movs	r2, #1
 8001f64:	4970      	ldr	r1, [pc, #448]	@ (8002128 <HAL_I2C_Master_Transmit+0x1f4>)
 8001f66:	68f8      	ldr	r0, [r7, #12]
 8001f68:	f000 fd92 	bl	8002a90 <I2C_WaitOnFlagUntilTimeout>
 8001f6c:	4603      	mov	r3, r0
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d001      	beq.n	8001f76 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8001f72:	2302      	movs	r3, #2
 8001f74:	e0d3      	b.n	800211e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001f7c:	2b01      	cmp	r3, #1
 8001f7e:	d101      	bne.n	8001f84 <HAL_I2C_Master_Transmit+0x50>
 8001f80:	2302      	movs	r3, #2
 8001f82:	e0cc      	b.n	800211e <HAL_I2C_Master_Transmit+0x1ea>
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	2201      	movs	r2, #1
 8001f88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	f003 0301 	and.w	r3, r3, #1
 8001f96:	2b01      	cmp	r3, #1
 8001f98:	d007      	beq.n	8001faa <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	681a      	ldr	r2, [r3, #0]
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	f042 0201 	orr.w	r2, r2, #1
 8001fa8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	681a      	ldr	r2, [r3, #0]
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001fb8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	2221      	movs	r2, #33	@ 0x21
 8001fbe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	2210      	movs	r2, #16
 8001fc6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	2200      	movs	r2, #0
 8001fce:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	687a      	ldr	r2, [r7, #4]
 8001fd4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	893a      	ldrh	r2, [r7, #8]
 8001fda:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001fe0:	b29a      	uxth	r2, r3
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	4a50      	ldr	r2, [pc, #320]	@ (800212c <HAL_I2C_Master_Transmit+0x1f8>)
 8001fea:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001fec:	8979      	ldrh	r1, [r7, #10]
 8001fee:	697b      	ldr	r3, [r7, #20]
 8001ff0:	6a3a      	ldr	r2, [r7, #32]
 8001ff2:	68f8      	ldr	r0, [r7, #12]
 8001ff4:	f000 fbfc 	bl	80027f0 <I2C_MasterRequestWrite>
 8001ff8:	4603      	mov	r3, r0
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d001      	beq.n	8002002 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8001ffe:	2301      	movs	r3, #1
 8002000:	e08d      	b.n	800211e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002002:	2300      	movs	r3, #0
 8002004:	613b      	str	r3, [r7, #16]
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	695b      	ldr	r3, [r3, #20]
 800200c:	613b      	str	r3, [r7, #16]
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	699b      	ldr	r3, [r3, #24]
 8002014:	613b      	str	r3, [r7, #16]
 8002016:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002018:	e066      	b.n	80020e8 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800201a:	697a      	ldr	r2, [r7, #20]
 800201c:	6a39      	ldr	r1, [r7, #32]
 800201e:	68f8      	ldr	r0, [r7, #12]
 8002020:	f000 fe50 	bl	8002cc4 <I2C_WaitOnTXEFlagUntilTimeout>
 8002024:	4603      	mov	r3, r0
 8002026:	2b00      	cmp	r3, #0
 8002028:	d00d      	beq.n	8002046 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800202e:	2b04      	cmp	r3, #4
 8002030:	d107      	bne.n	8002042 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	681a      	ldr	r2, [r3, #0]
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002040:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002042:	2301      	movs	r3, #1
 8002044:	e06b      	b.n	800211e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800204a:	781a      	ldrb	r2, [r3, #0]
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002056:	1c5a      	adds	r2, r3, #1
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002060:	b29b      	uxth	r3, r3
 8002062:	3b01      	subs	r3, #1
 8002064:	b29a      	uxth	r2, r3
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800206e:	3b01      	subs	r3, #1
 8002070:	b29a      	uxth	r2, r3
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	695b      	ldr	r3, [r3, #20]
 800207c:	f003 0304 	and.w	r3, r3, #4
 8002080:	2b04      	cmp	r3, #4
 8002082:	d11b      	bne.n	80020bc <HAL_I2C_Master_Transmit+0x188>
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002088:	2b00      	cmp	r3, #0
 800208a:	d017      	beq.n	80020bc <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002090:	781a      	ldrb	r2, [r3, #0]
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800209c:	1c5a      	adds	r2, r3, #1
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80020a6:	b29b      	uxth	r3, r3
 80020a8:	3b01      	subs	r3, #1
 80020aa:	b29a      	uxth	r2, r3
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80020b4:	3b01      	subs	r3, #1
 80020b6:	b29a      	uxth	r2, r3
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80020bc:	697a      	ldr	r2, [r7, #20]
 80020be:	6a39      	ldr	r1, [r7, #32]
 80020c0:	68f8      	ldr	r0, [r7, #12]
 80020c2:	f000 fe47 	bl	8002d54 <I2C_WaitOnBTFFlagUntilTimeout>
 80020c6:	4603      	mov	r3, r0
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d00d      	beq.n	80020e8 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020d0:	2b04      	cmp	r3, #4
 80020d2:	d107      	bne.n	80020e4 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	681a      	ldr	r2, [r3, #0]
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80020e2:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80020e4:	2301      	movs	r3, #1
 80020e6:	e01a      	b.n	800211e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d194      	bne.n	800201a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	681a      	ldr	r2, [r3, #0]
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80020fe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	2220      	movs	r2, #32
 8002104:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	2200      	movs	r2, #0
 800210c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	2200      	movs	r2, #0
 8002114:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002118:	2300      	movs	r3, #0
 800211a:	e000      	b.n	800211e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800211c:	2302      	movs	r3, #2
  }
}
 800211e:	4618      	mov	r0, r3
 8002120:	3718      	adds	r7, #24
 8002122:	46bd      	mov	sp, r7
 8002124:	bd80      	pop	{r7, pc}
 8002126:	bf00      	nop
 8002128:	00100002 	.word	0x00100002
 800212c:	ffff0000 	.word	0xffff0000

08002130 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	b08c      	sub	sp, #48	@ 0x30
 8002134:	af02      	add	r7, sp, #8
 8002136:	60f8      	str	r0, [r7, #12]
 8002138:	607a      	str	r2, [r7, #4]
 800213a:	461a      	mov	r2, r3
 800213c:	460b      	mov	r3, r1
 800213e:	817b      	strh	r3, [r7, #10]
 8002140:	4613      	mov	r3, r2
 8002142:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002144:	f7ff fa88 	bl	8001658 <HAL_GetTick>
 8002148:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002150:	b2db      	uxtb	r3, r3
 8002152:	2b20      	cmp	r3, #32
 8002154:	f040 8217 	bne.w	8002586 <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002158:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800215a:	9300      	str	r3, [sp, #0]
 800215c:	2319      	movs	r3, #25
 800215e:	2201      	movs	r2, #1
 8002160:	497c      	ldr	r1, [pc, #496]	@ (8002354 <HAL_I2C_Master_Receive+0x224>)
 8002162:	68f8      	ldr	r0, [r7, #12]
 8002164:	f000 fc94 	bl	8002a90 <I2C_WaitOnFlagUntilTimeout>
 8002168:	4603      	mov	r3, r0
 800216a:	2b00      	cmp	r3, #0
 800216c:	d001      	beq.n	8002172 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 800216e:	2302      	movs	r3, #2
 8002170:	e20a      	b.n	8002588 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002178:	2b01      	cmp	r3, #1
 800217a:	d101      	bne.n	8002180 <HAL_I2C_Master_Receive+0x50>
 800217c:	2302      	movs	r3, #2
 800217e:	e203      	b.n	8002588 <HAL_I2C_Master_Receive+0x458>
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	2201      	movs	r2, #1
 8002184:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	f003 0301 	and.w	r3, r3, #1
 8002192:	2b01      	cmp	r3, #1
 8002194:	d007      	beq.n	80021a6 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	681a      	ldr	r2, [r3, #0]
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	f042 0201 	orr.w	r2, r2, #1
 80021a4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	681a      	ldr	r2, [r3, #0]
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80021b4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	2222      	movs	r2, #34	@ 0x22
 80021ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	2210      	movs	r2, #16
 80021c2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	2200      	movs	r2, #0
 80021ca:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	687a      	ldr	r2, [r7, #4]
 80021d0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	893a      	ldrh	r2, [r7, #8]
 80021d6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80021dc:	b29a      	uxth	r2, r3
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	4a5c      	ldr	r2, [pc, #368]	@ (8002358 <HAL_I2C_Master_Receive+0x228>)
 80021e6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80021e8:	8979      	ldrh	r1, [r7, #10]
 80021ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021ec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80021ee:	68f8      	ldr	r0, [r7, #12]
 80021f0:	f000 fb80 	bl	80028f4 <I2C_MasterRequestRead>
 80021f4:	4603      	mov	r3, r0
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d001      	beq.n	80021fe <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 80021fa:	2301      	movs	r3, #1
 80021fc:	e1c4      	b.n	8002588 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002202:	2b00      	cmp	r3, #0
 8002204:	d113      	bne.n	800222e <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002206:	2300      	movs	r3, #0
 8002208:	623b      	str	r3, [r7, #32]
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	695b      	ldr	r3, [r3, #20]
 8002210:	623b      	str	r3, [r7, #32]
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	699b      	ldr	r3, [r3, #24]
 8002218:	623b      	str	r3, [r7, #32]
 800221a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	681a      	ldr	r2, [r3, #0]
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800222a:	601a      	str	r2, [r3, #0]
 800222c:	e198      	b.n	8002560 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002232:	2b01      	cmp	r3, #1
 8002234:	d11b      	bne.n	800226e <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	681a      	ldr	r2, [r3, #0]
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002244:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002246:	2300      	movs	r3, #0
 8002248:	61fb      	str	r3, [r7, #28]
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	695b      	ldr	r3, [r3, #20]
 8002250:	61fb      	str	r3, [r7, #28]
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	699b      	ldr	r3, [r3, #24]
 8002258:	61fb      	str	r3, [r7, #28]
 800225a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	681a      	ldr	r2, [r3, #0]
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800226a:	601a      	str	r2, [r3, #0]
 800226c:	e178      	b.n	8002560 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002272:	2b02      	cmp	r3, #2
 8002274:	d11b      	bne.n	80022ae <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	681a      	ldr	r2, [r3, #0]
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002284:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	681a      	ldr	r2, [r3, #0]
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002294:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002296:	2300      	movs	r3, #0
 8002298:	61bb      	str	r3, [r7, #24]
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	695b      	ldr	r3, [r3, #20]
 80022a0:	61bb      	str	r3, [r7, #24]
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	699b      	ldr	r3, [r3, #24]
 80022a8:	61bb      	str	r3, [r7, #24]
 80022aa:	69bb      	ldr	r3, [r7, #24]
 80022ac:	e158      	b.n	8002560 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	681a      	ldr	r2, [r3, #0]
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80022bc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80022be:	2300      	movs	r3, #0
 80022c0:	617b      	str	r3, [r7, #20]
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	695b      	ldr	r3, [r3, #20]
 80022c8:	617b      	str	r3, [r7, #20]
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	699b      	ldr	r3, [r3, #24]
 80022d0:	617b      	str	r3, [r7, #20]
 80022d2:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80022d4:	e144      	b.n	8002560 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80022da:	2b03      	cmp	r3, #3
 80022dc:	f200 80f1 	bhi.w	80024c2 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80022e4:	2b01      	cmp	r3, #1
 80022e6:	d123      	bne.n	8002330 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80022e8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80022ea:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80022ec:	68f8      	ldr	r0, [r7, #12]
 80022ee:	f000 fd79 	bl	8002de4 <I2C_WaitOnRXNEFlagUntilTimeout>
 80022f2:	4603      	mov	r3, r0
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d001      	beq.n	80022fc <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 80022f8:	2301      	movs	r3, #1
 80022fa:	e145      	b.n	8002588 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	691a      	ldr	r2, [r3, #16]
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002306:	b2d2      	uxtb	r2, r2
 8002308:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800230e:	1c5a      	adds	r2, r3, #1
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002318:	3b01      	subs	r3, #1
 800231a:	b29a      	uxth	r2, r3
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002324:	b29b      	uxth	r3, r3
 8002326:	3b01      	subs	r3, #1
 8002328:	b29a      	uxth	r2, r3
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800232e:	e117      	b.n	8002560 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002334:	2b02      	cmp	r3, #2
 8002336:	d14e      	bne.n	80023d6 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002338:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800233a:	9300      	str	r3, [sp, #0]
 800233c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800233e:	2200      	movs	r2, #0
 8002340:	4906      	ldr	r1, [pc, #24]	@ (800235c <HAL_I2C_Master_Receive+0x22c>)
 8002342:	68f8      	ldr	r0, [r7, #12]
 8002344:	f000 fba4 	bl	8002a90 <I2C_WaitOnFlagUntilTimeout>
 8002348:	4603      	mov	r3, r0
 800234a:	2b00      	cmp	r3, #0
 800234c:	d008      	beq.n	8002360 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 800234e:	2301      	movs	r3, #1
 8002350:	e11a      	b.n	8002588 <HAL_I2C_Master_Receive+0x458>
 8002352:	bf00      	nop
 8002354:	00100002 	.word	0x00100002
 8002358:	ffff0000 	.word	0xffff0000
 800235c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	681a      	ldr	r2, [r3, #0]
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800236e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	691a      	ldr	r2, [r3, #16]
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800237a:	b2d2      	uxtb	r2, r2
 800237c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002382:	1c5a      	adds	r2, r3, #1
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800238c:	3b01      	subs	r3, #1
 800238e:	b29a      	uxth	r2, r3
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002398:	b29b      	uxth	r3, r3
 800239a:	3b01      	subs	r3, #1
 800239c:	b29a      	uxth	r2, r3
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	691a      	ldr	r2, [r3, #16]
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023ac:	b2d2      	uxtb	r2, r2
 80023ae:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023b4:	1c5a      	adds	r2, r3, #1
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80023be:	3b01      	subs	r3, #1
 80023c0:	b29a      	uxth	r2, r3
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80023ca:	b29b      	uxth	r3, r3
 80023cc:	3b01      	subs	r3, #1
 80023ce:	b29a      	uxth	r2, r3
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80023d4:	e0c4      	b.n	8002560 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80023d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023d8:	9300      	str	r3, [sp, #0]
 80023da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80023dc:	2200      	movs	r2, #0
 80023de:	496c      	ldr	r1, [pc, #432]	@ (8002590 <HAL_I2C_Master_Receive+0x460>)
 80023e0:	68f8      	ldr	r0, [r7, #12]
 80023e2:	f000 fb55 	bl	8002a90 <I2C_WaitOnFlagUntilTimeout>
 80023e6:	4603      	mov	r3, r0
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d001      	beq.n	80023f0 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 80023ec:	2301      	movs	r3, #1
 80023ee:	e0cb      	b.n	8002588 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	681a      	ldr	r2, [r3, #0]
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80023fe:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	691a      	ldr	r2, [r3, #16]
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800240a:	b2d2      	uxtb	r2, r2
 800240c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002412:	1c5a      	adds	r2, r3, #1
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800241c:	3b01      	subs	r3, #1
 800241e:	b29a      	uxth	r2, r3
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002428:	b29b      	uxth	r3, r3
 800242a:	3b01      	subs	r3, #1
 800242c:	b29a      	uxth	r2, r3
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002432:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002434:	9300      	str	r3, [sp, #0]
 8002436:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002438:	2200      	movs	r2, #0
 800243a:	4955      	ldr	r1, [pc, #340]	@ (8002590 <HAL_I2C_Master_Receive+0x460>)
 800243c:	68f8      	ldr	r0, [r7, #12]
 800243e:	f000 fb27 	bl	8002a90 <I2C_WaitOnFlagUntilTimeout>
 8002442:	4603      	mov	r3, r0
 8002444:	2b00      	cmp	r3, #0
 8002446:	d001      	beq.n	800244c <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8002448:	2301      	movs	r3, #1
 800244a:	e09d      	b.n	8002588 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	681a      	ldr	r2, [r3, #0]
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800245a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	691a      	ldr	r2, [r3, #16]
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002466:	b2d2      	uxtb	r2, r2
 8002468:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800246e:	1c5a      	adds	r2, r3, #1
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002478:	3b01      	subs	r3, #1
 800247a:	b29a      	uxth	r2, r3
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002484:	b29b      	uxth	r3, r3
 8002486:	3b01      	subs	r3, #1
 8002488:	b29a      	uxth	r2, r3
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	691a      	ldr	r2, [r3, #16]
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002498:	b2d2      	uxtb	r2, r2
 800249a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024a0:	1c5a      	adds	r2, r3, #1
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80024aa:	3b01      	subs	r3, #1
 80024ac:	b29a      	uxth	r2, r3
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80024b6:	b29b      	uxth	r3, r3
 80024b8:	3b01      	subs	r3, #1
 80024ba:	b29a      	uxth	r2, r3
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80024c0:	e04e      	b.n	8002560 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80024c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80024c4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80024c6:	68f8      	ldr	r0, [r7, #12]
 80024c8:	f000 fc8c 	bl	8002de4 <I2C_WaitOnRXNEFlagUntilTimeout>
 80024cc:	4603      	mov	r3, r0
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d001      	beq.n	80024d6 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 80024d2:	2301      	movs	r3, #1
 80024d4:	e058      	b.n	8002588 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	691a      	ldr	r2, [r3, #16]
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024e0:	b2d2      	uxtb	r2, r2
 80024e2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024e8:	1c5a      	adds	r2, r3, #1
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80024f2:	3b01      	subs	r3, #1
 80024f4:	b29a      	uxth	r2, r3
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80024fe:	b29b      	uxth	r3, r3
 8002500:	3b01      	subs	r3, #1
 8002502:	b29a      	uxth	r2, r3
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	695b      	ldr	r3, [r3, #20]
 800250e:	f003 0304 	and.w	r3, r3, #4
 8002512:	2b04      	cmp	r3, #4
 8002514:	d124      	bne.n	8002560 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800251a:	2b03      	cmp	r3, #3
 800251c:	d107      	bne.n	800252e <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	681a      	ldr	r2, [r3, #0]
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800252c:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	691a      	ldr	r2, [r3, #16]
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002538:	b2d2      	uxtb	r2, r2
 800253a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002540:	1c5a      	adds	r2, r3, #1
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800254a:	3b01      	subs	r3, #1
 800254c:	b29a      	uxth	r2, r3
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002556:	b29b      	uxth	r3, r3
 8002558:	3b01      	subs	r3, #1
 800255a:	b29a      	uxth	r2, r3
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002564:	2b00      	cmp	r3, #0
 8002566:	f47f aeb6 	bne.w	80022d6 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	2220      	movs	r2, #32
 800256e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	2200      	movs	r2, #0
 8002576:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	2200      	movs	r2, #0
 800257e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002582:	2300      	movs	r3, #0
 8002584:	e000      	b.n	8002588 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 8002586:	2302      	movs	r3, #2
  }
}
 8002588:	4618      	mov	r0, r3
 800258a:	3728      	adds	r7, #40	@ 0x28
 800258c:	46bd      	mov	sp, r7
 800258e:	bd80      	pop	{r7, pc}
 8002590:	00010004 	.word	0x00010004

08002594 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	b08a      	sub	sp, #40	@ 0x28
 8002598:	af02      	add	r7, sp, #8
 800259a:	60f8      	str	r0, [r7, #12]
 800259c:	607a      	str	r2, [r7, #4]
 800259e:	603b      	str	r3, [r7, #0]
 80025a0:	460b      	mov	r3, r1
 80025a2:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 80025a4:	f7ff f858 	bl	8001658 <HAL_GetTick>
 80025a8:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 80025aa:	2300      	movs	r3, #0
 80025ac:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80025b4:	b2db      	uxtb	r3, r3
 80025b6:	2b20      	cmp	r3, #32
 80025b8:	f040 8111 	bne.w	80027de <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80025bc:	69fb      	ldr	r3, [r7, #28]
 80025be:	9300      	str	r3, [sp, #0]
 80025c0:	2319      	movs	r3, #25
 80025c2:	2201      	movs	r2, #1
 80025c4:	4988      	ldr	r1, [pc, #544]	@ (80027e8 <HAL_I2C_IsDeviceReady+0x254>)
 80025c6:	68f8      	ldr	r0, [r7, #12]
 80025c8:	f000 fa62 	bl	8002a90 <I2C_WaitOnFlagUntilTimeout>
 80025cc:	4603      	mov	r3, r0
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d001      	beq.n	80025d6 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80025d2:	2302      	movs	r3, #2
 80025d4:	e104      	b.n	80027e0 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80025dc:	2b01      	cmp	r3, #1
 80025de:	d101      	bne.n	80025e4 <HAL_I2C_IsDeviceReady+0x50>
 80025e0:	2302      	movs	r3, #2
 80025e2:	e0fd      	b.n	80027e0 <HAL_I2C_IsDeviceReady+0x24c>
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	2201      	movs	r2, #1
 80025e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	f003 0301 	and.w	r3, r3, #1
 80025f6:	2b01      	cmp	r3, #1
 80025f8:	d007      	beq.n	800260a <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	681a      	ldr	r2, [r3, #0]
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	f042 0201 	orr.w	r2, r2, #1
 8002608:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	681a      	ldr	r2, [r3, #0]
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002618:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	2224      	movs	r2, #36	@ 0x24
 800261e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	2200      	movs	r2, #0
 8002626:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	4a70      	ldr	r2, [pc, #448]	@ (80027ec <HAL_I2C_IsDeviceReady+0x258>)
 800262c:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	681a      	ldr	r2, [r3, #0]
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800263c:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 800263e:	69fb      	ldr	r3, [r7, #28]
 8002640:	9300      	str	r3, [sp, #0]
 8002642:	683b      	ldr	r3, [r7, #0]
 8002644:	2200      	movs	r2, #0
 8002646:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800264a:	68f8      	ldr	r0, [r7, #12]
 800264c:	f000 fa20 	bl	8002a90 <I2C_WaitOnFlagUntilTimeout>
 8002650:	4603      	mov	r3, r0
 8002652:	2b00      	cmp	r3, #0
 8002654:	d00d      	beq.n	8002672 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002660:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002664:	d103      	bne.n	800266e <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800266c:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 800266e:	2303      	movs	r3, #3
 8002670:	e0b6      	b.n	80027e0 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002672:	897b      	ldrh	r3, [r7, #10]
 8002674:	b2db      	uxtb	r3, r3
 8002676:	461a      	mov	r2, r3
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002680:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8002682:	f7fe ffe9 	bl	8001658 <HAL_GetTick>
 8002686:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	695b      	ldr	r3, [r3, #20]
 800268e:	f003 0302 	and.w	r3, r3, #2
 8002692:	2b02      	cmp	r3, #2
 8002694:	bf0c      	ite	eq
 8002696:	2301      	moveq	r3, #1
 8002698:	2300      	movne	r3, #0
 800269a:	b2db      	uxtb	r3, r3
 800269c:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	695b      	ldr	r3, [r3, #20]
 80026a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80026a8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80026ac:	bf0c      	ite	eq
 80026ae:	2301      	moveq	r3, #1
 80026b0:	2300      	movne	r3, #0
 80026b2:	b2db      	uxtb	r3, r3
 80026b4:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80026b6:	e025      	b.n	8002704 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80026b8:	f7fe ffce 	bl	8001658 <HAL_GetTick>
 80026bc:	4602      	mov	r2, r0
 80026be:	69fb      	ldr	r3, [r7, #28]
 80026c0:	1ad3      	subs	r3, r2, r3
 80026c2:	683a      	ldr	r2, [r7, #0]
 80026c4:	429a      	cmp	r2, r3
 80026c6:	d302      	bcc.n	80026ce <HAL_I2C_IsDeviceReady+0x13a>
 80026c8:	683b      	ldr	r3, [r7, #0]
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d103      	bne.n	80026d6 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	22a0      	movs	r2, #160	@ 0xa0
 80026d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	695b      	ldr	r3, [r3, #20]
 80026dc:	f003 0302 	and.w	r3, r3, #2
 80026e0:	2b02      	cmp	r3, #2
 80026e2:	bf0c      	ite	eq
 80026e4:	2301      	moveq	r3, #1
 80026e6:	2300      	movne	r3, #0
 80026e8:	b2db      	uxtb	r3, r3
 80026ea:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	695b      	ldr	r3, [r3, #20]
 80026f2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80026f6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80026fa:	bf0c      	ite	eq
 80026fc:	2301      	moveq	r3, #1
 80026fe:	2300      	movne	r3, #0
 8002700:	b2db      	uxtb	r3, r3
 8002702:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800270a:	b2db      	uxtb	r3, r3
 800270c:	2ba0      	cmp	r3, #160	@ 0xa0
 800270e:	d005      	beq.n	800271c <HAL_I2C_IsDeviceReady+0x188>
 8002710:	7dfb      	ldrb	r3, [r7, #23]
 8002712:	2b00      	cmp	r3, #0
 8002714:	d102      	bne.n	800271c <HAL_I2C_IsDeviceReady+0x188>
 8002716:	7dbb      	ldrb	r3, [r7, #22]
 8002718:	2b00      	cmp	r3, #0
 800271a:	d0cd      	beq.n	80026b8 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	2220      	movs	r2, #32
 8002720:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	695b      	ldr	r3, [r3, #20]
 800272a:	f003 0302 	and.w	r3, r3, #2
 800272e:	2b02      	cmp	r3, #2
 8002730:	d129      	bne.n	8002786 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	681a      	ldr	r2, [r3, #0]
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002740:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002742:	2300      	movs	r3, #0
 8002744:	613b      	str	r3, [r7, #16]
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	695b      	ldr	r3, [r3, #20]
 800274c:	613b      	str	r3, [r7, #16]
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	699b      	ldr	r3, [r3, #24]
 8002754:	613b      	str	r3, [r7, #16]
 8002756:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002758:	69fb      	ldr	r3, [r7, #28]
 800275a:	9300      	str	r3, [sp, #0]
 800275c:	2319      	movs	r3, #25
 800275e:	2201      	movs	r2, #1
 8002760:	4921      	ldr	r1, [pc, #132]	@ (80027e8 <HAL_I2C_IsDeviceReady+0x254>)
 8002762:	68f8      	ldr	r0, [r7, #12]
 8002764:	f000 f994 	bl	8002a90 <I2C_WaitOnFlagUntilTimeout>
 8002768:	4603      	mov	r3, r0
 800276a:	2b00      	cmp	r3, #0
 800276c:	d001      	beq.n	8002772 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 800276e:	2301      	movs	r3, #1
 8002770:	e036      	b.n	80027e0 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	2220      	movs	r2, #32
 8002776:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	2200      	movs	r2, #0
 800277e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 8002782:	2300      	movs	r3, #0
 8002784:	e02c      	b.n	80027e0 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	681a      	ldr	r2, [r3, #0]
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002794:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800279e:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80027a0:	69fb      	ldr	r3, [r7, #28]
 80027a2:	9300      	str	r3, [sp, #0]
 80027a4:	2319      	movs	r3, #25
 80027a6:	2201      	movs	r2, #1
 80027a8:	490f      	ldr	r1, [pc, #60]	@ (80027e8 <HAL_I2C_IsDeviceReady+0x254>)
 80027aa:	68f8      	ldr	r0, [r7, #12]
 80027ac:	f000 f970 	bl	8002a90 <I2C_WaitOnFlagUntilTimeout>
 80027b0:	4603      	mov	r3, r0
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d001      	beq.n	80027ba <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 80027b6:	2301      	movs	r3, #1
 80027b8:	e012      	b.n	80027e0 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80027ba:	69bb      	ldr	r3, [r7, #24]
 80027bc:	3301      	adds	r3, #1
 80027be:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80027c0:	69ba      	ldr	r2, [r7, #24]
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	429a      	cmp	r2, r3
 80027c6:	f4ff af32 	bcc.w	800262e <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	2220      	movs	r2, #32
 80027ce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	2200      	movs	r2, #0
 80027d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80027da:	2301      	movs	r3, #1
 80027dc:	e000      	b.n	80027e0 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 80027de:	2302      	movs	r3, #2
  }
}
 80027e0:	4618      	mov	r0, r3
 80027e2:	3720      	adds	r7, #32
 80027e4:	46bd      	mov	sp, r7
 80027e6:	bd80      	pop	{r7, pc}
 80027e8:	00100002 	.word	0x00100002
 80027ec:	ffff0000 	.word	0xffff0000

080027f0 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80027f0:	b580      	push	{r7, lr}
 80027f2:	b088      	sub	sp, #32
 80027f4:	af02      	add	r7, sp, #8
 80027f6:	60f8      	str	r0, [r7, #12]
 80027f8:	607a      	str	r2, [r7, #4]
 80027fa:	603b      	str	r3, [r7, #0]
 80027fc:	460b      	mov	r3, r1
 80027fe:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002804:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002806:	697b      	ldr	r3, [r7, #20]
 8002808:	2b08      	cmp	r3, #8
 800280a:	d006      	beq.n	800281a <I2C_MasterRequestWrite+0x2a>
 800280c:	697b      	ldr	r3, [r7, #20]
 800280e:	2b01      	cmp	r3, #1
 8002810:	d003      	beq.n	800281a <I2C_MasterRequestWrite+0x2a>
 8002812:	697b      	ldr	r3, [r7, #20]
 8002814:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002818:	d108      	bne.n	800282c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	681a      	ldr	r2, [r3, #0]
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002828:	601a      	str	r2, [r3, #0]
 800282a:	e00b      	b.n	8002844 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002830:	2b12      	cmp	r3, #18
 8002832:	d107      	bne.n	8002844 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	681a      	ldr	r2, [r3, #0]
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002842:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002844:	683b      	ldr	r3, [r7, #0]
 8002846:	9300      	str	r3, [sp, #0]
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	2200      	movs	r2, #0
 800284c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002850:	68f8      	ldr	r0, [r7, #12]
 8002852:	f000 f91d 	bl	8002a90 <I2C_WaitOnFlagUntilTimeout>
 8002856:	4603      	mov	r3, r0
 8002858:	2b00      	cmp	r3, #0
 800285a:	d00d      	beq.n	8002878 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002866:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800286a:	d103      	bne.n	8002874 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002872:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002874:	2303      	movs	r3, #3
 8002876:	e035      	b.n	80028e4 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	691b      	ldr	r3, [r3, #16]
 800287c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002880:	d108      	bne.n	8002894 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002882:	897b      	ldrh	r3, [r7, #10]
 8002884:	b2db      	uxtb	r3, r3
 8002886:	461a      	mov	r2, r3
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002890:	611a      	str	r2, [r3, #16]
 8002892:	e01b      	b.n	80028cc <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002894:	897b      	ldrh	r3, [r7, #10]
 8002896:	11db      	asrs	r3, r3, #7
 8002898:	b2db      	uxtb	r3, r3
 800289a:	f003 0306 	and.w	r3, r3, #6
 800289e:	b2db      	uxtb	r3, r3
 80028a0:	f063 030f 	orn	r3, r3, #15
 80028a4:	b2da      	uxtb	r2, r3
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80028ac:	683b      	ldr	r3, [r7, #0]
 80028ae:	687a      	ldr	r2, [r7, #4]
 80028b0:	490e      	ldr	r1, [pc, #56]	@ (80028ec <I2C_MasterRequestWrite+0xfc>)
 80028b2:	68f8      	ldr	r0, [r7, #12]
 80028b4:	f000 f966 	bl	8002b84 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80028b8:	4603      	mov	r3, r0
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d001      	beq.n	80028c2 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80028be:	2301      	movs	r3, #1
 80028c0:	e010      	b.n	80028e4 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80028c2:	897b      	ldrh	r3, [r7, #10]
 80028c4:	b2da      	uxtb	r2, r3
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80028cc:	683b      	ldr	r3, [r7, #0]
 80028ce:	687a      	ldr	r2, [r7, #4]
 80028d0:	4907      	ldr	r1, [pc, #28]	@ (80028f0 <I2C_MasterRequestWrite+0x100>)
 80028d2:	68f8      	ldr	r0, [r7, #12]
 80028d4:	f000 f956 	bl	8002b84 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80028d8:	4603      	mov	r3, r0
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d001      	beq.n	80028e2 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80028de:	2301      	movs	r3, #1
 80028e0:	e000      	b.n	80028e4 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80028e2:	2300      	movs	r3, #0
}
 80028e4:	4618      	mov	r0, r3
 80028e6:	3718      	adds	r7, #24
 80028e8:	46bd      	mov	sp, r7
 80028ea:	bd80      	pop	{r7, pc}
 80028ec:	00010008 	.word	0x00010008
 80028f0:	00010002 	.word	0x00010002

080028f4 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	b088      	sub	sp, #32
 80028f8:	af02      	add	r7, sp, #8
 80028fa:	60f8      	str	r0, [r7, #12]
 80028fc:	607a      	str	r2, [r7, #4]
 80028fe:	603b      	str	r3, [r7, #0]
 8002900:	460b      	mov	r3, r1
 8002902:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002908:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	681a      	ldr	r2, [r3, #0]
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002918:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800291a:	697b      	ldr	r3, [r7, #20]
 800291c:	2b08      	cmp	r3, #8
 800291e:	d006      	beq.n	800292e <I2C_MasterRequestRead+0x3a>
 8002920:	697b      	ldr	r3, [r7, #20]
 8002922:	2b01      	cmp	r3, #1
 8002924:	d003      	beq.n	800292e <I2C_MasterRequestRead+0x3a>
 8002926:	697b      	ldr	r3, [r7, #20]
 8002928:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800292c:	d108      	bne.n	8002940 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	681a      	ldr	r2, [r3, #0]
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800293c:	601a      	str	r2, [r3, #0]
 800293e:	e00b      	b.n	8002958 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002944:	2b11      	cmp	r3, #17
 8002946:	d107      	bne.n	8002958 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	681a      	ldr	r2, [r3, #0]
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002956:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002958:	683b      	ldr	r3, [r7, #0]
 800295a:	9300      	str	r3, [sp, #0]
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	2200      	movs	r2, #0
 8002960:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002964:	68f8      	ldr	r0, [r7, #12]
 8002966:	f000 f893 	bl	8002a90 <I2C_WaitOnFlagUntilTimeout>
 800296a:	4603      	mov	r3, r0
 800296c:	2b00      	cmp	r3, #0
 800296e:	d00d      	beq.n	800298c <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800297a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800297e:	d103      	bne.n	8002988 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002986:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002988:	2303      	movs	r3, #3
 800298a:	e079      	b.n	8002a80 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	691b      	ldr	r3, [r3, #16]
 8002990:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002994:	d108      	bne.n	80029a8 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002996:	897b      	ldrh	r3, [r7, #10]
 8002998:	b2db      	uxtb	r3, r3
 800299a:	f043 0301 	orr.w	r3, r3, #1
 800299e:	b2da      	uxtb	r2, r3
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	611a      	str	r2, [r3, #16]
 80029a6:	e05f      	b.n	8002a68 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80029a8:	897b      	ldrh	r3, [r7, #10]
 80029aa:	11db      	asrs	r3, r3, #7
 80029ac:	b2db      	uxtb	r3, r3
 80029ae:	f003 0306 	and.w	r3, r3, #6
 80029b2:	b2db      	uxtb	r3, r3
 80029b4:	f063 030f 	orn	r3, r3, #15
 80029b8:	b2da      	uxtb	r2, r3
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80029c0:	683b      	ldr	r3, [r7, #0]
 80029c2:	687a      	ldr	r2, [r7, #4]
 80029c4:	4930      	ldr	r1, [pc, #192]	@ (8002a88 <I2C_MasterRequestRead+0x194>)
 80029c6:	68f8      	ldr	r0, [r7, #12]
 80029c8:	f000 f8dc 	bl	8002b84 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80029cc:	4603      	mov	r3, r0
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d001      	beq.n	80029d6 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80029d2:	2301      	movs	r3, #1
 80029d4:	e054      	b.n	8002a80 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80029d6:	897b      	ldrh	r3, [r7, #10]
 80029d8:	b2da      	uxtb	r2, r3
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80029e0:	683b      	ldr	r3, [r7, #0]
 80029e2:	687a      	ldr	r2, [r7, #4]
 80029e4:	4929      	ldr	r1, [pc, #164]	@ (8002a8c <I2C_MasterRequestRead+0x198>)
 80029e6:	68f8      	ldr	r0, [r7, #12]
 80029e8:	f000 f8cc 	bl	8002b84 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80029ec:	4603      	mov	r3, r0
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d001      	beq.n	80029f6 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80029f2:	2301      	movs	r3, #1
 80029f4:	e044      	b.n	8002a80 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80029f6:	2300      	movs	r3, #0
 80029f8:	613b      	str	r3, [r7, #16]
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	695b      	ldr	r3, [r3, #20]
 8002a00:	613b      	str	r3, [r7, #16]
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	699b      	ldr	r3, [r3, #24]
 8002a08:	613b      	str	r3, [r7, #16]
 8002a0a:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	681a      	ldr	r2, [r3, #0]
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002a1a:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002a1c:	683b      	ldr	r3, [r7, #0]
 8002a1e:	9300      	str	r3, [sp, #0]
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	2200      	movs	r2, #0
 8002a24:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002a28:	68f8      	ldr	r0, [r7, #12]
 8002a2a:	f000 f831 	bl	8002a90 <I2C_WaitOnFlagUntilTimeout>
 8002a2e:	4603      	mov	r3, r0
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d00d      	beq.n	8002a50 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a3e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002a42:	d103      	bne.n	8002a4c <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002a4a:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8002a4c:	2303      	movs	r3, #3
 8002a4e:	e017      	b.n	8002a80 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8002a50:	897b      	ldrh	r3, [r7, #10]
 8002a52:	11db      	asrs	r3, r3, #7
 8002a54:	b2db      	uxtb	r3, r3
 8002a56:	f003 0306 	and.w	r3, r3, #6
 8002a5a:	b2db      	uxtb	r3, r3
 8002a5c:	f063 030e 	orn	r3, r3, #14
 8002a60:	b2da      	uxtb	r2, r3
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002a68:	683b      	ldr	r3, [r7, #0]
 8002a6a:	687a      	ldr	r2, [r7, #4]
 8002a6c:	4907      	ldr	r1, [pc, #28]	@ (8002a8c <I2C_MasterRequestRead+0x198>)
 8002a6e:	68f8      	ldr	r0, [r7, #12]
 8002a70:	f000 f888 	bl	8002b84 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002a74:	4603      	mov	r3, r0
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d001      	beq.n	8002a7e <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8002a7a:	2301      	movs	r3, #1
 8002a7c:	e000      	b.n	8002a80 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8002a7e:	2300      	movs	r3, #0
}
 8002a80:	4618      	mov	r0, r3
 8002a82:	3718      	adds	r7, #24
 8002a84:	46bd      	mov	sp, r7
 8002a86:	bd80      	pop	{r7, pc}
 8002a88:	00010008 	.word	0x00010008
 8002a8c:	00010002 	.word	0x00010002

08002a90 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b084      	sub	sp, #16
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	60f8      	str	r0, [r7, #12]
 8002a98:	60b9      	str	r1, [r7, #8]
 8002a9a:	603b      	str	r3, [r7, #0]
 8002a9c:	4613      	mov	r3, r2
 8002a9e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002aa0:	e048      	b.n	8002b34 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002aa2:	683b      	ldr	r3, [r7, #0]
 8002aa4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002aa8:	d044      	beq.n	8002b34 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002aaa:	f7fe fdd5 	bl	8001658 <HAL_GetTick>
 8002aae:	4602      	mov	r2, r0
 8002ab0:	69bb      	ldr	r3, [r7, #24]
 8002ab2:	1ad3      	subs	r3, r2, r3
 8002ab4:	683a      	ldr	r2, [r7, #0]
 8002ab6:	429a      	cmp	r2, r3
 8002ab8:	d302      	bcc.n	8002ac0 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002aba:	683b      	ldr	r3, [r7, #0]
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d139      	bne.n	8002b34 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002ac0:	68bb      	ldr	r3, [r7, #8]
 8002ac2:	0c1b      	lsrs	r3, r3, #16
 8002ac4:	b2db      	uxtb	r3, r3
 8002ac6:	2b01      	cmp	r3, #1
 8002ac8:	d10d      	bne.n	8002ae6 <I2C_WaitOnFlagUntilTimeout+0x56>
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	695b      	ldr	r3, [r3, #20]
 8002ad0:	43da      	mvns	r2, r3
 8002ad2:	68bb      	ldr	r3, [r7, #8]
 8002ad4:	4013      	ands	r3, r2
 8002ad6:	b29b      	uxth	r3, r3
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	bf0c      	ite	eq
 8002adc:	2301      	moveq	r3, #1
 8002ade:	2300      	movne	r3, #0
 8002ae0:	b2db      	uxtb	r3, r3
 8002ae2:	461a      	mov	r2, r3
 8002ae4:	e00c      	b.n	8002b00 <I2C_WaitOnFlagUntilTimeout+0x70>
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	699b      	ldr	r3, [r3, #24]
 8002aec:	43da      	mvns	r2, r3
 8002aee:	68bb      	ldr	r3, [r7, #8]
 8002af0:	4013      	ands	r3, r2
 8002af2:	b29b      	uxth	r3, r3
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	bf0c      	ite	eq
 8002af8:	2301      	moveq	r3, #1
 8002afa:	2300      	movne	r3, #0
 8002afc:	b2db      	uxtb	r3, r3
 8002afe:	461a      	mov	r2, r3
 8002b00:	79fb      	ldrb	r3, [r7, #7]
 8002b02:	429a      	cmp	r2, r3
 8002b04:	d116      	bne.n	8002b34 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	2200      	movs	r2, #0
 8002b0a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	2220      	movs	r2, #32
 8002b10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	2200      	movs	r2, #0
 8002b18:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b20:	f043 0220 	orr.w	r2, r3, #32
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	2200      	movs	r2, #0
 8002b2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002b30:	2301      	movs	r3, #1
 8002b32:	e023      	b.n	8002b7c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002b34:	68bb      	ldr	r3, [r7, #8]
 8002b36:	0c1b      	lsrs	r3, r3, #16
 8002b38:	b2db      	uxtb	r3, r3
 8002b3a:	2b01      	cmp	r3, #1
 8002b3c:	d10d      	bne.n	8002b5a <I2C_WaitOnFlagUntilTimeout+0xca>
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	695b      	ldr	r3, [r3, #20]
 8002b44:	43da      	mvns	r2, r3
 8002b46:	68bb      	ldr	r3, [r7, #8]
 8002b48:	4013      	ands	r3, r2
 8002b4a:	b29b      	uxth	r3, r3
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	bf0c      	ite	eq
 8002b50:	2301      	moveq	r3, #1
 8002b52:	2300      	movne	r3, #0
 8002b54:	b2db      	uxtb	r3, r3
 8002b56:	461a      	mov	r2, r3
 8002b58:	e00c      	b.n	8002b74 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	699b      	ldr	r3, [r3, #24]
 8002b60:	43da      	mvns	r2, r3
 8002b62:	68bb      	ldr	r3, [r7, #8]
 8002b64:	4013      	ands	r3, r2
 8002b66:	b29b      	uxth	r3, r3
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	bf0c      	ite	eq
 8002b6c:	2301      	moveq	r3, #1
 8002b6e:	2300      	movne	r3, #0
 8002b70:	b2db      	uxtb	r3, r3
 8002b72:	461a      	mov	r2, r3
 8002b74:	79fb      	ldrb	r3, [r7, #7]
 8002b76:	429a      	cmp	r2, r3
 8002b78:	d093      	beq.n	8002aa2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002b7a:	2300      	movs	r3, #0
}
 8002b7c:	4618      	mov	r0, r3
 8002b7e:	3710      	adds	r7, #16
 8002b80:	46bd      	mov	sp, r7
 8002b82:	bd80      	pop	{r7, pc}

08002b84 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002b84:	b580      	push	{r7, lr}
 8002b86:	b084      	sub	sp, #16
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	60f8      	str	r0, [r7, #12]
 8002b8c:	60b9      	str	r1, [r7, #8]
 8002b8e:	607a      	str	r2, [r7, #4]
 8002b90:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002b92:	e071      	b.n	8002c78 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	695b      	ldr	r3, [r3, #20]
 8002b9a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b9e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002ba2:	d123      	bne.n	8002bec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	681a      	ldr	r2, [r3, #0]
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002bb2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002bbc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	2200      	movs	r2, #0
 8002bc2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	2220      	movs	r2, #32
 8002bc8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	2200      	movs	r2, #0
 8002bd0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bd8:	f043 0204 	orr.w	r2, r3, #4
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	2200      	movs	r2, #0
 8002be4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002be8:	2301      	movs	r3, #1
 8002bea:	e067      	b.n	8002cbc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002bf2:	d041      	beq.n	8002c78 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002bf4:	f7fe fd30 	bl	8001658 <HAL_GetTick>
 8002bf8:	4602      	mov	r2, r0
 8002bfa:	683b      	ldr	r3, [r7, #0]
 8002bfc:	1ad3      	subs	r3, r2, r3
 8002bfe:	687a      	ldr	r2, [r7, #4]
 8002c00:	429a      	cmp	r2, r3
 8002c02:	d302      	bcc.n	8002c0a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d136      	bne.n	8002c78 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8002c0a:	68bb      	ldr	r3, [r7, #8]
 8002c0c:	0c1b      	lsrs	r3, r3, #16
 8002c0e:	b2db      	uxtb	r3, r3
 8002c10:	2b01      	cmp	r3, #1
 8002c12:	d10c      	bne.n	8002c2e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	695b      	ldr	r3, [r3, #20]
 8002c1a:	43da      	mvns	r2, r3
 8002c1c:	68bb      	ldr	r3, [r7, #8]
 8002c1e:	4013      	ands	r3, r2
 8002c20:	b29b      	uxth	r3, r3
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	bf14      	ite	ne
 8002c26:	2301      	movne	r3, #1
 8002c28:	2300      	moveq	r3, #0
 8002c2a:	b2db      	uxtb	r3, r3
 8002c2c:	e00b      	b.n	8002c46 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	699b      	ldr	r3, [r3, #24]
 8002c34:	43da      	mvns	r2, r3
 8002c36:	68bb      	ldr	r3, [r7, #8]
 8002c38:	4013      	ands	r3, r2
 8002c3a:	b29b      	uxth	r3, r3
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	bf14      	ite	ne
 8002c40:	2301      	movne	r3, #1
 8002c42:	2300      	moveq	r3, #0
 8002c44:	b2db      	uxtb	r3, r3
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d016      	beq.n	8002c78 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	2220      	movs	r2, #32
 8002c54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	2200      	movs	r2, #0
 8002c5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c64:	f043 0220 	orr.w	r2, r3, #32
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	2200      	movs	r2, #0
 8002c70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002c74:	2301      	movs	r3, #1
 8002c76:	e021      	b.n	8002cbc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002c78:	68bb      	ldr	r3, [r7, #8]
 8002c7a:	0c1b      	lsrs	r3, r3, #16
 8002c7c:	b2db      	uxtb	r3, r3
 8002c7e:	2b01      	cmp	r3, #1
 8002c80:	d10c      	bne.n	8002c9c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	695b      	ldr	r3, [r3, #20]
 8002c88:	43da      	mvns	r2, r3
 8002c8a:	68bb      	ldr	r3, [r7, #8]
 8002c8c:	4013      	ands	r3, r2
 8002c8e:	b29b      	uxth	r3, r3
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	bf14      	ite	ne
 8002c94:	2301      	movne	r3, #1
 8002c96:	2300      	moveq	r3, #0
 8002c98:	b2db      	uxtb	r3, r3
 8002c9a:	e00b      	b.n	8002cb4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	699b      	ldr	r3, [r3, #24]
 8002ca2:	43da      	mvns	r2, r3
 8002ca4:	68bb      	ldr	r3, [r7, #8]
 8002ca6:	4013      	ands	r3, r2
 8002ca8:	b29b      	uxth	r3, r3
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	bf14      	ite	ne
 8002cae:	2301      	movne	r3, #1
 8002cb0:	2300      	moveq	r3, #0
 8002cb2:	b2db      	uxtb	r3, r3
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	f47f af6d 	bne.w	8002b94 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8002cba:	2300      	movs	r3, #0
}
 8002cbc:	4618      	mov	r0, r3
 8002cbe:	3710      	adds	r7, #16
 8002cc0:	46bd      	mov	sp, r7
 8002cc2:	bd80      	pop	{r7, pc}

08002cc4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002cc4:	b580      	push	{r7, lr}
 8002cc6:	b084      	sub	sp, #16
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	60f8      	str	r0, [r7, #12]
 8002ccc:	60b9      	str	r1, [r7, #8]
 8002cce:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002cd0:	e034      	b.n	8002d3c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002cd2:	68f8      	ldr	r0, [r7, #12]
 8002cd4:	f000 f8e3 	bl	8002e9e <I2C_IsAcknowledgeFailed>
 8002cd8:	4603      	mov	r3, r0
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d001      	beq.n	8002ce2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002cde:	2301      	movs	r3, #1
 8002ce0:	e034      	b.n	8002d4c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002ce2:	68bb      	ldr	r3, [r7, #8]
 8002ce4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002ce8:	d028      	beq.n	8002d3c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002cea:	f7fe fcb5 	bl	8001658 <HAL_GetTick>
 8002cee:	4602      	mov	r2, r0
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	1ad3      	subs	r3, r2, r3
 8002cf4:	68ba      	ldr	r2, [r7, #8]
 8002cf6:	429a      	cmp	r2, r3
 8002cf8:	d302      	bcc.n	8002d00 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002cfa:	68bb      	ldr	r3, [r7, #8]
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d11d      	bne.n	8002d3c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	695b      	ldr	r3, [r3, #20]
 8002d06:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d0a:	2b80      	cmp	r3, #128	@ 0x80
 8002d0c:	d016      	beq.n	8002d3c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	2200      	movs	r2, #0
 8002d12:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	2220      	movs	r2, #32
 8002d18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	2200      	movs	r2, #0
 8002d20:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d28:	f043 0220 	orr.w	r2, r3, #32
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	2200      	movs	r2, #0
 8002d34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002d38:	2301      	movs	r3, #1
 8002d3a:	e007      	b.n	8002d4c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	695b      	ldr	r3, [r3, #20]
 8002d42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d46:	2b80      	cmp	r3, #128	@ 0x80
 8002d48:	d1c3      	bne.n	8002cd2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002d4a:	2300      	movs	r3, #0
}
 8002d4c:	4618      	mov	r0, r3
 8002d4e:	3710      	adds	r7, #16
 8002d50:	46bd      	mov	sp, r7
 8002d52:	bd80      	pop	{r7, pc}

08002d54 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002d54:	b580      	push	{r7, lr}
 8002d56:	b084      	sub	sp, #16
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	60f8      	str	r0, [r7, #12]
 8002d5c:	60b9      	str	r1, [r7, #8]
 8002d5e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002d60:	e034      	b.n	8002dcc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002d62:	68f8      	ldr	r0, [r7, #12]
 8002d64:	f000 f89b 	bl	8002e9e <I2C_IsAcknowledgeFailed>
 8002d68:	4603      	mov	r3, r0
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d001      	beq.n	8002d72 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002d6e:	2301      	movs	r3, #1
 8002d70:	e034      	b.n	8002ddc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002d72:	68bb      	ldr	r3, [r7, #8]
 8002d74:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002d78:	d028      	beq.n	8002dcc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d7a:	f7fe fc6d 	bl	8001658 <HAL_GetTick>
 8002d7e:	4602      	mov	r2, r0
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	1ad3      	subs	r3, r2, r3
 8002d84:	68ba      	ldr	r2, [r7, #8]
 8002d86:	429a      	cmp	r2, r3
 8002d88:	d302      	bcc.n	8002d90 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002d8a:	68bb      	ldr	r3, [r7, #8]
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d11d      	bne.n	8002dcc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	695b      	ldr	r3, [r3, #20]
 8002d96:	f003 0304 	and.w	r3, r3, #4
 8002d9a:	2b04      	cmp	r3, #4
 8002d9c:	d016      	beq.n	8002dcc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	2200      	movs	r2, #0
 8002da2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	2220      	movs	r2, #32
 8002da8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	2200      	movs	r2, #0
 8002db0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002db8:	f043 0220 	orr.w	r2, r3, #32
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002dc8:	2301      	movs	r3, #1
 8002dca:	e007      	b.n	8002ddc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	695b      	ldr	r3, [r3, #20]
 8002dd2:	f003 0304 	and.w	r3, r3, #4
 8002dd6:	2b04      	cmp	r3, #4
 8002dd8:	d1c3      	bne.n	8002d62 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002dda:	2300      	movs	r3, #0
}
 8002ddc:	4618      	mov	r0, r3
 8002dde:	3710      	adds	r7, #16
 8002de0:	46bd      	mov	sp, r7
 8002de2:	bd80      	pop	{r7, pc}

08002de4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002de4:	b580      	push	{r7, lr}
 8002de6:	b084      	sub	sp, #16
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	60f8      	str	r0, [r7, #12]
 8002dec:	60b9      	str	r1, [r7, #8]
 8002dee:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002df0:	e049      	b.n	8002e86 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	695b      	ldr	r3, [r3, #20]
 8002df8:	f003 0310 	and.w	r3, r3, #16
 8002dfc:	2b10      	cmp	r3, #16
 8002dfe:	d119      	bne.n	8002e34 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f06f 0210 	mvn.w	r2, #16
 8002e08:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	2200      	movs	r2, #0
 8002e0e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	2220      	movs	r2, #32
 8002e14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002e30:	2301      	movs	r3, #1
 8002e32:	e030      	b.n	8002e96 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e34:	f7fe fc10 	bl	8001658 <HAL_GetTick>
 8002e38:	4602      	mov	r2, r0
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	1ad3      	subs	r3, r2, r3
 8002e3e:	68ba      	ldr	r2, [r7, #8]
 8002e40:	429a      	cmp	r2, r3
 8002e42:	d302      	bcc.n	8002e4a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8002e44:	68bb      	ldr	r3, [r7, #8]
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d11d      	bne.n	8002e86 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	695b      	ldr	r3, [r3, #20]
 8002e50:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e54:	2b40      	cmp	r3, #64	@ 0x40
 8002e56:	d016      	beq.n	8002e86 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	2220      	movs	r2, #32
 8002e62:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	2200      	movs	r2, #0
 8002e6a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e72:	f043 0220 	orr.w	r2, r3, #32
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8002e82:	2301      	movs	r3, #1
 8002e84:	e007      	b.n	8002e96 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	695b      	ldr	r3, [r3, #20]
 8002e8c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e90:	2b40      	cmp	r3, #64	@ 0x40
 8002e92:	d1ae      	bne.n	8002df2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002e94:	2300      	movs	r3, #0
}
 8002e96:	4618      	mov	r0, r3
 8002e98:	3710      	adds	r7, #16
 8002e9a:	46bd      	mov	sp, r7
 8002e9c:	bd80      	pop	{r7, pc}

08002e9e <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002e9e:	b480      	push	{r7}
 8002ea0:	b083      	sub	sp, #12
 8002ea2:	af00      	add	r7, sp, #0
 8002ea4:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	695b      	ldr	r3, [r3, #20]
 8002eac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002eb0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002eb4:	d11b      	bne.n	8002eee <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002ebe:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	2200      	movs	r2, #0
 8002ec4:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	2220      	movs	r2, #32
 8002eca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	2200      	movs	r2, #0
 8002ed2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eda:	f043 0204 	orr.w	r2, r3, #4
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	2200      	movs	r2, #0
 8002ee6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002eea:	2301      	movs	r3, #1
 8002eec:	e000      	b.n	8002ef0 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002eee:	2300      	movs	r3, #0
}
 8002ef0:	4618      	mov	r0, r3
 8002ef2:	370c      	adds	r7, #12
 8002ef4:	46bd      	mov	sp, r7
 8002ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002efa:	4770      	bx	lr

08002efc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002efc:	b580      	push	{r7, lr}
 8002efe:	b084      	sub	sp, #16
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	6078      	str	r0, [r7, #4]
 8002f04:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d101      	bne.n	8002f10 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002f0c:	2301      	movs	r3, #1
 8002f0e:	e0cc      	b.n	80030aa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002f10:	4b68      	ldr	r3, [pc, #416]	@ (80030b4 <HAL_RCC_ClockConfig+0x1b8>)
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	f003 030f 	and.w	r3, r3, #15
 8002f18:	683a      	ldr	r2, [r7, #0]
 8002f1a:	429a      	cmp	r2, r3
 8002f1c:	d90c      	bls.n	8002f38 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f1e:	4b65      	ldr	r3, [pc, #404]	@ (80030b4 <HAL_RCC_ClockConfig+0x1b8>)
 8002f20:	683a      	ldr	r2, [r7, #0]
 8002f22:	b2d2      	uxtb	r2, r2
 8002f24:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f26:	4b63      	ldr	r3, [pc, #396]	@ (80030b4 <HAL_RCC_ClockConfig+0x1b8>)
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f003 030f 	and.w	r3, r3, #15
 8002f2e:	683a      	ldr	r2, [r7, #0]
 8002f30:	429a      	cmp	r2, r3
 8002f32:	d001      	beq.n	8002f38 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002f34:	2301      	movs	r3, #1
 8002f36:	e0b8      	b.n	80030aa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f003 0302 	and.w	r3, r3, #2
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d020      	beq.n	8002f86 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	f003 0304 	and.w	r3, r3, #4
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d005      	beq.n	8002f5c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002f50:	4b59      	ldr	r3, [pc, #356]	@ (80030b8 <HAL_RCC_ClockConfig+0x1bc>)
 8002f52:	689b      	ldr	r3, [r3, #8]
 8002f54:	4a58      	ldr	r2, [pc, #352]	@ (80030b8 <HAL_RCC_ClockConfig+0x1bc>)
 8002f56:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002f5a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f003 0308 	and.w	r3, r3, #8
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d005      	beq.n	8002f74 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002f68:	4b53      	ldr	r3, [pc, #332]	@ (80030b8 <HAL_RCC_ClockConfig+0x1bc>)
 8002f6a:	689b      	ldr	r3, [r3, #8]
 8002f6c:	4a52      	ldr	r2, [pc, #328]	@ (80030b8 <HAL_RCC_ClockConfig+0x1bc>)
 8002f6e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002f72:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f74:	4b50      	ldr	r3, [pc, #320]	@ (80030b8 <HAL_RCC_ClockConfig+0x1bc>)
 8002f76:	689b      	ldr	r3, [r3, #8]
 8002f78:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	689b      	ldr	r3, [r3, #8]
 8002f80:	494d      	ldr	r1, [pc, #308]	@ (80030b8 <HAL_RCC_ClockConfig+0x1bc>)
 8002f82:	4313      	orrs	r3, r2
 8002f84:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f003 0301 	and.w	r3, r3, #1
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d044      	beq.n	800301c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	685b      	ldr	r3, [r3, #4]
 8002f96:	2b01      	cmp	r3, #1
 8002f98:	d107      	bne.n	8002faa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f9a:	4b47      	ldr	r3, [pc, #284]	@ (80030b8 <HAL_RCC_ClockConfig+0x1bc>)
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d119      	bne.n	8002fda <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002fa6:	2301      	movs	r3, #1
 8002fa8:	e07f      	b.n	80030aa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	685b      	ldr	r3, [r3, #4]
 8002fae:	2b02      	cmp	r3, #2
 8002fb0:	d003      	beq.n	8002fba <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002fb6:	2b03      	cmp	r3, #3
 8002fb8:	d107      	bne.n	8002fca <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002fba:	4b3f      	ldr	r3, [pc, #252]	@ (80030b8 <HAL_RCC_ClockConfig+0x1bc>)
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d109      	bne.n	8002fda <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002fc6:	2301      	movs	r3, #1
 8002fc8:	e06f      	b.n	80030aa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002fca:	4b3b      	ldr	r3, [pc, #236]	@ (80030b8 <HAL_RCC_ClockConfig+0x1bc>)
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	f003 0302 	and.w	r3, r3, #2
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d101      	bne.n	8002fda <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002fd6:	2301      	movs	r3, #1
 8002fd8:	e067      	b.n	80030aa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002fda:	4b37      	ldr	r3, [pc, #220]	@ (80030b8 <HAL_RCC_ClockConfig+0x1bc>)
 8002fdc:	689b      	ldr	r3, [r3, #8]
 8002fde:	f023 0203 	bic.w	r2, r3, #3
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	685b      	ldr	r3, [r3, #4]
 8002fe6:	4934      	ldr	r1, [pc, #208]	@ (80030b8 <HAL_RCC_ClockConfig+0x1bc>)
 8002fe8:	4313      	orrs	r3, r2
 8002fea:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002fec:	f7fe fb34 	bl	8001658 <HAL_GetTick>
 8002ff0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ff2:	e00a      	b.n	800300a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ff4:	f7fe fb30 	bl	8001658 <HAL_GetTick>
 8002ff8:	4602      	mov	r2, r0
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	1ad3      	subs	r3, r2, r3
 8002ffe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003002:	4293      	cmp	r3, r2
 8003004:	d901      	bls.n	800300a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003006:	2303      	movs	r3, #3
 8003008:	e04f      	b.n	80030aa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800300a:	4b2b      	ldr	r3, [pc, #172]	@ (80030b8 <HAL_RCC_ClockConfig+0x1bc>)
 800300c:	689b      	ldr	r3, [r3, #8]
 800300e:	f003 020c 	and.w	r2, r3, #12
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	685b      	ldr	r3, [r3, #4]
 8003016:	009b      	lsls	r3, r3, #2
 8003018:	429a      	cmp	r2, r3
 800301a:	d1eb      	bne.n	8002ff4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800301c:	4b25      	ldr	r3, [pc, #148]	@ (80030b4 <HAL_RCC_ClockConfig+0x1b8>)
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f003 030f 	and.w	r3, r3, #15
 8003024:	683a      	ldr	r2, [r7, #0]
 8003026:	429a      	cmp	r2, r3
 8003028:	d20c      	bcs.n	8003044 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800302a:	4b22      	ldr	r3, [pc, #136]	@ (80030b4 <HAL_RCC_ClockConfig+0x1b8>)
 800302c:	683a      	ldr	r2, [r7, #0]
 800302e:	b2d2      	uxtb	r2, r2
 8003030:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003032:	4b20      	ldr	r3, [pc, #128]	@ (80030b4 <HAL_RCC_ClockConfig+0x1b8>)
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	f003 030f 	and.w	r3, r3, #15
 800303a:	683a      	ldr	r2, [r7, #0]
 800303c:	429a      	cmp	r2, r3
 800303e:	d001      	beq.n	8003044 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003040:	2301      	movs	r3, #1
 8003042:	e032      	b.n	80030aa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	f003 0304 	and.w	r3, r3, #4
 800304c:	2b00      	cmp	r3, #0
 800304e:	d008      	beq.n	8003062 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003050:	4b19      	ldr	r3, [pc, #100]	@ (80030b8 <HAL_RCC_ClockConfig+0x1bc>)
 8003052:	689b      	ldr	r3, [r3, #8]
 8003054:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	68db      	ldr	r3, [r3, #12]
 800305c:	4916      	ldr	r1, [pc, #88]	@ (80030b8 <HAL_RCC_ClockConfig+0x1bc>)
 800305e:	4313      	orrs	r3, r2
 8003060:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f003 0308 	and.w	r3, r3, #8
 800306a:	2b00      	cmp	r3, #0
 800306c:	d009      	beq.n	8003082 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800306e:	4b12      	ldr	r3, [pc, #72]	@ (80030b8 <HAL_RCC_ClockConfig+0x1bc>)
 8003070:	689b      	ldr	r3, [r3, #8]
 8003072:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	691b      	ldr	r3, [r3, #16]
 800307a:	00db      	lsls	r3, r3, #3
 800307c:	490e      	ldr	r1, [pc, #56]	@ (80030b8 <HAL_RCC_ClockConfig+0x1bc>)
 800307e:	4313      	orrs	r3, r2
 8003080:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003082:	f000 f841 	bl	8003108 <HAL_RCC_GetSysClockFreq>
 8003086:	4602      	mov	r2, r0
 8003088:	4b0b      	ldr	r3, [pc, #44]	@ (80030b8 <HAL_RCC_ClockConfig+0x1bc>)
 800308a:	689b      	ldr	r3, [r3, #8]
 800308c:	091b      	lsrs	r3, r3, #4
 800308e:	f003 030f 	and.w	r3, r3, #15
 8003092:	490a      	ldr	r1, [pc, #40]	@ (80030bc <HAL_RCC_ClockConfig+0x1c0>)
 8003094:	5ccb      	ldrb	r3, [r1, r3]
 8003096:	fa22 f303 	lsr.w	r3, r2, r3
 800309a:	4a09      	ldr	r2, [pc, #36]	@ (80030c0 <HAL_RCC_ClockConfig+0x1c4>)
 800309c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800309e:	4b09      	ldr	r3, [pc, #36]	@ (80030c4 <HAL_RCC_ClockConfig+0x1c8>)
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	4618      	mov	r0, r3
 80030a4:	f7fe fa94 	bl	80015d0 <HAL_InitTick>

  return HAL_OK;
 80030a8:	2300      	movs	r3, #0
}
 80030aa:	4618      	mov	r0, r3
 80030ac:	3710      	adds	r7, #16
 80030ae:	46bd      	mov	sp, r7
 80030b0:	bd80      	pop	{r7, pc}
 80030b2:	bf00      	nop
 80030b4:	40023c00 	.word	0x40023c00
 80030b8:	40023800 	.word	0x40023800
 80030bc:	08005b74 	.word	0x08005b74
 80030c0:	20000000 	.word	0x20000000
 80030c4:	20000094 	.word	0x20000094

080030c8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80030c8:	b480      	push	{r7}
 80030ca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80030cc:	4b03      	ldr	r3, [pc, #12]	@ (80030dc <HAL_RCC_GetHCLKFreq+0x14>)
 80030ce:	681b      	ldr	r3, [r3, #0]
}
 80030d0:	4618      	mov	r0, r3
 80030d2:	46bd      	mov	sp, r7
 80030d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d8:	4770      	bx	lr
 80030da:	bf00      	nop
 80030dc:	20000000 	.word	0x20000000

080030e0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80030e0:	b580      	push	{r7, lr}
 80030e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80030e4:	f7ff fff0 	bl	80030c8 <HAL_RCC_GetHCLKFreq>
 80030e8:	4602      	mov	r2, r0
 80030ea:	4b05      	ldr	r3, [pc, #20]	@ (8003100 <HAL_RCC_GetPCLK1Freq+0x20>)
 80030ec:	689b      	ldr	r3, [r3, #8]
 80030ee:	0a9b      	lsrs	r3, r3, #10
 80030f0:	f003 0307 	and.w	r3, r3, #7
 80030f4:	4903      	ldr	r1, [pc, #12]	@ (8003104 <HAL_RCC_GetPCLK1Freq+0x24>)
 80030f6:	5ccb      	ldrb	r3, [r1, r3]
 80030f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80030fc:	4618      	mov	r0, r3
 80030fe:	bd80      	pop	{r7, pc}
 8003100:	40023800 	.word	0x40023800
 8003104:	08005b84 	.word	0x08005b84

08003108 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003108:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800310c:	b0ae      	sub	sp, #184	@ 0xb8
 800310e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003110:	2300      	movs	r3, #0
 8003112:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8003116:	2300      	movs	r3, #0
 8003118:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 800311c:	2300      	movs	r3, #0
 800311e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8003122:	2300      	movs	r3, #0
 8003124:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8003128:	2300      	movs	r3, #0
 800312a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800312e:	4bcb      	ldr	r3, [pc, #812]	@ (800345c <HAL_RCC_GetSysClockFreq+0x354>)
 8003130:	689b      	ldr	r3, [r3, #8]
 8003132:	f003 030c 	and.w	r3, r3, #12
 8003136:	2b0c      	cmp	r3, #12
 8003138:	f200 8206 	bhi.w	8003548 <HAL_RCC_GetSysClockFreq+0x440>
 800313c:	a201      	add	r2, pc, #4	@ (adr r2, 8003144 <HAL_RCC_GetSysClockFreq+0x3c>)
 800313e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003142:	bf00      	nop
 8003144:	08003179 	.word	0x08003179
 8003148:	08003549 	.word	0x08003549
 800314c:	08003549 	.word	0x08003549
 8003150:	08003549 	.word	0x08003549
 8003154:	08003181 	.word	0x08003181
 8003158:	08003549 	.word	0x08003549
 800315c:	08003549 	.word	0x08003549
 8003160:	08003549 	.word	0x08003549
 8003164:	08003189 	.word	0x08003189
 8003168:	08003549 	.word	0x08003549
 800316c:	08003549 	.word	0x08003549
 8003170:	08003549 	.word	0x08003549
 8003174:	08003379 	.word	0x08003379
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003178:	4bb9      	ldr	r3, [pc, #740]	@ (8003460 <HAL_RCC_GetSysClockFreq+0x358>)
 800317a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800317e:	e1e7      	b.n	8003550 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003180:	4bb8      	ldr	r3, [pc, #736]	@ (8003464 <HAL_RCC_GetSysClockFreq+0x35c>)
 8003182:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003186:	e1e3      	b.n	8003550 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003188:	4bb4      	ldr	r3, [pc, #720]	@ (800345c <HAL_RCC_GetSysClockFreq+0x354>)
 800318a:	685b      	ldr	r3, [r3, #4]
 800318c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003190:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003194:	4bb1      	ldr	r3, [pc, #708]	@ (800345c <HAL_RCC_GetSysClockFreq+0x354>)
 8003196:	685b      	ldr	r3, [r3, #4]
 8003198:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800319c:	2b00      	cmp	r3, #0
 800319e:	d071      	beq.n	8003284 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80031a0:	4bae      	ldr	r3, [pc, #696]	@ (800345c <HAL_RCC_GetSysClockFreq+0x354>)
 80031a2:	685b      	ldr	r3, [r3, #4]
 80031a4:	099b      	lsrs	r3, r3, #6
 80031a6:	2200      	movs	r2, #0
 80031a8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80031ac:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 80031b0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80031b4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80031b8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80031bc:	2300      	movs	r3, #0
 80031be:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80031c2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80031c6:	4622      	mov	r2, r4
 80031c8:	462b      	mov	r3, r5
 80031ca:	f04f 0000 	mov.w	r0, #0
 80031ce:	f04f 0100 	mov.w	r1, #0
 80031d2:	0159      	lsls	r1, r3, #5
 80031d4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80031d8:	0150      	lsls	r0, r2, #5
 80031da:	4602      	mov	r2, r0
 80031dc:	460b      	mov	r3, r1
 80031de:	4621      	mov	r1, r4
 80031e0:	1a51      	subs	r1, r2, r1
 80031e2:	6439      	str	r1, [r7, #64]	@ 0x40
 80031e4:	4629      	mov	r1, r5
 80031e6:	eb63 0301 	sbc.w	r3, r3, r1
 80031ea:	647b      	str	r3, [r7, #68]	@ 0x44
 80031ec:	f04f 0200 	mov.w	r2, #0
 80031f0:	f04f 0300 	mov.w	r3, #0
 80031f4:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 80031f8:	4649      	mov	r1, r9
 80031fa:	018b      	lsls	r3, r1, #6
 80031fc:	4641      	mov	r1, r8
 80031fe:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003202:	4641      	mov	r1, r8
 8003204:	018a      	lsls	r2, r1, #6
 8003206:	4641      	mov	r1, r8
 8003208:	1a51      	subs	r1, r2, r1
 800320a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800320c:	4649      	mov	r1, r9
 800320e:	eb63 0301 	sbc.w	r3, r3, r1
 8003212:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003214:	f04f 0200 	mov.w	r2, #0
 8003218:	f04f 0300 	mov.w	r3, #0
 800321c:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8003220:	4649      	mov	r1, r9
 8003222:	00cb      	lsls	r3, r1, #3
 8003224:	4641      	mov	r1, r8
 8003226:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800322a:	4641      	mov	r1, r8
 800322c:	00ca      	lsls	r2, r1, #3
 800322e:	4610      	mov	r0, r2
 8003230:	4619      	mov	r1, r3
 8003232:	4603      	mov	r3, r0
 8003234:	4622      	mov	r2, r4
 8003236:	189b      	adds	r3, r3, r2
 8003238:	633b      	str	r3, [r7, #48]	@ 0x30
 800323a:	462b      	mov	r3, r5
 800323c:	460a      	mov	r2, r1
 800323e:	eb42 0303 	adc.w	r3, r2, r3
 8003242:	637b      	str	r3, [r7, #52]	@ 0x34
 8003244:	f04f 0200 	mov.w	r2, #0
 8003248:	f04f 0300 	mov.w	r3, #0
 800324c:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003250:	4629      	mov	r1, r5
 8003252:	024b      	lsls	r3, r1, #9
 8003254:	4621      	mov	r1, r4
 8003256:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800325a:	4621      	mov	r1, r4
 800325c:	024a      	lsls	r2, r1, #9
 800325e:	4610      	mov	r0, r2
 8003260:	4619      	mov	r1, r3
 8003262:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003266:	2200      	movs	r2, #0
 8003268:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800326c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003270:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8003274:	f7fd f824 	bl	80002c0 <__aeabi_uldivmod>
 8003278:	4602      	mov	r2, r0
 800327a:	460b      	mov	r3, r1
 800327c:	4613      	mov	r3, r2
 800327e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003282:	e067      	b.n	8003354 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003284:	4b75      	ldr	r3, [pc, #468]	@ (800345c <HAL_RCC_GetSysClockFreq+0x354>)
 8003286:	685b      	ldr	r3, [r3, #4]
 8003288:	099b      	lsrs	r3, r3, #6
 800328a:	2200      	movs	r2, #0
 800328c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003290:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8003294:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003298:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800329c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800329e:	2300      	movs	r3, #0
 80032a0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80032a2:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 80032a6:	4622      	mov	r2, r4
 80032a8:	462b      	mov	r3, r5
 80032aa:	f04f 0000 	mov.w	r0, #0
 80032ae:	f04f 0100 	mov.w	r1, #0
 80032b2:	0159      	lsls	r1, r3, #5
 80032b4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80032b8:	0150      	lsls	r0, r2, #5
 80032ba:	4602      	mov	r2, r0
 80032bc:	460b      	mov	r3, r1
 80032be:	4621      	mov	r1, r4
 80032c0:	1a51      	subs	r1, r2, r1
 80032c2:	62b9      	str	r1, [r7, #40]	@ 0x28
 80032c4:	4629      	mov	r1, r5
 80032c6:	eb63 0301 	sbc.w	r3, r3, r1
 80032ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80032cc:	f04f 0200 	mov.w	r2, #0
 80032d0:	f04f 0300 	mov.w	r3, #0
 80032d4:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 80032d8:	4649      	mov	r1, r9
 80032da:	018b      	lsls	r3, r1, #6
 80032dc:	4641      	mov	r1, r8
 80032de:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80032e2:	4641      	mov	r1, r8
 80032e4:	018a      	lsls	r2, r1, #6
 80032e6:	4641      	mov	r1, r8
 80032e8:	ebb2 0a01 	subs.w	sl, r2, r1
 80032ec:	4649      	mov	r1, r9
 80032ee:	eb63 0b01 	sbc.w	fp, r3, r1
 80032f2:	f04f 0200 	mov.w	r2, #0
 80032f6:	f04f 0300 	mov.w	r3, #0
 80032fa:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80032fe:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003302:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003306:	4692      	mov	sl, r2
 8003308:	469b      	mov	fp, r3
 800330a:	4623      	mov	r3, r4
 800330c:	eb1a 0303 	adds.w	r3, sl, r3
 8003310:	623b      	str	r3, [r7, #32]
 8003312:	462b      	mov	r3, r5
 8003314:	eb4b 0303 	adc.w	r3, fp, r3
 8003318:	627b      	str	r3, [r7, #36]	@ 0x24
 800331a:	f04f 0200 	mov.w	r2, #0
 800331e:	f04f 0300 	mov.w	r3, #0
 8003322:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8003326:	4629      	mov	r1, r5
 8003328:	028b      	lsls	r3, r1, #10
 800332a:	4621      	mov	r1, r4
 800332c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003330:	4621      	mov	r1, r4
 8003332:	028a      	lsls	r2, r1, #10
 8003334:	4610      	mov	r0, r2
 8003336:	4619      	mov	r1, r3
 8003338:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800333c:	2200      	movs	r2, #0
 800333e:	673b      	str	r3, [r7, #112]	@ 0x70
 8003340:	677a      	str	r2, [r7, #116]	@ 0x74
 8003342:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8003346:	f7fc ffbb 	bl	80002c0 <__aeabi_uldivmod>
 800334a:	4602      	mov	r2, r0
 800334c:	460b      	mov	r3, r1
 800334e:	4613      	mov	r3, r2
 8003350:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003354:	4b41      	ldr	r3, [pc, #260]	@ (800345c <HAL_RCC_GetSysClockFreq+0x354>)
 8003356:	685b      	ldr	r3, [r3, #4]
 8003358:	0c1b      	lsrs	r3, r3, #16
 800335a:	f003 0303 	and.w	r3, r3, #3
 800335e:	3301      	adds	r3, #1
 8003360:	005b      	lsls	r3, r3, #1
 8003362:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8003366:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800336a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800336e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003372:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003376:	e0eb      	b.n	8003550 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003378:	4b38      	ldr	r3, [pc, #224]	@ (800345c <HAL_RCC_GetSysClockFreq+0x354>)
 800337a:	685b      	ldr	r3, [r3, #4]
 800337c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003380:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003384:	4b35      	ldr	r3, [pc, #212]	@ (800345c <HAL_RCC_GetSysClockFreq+0x354>)
 8003386:	685b      	ldr	r3, [r3, #4]
 8003388:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800338c:	2b00      	cmp	r3, #0
 800338e:	d06b      	beq.n	8003468 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003390:	4b32      	ldr	r3, [pc, #200]	@ (800345c <HAL_RCC_GetSysClockFreq+0x354>)
 8003392:	685b      	ldr	r3, [r3, #4]
 8003394:	099b      	lsrs	r3, r3, #6
 8003396:	2200      	movs	r2, #0
 8003398:	66bb      	str	r3, [r7, #104]	@ 0x68
 800339a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800339c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800339e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80033a2:	663b      	str	r3, [r7, #96]	@ 0x60
 80033a4:	2300      	movs	r3, #0
 80033a6:	667b      	str	r3, [r7, #100]	@ 0x64
 80033a8:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80033ac:	4622      	mov	r2, r4
 80033ae:	462b      	mov	r3, r5
 80033b0:	f04f 0000 	mov.w	r0, #0
 80033b4:	f04f 0100 	mov.w	r1, #0
 80033b8:	0159      	lsls	r1, r3, #5
 80033ba:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80033be:	0150      	lsls	r0, r2, #5
 80033c0:	4602      	mov	r2, r0
 80033c2:	460b      	mov	r3, r1
 80033c4:	4621      	mov	r1, r4
 80033c6:	1a51      	subs	r1, r2, r1
 80033c8:	61b9      	str	r1, [r7, #24]
 80033ca:	4629      	mov	r1, r5
 80033cc:	eb63 0301 	sbc.w	r3, r3, r1
 80033d0:	61fb      	str	r3, [r7, #28]
 80033d2:	f04f 0200 	mov.w	r2, #0
 80033d6:	f04f 0300 	mov.w	r3, #0
 80033da:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 80033de:	4659      	mov	r1, fp
 80033e0:	018b      	lsls	r3, r1, #6
 80033e2:	4651      	mov	r1, sl
 80033e4:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80033e8:	4651      	mov	r1, sl
 80033ea:	018a      	lsls	r2, r1, #6
 80033ec:	4651      	mov	r1, sl
 80033ee:	ebb2 0801 	subs.w	r8, r2, r1
 80033f2:	4659      	mov	r1, fp
 80033f4:	eb63 0901 	sbc.w	r9, r3, r1
 80033f8:	f04f 0200 	mov.w	r2, #0
 80033fc:	f04f 0300 	mov.w	r3, #0
 8003400:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003404:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003408:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800340c:	4690      	mov	r8, r2
 800340e:	4699      	mov	r9, r3
 8003410:	4623      	mov	r3, r4
 8003412:	eb18 0303 	adds.w	r3, r8, r3
 8003416:	613b      	str	r3, [r7, #16]
 8003418:	462b      	mov	r3, r5
 800341a:	eb49 0303 	adc.w	r3, r9, r3
 800341e:	617b      	str	r3, [r7, #20]
 8003420:	f04f 0200 	mov.w	r2, #0
 8003424:	f04f 0300 	mov.w	r3, #0
 8003428:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 800342c:	4629      	mov	r1, r5
 800342e:	024b      	lsls	r3, r1, #9
 8003430:	4621      	mov	r1, r4
 8003432:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003436:	4621      	mov	r1, r4
 8003438:	024a      	lsls	r2, r1, #9
 800343a:	4610      	mov	r0, r2
 800343c:	4619      	mov	r1, r3
 800343e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003442:	2200      	movs	r2, #0
 8003444:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003446:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8003448:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800344c:	f7fc ff38 	bl	80002c0 <__aeabi_uldivmod>
 8003450:	4602      	mov	r2, r0
 8003452:	460b      	mov	r3, r1
 8003454:	4613      	mov	r3, r2
 8003456:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800345a:	e065      	b.n	8003528 <HAL_RCC_GetSysClockFreq+0x420>
 800345c:	40023800 	.word	0x40023800
 8003460:	00f42400 	.word	0x00f42400
 8003464:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003468:	4b3d      	ldr	r3, [pc, #244]	@ (8003560 <HAL_RCC_GetSysClockFreq+0x458>)
 800346a:	685b      	ldr	r3, [r3, #4]
 800346c:	099b      	lsrs	r3, r3, #6
 800346e:	2200      	movs	r2, #0
 8003470:	4618      	mov	r0, r3
 8003472:	4611      	mov	r1, r2
 8003474:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003478:	653b      	str	r3, [r7, #80]	@ 0x50
 800347a:	2300      	movs	r3, #0
 800347c:	657b      	str	r3, [r7, #84]	@ 0x54
 800347e:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8003482:	4642      	mov	r2, r8
 8003484:	464b      	mov	r3, r9
 8003486:	f04f 0000 	mov.w	r0, #0
 800348a:	f04f 0100 	mov.w	r1, #0
 800348e:	0159      	lsls	r1, r3, #5
 8003490:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003494:	0150      	lsls	r0, r2, #5
 8003496:	4602      	mov	r2, r0
 8003498:	460b      	mov	r3, r1
 800349a:	4641      	mov	r1, r8
 800349c:	1a51      	subs	r1, r2, r1
 800349e:	60b9      	str	r1, [r7, #8]
 80034a0:	4649      	mov	r1, r9
 80034a2:	eb63 0301 	sbc.w	r3, r3, r1
 80034a6:	60fb      	str	r3, [r7, #12]
 80034a8:	f04f 0200 	mov.w	r2, #0
 80034ac:	f04f 0300 	mov.w	r3, #0
 80034b0:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80034b4:	4659      	mov	r1, fp
 80034b6:	018b      	lsls	r3, r1, #6
 80034b8:	4651      	mov	r1, sl
 80034ba:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80034be:	4651      	mov	r1, sl
 80034c0:	018a      	lsls	r2, r1, #6
 80034c2:	4651      	mov	r1, sl
 80034c4:	1a54      	subs	r4, r2, r1
 80034c6:	4659      	mov	r1, fp
 80034c8:	eb63 0501 	sbc.w	r5, r3, r1
 80034cc:	f04f 0200 	mov.w	r2, #0
 80034d0:	f04f 0300 	mov.w	r3, #0
 80034d4:	00eb      	lsls	r3, r5, #3
 80034d6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80034da:	00e2      	lsls	r2, r4, #3
 80034dc:	4614      	mov	r4, r2
 80034de:	461d      	mov	r5, r3
 80034e0:	4643      	mov	r3, r8
 80034e2:	18e3      	adds	r3, r4, r3
 80034e4:	603b      	str	r3, [r7, #0]
 80034e6:	464b      	mov	r3, r9
 80034e8:	eb45 0303 	adc.w	r3, r5, r3
 80034ec:	607b      	str	r3, [r7, #4]
 80034ee:	f04f 0200 	mov.w	r2, #0
 80034f2:	f04f 0300 	mov.w	r3, #0
 80034f6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80034fa:	4629      	mov	r1, r5
 80034fc:	028b      	lsls	r3, r1, #10
 80034fe:	4621      	mov	r1, r4
 8003500:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003504:	4621      	mov	r1, r4
 8003506:	028a      	lsls	r2, r1, #10
 8003508:	4610      	mov	r0, r2
 800350a:	4619      	mov	r1, r3
 800350c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003510:	2200      	movs	r2, #0
 8003512:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003514:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8003516:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800351a:	f7fc fed1 	bl	80002c0 <__aeabi_uldivmod>
 800351e:	4602      	mov	r2, r0
 8003520:	460b      	mov	r3, r1
 8003522:	4613      	mov	r3, r2
 8003524:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003528:	4b0d      	ldr	r3, [pc, #52]	@ (8003560 <HAL_RCC_GetSysClockFreq+0x458>)
 800352a:	685b      	ldr	r3, [r3, #4]
 800352c:	0f1b      	lsrs	r3, r3, #28
 800352e:	f003 0307 	and.w	r3, r3, #7
 8003532:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8003536:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800353a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800353e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003542:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003546:	e003      	b.n	8003550 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003548:	4b06      	ldr	r3, [pc, #24]	@ (8003564 <HAL_RCC_GetSysClockFreq+0x45c>)
 800354a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800354e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003550:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8003554:	4618      	mov	r0, r3
 8003556:	37b8      	adds	r7, #184	@ 0xb8
 8003558:	46bd      	mov	sp, r7
 800355a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800355e:	bf00      	nop
 8003560:	40023800 	.word	0x40023800
 8003564:	00f42400 	.word	0x00f42400

08003568 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003568:	b580      	push	{r7, lr}
 800356a:	b086      	sub	sp, #24
 800356c:	af00      	add	r7, sp, #0
 800356e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	2b00      	cmp	r3, #0
 8003574:	d101      	bne.n	800357a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003576:	2301      	movs	r3, #1
 8003578:	e28d      	b.n	8003a96 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	f003 0301 	and.w	r3, r3, #1
 8003582:	2b00      	cmp	r3, #0
 8003584:	f000 8083 	beq.w	800368e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003588:	4b94      	ldr	r3, [pc, #592]	@ (80037dc <HAL_RCC_OscConfig+0x274>)
 800358a:	689b      	ldr	r3, [r3, #8]
 800358c:	f003 030c 	and.w	r3, r3, #12
 8003590:	2b04      	cmp	r3, #4
 8003592:	d019      	beq.n	80035c8 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003594:	4b91      	ldr	r3, [pc, #580]	@ (80037dc <HAL_RCC_OscConfig+0x274>)
 8003596:	689b      	ldr	r3, [r3, #8]
 8003598:	f003 030c 	and.w	r3, r3, #12
        || \
 800359c:	2b08      	cmp	r3, #8
 800359e:	d106      	bne.n	80035ae <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80035a0:	4b8e      	ldr	r3, [pc, #568]	@ (80037dc <HAL_RCC_OscConfig+0x274>)
 80035a2:	685b      	ldr	r3, [r3, #4]
 80035a4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80035a8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80035ac:	d00c      	beq.n	80035c8 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80035ae:	4b8b      	ldr	r3, [pc, #556]	@ (80037dc <HAL_RCC_OscConfig+0x274>)
 80035b0:	689b      	ldr	r3, [r3, #8]
 80035b2:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80035b6:	2b0c      	cmp	r3, #12
 80035b8:	d112      	bne.n	80035e0 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80035ba:	4b88      	ldr	r3, [pc, #544]	@ (80037dc <HAL_RCC_OscConfig+0x274>)
 80035bc:	685b      	ldr	r3, [r3, #4]
 80035be:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80035c2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80035c6:	d10b      	bne.n	80035e0 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80035c8:	4b84      	ldr	r3, [pc, #528]	@ (80037dc <HAL_RCC_OscConfig+0x274>)
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d05b      	beq.n	800368c <HAL_RCC_OscConfig+0x124>
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	685b      	ldr	r3, [r3, #4]
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d157      	bne.n	800368c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80035dc:	2301      	movs	r3, #1
 80035de:	e25a      	b.n	8003a96 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	685b      	ldr	r3, [r3, #4]
 80035e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80035e8:	d106      	bne.n	80035f8 <HAL_RCC_OscConfig+0x90>
 80035ea:	4b7c      	ldr	r3, [pc, #496]	@ (80037dc <HAL_RCC_OscConfig+0x274>)
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	4a7b      	ldr	r2, [pc, #492]	@ (80037dc <HAL_RCC_OscConfig+0x274>)
 80035f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80035f4:	6013      	str	r3, [r2, #0]
 80035f6:	e01d      	b.n	8003634 <HAL_RCC_OscConfig+0xcc>
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	685b      	ldr	r3, [r3, #4]
 80035fc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003600:	d10c      	bne.n	800361c <HAL_RCC_OscConfig+0xb4>
 8003602:	4b76      	ldr	r3, [pc, #472]	@ (80037dc <HAL_RCC_OscConfig+0x274>)
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	4a75      	ldr	r2, [pc, #468]	@ (80037dc <HAL_RCC_OscConfig+0x274>)
 8003608:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800360c:	6013      	str	r3, [r2, #0]
 800360e:	4b73      	ldr	r3, [pc, #460]	@ (80037dc <HAL_RCC_OscConfig+0x274>)
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	4a72      	ldr	r2, [pc, #456]	@ (80037dc <HAL_RCC_OscConfig+0x274>)
 8003614:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003618:	6013      	str	r3, [r2, #0]
 800361a:	e00b      	b.n	8003634 <HAL_RCC_OscConfig+0xcc>
 800361c:	4b6f      	ldr	r3, [pc, #444]	@ (80037dc <HAL_RCC_OscConfig+0x274>)
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	4a6e      	ldr	r2, [pc, #440]	@ (80037dc <HAL_RCC_OscConfig+0x274>)
 8003622:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003626:	6013      	str	r3, [r2, #0]
 8003628:	4b6c      	ldr	r3, [pc, #432]	@ (80037dc <HAL_RCC_OscConfig+0x274>)
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	4a6b      	ldr	r2, [pc, #428]	@ (80037dc <HAL_RCC_OscConfig+0x274>)
 800362e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003632:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	685b      	ldr	r3, [r3, #4]
 8003638:	2b00      	cmp	r3, #0
 800363a:	d013      	beq.n	8003664 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800363c:	f7fe f80c 	bl	8001658 <HAL_GetTick>
 8003640:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003642:	e008      	b.n	8003656 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003644:	f7fe f808 	bl	8001658 <HAL_GetTick>
 8003648:	4602      	mov	r2, r0
 800364a:	693b      	ldr	r3, [r7, #16]
 800364c:	1ad3      	subs	r3, r2, r3
 800364e:	2b64      	cmp	r3, #100	@ 0x64
 8003650:	d901      	bls.n	8003656 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8003652:	2303      	movs	r3, #3
 8003654:	e21f      	b.n	8003a96 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003656:	4b61      	ldr	r3, [pc, #388]	@ (80037dc <HAL_RCC_OscConfig+0x274>)
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800365e:	2b00      	cmp	r3, #0
 8003660:	d0f0      	beq.n	8003644 <HAL_RCC_OscConfig+0xdc>
 8003662:	e014      	b.n	800368e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003664:	f7fd fff8 	bl	8001658 <HAL_GetTick>
 8003668:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800366a:	e008      	b.n	800367e <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800366c:	f7fd fff4 	bl	8001658 <HAL_GetTick>
 8003670:	4602      	mov	r2, r0
 8003672:	693b      	ldr	r3, [r7, #16]
 8003674:	1ad3      	subs	r3, r2, r3
 8003676:	2b64      	cmp	r3, #100	@ 0x64
 8003678:	d901      	bls.n	800367e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800367a:	2303      	movs	r3, #3
 800367c:	e20b      	b.n	8003a96 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800367e:	4b57      	ldr	r3, [pc, #348]	@ (80037dc <HAL_RCC_OscConfig+0x274>)
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003686:	2b00      	cmp	r3, #0
 8003688:	d1f0      	bne.n	800366c <HAL_RCC_OscConfig+0x104>
 800368a:	e000      	b.n	800368e <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800368c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f003 0302 	and.w	r3, r3, #2
 8003696:	2b00      	cmp	r3, #0
 8003698:	d06f      	beq.n	800377a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800369a:	4b50      	ldr	r3, [pc, #320]	@ (80037dc <HAL_RCC_OscConfig+0x274>)
 800369c:	689b      	ldr	r3, [r3, #8]
 800369e:	f003 030c 	and.w	r3, r3, #12
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d017      	beq.n	80036d6 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80036a6:	4b4d      	ldr	r3, [pc, #308]	@ (80037dc <HAL_RCC_OscConfig+0x274>)
 80036a8:	689b      	ldr	r3, [r3, #8]
 80036aa:	f003 030c 	and.w	r3, r3, #12
        || \
 80036ae:	2b08      	cmp	r3, #8
 80036b0:	d105      	bne.n	80036be <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80036b2:	4b4a      	ldr	r3, [pc, #296]	@ (80037dc <HAL_RCC_OscConfig+0x274>)
 80036b4:	685b      	ldr	r3, [r3, #4]
 80036b6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d00b      	beq.n	80036d6 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80036be:	4b47      	ldr	r3, [pc, #284]	@ (80037dc <HAL_RCC_OscConfig+0x274>)
 80036c0:	689b      	ldr	r3, [r3, #8]
 80036c2:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80036c6:	2b0c      	cmp	r3, #12
 80036c8:	d11c      	bne.n	8003704 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80036ca:	4b44      	ldr	r3, [pc, #272]	@ (80037dc <HAL_RCC_OscConfig+0x274>)
 80036cc:	685b      	ldr	r3, [r3, #4]
 80036ce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d116      	bne.n	8003704 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80036d6:	4b41      	ldr	r3, [pc, #260]	@ (80037dc <HAL_RCC_OscConfig+0x274>)
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	f003 0302 	and.w	r3, r3, #2
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d005      	beq.n	80036ee <HAL_RCC_OscConfig+0x186>
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	68db      	ldr	r3, [r3, #12]
 80036e6:	2b01      	cmp	r3, #1
 80036e8:	d001      	beq.n	80036ee <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80036ea:	2301      	movs	r3, #1
 80036ec:	e1d3      	b.n	8003a96 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80036ee:	4b3b      	ldr	r3, [pc, #236]	@ (80037dc <HAL_RCC_OscConfig+0x274>)
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	691b      	ldr	r3, [r3, #16]
 80036fa:	00db      	lsls	r3, r3, #3
 80036fc:	4937      	ldr	r1, [pc, #220]	@ (80037dc <HAL_RCC_OscConfig+0x274>)
 80036fe:	4313      	orrs	r3, r2
 8003700:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003702:	e03a      	b.n	800377a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	68db      	ldr	r3, [r3, #12]
 8003708:	2b00      	cmp	r3, #0
 800370a:	d020      	beq.n	800374e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800370c:	4b34      	ldr	r3, [pc, #208]	@ (80037e0 <HAL_RCC_OscConfig+0x278>)
 800370e:	2201      	movs	r2, #1
 8003710:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003712:	f7fd ffa1 	bl	8001658 <HAL_GetTick>
 8003716:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003718:	e008      	b.n	800372c <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800371a:	f7fd ff9d 	bl	8001658 <HAL_GetTick>
 800371e:	4602      	mov	r2, r0
 8003720:	693b      	ldr	r3, [r7, #16]
 8003722:	1ad3      	subs	r3, r2, r3
 8003724:	2b02      	cmp	r3, #2
 8003726:	d901      	bls.n	800372c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8003728:	2303      	movs	r3, #3
 800372a:	e1b4      	b.n	8003a96 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800372c:	4b2b      	ldr	r3, [pc, #172]	@ (80037dc <HAL_RCC_OscConfig+0x274>)
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	f003 0302 	and.w	r3, r3, #2
 8003734:	2b00      	cmp	r3, #0
 8003736:	d0f0      	beq.n	800371a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003738:	4b28      	ldr	r3, [pc, #160]	@ (80037dc <HAL_RCC_OscConfig+0x274>)
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	691b      	ldr	r3, [r3, #16]
 8003744:	00db      	lsls	r3, r3, #3
 8003746:	4925      	ldr	r1, [pc, #148]	@ (80037dc <HAL_RCC_OscConfig+0x274>)
 8003748:	4313      	orrs	r3, r2
 800374a:	600b      	str	r3, [r1, #0]
 800374c:	e015      	b.n	800377a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800374e:	4b24      	ldr	r3, [pc, #144]	@ (80037e0 <HAL_RCC_OscConfig+0x278>)
 8003750:	2200      	movs	r2, #0
 8003752:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003754:	f7fd ff80 	bl	8001658 <HAL_GetTick>
 8003758:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800375a:	e008      	b.n	800376e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800375c:	f7fd ff7c 	bl	8001658 <HAL_GetTick>
 8003760:	4602      	mov	r2, r0
 8003762:	693b      	ldr	r3, [r7, #16]
 8003764:	1ad3      	subs	r3, r2, r3
 8003766:	2b02      	cmp	r3, #2
 8003768:	d901      	bls.n	800376e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800376a:	2303      	movs	r3, #3
 800376c:	e193      	b.n	8003a96 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800376e:	4b1b      	ldr	r3, [pc, #108]	@ (80037dc <HAL_RCC_OscConfig+0x274>)
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f003 0302 	and.w	r3, r3, #2
 8003776:	2b00      	cmp	r3, #0
 8003778:	d1f0      	bne.n	800375c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	f003 0308 	and.w	r3, r3, #8
 8003782:	2b00      	cmp	r3, #0
 8003784:	d036      	beq.n	80037f4 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	695b      	ldr	r3, [r3, #20]
 800378a:	2b00      	cmp	r3, #0
 800378c:	d016      	beq.n	80037bc <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800378e:	4b15      	ldr	r3, [pc, #84]	@ (80037e4 <HAL_RCC_OscConfig+0x27c>)
 8003790:	2201      	movs	r2, #1
 8003792:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003794:	f7fd ff60 	bl	8001658 <HAL_GetTick>
 8003798:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800379a:	e008      	b.n	80037ae <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800379c:	f7fd ff5c 	bl	8001658 <HAL_GetTick>
 80037a0:	4602      	mov	r2, r0
 80037a2:	693b      	ldr	r3, [r7, #16]
 80037a4:	1ad3      	subs	r3, r2, r3
 80037a6:	2b02      	cmp	r3, #2
 80037a8:	d901      	bls.n	80037ae <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80037aa:	2303      	movs	r3, #3
 80037ac:	e173      	b.n	8003a96 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80037ae:	4b0b      	ldr	r3, [pc, #44]	@ (80037dc <HAL_RCC_OscConfig+0x274>)
 80037b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80037b2:	f003 0302 	and.w	r3, r3, #2
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d0f0      	beq.n	800379c <HAL_RCC_OscConfig+0x234>
 80037ba:	e01b      	b.n	80037f4 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80037bc:	4b09      	ldr	r3, [pc, #36]	@ (80037e4 <HAL_RCC_OscConfig+0x27c>)
 80037be:	2200      	movs	r2, #0
 80037c0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037c2:	f7fd ff49 	bl	8001658 <HAL_GetTick>
 80037c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80037c8:	e00e      	b.n	80037e8 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80037ca:	f7fd ff45 	bl	8001658 <HAL_GetTick>
 80037ce:	4602      	mov	r2, r0
 80037d0:	693b      	ldr	r3, [r7, #16]
 80037d2:	1ad3      	subs	r3, r2, r3
 80037d4:	2b02      	cmp	r3, #2
 80037d6:	d907      	bls.n	80037e8 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80037d8:	2303      	movs	r3, #3
 80037da:	e15c      	b.n	8003a96 <HAL_RCC_OscConfig+0x52e>
 80037dc:	40023800 	.word	0x40023800
 80037e0:	42470000 	.word	0x42470000
 80037e4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80037e8:	4b8a      	ldr	r3, [pc, #552]	@ (8003a14 <HAL_RCC_OscConfig+0x4ac>)
 80037ea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80037ec:	f003 0302 	and.w	r3, r3, #2
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d1ea      	bne.n	80037ca <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	f003 0304 	and.w	r3, r3, #4
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	f000 8097 	beq.w	8003930 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003802:	2300      	movs	r3, #0
 8003804:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003806:	4b83      	ldr	r3, [pc, #524]	@ (8003a14 <HAL_RCC_OscConfig+0x4ac>)
 8003808:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800380a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800380e:	2b00      	cmp	r3, #0
 8003810:	d10f      	bne.n	8003832 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003812:	2300      	movs	r3, #0
 8003814:	60bb      	str	r3, [r7, #8]
 8003816:	4b7f      	ldr	r3, [pc, #508]	@ (8003a14 <HAL_RCC_OscConfig+0x4ac>)
 8003818:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800381a:	4a7e      	ldr	r2, [pc, #504]	@ (8003a14 <HAL_RCC_OscConfig+0x4ac>)
 800381c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003820:	6413      	str	r3, [r2, #64]	@ 0x40
 8003822:	4b7c      	ldr	r3, [pc, #496]	@ (8003a14 <HAL_RCC_OscConfig+0x4ac>)
 8003824:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003826:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800382a:	60bb      	str	r3, [r7, #8]
 800382c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800382e:	2301      	movs	r3, #1
 8003830:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003832:	4b79      	ldr	r3, [pc, #484]	@ (8003a18 <HAL_RCC_OscConfig+0x4b0>)
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800383a:	2b00      	cmp	r3, #0
 800383c:	d118      	bne.n	8003870 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800383e:	4b76      	ldr	r3, [pc, #472]	@ (8003a18 <HAL_RCC_OscConfig+0x4b0>)
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	4a75      	ldr	r2, [pc, #468]	@ (8003a18 <HAL_RCC_OscConfig+0x4b0>)
 8003844:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003848:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800384a:	f7fd ff05 	bl	8001658 <HAL_GetTick>
 800384e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003850:	e008      	b.n	8003864 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003852:	f7fd ff01 	bl	8001658 <HAL_GetTick>
 8003856:	4602      	mov	r2, r0
 8003858:	693b      	ldr	r3, [r7, #16]
 800385a:	1ad3      	subs	r3, r2, r3
 800385c:	2b02      	cmp	r3, #2
 800385e:	d901      	bls.n	8003864 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8003860:	2303      	movs	r3, #3
 8003862:	e118      	b.n	8003a96 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003864:	4b6c      	ldr	r3, [pc, #432]	@ (8003a18 <HAL_RCC_OscConfig+0x4b0>)
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800386c:	2b00      	cmp	r3, #0
 800386e:	d0f0      	beq.n	8003852 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	689b      	ldr	r3, [r3, #8]
 8003874:	2b01      	cmp	r3, #1
 8003876:	d106      	bne.n	8003886 <HAL_RCC_OscConfig+0x31e>
 8003878:	4b66      	ldr	r3, [pc, #408]	@ (8003a14 <HAL_RCC_OscConfig+0x4ac>)
 800387a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800387c:	4a65      	ldr	r2, [pc, #404]	@ (8003a14 <HAL_RCC_OscConfig+0x4ac>)
 800387e:	f043 0301 	orr.w	r3, r3, #1
 8003882:	6713      	str	r3, [r2, #112]	@ 0x70
 8003884:	e01c      	b.n	80038c0 <HAL_RCC_OscConfig+0x358>
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	689b      	ldr	r3, [r3, #8]
 800388a:	2b05      	cmp	r3, #5
 800388c:	d10c      	bne.n	80038a8 <HAL_RCC_OscConfig+0x340>
 800388e:	4b61      	ldr	r3, [pc, #388]	@ (8003a14 <HAL_RCC_OscConfig+0x4ac>)
 8003890:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003892:	4a60      	ldr	r2, [pc, #384]	@ (8003a14 <HAL_RCC_OscConfig+0x4ac>)
 8003894:	f043 0304 	orr.w	r3, r3, #4
 8003898:	6713      	str	r3, [r2, #112]	@ 0x70
 800389a:	4b5e      	ldr	r3, [pc, #376]	@ (8003a14 <HAL_RCC_OscConfig+0x4ac>)
 800389c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800389e:	4a5d      	ldr	r2, [pc, #372]	@ (8003a14 <HAL_RCC_OscConfig+0x4ac>)
 80038a0:	f043 0301 	orr.w	r3, r3, #1
 80038a4:	6713      	str	r3, [r2, #112]	@ 0x70
 80038a6:	e00b      	b.n	80038c0 <HAL_RCC_OscConfig+0x358>
 80038a8:	4b5a      	ldr	r3, [pc, #360]	@ (8003a14 <HAL_RCC_OscConfig+0x4ac>)
 80038aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038ac:	4a59      	ldr	r2, [pc, #356]	@ (8003a14 <HAL_RCC_OscConfig+0x4ac>)
 80038ae:	f023 0301 	bic.w	r3, r3, #1
 80038b2:	6713      	str	r3, [r2, #112]	@ 0x70
 80038b4:	4b57      	ldr	r3, [pc, #348]	@ (8003a14 <HAL_RCC_OscConfig+0x4ac>)
 80038b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038b8:	4a56      	ldr	r2, [pc, #344]	@ (8003a14 <HAL_RCC_OscConfig+0x4ac>)
 80038ba:	f023 0304 	bic.w	r3, r3, #4
 80038be:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	689b      	ldr	r3, [r3, #8]
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d015      	beq.n	80038f4 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038c8:	f7fd fec6 	bl	8001658 <HAL_GetTick>
 80038cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80038ce:	e00a      	b.n	80038e6 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80038d0:	f7fd fec2 	bl	8001658 <HAL_GetTick>
 80038d4:	4602      	mov	r2, r0
 80038d6:	693b      	ldr	r3, [r7, #16]
 80038d8:	1ad3      	subs	r3, r2, r3
 80038da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80038de:	4293      	cmp	r3, r2
 80038e0:	d901      	bls.n	80038e6 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80038e2:	2303      	movs	r3, #3
 80038e4:	e0d7      	b.n	8003a96 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80038e6:	4b4b      	ldr	r3, [pc, #300]	@ (8003a14 <HAL_RCC_OscConfig+0x4ac>)
 80038e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038ea:	f003 0302 	and.w	r3, r3, #2
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d0ee      	beq.n	80038d0 <HAL_RCC_OscConfig+0x368>
 80038f2:	e014      	b.n	800391e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038f4:	f7fd feb0 	bl	8001658 <HAL_GetTick>
 80038f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80038fa:	e00a      	b.n	8003912 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80038fc:	f7fd feac 	bl	8001658 <HAL_GetTick>
 8003900:	4602      	mov	r2, r0
 8003902:	693b      	ldr	r3, [r7, #16]
 8003904:	1ad3      	subs	r3, r2, r3
 8003906:	f241 3288 	movw	r2, #5000	@ 0x1388
 800390a:	4293      	cmp	r3, r2
 800390c:	d901      	bls.n	8003912 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800390e:	2303      	movs	r3, #3
 8003910:	e0c1      	b.n	8003a96 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003912:	4b40      	ldr	r3, [pc, #256]	@ (8003a14 <HAL_RCC_OscConfig+0x4ac>)
 8003914:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003916:	f003 0302 	and.w	r3, r3, #2
 800391a:	2b00      	cmp	r3, #0
 800391c:	d1ee      	bne.n	80038fc <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800391e:	7dfb      	ldrb	r3, [r7, #23]
 8003920:	2b01      	cmp	r3, #1
 8003922:	d105      	bne.n	8003930 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003924:	4b3b      	ldr	r3, [pc, #236]	@ (8003a14 <HAL_RCC_OscConfig+0x4ac>)
 8003926:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003928:	4a3a      	ldr	r2, [pc, #232]	@ (8003a14 <HAL_RCC_OscConfig+0x4ac>)
 800392a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800392e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	699b      	ldr	r3, [r3, #24]
 8003934:	2b00      	cmp	r3, #0
 8003936:	f000 80ad 	beq.w	8003a94 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800393a:	4b36      	ldr	r3, [pc, #216]	@ (8003a14 <HAL_RCC_OscConfig+0x4ac>)
 800393c:	689b      	ldr	r3, [r3, #8]
 800393e:	f003 030c 	and.w	r3, r3, #12
 8003942:	2b08      	cmp	r3, #8
 8003944:	d060      	beq.n	8003a08 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	699b      	ldr	r3, [r3, #24]
 800394a:	2b02      	cmp	r3, #2
 800394c:	d145      	bne.n	80039da <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800394e:	4b33      	ldr	r3, [pc, #204]	@ (8003a1c <HAL_RCC_OscConfig+0x4b4>)
 8003950:	2200      	movs	r2, #0
 8003952:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003954:	f7fd fe80 	bl	8001658 <HAL_GetTick>
 8003958:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800395a:	e008      	b.n	800396e <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800395c:	f7fd fe7c 	bl	8001658 <HAL_GetTick>
 8003960:	4602      	mov	r2, r0
 8003962:	693b      	ldr	r3, [r7, #16]
 8003964:	1ad3      	subs	r3, r2, r3
 8003966:	2b02      	cmp	r3, #2
 8003968:	d901      	bls.n	800396e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800396a:	2303      	movs	r3, #3
 800396c:	e093      	b.n	8003a96 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800396e:	4b29      	ldr	r3, [pc, #164]	@ (8003a14 <HAL_RCC_OscConfig+0x4ac>)
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003976:	2b00      	cmp	r3, #0
 8003978:	d1f0      	bne.n	800395c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	69da      	ldr	r2, [r3, #28]
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	6a1b      	ldr	r3, [r3, #32]
 8003982:	431a      	orrs	r2, r3
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003988:	019b      	lsls	r3, r3, #6
 800398a:	431a      	orrs	r2, r3
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003990:	085b      	lsrs	r3, r3, #1
 8003992:	3b01      	subs	r3, #1
 8003994:	041b      	lsls	r3, r3, #16
 8003996:	431a      	orrs	r2, r3
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800399c:	061b      	lsls	r3, r3, #24
 800399e:	431a      	orrs	r2, r3
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039a4:	071b      	lsls	r3, r3, #28
 80039a6:	491b      	ldr	r1, [pc, #108]	@ (8003a14 <HAL_RCC_OscConfig+0x4ac>)
 80039a8:	4313      	orrs	r3, r2
 80039aa:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80039ac:	4b1b      	ldr	r3, [pc, #108]	@ (8003a1c <HAL_RCC_OscConfig+0x4b4>)
 80039ae:	2201      	movs	r2, #1
 80039b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039b2:	f7fd fe51 	bl	8001658 <HAL_GetTick>
 80039b6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80039b8:	e008      	b.n	80039cc <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039ba:	f7fd fe4d 	bl	8001658 <HAL_GetTick>
 80039be:	4602      	mov	r2, r0
 80039c0:	693b      	ldr	r3, [r7, #16]
 80039c2:	1ad3      	subs	r3, r2, r3
 80039c4:	2b02      	cmp	r3, #2
 80039c6:	d901      	bls.n	80039cc <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80039c8:	2303      	movs	r3, #3
 80039ca:	e064      	b.n	8003a96 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80039cc:	4b11      	ldr	r3, [pc, #68]	@ (8003a14 <HAL_RCC_OscConfig+0x4ac>)
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d0f0      	beq.n	80039ba <HAL_RCC_OscConfig+0x452>
 80039d8:	e05c      	b.n	8003a94 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80039da:	4b10      	ldr	r3, [pc, #64]	@ (8003a1c <HAL_RCC_OscConfig+0x4b4>)
 80039dc:	2200      	movs	r2, #0
 80039de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039e0:	f7fd fe3a 	bl	8001658 <HAL_GetTick>
 80039e4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80039e6:	e008      	b.n	80039fa <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039e8:	f7fd fe36 	bl	8001658 <HAL_GetTick>
 80039ec:	4602      	mov	r2, r0
 80039ee:	693b      	ldr	r3, [r7, #16]
 80039f0:	1ad3      	subs	r3, r2, r3
 80039f2:	2b02      	cmp	r3, #2
 80039f4:	d901      	bls.n	80039fa <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80039f6:	2303      	movs	r3, #3
 80039f8:	e04d      	b.n	8003a96 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80039fa:	4b06      	ldr	r3, [pc, #24]	@ (8003a14 <HAL_RCC_OscConfig+0x4ac>)
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d1f0      	bne.n	80039e8 <HAL_RCC_OscConfig+0x480>
 8003a06:	e045      	b.n	8003a94 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	699b      	ldr	r3, [r3, #24]
 8003a0c:	2b01      	cmp	r3, #1
 8003a0e:	d107      	bne.n	8003a20 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8003a10:	2301      	movs	r3, #1
 8003a12:	e040      	b.n	8003a96 <HAL_RCC_OscConfig+0x52e>
 8003a14:	40023800 	.word	0x40023800
 8003a18:	40007000 	.word	0x40007000
 8003a1c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003a20:	4b1f      	ldr	r3, [pc, #124]	@ (8003aa0 <HAL_RCC_OscConfig+0x538>)
 8003a22:	685b      	ldr	r3, [r3, #4]
 8003a24:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	699b      	ldr	r3, [r3, #24]
 8003a2a:	2b01      	cmp	r3, #1
 8003a2c:	d030      	beq.n	8003a90 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003a38:	429a      	cmp	r2, r3
 8003a3a:	d129      	bne.n	8003a90 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a46:	429a      	cmp	r2, r3
 8003a48:	d122      	bne.n	8003a90 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003a4a:	68fa      	ldr	r2, [r7, #12]
 8003a4c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003a50:	4013      	ands	r3, r2
 8003a52:	687a      	ldr	r2, [r7, #4]
 8003a54:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003a56:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003a58:	4293      	cmp	r3, r2
 8003a5a:	d119      	bne.n	8003a90 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a66:	085b      	lsrs	r3, r3, #1
 8003a68:	3b01      	subs	r3, #1
 8003a6a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003a6c:	429a      	cmp	r2, r3
 8003a6e:	d10f      	bne.n	8003a90 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a7a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003a7c:	429a      	cmp	r2, r3
 8003a7e:	d107      	bne.n	8003a90 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a8a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003a8c:	429a      	cmp	r2, r3
 8003a8e:	d001      	beq.n	8003a94 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003a90:	2301      	movs	r3, #1
 8003a92:	e000      	b.n	8003a96 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8003a94:	2300      	movs	r3, #0
}
 8003a96:	4618      	mov	r0, r3
 8003a98:	3718      	adds	r7, #24
 8003a9a:	46bd      	mov	sp, r7
 8003a9c:	bd80      	pop	{r7, pc}
 8003a9e:	bf00      	nop
 8003aa0:	40023800 	.word	0x40023800

08003aa4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	b082      	sub	sp, #8
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d101      	bne.n	8003ab6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003ab2:	2301      	movs	r3, #1
 8003ab4:	e07b      	b.n	8003bae <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d108      	bne.n	8003ad0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	685b      	ldr	r3, [r3, #4]
 8003ac2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003ac6:	d009      	beq.n	8003adc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	2200      	movs	r2, #0
 8003acc:	61da      	str	r2, [r3, #28]
 8003ace:	e005      	b.n	8003adc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	2200      	movs	r2, #0
 8003ad4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	2200      	movs	r2, #0
 8003ada:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	2200      	movs	r2, #0
 8003ae0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003ae8:	b2db      	uxtb	r3, r3
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d106      	bne.n	8003afc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	2200      	movs	r2, #0
 8003af2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003af6:	6878      	ldr	r0, [r7, #4]
 8003af8:	f7fc fe76 	bl	80007e8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	2202      	movs	r2, #2
 8003b00:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	681a      	ldr	r2, [r3, #0]
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003b12:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	685b      	ldr	r3, [r3, #4]
 8003b18:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	689b      	ldr	r3, [r3, #8]
 8003b20:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003b24:	431a      	orrs	r2, r3
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	68db      	ldr	r3, [r3, #12]
 8003b2a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003b2e:	431a      	orrs	r2, r3
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	691b      	ldr	r3, [r3, #16]
 8003b34:	f003 0302 	and.w	r3, r3, #2
 8003b38:	431a      	orrs	r2, r3
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	695b      	ldr	r3, [r3, #20]
 8003b3e:	f003 0301 	and.w	r3, r3, #1
 8003b42:	431a      	orrs	r2, r3
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	699b      	ldr	r3, [r3, #24]
 8003b48:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003b4c:	431a      	orrs	r2, r3
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	69db      	ldr	r3, [r3, #28]
 8003b52:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003b56:	431a      	orrs	r2, r3
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	6a1b      	ldr	r3, [r3, #32]
 8003b5c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b60:	ea42 0103 	orr.w	r1, r2, r3
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b68:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	430a      	orrs	r2, r1
 8003b72:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	699b      	ldr	r3, [r3, #24]
 8003b78:	0c1b      	lsrs	r3, r3, #16
 8003b7a:	f003 0104 	and.w	r1, r3, #4
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b82:	f003 0210 	and.w	r2, r3, #16
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	430a      	orrs	r2, r1
 8003b8c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	69da      	ldr	r2, [r3, #28]
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003b9c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	2200      	movs	r2, #0
 8003ba2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	2201      	movs	r2, #1
 8003ba8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8003bac:	2300      	movs	r3, #0
}
 8003bae:	4618      	mov	r0, r3
 8003bb0:	3708      	adds	r7, #8
 8003bb2:	46bd      	mov	sp, r7
 8003bb4:	bd80      	pop	{r7, pc}

08003bb6 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003bb6:	b580      	push	{r7, lr}
 8003bb8:	b088      	sub	sp, #32
 8003bba:	af00      	add	r7, sp, #0
 8003bbc:	60f8      	str	r0, [r7, #12]
 8003bbe:	60b9      	str	r1, [r7, #8]
 8003bc0:	603b      	str	r3, [r7, #0]
 8003bc2:	4613      	mov	r3, r2
 8003bc4:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003bc6:	f7fd fd47 	bl	8001658 <HAL_GetTick>
 8003bca:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8003bcc:	88fb      	ldrh	r3, [r7, #6]
 8003bce:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003bd6:	b2db      	uxtb	r3, r3
 8003bd8:	2b01      	cmp	r3, #1
 8003bda:	d001      	beq.n	8003be0 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8003bdc:	2302      	movs	r3, #2
 8003bde:	e12a      	b.n	8003e36 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8003be0:	68bb      	ldr	r3, [r7, #8]
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d002      	beq.n	8003bec <HAL_SPI_Transmit+0x36>
 8003be6:	88fb      	ldrh	r3, [r7, #6]
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d101      	bne.n	8003bf0 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8003bec:	2301      	movs	r3, #1
 8003bee:	e122      	b.n	8003e36 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003bf6:	2b01      	cmp	r3, #1
 8003bf8:	d101      	bne.n	8003bfe <HAL_SPI_Transmit+0x48>
 8003bfa:	2302      	movs	r3, #2
 8003bfc:	e11b      	b.n	8003e36 <HAL_SPI_Transmit+0x280>
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	2201      	movs	r2, #1
 8003c02:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	2203      	movs	r2, #3
 8003c0a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	2200      	movs	r2, #0
 8003c12:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	68ba      	ldr	r2, [r7, #8]
 8003c18:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	88fa      	ldrh	r2, [r7, #6]
 8003c1e:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	88fa      	ldrh	r2, [r7, #6]
 8003c24:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	2200      	movs	r2, #0
 8003c2a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	2200      	movs	r2, #0
 8003c30:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	2200      	movs	r2, #0
 8003c36:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	2200      	movs	r2, #0
 8003c3c:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	2200      	movs	r2, #0
 8003c42:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	689b      	ldr	r3, [r3, #8]
 8003c48:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003c4c:	d10f      	bne.n	8003c6e <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	681a      	ldr	r2, [r3, #0]
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003c5c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	681a      	ldr	r2, [r3, #0]
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003c6c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c78:	2b40      	cmp	r3, #64	@ 0x40
 8003c7a:	d007      	beq.n	8003c8c <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	681a      	ldr	r2, [r3, #0]
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003c8a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	68db      	ldr	r3, [r3, #12]
 8003c90:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003c94:	d152      	bne.n	8003d3c <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	685b      	ldr	r3, [r3, #4]
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d002      	beq.n	8003ca4 <HAL_SPI_Transmit+0xee>
 8003c9e:	8b7b      	ldrh	r3, [r7, #26]
 8003ca0:	2b01      	cmp	r3, #1
 8003ca2:	d145      	bne.n	8003d30 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ca8:	881a      	ldrh	r2, [r3, #0]
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cb4:	1c9a      	adds	r2, r3, #2
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003cbe:	b29b      	uxth	r3, r3
 8003cc0:	3b01      	subs	r3, #1
 8003cc2:	b29a      	uxth	r2, r3
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003cc8:	e032      	b.n	8003d30 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	689b      	ldr	r3, [r3, #8]
 8003cd0:	f003 0302 	and.w	r3, r3, #2
 8003cd4:	2b02      	cmp	r3, #2
 8003cd6:	d112      	bne.n	8003cfe <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cdc:	881a      	ldrh	r2, [r3, #0]
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ce8:	1c9a      	adds	r2, r3, #2
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003cf2:	b29b      	uxth	r3, r3
 8003cf4:	3b01      	subs	r3, #1
 8003cf6:	b29a      	uxth	r2, r3
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003cfc:	e018      	b.n	8003d30 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003cfe:	f7fd fcab 	bl	8001658 <HAL_GetTick>
 8003d02:	4602      	mov	r2, r0
 8003d04:	69fb      	ldr	r3, [r7, #28]
 8003d06:	1ad3      	subs	r3, r2, r3
 8003d08:	683a      	ldr	r2, [r7, #0]
 8003d0a:	429a      	cmp	r2, r3
 8003d0c:	d803      	bhi.n	8003d16 <HAL_SPI_Transmit+0x160>
 8003d0e:	683b      	ldr	r3, [r7, #0]
 8003d10:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003d14:	d102      	bne.n	8003d1c <HAL_SPI_Transmit+0x166>
 8003d16:	683b      	ldr	r3, [r7, #0]
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d109      	bne.n	8003d30 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	2201      	movs	r2, #1
 8003d20:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	2200      	movs	r2, #0
 8003d28:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003d2c:	2303      	movs	r3, #3
 8003d2e:	e082      	b.n	8003e36 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003d34:	b29b      	uxth	r3, r3
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d1c7      	bne.n	8003cca <HAL_SPI_Transmit+0x114>
 8003d3a:	e053      	b.n	8003de4 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	685b      	ldr	r3, [r3, #4]
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d002      	beq.n	8003d4a <HAL_SPI_Transmit+0x194>
 8003d44:	8b7b      	ldrh	r3, [r7, #26]
 8003d46:	2b01      	cmp	r3, #1
 8003d48:	d147      	bne.n	8003dda <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	330c      	adds	r3, #12
 8003d54:	7812      	ldrb	r2, [r2, #0]
 8003d56:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d5c:	1c5a      	adds	r2, r3, #1
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003d66:	b29b      	uxth	r3, r3
 8003d68:	3b01      	subs	r3, #1
 8003d6a:	b29a      	uxth	r2, r3
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003d70:	e033      	b.n	8003dda <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	689b      	ldr	r3, [r3, #8]
 8003d78:	f003 0302 	and.w	r3, r3, #2
 8003d7c:	2b02      	cmp	r3, #2
 8003d7e:	d113      	bne.n	8003da8 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	330c      	adds	r3, #12
 8003d8a:	7812      	ldrb	r2, [r2, #0]
 8003d8c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d92:	1c5a      	adds	r2, r3, #1
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003d9c:	b29b      	uxth	r3, r3
 8003d9e:	3b01      	subs	r3, #1
 8003da0:	b29a      	uxth	r2, r3
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003da6:	e018      	b.n	8003dda <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003da8:	f7fd fc56 	bl	8001658 <HAL_GetTick>
 8003dac:	4602      	mov	r2, r0
 8003dae:	69fb      	ldr	r3, [r7, #28]
 8003db0:	1ad3      	subs	r3, r2, r3
 8003db2:	683a      	ldr	r2, [r7, #0]
 8003db4:	429a      	cmp	r2, r3
 8003db6:	d803      	bhi.n	8003dc0 <HAL_SPI_Transmit+0x20a>
 8003db8:	683b      	ldr	r3, [r7, #0]
 8003dba:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003dbe:	d102      	bne.n	8003dc6 <HAL_SPI_Transmit+0x210>
 8003dc0:	683b      	ldr	r3, [r7, #0]
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d109      	bne.n	8003dda <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	2201      	movs	r2, #1
 8003dca:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	2200      	movs	r2, #0
 8003dd2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003dd6:	2303      	movs	r3, #3
 8003dd8:	e02d      	b.n	8003e36 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003dde:	b29b      	uxth	r3, r3
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d1c6      	bne.n	8003d72 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003de4:	69fa      	ldr	r2, [r7, #28]
 8003de6:	6839      	ldr	r1, [r7, #0]
 8003de8:	68f8      	ldr	r0, [r7, #12]
 8003dea:	f000 f9cf 	bl	800418c <SPI_EndRxTxTransaction>
 8003dee:	4603      	mov	r3, r0
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d002      	beq.n	8003dfa <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	2220      	movs	r2, #32
 8003df8:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	689b      	ldr	r3, [r3, #8]
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d10a      	bne.n	8003e18 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003e02:	2300      	movs	r3, #0
 8003e04:	617b      	str	r3, [r7, #20]
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	68db      	ldr	r3, [r3, #12]
 8003e0c:	617b      	str	r3, [r7, #20]
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	689b      	ldr	r3, [r3, #8]
 8003e14:	617b      	str	r3, [r7, #20]
 8003e16:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	2201      	movs	r2, #1
 8003e1c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	2200      	movs	r2, #0
 8003e24:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d001      	beq.n	8003e34 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8003e30:	2301      	movs	r3, #1
 8003e32:	e000      	b.n	8003e36 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8003e34:	2300      	movs	r3, #0
  }
}
 8003e36:	4618      	mov	r0, r3
 8003e38:	3720      	adds	r7, #32
 8003e3a:	46bd      	mov	sp, r7
 8003e3c:	bd80      	pop	{r7, pc}
	...

08003e40 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8003e40:	b580      	push	{r7, lr}
 8003e42:	b088      	sub	sp, #32
 8003e44:	af00      	add	r7, sp, #0
 8003e46:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	685b      	ldr	r3, [r3, #4]
 8003e4e:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	689b      	ldr	r3, [r3, #8]
 8003e56:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8003e58:	69bb      	ldr	r3, [r7, #24]
 8003e5a:	099b      	lsrs	r3, r3, #6
 8003e5c:	f003 0301 	and.w	r3, r3, #1
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d10f      	bne.n	8003e84 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8003e64:	69bb      	ldr	r3, [r7, #24]
 8003e66:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d00a      	beq.n	8003e84 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8003e6e:	69fb      	ldr	r3, [r7, #28]
 8003e70:	099b      	lsrs	r3, r3, #6
 8003e72:	f003 0301 	and.w	r3, r3, #1
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d004      	beq.n	8003e84 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e7e:	6878      	ldr	r0, [r7, #4]
 8003e80:	4798      	blx	r3
    return;
 8003e82:	e0d7      	b.n	8004034 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8003e84:	69bb      	ldr	r3, [r7, #24]
 8003e86:	085b      	lsrs	r3, r3, #1
 8003e88:	f003 0301 	and.w	r3, r3, #1
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d00a      	beq.n	8003ea6 <HAL_SPI_IRQHandler+0x66>
 8003e90:	69fb      	ldr	r3, [r7, #28]
 8003e92:	09db      	lsrs	r3, r3, #7
 8003e94:	f003 0301 	and.w	r3, r3, #1
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d004      	beq.n	8003ea6 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ea0:	6878      	ldr	r0, [r7, #4]
 8003ea2:	4798      	blx	r3
    return;
 8003ea4:	e0c6      	b.n	8004034 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8003ea6:	69bb      	ldr	r3, [r7, #24]
 8003ea8:	095b      	lsrs	r3, r3, #5
 8003eaa:	f003 0301 	and.w	r3, r3, #1
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d10c      	bne.n	8003ecc <HAL_SPI_IRQHandler+0x8c>
 8003eb2:	69bb      	ldr	r3, [r7, #24]
 8003eb4:	099b      	lsrs	r3, r3, #6
 8003eb6:	f003 0301 	and.w	r3, r3, #1
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d106      	bne.n	8003ecc <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8003ebe:	69bb      	ldr	r3, [r7, #24]
 8003ec0:	0a1b      	lsrs	r3, r3, #8
 8003ec2:	f003 0301 	and.w	r3, r3, #1
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	f000 80b4 	beq.w	8004034 <HAL_SPI_IRQHandler+0x1f4>
 8003ecc:	69fb      	ldr	r3, [r7, #28]
 8003ece:	095b      	lsrs	r3, r3, #5
 8003ed0:	f003 0301 	and.w	r3, r3, #1
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	f000 80ad 	beq.w	8004034 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8003eda:	69bb      	ldr	r3, [r7, #24]
 8003edc:	099b      	lsrs	r3, r3, #6
 8003ede:	f003 0301 	and.w	r3, r3, #1
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d023      	beq.n	8003f2e <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003eec:	b2db      	uxtb	r3, r3
 8003eee:	2b03      	cmp	r3, #3
 8003ef0:	d011      	beq.n	8003f16 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ef6:	f043 0204 	orr.w	r2, r3, #4
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003efe:	2300      	movs	r3, #0
 8003f00:	617b      	str	r3, [r7, #20]
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	68db      	ldr	r3, [r3, #12]
 8003f08:	617b      	str	r3, [r7, #20]
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	689b      	ldr	r3, [r3, #8]
 8003f10:	617b      	str	r3, [r7, #20]
 8003f12:	697b      	ldr	r3, [r7, #20]
 8003f14:	e00b      	b.n	8003f2e <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003f16:	2300      	movs	r3, #0
 8003f18:	613b      	str	r3, [r7, #16]
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	68db      	ldr	r3, [r3, #12]
 8003f20:	613b      	str	r3, [r7, #16]
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	689b      	ldr	r3, [r3, #8]
 8003f28:	613b      	str	r3, [r7, #16]
 8003f2a:	693b      	ldr	r3, [r7, #16]
        return;
 8003f2c:	e082      	b.n	8004034 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8003f2e:	69bb      	ldr	r3, [r7, #24]
 8003f30:	095b      	lsrs	r3, r3, #5
 8003f32:	f003 0301 	and.w	r3, r3, #1
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d014      	beq.n	8003f64 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f3e:	f043 0201 	orr.w	r2, r3, #1
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8003f46:	2300      	movs	r3, #0
 8003f48:	60fb      	str	r3, [r7, #12]
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	689b      	ldr	r3, [r3, #8]
 8003f50:	60fb      	str	r3, [r7, #12]
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	681a      	ldr	r2, [r3, #0]
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003f60:	601a      	str	r2, [r3, #0]
 8003f62:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8003f64:	69bb      	ldr	r3, [r7, #24]
 8003f66:	0a1b      	lsrs	r3, r3, #8
 8003f68:	f003 0301 	and.w	r3, r3, #1
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d00c      	beq.n	8003f8a <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f74:	f043 0208 	orr.w	r2, r3, #8
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8003f7c:	2300      	movs	r3, #0
 8003f7e:	60bb      	str	r3, [r7, #8]
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	689b      	ldr	r3, [r3, #8]
 8003f86:	60bb      	str	r3, [r7, #8]
 8003f88:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d04f      	beq.n	8004032 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	685a      	ldr	r2, [r3, #4]
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003fa0:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	2201      	movs	r2, #1
 8003fa6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8003faa:	69fb      	ldr	r3, [r7, #28]
 8003fac:	f003 0302 	and.w	r3, r3, #2
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d104      	bne.n	8003fbe <HAL_SPI_IRQHandler+0x17e>
 8003fb4:	69fb      	ldr	r3, [r7, #28]
 8003fb6:	f003 0301 	and.w	r3, r3, #1
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d034      	beq.n	8004028 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	685a      	ldr	r2, [r3, #4]
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f022 0203 	bic.w	r2, r2, #3
 8003fcc:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d011      	beq.n	8003ffa <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003fda:	4a18      	ldr	r2, [pc, #96]	@ (800403c <HAL_SPI_IRQHandler+0x1fc>)
 8003fdc:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003fe2:	4618      	mov	r0, r3
 8003fe4:	f7fd fc79 	bl	80018da <HAL_DMA_Abort_IT>
 8003fe8:	4603      	mov	r3, r0
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d005      	beq.n	8003ffa <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ff2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d016      	beq.n	8004030 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004006:	4a0d      	ldr	r2, [pc, #52]	@ (800403c <HAL_SPI_IRQHandler+0x1fc>)
 8004008:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800400e:	4618      	mov	r0, r3
 8004010:	f7fd fc63 	bl	80018da <HAL_DMA_Abort_IT>
 8004014:	4603      	mov	r3, r0
 8004016:	2b00      	cmp	r3, #0
 8004018:	d00a      	beq.n	8004030 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800401e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 8004026:	e003      	b.n	8004030 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8004028:	6878      	ldr	r0, [r7, #4]
 800402a:	f000 f809 	bl	8004040 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800402e:	e000      	b.n	8004032 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8004030:	bf00      	nop
    return;
 8004032:	bf00      	nop
  }
}
 8004034:	3720      	adds	r7, #32
 8004036:	46bd      	mov	sp, r7
 8004038:	bd80      	pop	{r7, pc}
 800403a:	bf00      	nop
 800403c:	08004055 	.word	0x08004055

08004040 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8004040:	b480      	push	{r7}
 8004042:	b083      	sub	sp, #12
 8004044:	af00      	add	r7, sp, #0
 8004046:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8004048:	bf00      	nop
 800404a:	370c      	adds	r7, #12
 800404c:	46bd      	mov	sp, r7
 800404e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004052:	4770      	bx	lr

08004054 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004054:	b580      	push	{r7, lr}
 8004056:	b084      	sub	sp, #16
 8004058:	af00      	add	r7, sp, #0
 800405a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004060:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	2200      	movs	r2, #0
 8004066:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	2200      	movs	r2, #0
 800406c:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800406e:	68f8      	ldr	r0, [r7, #12]
 8004070:	f7ff ffe6 	bl	8004040 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004074:	bf00      	nop
 8004076:	3710      	adds	r7, #16
 8004078:	46bd      	mov	sp, r7
 800407a:	bd80      	pop	{r7, pc}

0800407c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800407c:	b580      	push	{r7, lr}
 800407e:	b088      	sub	sp, #32
 8004080:	af00      	add	r7, sp, #0
 8004082:	60f8      	str	r0, [r7, #12]
 8004084:	60b9      	str	r1, [r7, #8]
 8004086:	603b      	str	r3, [r7, #0]
 8004088:	4613      	mov	r3, r2
 800408a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800408c:	f7fd fae4 	bl	8001658 <HAL_GetTick>
 8004090:	4602      	mov	r2, r0
 8004092:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004094:	1a9b      	subs	r3, r3, r2
 8004096:	683a      	ldr	r2, [r7, #0]
 8004098:	4413      	add	r3, r2
 800409a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800409c:	f7fd fadc 	bl	8001658 <HAL_GetTick>
 80040a0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80040a2:	4b39      	ldr	r3, [pc, #228]	@ (8004188 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	015b      	lsls	r3, r3, #5
 80040a8:	0d1b      	lsrs	r3, r3, #20
 80040aa:	69fa      	ldr	r2, [r7, #28]
 80040ac:	fb02 f303 	mul.w	r3, r2, r3
 80040b0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80040b2:	e055      	b.n	8004160 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 80040b4:	683b      	ldr	r3, [r7, #0]
 80040b6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80040ba:	d051      	beq.n	8004160 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80040bc:	f7fd facc 	bl	8001658 <HAL_GetTick>
 80040c0:	4602      	mov	r2, r0
 80040c2:	69bb      	ldr	r3, [r7, #24]
 80040c4:	1ad3      	subs	r3, r2, r3
 80040c6:	69fa      	ldr	r2, [r7, #28]
 80040c8:	429a      	cmp	r2, r3
 80040ca:	d902      	bls.n	80040d2 <SPI_WaitFlagStateUntilTimeout+0x56>
 80040cc:	69fb      	ldr	r3, [r7, #28]
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d13d      	bne.n	800414e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	685a      	ldr	r2, [r3, #4]
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80040e0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	685b      	ldr	r3, [r3, #4]
 80040e6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80040ea:	d111      	bne.n	8004110 <SPI_WaitFlagStateUntilTimeout+0x94>
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	689b      	ldr	r3, [r3, #8]
 80040f0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80040f4:	d004      	beq.n	8004100 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	689b      	ldr	r3, [r3, #8]
 80040fa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80040fe:	d107      	bne.n	8004110 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	681a      	ldr	r2, [r3, #0]
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800410e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004114:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004118:	d10f      	bne.n	800413a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	681a      	ldr	r2, [r3, #0]
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004128:	601a      	str	r2, [r3, #0]
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	681a      	ldr	r2, [r3, #0]
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004138:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	2201      	movs	r2, #1
 800413e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	2200      	movs	r2, #0
 8004146:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800414a:	2303      	movs	r3, #3
 800414c:	e018      	b.n	8004180 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800414e:	697b      	ldr	r3, [r7, #20]
 8004150:	2b00      	cmp	r3, #0
 8004152:	d102      	bne.n	800415a <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8004154:	2300      	movs	r3, #0
 8004156:	61fb      	str	r3, [r7, #28]
 8004158:	e002      	b.n	8004160 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800415a:	697b      	ldr	r3, [r7, #20]
 800415c:	3b01      	subs	r3, #1
 800415e:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	689a      	ldr	r2, [r3, #8]
 8004166:	68bb      	ldr	r3, [r7, #8]
 8004168:	4013      	ands	r3, r2
 800416a:	68ba      	ldr	r2, [r7, #8]
 800416c:	429a      	cmp	r2, r3
 800416e:	bf0c      	ite	eq
 8004170:	2301      	moveq	r3, #1
 8004172:	2300      	movne	r3, #0
 8004174:	b2db      	uxtb	r3, r3
 8004176:	461a      	mov	r2, r3
 8004178:	79fb      	ldrb	r3, [r7, #7]
 800417a:	429a      	cmp	r2, r3
 800417c:	d19a      	bne.n	80040b4 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800417e:	2300      	movs	r3, #0
}
 8004180:	4618      	mov	r0, r3
 8004182:	3720      	adds	r7, #32
 8004184:	46bd      	mov	sp, r7
 8004186:	bd80      	pop	{r7, pc}
 8004188:	20000000 	.word	0x20000000

0800418c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800418c:	b580      	push	{r7, lr}
 800418e:	b088      	sub	sp, #32
 8004190:	af02      	add	r7, sp, #8
 8004192:	60f8      	str	r0, [r7, #12]
 8004194:	60b9      	str	r1, [r7, #8]
 8004196:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	9300      	str	r3, [sp, #0]
 800419c:	68bb      	ldr	r3, [r7, #8]
 800419e:	2201      	movs	r2, #1
 80041a0:	2102      	movs	r1, #2
 80041a2:	68f8      	ldr	r0, [r7, #12]
 80041a4:	f7ff ff6a 	bl	800407c <SPI_WaitFlagStateUntilTimeout>
 80041a8:	4603      	mov	r3, r0
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d007      	beq.n	80041be <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041b2:	f043 0220 	orr.w	r2, r3, #32
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80041ba:	2303      	movs	r3, #3
 80041bc:	e032      	b.n	8004224 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80041be:	4b1b      	ldr	r3, [pc, #108]	@ (800422c <SPI_EndRxTxTransaction+0xa0>)
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	4a1b      	ldr	r2, [pc, #108]	@ (8004230 <SPI_EndRxTxTransaction+0xa4>)
 80041c4:	fba2 2303 	umull	r2, r3, r2, r3
 80041c8:	0d5b      	lsrs	r3, r3, #21
 80041ca:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80041ce:	fb02 f303 	mul.w	r3, r2, r3
 80041d2:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	685b      	ldr	r3, [r3, #4]
 80041d8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80041dc:	d112      	bne.n	8004204 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	9300      	str	r3, [sp, #0]
 80041e2:	68bb      	ldr	r3, [r7, #8]
 80041e4:	2200      	movs	r2, #0
 80041e6:	2180      	movs	r1, #128	@ 0x80
 80041e8:	68f8      	ldr	r0, [r7, #12]
 80041ea:	f7ff ff47 	bl	800407c <SPI_WaitFlagStateUntilTimeout>
 80041ee:	4603      	mov	r3, r0
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d016      	beq.n	8004222 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041f8:	f043 0220 	orr.w	r2, r3, #32
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004200:	2303      	movs	r3, #3
 8004202:	e00f      	b.n	8004224 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004204:	697b      	ldr	r3, [r7, #20]
 8004206:	2b00      	cmp	r3, #0
 8004208:	d00a      	beq.n	8004220 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800420a:	697b      	ldr	r3, [r7, #20]
 800420c:	3b01      	subs	r3, #1
 800420e:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	689b      	ldr	r3, [r3, #8]
 8004216:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800421a:	2b80      	cmp	r3, #128	@ 0x80
 800421c:	d0f2      	beq.n	8004204 <SPI_EndRxTxTransaction+0x78>
 800421e:	e000      	b.n	8004222 <SPI_EndRxTxTransaction+0x96>
        break;
 8004220:	bf00      	nop
  }

  return HAL_OK;
 8004222:	2300      	movs	r3, #0
}
 8004224:	4618      	mov	r0, r3
 8004226:	3718      	adds	r7, #24
 8004228:	46bd      	mov	sp, r7
 800422a:	bd80      	pop	{r7, pc}
 800422c:	20000000 	.word	0x20000000
 8004230:	165e9f81 	.word	0x165e9f81

08004234 <arcadeFSM>:

ArcadeState_t arcadeState = BOOT;

//arcadeFSM controla los diferentes posibles estados del juego.
void arcadeFSM(void)
{
 8004234:	b580      	push	{r7, lr}
 8004236:	b08a      	sub	sp, #40	@ 0x28
 8004238:	af00      	add	r7, sp, #0
    switch (arcadeState){
 800423a:	4b5a      	ldr	r3, [pc, #360]	@ (80043a4 <arcadeFSM+0x170>)
 800423c:	781b      	ldrb	r3, [r3, #0]
 800423e:	2b05      	cmp	r3, #5
 8004240:	f200 809e 	bhi.w	8004380 <arcadeFSM+0x14c>
 8004244:	a201      	add	r2, pc, #4	@ (adr r2, 800424c <arcadeFSM+0x18>)
 8004246:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800424a:	bf00      	nop
 800424c:	08004265 	.word	0x08004265
 8004250:	08004275 	.word	0x08004275
 8004254:	080042b3 	.word	0x080042b3
 8004258:	080042fb 	.word	0x080042fb
 800425c:	0800431b 	.word	0x0800431b
 8004260:	0800434f 	.word	0x0800434f

    	//BOOT inicializa el HW y muestra la animacion de inicio
        case BOOT:
			systemInit();
 8004264:	f000 f8b2 	bl	80043cc <systemInit>
			startScreen();
 8004268:	f000 f8bc 	bl	80043e4 <startScreen>
			arcadeState = MENU;
 800426c:	4b4d      	ldr	r3, [pc, #308]	@ (80043a4 <arcadeFSM+0x170>)
 800426e:	2201      	movs	r2, #1
 8004270:	701a      	strb	r2, [r3, #0]
			break;
 8004272:	e092      	b.n	800439a <arcadeFSM+0x166>

		//MENU del juego. Scroll de texto y espera un input para jugar o mostrar el highscore
        case MENU:

        	scrollTextDual(0, textMenu1, 8, textMenu2);
 8004274:	4b4c      	ldr	r3, [pc, #304]	@ (80043a8 <arcadeFSM+0x174>)
 8004276:	2208      	movs	r2, #8
 8004278:	494c      	ldr	r1, [pc, #304]	@ (80043ac <arcadeFSM+0x178>)
 800427a:	2000      	movs	r0, #0
 800427c:	f7fc ff80 	bl	8001180 <scrollTextDual>

        	if (readKey(START)){
 8004280:	2001      	movs	r0, #1
 8004282:	f7fd f95d 	bl	8001540 <readKey>
 8004286:	4603      	mov	r3, r0
 8004288:	2b00      	cmp	r3, #0
 800428a:	d006      	beq.n	800429a <arcadeFSM+0x66>
        		arcadeState = PLAYING;
 800428c:	4b45      	ldr	r3, [pc, #276]	@ (80043a4 <arcadeFSM+0x170>)
 800428e:	2202      	movs	r2, #2
 8004290:	701a      	strb	r2, [r3, #0]
        		startScreen();
 8004292:	f000 f8a7 	bl	80043e4 <startScreen>
        		snakeInit();
 8004296:	f000 f91f 	bl	80044d8 <snakeInit>
        	}

        	if (readKey(BACK)){
 800429a:	2000      	movs	r0, #0
 800429c:	f7fd f950 	bl	8001540 <readKey>
 80042a0:	4603      	mov	r3, r0
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d070      	beq.n	8004388 <arcadeFSM+0x154>
        		arcadeState = HSCORE;
 80042a6:	4b3f      	ldr	r3, [pc, #252]	@ (80043a4 <arcadeFSM+0x170>)
 80042a8:	2205      	movs	r2, #5
 80042aa:	701a      	strb	r2, [r3, #0]
        		snakeInit();
 80042ac:	f000 f914 	bl	80044d8 <snakeInit>
        	}

            break;
 80042b0:	e06a      	b.n	8004388 <arcadeFSM+0x154>

        //PLAYING juego en curso
        case PLAYING:

        	if(snakeUpdate() == false){
 80042b2:	f000 fa35 	bl	8004720 <snakeUpdate>
 80042b6:	4603      	mov	r3, r0
 80042b8:	f083 0301 	eor.w	r3, r3, #1
 80042bc:	b2db      	uxtb	r3, r3
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d011      	beq.n	80042e6 <arcadeFSM+0xb2>
        		if(currentScore > loadScore()){				//se guarda la puntuacion actual si es mayor a la puntuacion guardada mas alta
 80042c2:	f7fc fc49 	bl	8000b58 <loadScore>
 80042c6:	4603      	mov	r3, r0
 80042c8:	461a      	mov	r2, r3
 80042ca:	4b39      	ldr	r3, [pc, #228]	@ (80043b0 <arcadeFSM+0x17c>)
 80042cc:	881b      	ldrh	r3, [r3, #0]
 80042ce:	429a      	cmp	r2, r3
 80042d0:	d204      	bcs.n	80042dc <arcadeFSM+0xa8>
        			saveScore(currentScore);
 80042d2:	4b37      	ldr	r3, [pc, #220]	@ (80043b0 <arcadeFSM+0x17c>)
 80042d4:	881b      	ldrh	r3, [r3, #0]
 80042d6:	4618      	mov	r0, r3
 80042d8:	f7fc fc31 	bl	8000b3e <saveScore>
        		}
        		startScreen();
 80042dc:	f000 f882 	bl	80043e4 <startScreen>
        		arcadeState = GAME_OVER;
 80042e0:	4b30      	ldr	r3, [pc, #192]	@ (80043a4 <arcadeFSM+0x170>)
 80042e2:	2204      	movs	r2, #4
 80042e4:	701a      	strb	r2, [r3, #0]
        	}

        	if (readKey(BACK)){								//presionar el boton de "back" pausa el juego
 80042e6:	2000      	movs	r0, #0
 80042e8:	f7fd f92a 	bl	8001540 <readKey>
 80042ec:	4603      	mov	r3, r0
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d04c      	beq.n	800438c <arcadeFSM+0x158>
        		arcadeState = PAUSED;
 80042f2:	4b2c      	ldr	r3, [pc, #176]	@ (80043a4 <arcadeFSM+0x170>)
 80042f4:	2203      	movs	r2, #3
 80042f6:	701a      	strb	r2, [r3, #0]
        	}

            break;
 80042f8:	e048      	b.n	800438c <arcadeFSM+0x158>

        case PAUSED:

        	scrollTextDual(0, textPause1, 8, textPause2);
 80042fa:	4b2e      	ldr	r3, [pc, #184]	@ (80043b4 <arcadeFSM+0x180>)
 80042fc:	2208      	movs	r2, #8
 80042fe:	492e      	ldr	r1, [pc, #184]	@ (80043b8 <arcadeFSM+0x184>)
 8004300:	2000      	movs	r0, #0
 8004302:	f7fc ff3d 	bl	8001180 <scrollTextDual>
        	if (readKey(START)){
 8004306:	2001      	movs	r0, #1
 8004308:	f7fd f91a 	bl	8001540 <readKey>
 800430c:	4603      	mov	r3, r0
 800430e:	2b00      	cmp	r3, #0
 8004310:	d03e      	beq.n	8004390 <arcadeFSM+0x15c>
        		arcadeState = PLAYING;
 8004312:	4b24      	ldr	r3, [pc, #144]	@ (80043a4 <arcadeFSM+0x170>)
 8004314:	2202      	movs	r2, #2
 8004316:	701a      	strb	r2, [r3, #0]
        	}

            break;
 8004318:	e03a      	b.n	8004390 <arcadeFSM+0x15c>

        case GAME_OVER:

        	char text3[40];
        	sprintf(text3,"ACTUAL %u", currentScore);
 800431a:	4b25      	ldr	r3, [pc, #148]	@ (80043b0 <arcadeFSM+0x17c>)
 800431c:	881b      	ldrh	r3, [r3, #0]
 800431e:	461a      	mov	r2, r3
 8004320:	463b      	mov	r3, r7
 8004322:	4926      	ldr	r1, [pc, #152]	@ (80043bc <arcadeFSM+0x188>)
 8004324:	4618      	mov	r0, r3
 8004326:	f000 fb53 	bl	80049d0 <siprintf>

        	scrollTextDual(0, text3, 8, textBlank);
 800432a:	4639      	mov	r1, r7
 800432c:	4b24      	ldr	r3, [pc, #144]	@ (80043c0 <arcadeFSM+0x18c>)
 800432e:	2208      	movs	r2, #8
 8004330:	2000      	movs	r0, #0
 8004332:	f7fc ff25 	bl	8001180 <scrollTextDual>

        	if (readKey(START)) {
 8004336:	2001      	movs	r0, #1
 8004338:	f7fd f902 	bl	8001540 <readKey>
 800433c:	4603      	mov	r3, r0
 800433e:	2b00      	cmp	r3, #0
 8004340:	d028      	beq.n	8004394 <arcadeFSM+0x160>
            	startScreen();
 8004342:	f000 f84f 	bl	80043e4 <startScreen>
                arcadeState = HSCORE;
 8004346:	4b17      	ldr	r3, [pc, #92]	@ (80043a4 <arcadeFSM+0x170>)
 8004348:	2205      	movs	r2, #5
 800434a:	701a      	strb	r2, [r3, #0]
            }

            break;
 800434c:	e022      	b.n	8004394 <arcadeFSM+0x160>

        case HSCORE:

			char text8[40];
			sprintf(text8,"         %u", loadScore());
 800434e:	f7fc fc03 	bl	8000b58 <loadScore>
 8004352:	4603      	mov	r3, r0
 8004354:	461a      	mov	r2, r3
 8004356:	463b      	mov	r3, r7
 8004358:	491a      	ldr	r1, [pc, #104]	@ (80043c4 <arcadeFSM+0x190>)
 800435a:	4618      	mov	r0, r3
 800435c:	f000 fb38 	bl	80049d0 <siprintf>
			scrollTextDual(0, textHighscore, 8, text8);
 8004360:	463b      	mov	r3, r7
 8004362:	2208      	movs	r2, #8
 8004364:	4918      	ldr	r1, [pc, #96]	@ (80043c8 <arcadeFSM+0x194>)
 8004366:	2000      	movs	r0, #0
 8004368:	f7fc ff0a 	bl	8001180 <scrollTextDual>

			if (readKey(START)) {
 800436c:	2001      	movs	r0, #1
 800436e:	f7fd f8e7 	bl	8001540 <readKey>
 8004372:	4603      	mov	r3, r0
 8004374:	2b00      	cmp	r3, #0
 8004376:	d00f      	beq.n	8004398 <arcadeFSM+0x164>
                arcadeState = MENU;
 8004378:	4b0a      	ldr	r3, [pc, #40]	@ (80043a4 <arcadeFSM+0x170>)
 800437a:	2201      	movs	r2, #1
 800437c:	701a      	strb	r2, [r3, #0]
            }

            break;
 800437e:	e00b      	b.n	8004398 <arcadeFSM+0x164>

        default:
            arcadeState = BOOT;
 8004380:	4b08      	ldr	r3, [pc, #32]	@ (80043a4 <arcadeFSM+0x170>)
 8004382:	2200      	movs	r2, #0
 8004384:	701a      	strb	r2, [r3, #0]
            break;
 8004386:	e008      	b.n	800439a <arcadeFSM+0x166>
            break;
 8004388:	bf00      	nop
 800438a:	e006      	b.n	800439a <arcadeFSM+0x166>
            break;
 800438c:	bf00      	nop
 800438e:	e004      	b.n	800439a <arcadeFSM+0x166>
            break;
 8004390:	bf00      	nop
 8004392:	e002      	b.n	800439a <arcadeFSM+0x166>
            break;
 8004394:	bf00      	nop
 8004396:	e000      	b.n	800439a <arcadeFSM+0x166>
            break;
 8004398:	bf00      	nop
    }
}
 800439a:	bf00      	nop
 800439c:	3728      	adds	r7, #40	@ 0x28
 800439e:	46bd      	mov	sp, r7
 80043a0:	bd80      	pop	{r7, pc}
 80043a2:	bf00      	nop
 80043a4:	20000240 	.word	0x20000240
 80043a8:	200000a4 	.word	0x200000a4
 80043ac:	2000009c 	.word	0x2000009c
 80043b0:	20000458 	.word	0x20000458
 80043b4:	200000c4 	.word	0x200000c4
 80043b8:	200000bc 	.word	0x200000bc
 80043bc:	08005b50 	.word	0x08005b50
 80043c0:	200000d0 	.word	0x200000d0
 80043c4:	08005b5c 	.word	0x08005b5c
 80043c8:	200000d4 	.word	0x200000d4

080043cc <systemInit>:

// Inicializa el hardware necesario
void systemInit(void)
{
 80043cc:	b580      	push	{r7, lr}
 80043ce:	af00      	add	r7, sp, #0
	board_gpio_init();
 80043d0:	f7fc fc2a 	bl	8000c28 <board_gpio_init>
	I2C1_Init();
 80043d4:	f7fc fcee 	bl	8000db4 <I2C1_Init>
	SPI2_Init();
 80043d8:	f7fc fcb6 	bl	8000d48 <SPI2_Init>
	MAX7219_InitAll();
 80043dc:	f7fc fd18 	bl	8000e10 <MAX7219_InitAll>
}
 80043e0:	bf00      	nop
 80043e2:	bd80      	pop	{r7, pc}

080043e4 <startScreen>:


// startScreen es una animacion para cuando se inicia el juego o se cambia de pantalla
void startScreen(void){
 80043e4:	b580      	push	{r7, lr}
 80043e6:	b082      	sub	sp, #8
 80043e8:	af00      	add	r7, sp, #0

    fill16(0);
 80043ea:	2000      	movs	r0, #0
 80043ec:	f7fc fea4 	bl	8001138 <fill16>
    updateDisplay16();
 80043f0:	f7fc fdf4 	bl	8000fdc <updateDisplay16>

    for (uint8_t x = 0; x < 16; x++) {
 80043f4:	2300      	movs	r3, #0
 80043f6:	71fb      	strb	r3, [r7, #7]
 80043f8:	e016      	b.n	8004428 <startScreen+0x44>
        for (uint8_t y = 0; y < 16; y++) {
 80043fa:	2300      	movs	r3, #0
 80043fc:	71bb      	strb	r3, [r7, #6]
 80043fe:	e008      	b.n	8004412 <startScreen+0x2e>
            setPixel16(x, y, 1);
 8004400:	79b9      	ldrb	r1, [r7, #6]
 8004402:	79fb      	ldrb	r3, [r7, #7]
 8004404:	2201      	movs	r2, #1
 8004406:	4618      	mov	r0, r3
 8004408:	f7fc fd5a 	bl	8000ec0 <setPixel16>
        for (uint8_t y = 0; y < 16; y++) {
 800440c:	79bb      	ldrb	r3, [r7, #6]
 800440e:	3301      	adds	r3, #1
 8004410:	71bb      	strb	r3, [r7, #6]
 8004412:	79bb      	ldrb	r3, [r7, #6]
 8004414:	2b0f      	cmp	r3, #15
 8004416:	d9f3      	bls.n	8004400 <startScreen+0x1c>
        }
        updateDisplay16();
 8004418:	f7fc fde0 	bl	8000fdc <updateDisplay16>
        HAL_Delay(50);
 800441c:	2032      	movs	r0, #50	@ 0x32
 800441e:	f7fd f927 	bl	8001670 <HAL_Delay>
    for (uint8_t x = 0; x < 16; x++) {
 8004422:	79fb      	ldrb	r3, [r7, #7]
 8004424:	3301      	adds	r3, #1
 8004426:	71fb      	strb	r3, [r7, #7]
 8004428:	79fb      	ldrb	r3, [r7, #7]
 800442a:	2b0f      	cmp	r3, #15
 800442c:	d9e5      	bls.n	80043fa <startScreen+0x16>
    }

}
 800442e:	bf00      	nop
 8004430:	bf00      	nop
 8004432:	3708      	adds	r7, #8
 8004434:	46bd      	mov	sp, r7
 8004436:	bd80      	pop	{r7, pc}

08004438 <spawnFood>:
extern ArcadeState_t arcadeState;

static const uint8_t SNAKESPEED = 110; //velodicad de la serpiente

//spawnFood hace aparecer una nueva manzana dentro del tablero. Valida que no aparezca sobre la serpiente.
static void spawnFood(void) {
 8004438:	b580      	push	{r7, lr}
 800443a:	b082      	sub	sp, #8
 800443c:	af00      	add	r7, sp, #0
    uint8_t valid = 0;
 800443e:	2300      	movs	r3, #0
 8004440:	71fb      	strb	r3, [r7, #7]
    while (!valid) {								// mientras que la manzana este sobre la serpiente se vuelve a generar
 8004442:	e03c      	b.n	80044be <spawnFood+0x86>
        food.pos.x = rand() % DISPLAY_COLS;			// esta implementacion puede ser un problema cuando la serpiente ocupa gran parte del buffer al no descartar posiciones ya generadas.
 8004444:	f000 f9c4 	bl	80047d0 <rand>
 8004448:	4603      	mov	r3, r0
 800444a:	425a      	negs	r2, r3
 800444c:	f003 030f 	and.w	r3, r3, #15
 8004450:	f002 020f 	and.w	r2, r2, #15
 8004454:	bf58      	it	pl
 8004456:	4253      	negpl	r3, r2
 8004458:	b2da      	uxtb	r2, r3
 800445a:	4b1d      	ldr	r3, [pc, #116]	@ (80044d0 <spawnFood+0x98>)
 800445c:	701a      	strb	r2, [r3, #0]
        food.pos.y = rand() % DISPLAY_ROWS;
 800445e:	f000 f9b7 	bl	80047d0 <rand>
 8004462:	4603      	mov	r3, r0
 8004464:	425a      	negs	r2, r3
 8004466:	f003 030f 	and.w	r3, r3, #15
 800446a:	f002 020f 	and.w	r2, r2, #15
 800446e:	bf58      	it	pl
 8004470:	4253      	negpl	r3, r2
 8004472:	b2da      	uxtb	r2, r3
 8004474:	4b16      	ldr	r3, [pc, #88]	@ (80044d0 <spawnFood+0x98>)
 8004476:	705a      	strb	r2, [r3, #1]
        valid = 1;
 8004478:	2301      	movs	r3, #1
 800447a:	71fb      	strb	r3, [r7, #7]
        for (uint16_t i = 0; i < snake.length; i++) {
 800447c:	2300      	movs	r3, #0
 800447e:	80bb      	strh	r3, [r7, #4]
 8004480:	e016      	b.n	80044b0 <spawnFood+0x78>
            if (food.pos.x == snake.body[i].x && food.pos.y == snake.body[i].y) {
 8004482:	4b13      	ldr	r3, [pc, #76]	@ (80044d0 <spawnFood+0x98>)
 8004484:	781a      	ldrb	r2, [r3, #0]
 8004486:	88bb      	ldrh	r3, [r7, #4]
 8004488:	4912      	ldr	r1, [pc, #72]	@ (80044d4 <spawnFood+0x9c>)
 800448a:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 800448e:	429a      	cmp	r2, r3
 8004490:	d10b      	bne.n	80044aa <spawnFood+0x72>
 8004492:	4b0f      	ldr	r3, [pc, #60]	@ (80044d0 <spawnFood+0x98>)
 8004494:	785a      	ldrb	r2, [r3, #1]
 8004496:	88bb      	ldrh	r3, [r7, #4]
 8004498:	490e      	ldr	r1, [pc, #56]	@ (80044d4 <spawnFood+0x9c>)
 800449a:	005b      	lsls	r3, r3, #1
 800449c:	440b      	add	r3, r1
 800449e:	785b      	ldrb	r3, [r3, #1]
 80044a0:	429a      	cmp	r2, r3
 80044a2:	d102      	bne.n	80044aa <spawnFood+0x72>
                valid = 0;
 80044a4:	2300      	movs	r3, #0
 80044a6:	71fb      	strb	r3, [r7, #7]
                break;
 80044a8:	e009      	b.n	80044be <spawnFood+0x86>
        for (uint16_t i = 0; i < snake.length; i++) {
 80044aa:	88bb      	ldrh	r3, [r7, #4]
 80044ac:	3301      	adds	r3, #1
 80044ae:	80bb      	strh	r3, [r7, #4]
 80044b0:	4b08      	ldr	r3, [pc, #32]	@ (80044d4 <spawnFood+0x9c>)
 80044b2:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 80044b6:	461a      	mov	r2, r3
 80044b8:	88bb      	ldrh	r3, [r7, #4]
 80044ba:	4293      	cmp	r3, r2
 80044bc:	d3e1      	bcc.n	8004482 <spawnFood+0x4a>
    while (!valid) {								// mientras que la manzana este sobre la serpiente se vuelve a generar
 80044be:	79fb      	ldrb	r3, [r7, #7]
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d0bf      	beq.n	8004444 <spawnFood+0xc>
            }
        }
    }
}
 80044c4:	bf00      	nop
 80044c6:	bf00      	nop
 80044c8:	3708      	adds	r7, #8
 80044ca:	46bd      	mov	sp, r7
 80044cc:	bd80      	pop	{r7, pc}
 80044ce:	bf00      	nop
 80044d0:	20000448 	.word	0x20000448
 80044d4:	20000244 	.word	0x20000244

080044d8 <snakeInit>:

//snakeInit inicializa una nueva serpiente
void snakeInit(void) {
 80044d8:	b580      	push	{r7, lr}
 80044da:	b084      	sub	sp, #16
 80044dc:	af00      	add	r7, sp, #0

	delayInit(&snakeSpeed, SNAKESPEED);
 80044de:	236e      	movs	r3, #110	@ 0x6e
 80044e0:	4619      	mov	r1, r3
 80044e2:	4823      	ldr	r0, [pc, #140]	@ (8004570 <snakeInit+0x98>)
 80044e4:	f7fc ff44 	bl	8001370 <delayInit>
    snake.length = 3;
 80044e8:	4b22      	ldr	r3, [pc, #136]	@ (8004574 <snakeInit+0x9c>)
 80044ea:	2203      	movs	r2, #3
 80044ec:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
    snake.dir = UP;
 80044f0:	4b20      	ldr	r3, [pc, #128]	@ (8004574 <snakeInit+0x9c>)
 80044f2:	2200      	movs	r2, #0
 80044f4:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
    snake.snakeStatus = ALIVE;
 80044f8:	4b1e      	ldr	r3, [pc, #120]	@ (8004574 <snakeInit+0x9c>)
 80044fa:	2201      	movs	r2, #1
 80044fc:	f883 2202 	strb.w	r2, [r3, #514]	@ 0x202
    snake.body[0] = (PositionXY_t){8, 8};
 8004500:	4a1c      	ldr	r2, [pc, #112]	@ (8004574 <snakeInit+0x9c>)
 8004502:	4b1d      	ldr	r3, [pc, #116]	@ (8004578 <snakeInit+0xa0>)
 8004504:	881b      	ldrh	r3, [r3, #0]
 8004506:	8013      	strh	r3, [r2, #0]
    snake.body[1] = (PositionXY_t){7, 8};
 8004508:	4a1a      	ldr	r2, [pc, #104]	@ (8004574 <snakeInit+0x9c>)
 800450a:	4b1c      	ldr	r3, [pc, #112]	@ (800457c <snakeInit+0xa4>)
 800450c:	881b      	ldrh	r3, [r3, #0]
 800450e:	8053      	strh	r3, [r2, #2]
    snake.body[2] = (PositionXY_t){6, 8};
 8004510:	4a18      	ldr	r2, [pc, #96]	@ (8004574 <snakeInit+0x9c>)
 8004512:	4b1b      	ldr	r3, [pc, #108]	@ (8004580 <snakeInit+0xa8>)
 8004514:	881b      	ldrh	r3, [r3, #0]
 8004516:	8093      	strh	r3, [r2, #4]
    currentScore = snake.length;
 8004518:	4b16      	ldr	r3, [pc, #88]	@ (8004574 <snakeInit+0x9c>)
 800451a:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800451e:	461a      	mov	r2, r3
 8004520:	4b18      	ldr	r3, [pc, #96]	@ (8004584 <snakeInit+0xac>)
 8004522:	801a      	strh	r2, [r3, #0]
    fill16(0);
 8004524:	2000      	movs	r0, #0
 8004526:	f7fc fe07 	bl	8001138 <fill16>
    spawnFood();
 800452a:	f7ff ff85 	bl	8004438 <spawnFood>

    for (int i = 0; i < snake.length; i++) {
 800452e:	2300      	movs	r3, #0
 8004530:	60fb      	str	r3, [r7, #12]
 8004532:	e00f      	b.n	8004554 <snakeInit+0x7c>
        setPixel16(snake.body[i].x, snake.body[i].y, 1);
 8004534:	4a0f      	ldr	r2, [pc, #60]	@ (8004574 <snakeInit+0x9c>)
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	f812 0013 	ldrb.w	r0, [r2, r3, lsl #1]
 800453c:	4a0d      	ldr	r2, [pc, #52]	@ (8004574 <snakeInit+0x9c>)
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	005b      	lsls	r3, r3, #1
 8004542:	4413      	add	r3, r2
 8004544:	785b      	ldrb	r3, [r3, #1]
 8004546:	2201      	movs	r2, #1
 8004548:	4619      	mov	r1, r3
 800454a:	f7fc fcb9 	bl	8000ec0 <setPixel16>
    for (int i = 0; i < snake.length; i++) {
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	3301      	adds	r3, #1
 8004552:	60fb      	str	r3, [r7, #12]
 8004554:	4b07      	ldr	r3, [pc, #28]	@ (8004574 <snakeInit+0x9c>)
 8004556:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800455a:	461a      	mov	r2, r3
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	4293      	cmp	r3, r2
 8004560:	dbe8      	blt.n	8004534 <snakeInit+0x5c>
    }
    updateDisplay16();
 8004562:	f7fc fd3b 	bl	8000fdc <updateDisplay16>

}
 8004566:	bf00      	nop
 8004568:	3710      	adds	r7, #16
 800456a:	46bd      	mov	sp, r7
 800456c:	bd80      	pop	{r7, pc}
 800456e:	bf00      	nop
 8004570:	2000044c 	.word	0x2000044c
 8004574:	20000244 	.word	0x20000244
 8004578:	08005b68 	.word	0x08005b68
 800457c:	08005b6c 	.word	0x08005b6c
 8004580:	08005b70 	.word	0x08005b70
 8004584:	20000458 	.word	0x20000458

08004588 <snakeMove>:

// snakeMove se encarga del movimiento de la serpiente y validar que no haya chocado consigo misma o con el borde del tablero
static void snakeMove(void) {
 8004588:	b580      	push	{r7, lr}
 800458a:	b082      	sub	sp, #8
 800458c:	af00      	add	r7, sp, #0

    PositionXY_t nextMove = snake.body[0];     // seteamos nextMove en la "cabeza" de la serpiente
 800458e:	4b48      	ldr	r3, [pc, #288]	@ (80046b0 <snakeMove+0x128>)
 8004590:	881b      	ldrh	r3, [r3, #0]
 8004592:	803b      	strh	r3, [r7, #0]
    snake.snakeStatus = ALIVE;
 8004594:	4b46      	ldr	r3, [pc, #280]	@ (80046b0 <snakeMove+0x128>)
 8004596:	2201      	movs	r2, #1
 8004598:	f883 2202 	strb.w	r2, [r3, #514]	@ 0x202

    switch (snake.dir) { // movemos la cabeza segun corresponda
 800459c:	4b44      	ldr	r3, [pc, #272]	@ (80046b0 <snakeMove+0x128>)
 800459e:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 80045a2:	2b03      	cmp	r3, #3
 80045a4:	d81e      	bhi.n	80045e4 <snakeMove+0x5c>
 80045a6:	a201      	add	r2, pc, #4	@ (adr r2, 80045ac <snakeMove+0x24>)
 80045a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045ac:	080045bd 	.word	0x080045bd
 80045b0:	080045c7 	.word	0x080045c7
 80045b4:	080045d1 	.word	0x080045d1
 80045b8:	080045db 	.word	0x080045db
        case UP:
            nextMove.y--;
 80045bc:	787b      	ldrb	r3, [r7, #1]
 80045be:	3b01      	subs	r3, #1
 80045c0:	b2db      	uxtb	r3, r3
 80045c2:	707b      	strb	r3, [r7, #1]
            break;
 80045c4:	e013      	b.n	80045ee <snakeMove+0x66>
        case DOWN:
            nextMove.y++;
 80045c6:	787b      	ldrb	r3, [r7, #1]
 80045c8:	3301      	adds	r3, #1
 80045ca:	b2db      	uxtb	r3, r3
 80045cc:	707b      	strb	r3, [r7, #1]
            break;
 80045ce:	e00e      	b.n	80045ee <snakeMove+0x66>
        case LEFT:
            nextMove.x++;
 80045d0:	783b      	ldrb	r3, [r7, #0]
 80045d2:	3301      	adds	r3, #1
 80045d4:	b2db      	uxtb	r3, r3
 80045d6:	703b      	strb	r3, [r7, #0]
            break;
 80045d8:	e009      	b.n	80045ee <snakeMove+0x66>
        case RIGHT:
            nextMove.x--;
 80045da:	783b      	ldrb	r3, [r7, #0]
 80045dc:	3b01      	subs	r3, #1
 80045de:	b2db      	uxtb	r3, r3
 80045e0:	703b      	strb	r3, [r7, #0]
            break;
 80045e2:	e004      	b.n	80045ee <snakeMove+0x66>
        default:
        	snake.dir = UP;
 80045e4:	4b32      	ldr	r3, [pc, #200]	@ (80046b0 <snakeMove+0x128>)
 80045e6:	2200      	movs	r2, #0
 80045e8:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
            break;
 80045ec:	bf00      	nop
    }

    if (nextMove.x < 0 || nextMove.x > 15 || nextMove.y < 0 || nextMove.y > 15) { //validamos que la nueva posicion de la cabeza este dentro del tablero
 80045ee:	783b      	ldrb	r3, [r7, #0]
 80045f0:	2b0f      	cmp	r3, #15
 80045f2:	d802      	bhi.n	80045fa <snakeMove+0x72>
 80045f4:	787b      	ldrb	r3, [r7, #1]
 80045f6:	2b0f      	cmp	r3, #15
 80045f8:	d904      	bls.n	8004604 <snakeMove+0x7c>
    	snake.snakeStatus = DEAD;
 80045fa:	4b2d      	ldr	r3, [pc, #180]	@ (80046b0 <snakeMove+0x128>)
 80045fc:	2200      	movs	r2, #0
 80045fe:	f883 2202 	strb.w	r2, [r3, #514]	@ 0x202
    	return; }
 8004602:	e052      	b.n	80046aa <snakeMove+0x122>

    for (int i = 1; i < snake.length; i++) { 									// validamos si choca consigo misma
 8004604:	2301      	movs	r3, #1
 8004606:	607b      	str	r3, [r7, #4]
 8004608:	e016      	b.n	8004638 <snakeMove+0xb0>
        if (snake.body[i].x == nextMove.x && snake.body[i].y == nextMove.y) {
 800460a:	4a29      	ldr	r2, [pc, #164]	@ (80046b0 <snakeMove+0x128>)
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	f812 2013 	ldrb.w	r2, [r2, r3, lsl #1]
 8004612:	783b      	ldrb	r3, [r7, #0]
 8004614:	429a      	cmp	r2, r3
 8004616:	d10c      	bne.n	8004632 <snakeMove+0xaa>
 8004618:	4a25      	ldr	r2, [pc, #148]	@ (80046b0 <snakeMove+0x128>)
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	005b      	lsls	r3, r3, #1
 800461e:	4413      	add	r3, r2
 8004620:	785a      	ldrb	r2, [r3, #1]
 8004622:	787b      	ldrb	r3, [r7, #1]
 8004624:	429a      	cmp	r2, r3
 8004626:	d104      	bne.n	8004632 <snakeMove+0xaa>
        	snake.snakeStatus = DEAD;
 8004628:	4b21      	ldr	r3, [pc, #132]	@ (80046b0 <snakeMove+0x128>)
 800462a:	2200      	movs	r2, #0
 800462c:	f883 2202 	strb.w	r2, [r3, #514]	@ 0x202
        	return;
 8004630:	e03b      	b.n	80046aa <snakeMove+0x122>
    for (int i = 1; i < snake.length; i++) { 									// validamos si choca consigo misma
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	3301      	adds	r3, #1
 8004636:	607b      	str	r3, [r7, #4]
 8004638:	4b1d      	ldr	r3, [pc, #116]	@ (80046b0 <snakeMove+0x128>)
 800463a:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800463e:	461a      	mov	r2, r3
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	4293      	cmp	r3, r2
 8004644:	dbe1      	blt.n	800460a <snakeMove+0x82>
        }
    }

    if((nextMove.x == food.pos.x) && (nextMove.y == food.pos.y)){ 				// si pasa por la comida, suma puntos, aumenta la longitud y spawnea una nueva "manzana"
 8004646:	783a      	ldrb	r2, [r7, #0]
 8004648:	4b1a      	ldr	r3, [pc, #104]	@ (80046b4 <snakeMove+0x12c>)
 800464a:	781b      	ldrb	r3, [r3, #0]
 800464c:	429a      	cmp	r2, r3
 800464e:	d114      	bne.n	800467a <snakeMove+0xf2>
 8004650:	787a      	ldrb	r2, [r7, #1]
 8004652:	4b18      	ldr	r3, [pc, #96]	@ (80046b4 <snakeMove+0x12c>)
 8004654:	785b      	ldrb	r3, [r3, #1]
 8004656:	429a      	cmp	r2, r3
 8004658:	d10f      	bne.n	800467a <snakeMove+0xf2>
    	snake.length += 1;
 800465a:	4b15      	ldr	r3, [pc, #84]	@ (80046b0 <snakeMove+0x128>)
 800465c:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8004660:	3301      	adds	r3, #1
 8004662:	b2da      	uxtb	r2, r3
 8004664:	4b12      	ldr	r3, [pc, #72]	@ (80046b0 <snakeMove+0x128>)
 8004666:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
    	currentScore += 1;
 800466a:	4b13      	ldr	r3, [pc, #76]	@ (80046b8 <snakeMove+0x130>)
 800466c:	881b      	ldrh	r3, [r3, #0]
 800466e:	3301      	adds	r3, #1
 8004670:	b29a      	uxth	r2, r3
 8004672:	4b11      	ldr	r3, [pc, #68]	@ (80046b8 <snakeMove+0x130>)
 8004674:	801a      	strh	r2, [r3, #0]
    	spawnFood();
 8004676:	f7ff fedf 	bl	8004438 <spawnFood>
    }

    for (uint8_t k = snake.length - 1; k > 0; k--) { 							//movemos la serpiente
 800467a:	4b0d      	ldr	r3, [pc, #52]	@ (80046b0 <snakeMove+0x128>)
 800467c:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8004680:	3b01      	subs	r3, #1
 8004682:	70fb      	strb	r3, [r7, #3]
 8004684:	e00b      	b.n	800469e <snakeMove+0x116>
        snake.body[k] = snake.body[k - 1];
 8004686:	78fb      	ldrb	r3, [r7, #3]
 8004688:	1e5a      	subs	r2, r3, #1
 800468a:	78fb      	ldrb	r3, [r7, #3]
 800468c:	4908      	ldr	r1, [pc, #32]	@ (80046b0 <snakeMove+0x128>)
 800468e:	4808      	ldr	r0, [pc, #32]	@ (80046b0 <snakeMove+0x128>)
 8004690:	f830 2012 	ldrh.w	r2, [r0, r2, lsl #1]
 8004694:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
    for (uint8_t k = snake.length - 1; k > 0; k--) { 							//movemos la serpiente
 8004698:	78fb      	ldrb	r3, [r7, #3]
 800469a:	3b01      	subs	r3, #1
 800469c:	70fb      	strb	r3, [r7, #3]
 800469e:	78fb      	ldrb	r3, [r7, #3]
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d1f0      	bne.n	8004686 <snakeMove+0xfe>
    }

    snake.body[0] = nextMove; 													//movemos la cabeza
 80046a4:	4a02      	ldr	r2, [pc, #8]	@ (80046b0 <snakeMove+0x128>)
 80046a6:	883b      	ldrh	r3, [r7, #0]
 80046a8:	8013      	strh	r3, [r2, #0]
}
 80046aa:	3708      	adds	r7, #8
 80046ac:	46bd      	mov	sp, r7
 80046ae:	bd80      	pop	{r7, pc}
 80046b0:	20000244 	.word	0x20000244
 80046b4:	20000448 	.word	0x20000448
 80046b8:	20000458 	.word	0x20000458

080046bc <snakeDraw>:

// snakeDraw dibuja la serpiente y la comida en pantalla
static void snakeDraw(void) {
 80046bc:	b580      	push	{r7, lr}
 80046be:	b082      	sub	sp, #8
 80046c0:	af00      	add	r7, sp, #0

	fill16(0);
 80046c2:	2000      	movs	r0, #0
 80046c4:	f7fc fd38 	bl	8001138 <fill16>

    for (uint16_t i = 0; i < snake.length; i++) {
 80046c8:	2300      	movs	r3, #0
 80046ca:	80fb      	strh	r3, [r7, #6]
 80046cc:	e00f      	b.n	80046ee <snakeDraw+0x32>
        setPixel16(snake.body[i].x, snake.body[i].y, 1);
 80046ce:	88fb      	ldrh	r3, [r7, #6]
 80046d0:	4a11      	ldr	r2, [pc, #68]	@ (8004718 <snakeDraw+0x5c>)
 80046d2:	f812 0013 	ldrb.w	r0, [r2, r3, lsl #1]
 80046d6:	88fb      	ldrh	r3, [r7, #6]
 80046d8:	4a0f      	ldr	r2, [pc, #60]	@ (8004718 <snakeDraw+0x5c>)
 80046da:	005b      	lsls	r3, r3, #1
 80046dc:	4413      	add	r3, r2
 80046de:	785b      	ldrb	r3, [r3, #1]
 80046e0:	2201      	movs	r2, #1
 80046e2:	4619      	mov	r1, r3
 80046e4:	f7fc fbec 	bl	8000ec0 <setPixel16>
    for (uint16_t i = 0; i < snake.length; i++) {
 80046e8:	88fb      	ldrh	r3, [r7, #6]
 80046ea:	3301      	adds	r3, #1
 80046ec:	80fb      	strh	r3, [r7, #6]
 80046ee:	4b0a      	ldr	r3, [pc, #40]	@ (8004718 <snakeDraw+0x5c>)
 80046f0:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 80046f4:	461a      	mov	r2, r3
 80046f6:	88fb      	ldrh	r3, [r7, #6]
 80046f8:	4293      	cmp	r3, r2
 80046fa:	d3e8      	bcc.n	80046ce <snakeDraw+0x12>
    }
    setPixel16(food.pos.x, food.pos.y, 1);
 80046fc:	4b07      	ldr	r3, [pc, #28]	@ (800471c <snakeDraw+0x60>)
 80046fe:	781b      	ldrb	r3, [r3, #0]
 8004700:	4a06      	ldr	r2, [pc, #24]	@ (800471c <snakeDraw+0x60>)
 8004702:	7851      	ldrb	r1, [r2, #1]
 8004704:	2201      	movs	r2, #1
 8004706:	4618      	mov	r0, r3
 8004708:	f7fc fbda 	bl	8000ec0 <setPixel16>
    updateDisplay16();
 800470c:	f7fc fc66 	bl	8000fdc <updateDisplay16>
}
 8004710:	bf00      	nop
 8004712:	3708      	adds	r7, #8
 8004714:	46bd      	mov	sp, r7
 8004716:	bd80      	pop	{r7, pc}
 8004718:	20000244 	.word	0x20000244
 800471c:	20000448 	.word	0x20000448

08004720 <snakeUpdate>:

// snakeUpdate mueve la serpiente segun los comandos del usuario. Devuelve true si la serpiente sigue viva o false si la serpiente choco.
bool snakeUpdate(void) {
 8004720:	b580      	push	{r7, lr}
 8004722:	af00      	add	r7, sp, #0

	if (snake.snakeStatus == DEAD){
 8004724:	4b28      	ldr	r3, [pc, #160]	@ (80047c8 <snakeUpdate+0xa8>)
 8004726:	f893 3202 	ldrb.w	r3, [r3, #514]	@ 0x202
 800472a:	2b00      	cmp	r3, #0
 800472c:	d101      	bne.n	8004732 <snakeUpdate+0x12>
		return false;
 800472e:	2300      	movs	r3, #0
 8004730:	e048      	b.n	80047c4 <snakeUpdate+0xa4>
	}
// segun el boton que se presione cambia la direccion de la serpiente. Aca se valida que la serpiente no pueda "volver sobre si misma"
    if (readKey(DERECHA) && snake.dir != LEFT) snake.dir = RIGHT;
 8004732:	2002      	movs	r0, #2
 8004734:	f7fc ff04 	bl	8001540 <readKey>
 8004738:	4603      	mov	r3, r0
 800473a:	2b00      	cmp	r3, #0
 800473c:	d008      	beq.n	8004750 <snakeUpdate+0x30>
 800473e:	4b22      	ldr	r3, [pc, #136]	@ (80047c8 <snakeUpdate+0xa8>)
 8004740:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8004744:	2b02      	cmp	r3, #2
 8004746:	d003      	beq.n	8004750 <snakeUpdate+0x30>
 8004748:	4b1f      	ldr	r3, [pc, #124]	@ (80047c8 <snakeUpdate+0xa8>)
 800474a:	2203      	movs	r2, #3
 800474c:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
    if (readKey(ARRIBA) && snake.dir != DOWN) snake.dir = UP;
 8004750:	2003      	movs	r0, #3
 8004752:	f7fc fef5 	bl	8001540 <readKey>
 8004756:	4603      	mov	r3, r0
 8004758:	2b00      	cmp	r3, #0
 800475a:	d008      	beq.n	800476e <snakeUpdate+0x4e>
 800475c:	4b1a      	ldr	r3, [pc, #104]	@ (80047c8 <snakeUpdate+0xa8>)
 800475e:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8004762:	2b01      	cmp	r3, #1
 8004764:	d003      	beq.n	800476e <snakeUpdate+0x4e>
 8004766:	4b18      	ldr	r3, [pc, #96]	@ (80047c8 <snakeUpdate+0xa8>)
 8004768:	2200      	movs	r2, #0
 800476a:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
    if (readKey(IZQUIERDA) && snake.dir != RIGHT) snake.dir = LEFT;
 800476e:	2004      	movs	r0, #4
 8004770:	f7fc fee6 	bl	8001540 <readKey>
 8004774:	4603      	mov	r3, r0
 8004776:	2b00      	cmp	r3, #0
 8004778:	d008      	beq.n	800478c <snakeUpdate+0x6c>
 800477a:	4b13      	ldr	r3, [pc, #76]	@ (80047c8 <snakeUpdate+0xa8>)
 800477c:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8004780:	2b03      	cmp	r3, #3
 8004782:	d003      	beq.n	800478c <snakeUpdate+0x6c>
 8004784:	4b10      	ldr	r3, [pc, #64]	@ (80047c8 <snakeUpdate+0xa8>)
 8004786:	2202      	movs	r2, #2
 8004788:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
    if (readKey(ABAJO) && snake.dir != UP) snake.dir = DOWN;
 800478c:	2005      	movs	r0, #5
 800478e:	f7fc fed7 	bl	8001540 <readKey>
 8004792:	4603      	mov	r3, r0
 8004794:	2b00      	cmp	r3, #0
 8004796:	d008      	beq.n	80047aa <snakeUpdate+0x8a>
 8004798:	4b0b      	ldr	r3, [pc, #44]	@ (80047c8 <snakeUpdate+0xa8>)
 800479a:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d003      	beq.n	80047aa <snakeUpdate+0x8a>
 80047a2:	4b09      	ldr	r3, [pc, #36]	@ (80047c8 <snakeUpdate+0xa8>)
 80047a4:	2201      	movs	r2, #1
 80047a6:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201

//si paso el "tick" de la serpiente la actualiza
    if (delayRead(&snakeSpeed)) {
 80047aa:	4808      	ldr	r0, [pc, #32]	@ (80047cc <snakeUpdate+0xac>)
 80047ac:	f7fc fdf1 	bl	8001392 <delayRead>
 80047b0:	4603      	mov	r3, r0
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d005      	beq.n	80047c2 <snakeUpdate+0xa2>

        snakeMove();
 80047b6:	f7ff fee7 	bl	8004588 <snakeMove>
        snakeDraw();
 80047ba:	f7ff ff7f 	bl	80046bc <snakeDraw>
        return true;
 80047be:	2301      	movs	r3, #1
 80047c0:	e000      	b.n	80047c4 <snakeUpdate+0xa4>

    }
    return true;
 80047c2:	2301      	movs	r3, #1
}
 80047c4:	4618      	mov	r0, r3
 80047c6:	bd80      	pop	{r7, pc}
 80047c8:	20000244 	.word	0x20000244
 80047cc:	2000044c 	.word	0x2000044c

080047d0 <rand>:
 80047d0:	4b16      	ldr	r3, [pc, #88]	@ (800482c <rand+0x5c>)
 80047d2:	b510      	push	{r4, lr}
 80047d4:	681c      	ldr	r4, [r3, #0]
 80047d6:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80047d8:	b9b3      	cbnz	r3, 8004808 <rand+0x38>
 80047da:	2018      	movs	r0, #24
 80047dc:	f000 fa42 	bl	8004c64 <malloc>
 80047e0:	4602      	mov	r2, r0
 80047e2:	6320      	str	r0, [r4, #48]	@ 0x30
 80047e4:	b920      	cbnz	r0, 80047f0 <rand+0x20>
 80047e6:	4b12      	ldr	r3, [pc, #72]	@ (8004830 <rand+0x60>)
 80047e8:	4812      	ldr	r0, [pc, #72]	@ (8004834 <rand+0x64>)
 80047ea:	2152      	movs	r1, #82	@ 0x52
 80047ec:	f000 f9d2 	bl	8004b94 <__assert_func>
 80047f0:	4911      	ldr	r1, [pc, #68]	@ (8004838 <rand+0x68>)
 80047f2:	4b12      	ldr	r3, [pc, #72]	@ (800483c <rand+0x6c>)
 80047f4:	e9c0 1300 	strd	r1, r3, [r0]
 80047f8:	4b11      	ldr	r3, [pc, #68]	@ (8004840 <rand+0x70>)
 80047fa:	6083      	str	r3, [r0, #8]
 80047fc:	230b      	movs	r3, #11
 80047fe:	8183      	strh	r3, [r0, #12]
 8004800:	2100      	movs	r1, #0
 8004802:	2001      	movs	r0, #1
 8004804:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8004808:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800480a:	480e      	ldr	r0, [pc, #56]	@ (8004844 <rand+0x74>)
 800480c:	690b      	ldr	r3, [r1, #16]
 800480e:	694c      	ldr	r4, [r1, #20]
 8004810:	4a0d      	ldr	r2, [pc, #52]	@ (8004848 <rand+0x78>)
 8004812:	4358      	muls	r0, r3
 8004814:	fb02 0004 	mla	r0, r2, r4, r0
 8004818:	fba3 3202 	umull	r3, r2, r3, r2
 800481c:	3301      	adds	r3, #1
 800481e:	eb40 0002 	adc.w	r0, r0, r2
 8004822:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8004826:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 800482a:	bd10      	pop	{r4, pc}
 800482c:	200000ec 	.word	0x200000ec
 8004830:	08005c7c 	.word	0x08005c7c
 8004834:	08005c93 	.word	0x08005c93
 8004838:	abcd330e 	.word	0xabcd330e
 800483c:	e66d1234 	.word	0xe66d1234
 8004840:	0005deec 	.word	0x0005deec
 8004844:	5851f42d 	.word	0x5851f42d
 8004848:	4c957f2d 	.word	0x4c957f2d

0800484c <std>:
 800484c:	2300      	movs	r3, #0
 800484e:	b510      	push	{r4, lr}
 8004850:	4604      	mov	r4, r0
 8004852:	e9c0 3300 	strd	r3, r3, [r0]
 8004856:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800485a:	6083      	str	r3, [r0, #8]
 800485c:	8181      	strh	r1, [r0, #12]
 800485e:	6643      	str	r3, [r0, #100]	@ 0x64
 8004860:	81c2      	strh	r2, [r0, #14]
 8004862:	6183      	str	r3, [r0, #24]
 8004864:	4619      	mov	r1, r3
 8004866:	2208      	movs	r2, #8
 8004868:	305c      	adds	r0, #92	@ 0x5c
 800486a:	f000 f916 	bl	8004a9a <memset>
 800486e:	4b0d      	ldr	r3, [pc, #52]	@ (80048a4 <std+0x58>)
 8004870:	6263      	str	r3, [r4, #36]	@ 0x24
 8004872:	4b0d      	ldr	r3, [pc, #52]	@ (80048a8 <std+0x5c>)
 8004874:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004876:	4b0d      	ldr	r3, [pc, #52]	@ (80048ac <std+0x60>)
 8004878:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800487a:	4b0d      	ldr	r3, [pc, #52]	@ (80048b0 <std+0x64>)
 800487c:	6323      	str	r3, [r4, #48]	@ 0x30
 800487e:	4b0d      	ldr	r3, [pc, #52]	@ (80048b4 <std+0x68>)
 8004880:	6224      	str	r4, [r4, #32]
 8004882:	429c      	cmp	r4, r3
 8004884:	d006      	beq.n	8004894 <std+0x48>
 8004886:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800488a:	4294      	cmp	r4, r2
 800488c:	d002      	beq.n	8004894 <std+0x48>
 800488e:	33d0      	adds	r3, #208	@ 0xd0
 8004890:	429c      	cmp	r4, r3
 8004892:	d105      	bne.n	80048a0 <std+0x54>
 8004894:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004898:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800489c:	f000 b976 	b.w	8004b8c <__retarget_lock_init_recursive>
 80048a0:	bd10      	pop	{r4, pc}
 80048a2:	bf00      	nop
 80048a4:	08004a15 	.word	0x08004a15
 80048a8:	08004a37 	.word	0x08004a37
 80048ac:	08004a6f 	.word	0x08004a6f
 80048b0:	08004a93 	.word	0x08004a93
 80048b4:	2000045c 	.word	0x2000045c

080048b8 <stdio_exit_handler>:
 80048b8:	4a02      	ldr	r2, [pc, #8]	@ (80048c4 <stdio_exit_handler+0xc>)
 80048ba:	4903      	ldr	r1, [pc, #12]	@ (80048c8 <stdio_exit_handler+0x10>)
 80048bc:	4803      	ldr	r0, [pc, #12]	@ (80048cc <stdio_exit_handler+0x14>)
 80048be:	f000 b869 	b.w	8004994 <_fwalk_sglue>
 80048c2:	bf00      	nop
 80048c4:	200000e0 	.word	0x200000e0
 80048c8:	080054a1 	.word	0x080054a1
 80048cc:	200000f0 	.word	0x200000f0

080048d0 <cleanup_stdio>:
 80048d0:	6841      	ldr	r1, [r0, #4]
 80048d2:	4b0c      	ldr	r3, [pc, #48]	@ (8004904 <cleanup_stdio+0x34>)
 80048d4:	4299      	cmp	r1, r3
 80048d6:	b510      	push	{r4, lr}
 80048d8:	4604      	mov	r4, r0
 80048da:	d001      	beq.n	80048e0 <cleanup_stdio+0x10>
 80048dc:	f000 fde0 	bl	80054a0 <_fflush_r>
 80048e0:	68a1      	ldr	r1, [r4, #8]
 80048e2:	4b09      	ldr	r3, [pc, #36]	@ (8004908 <cleanup_stdio+0x38>)
 80048e4:	4299      	cmp	r1, r3
 80048e6:	d002      	beq.n	80048ee <cleanup_stdio+0x1e>
 80048e8:	4620      	mov	r0, r4
 80048ea:	f000 fdd9 	bl	80054a0 <_fflush_r>
 80048ee:	68e1      	ldr	r1, [r4, #12]
 80048f0:	4b06      	ldr	r3, [pc, #24]	@ (800490c <cleanup_stdio+0x3c>)
 80048f2:	4299      	cmp	r1, r3
 80048f4:	d004      	beq.n	8004900 <cleanup_stdio+0x30>
 80048f6:	4620      	mov	r0, r4
 80048f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80048fc:	f000 bdd0 	b.w	80054a0 <_fflush_r>
 8004900:	bd10      	pop	{r4, pc}
 8004902:	bf00      	nop
 8004904:	2000045c 	.word	0x2000045c
 8004908:	200004c4 	.word	0x200004c4
 800490c:	2000052c 	.word	0x2000052c

08004910 <global_stdio_init.part.0>:
 8004910:	b510      	push	{r4, lr}
 8004912:	4b0b      	ldr	r3, [pc, #44]	@ (8004940 <global_stdio_init.part.0+0x30>)
 8004914:	4c0b      	ldr	r4, [pc, #44]	@ (8004944 <global_stdio_init.part.0+0x34>)
 8004916:	4a0c      	ldr	r2, [pc, #48]	@ (8004948 <global_stdio_init.part.0+0x38>)
 8004918:	601a      	str	r2, [r3, #0]
 800491a:	4620      	mov	r0, r4
 800491c:	2200      	movs	r2, #0
 800491e:	2104      	movs	r1, #4
 8004920:	f7ff ff94 	bl	800484c <std>
 8004924:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004928:	2201      	movs	r2, #1
 800492a:	2109      	movs	r1, #9
 800492c:	f7ff ff8e 	bl	800484c <std>
 8004930:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004934:	2202      	movs	r2, #2
 8004936:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800493a:	2112      	movs	r1, #18
 800493c:	f7ff bf86 	b.w	800484c <std>
 8004940:	20000594 	.word	0x20000594
 8004944:	2000045c 	.word	0x2000045c
 8004948:	080048b9 	.word	0x080048b9

0800494c <__sfp_lock_acquire>:
 800494c:	4801      	ldr	r0, [pc, #4]	@ (8004954 <__sfp_lock_acquire+0x8>)
 800494e:	f000 b91e 	b.w	8004b8e <__retarget_lock_acquire_recursive>
 8004952:	bf00      	nop
 8004954:	2000059d 	.word	0x2000059d

08004958 <__sfp_lock_release>:
 8004958:	4801      	ldr	r0, [pc, #4]	@ (8004960 <__sfp_lock_release+0x8>)
 800495a:	f000 b919 	b.w	8004b90 <__retarget_lock_release_recursive>
 800495e:	bf00      	nop
 8004960:	2000059d 	.word	0x2000059d

08004964 <__sinit>:
 8004964:	b510      	push	{r4, lr}
 8004966:	4604      	mov	r4, r0
 8004968:	f7ff fff0 	bl	800494c <__sfp_lock_acquire>
 800496c:	6a23      	ldr	r3, [r4, #32]
 800496e:	b11b      	cbz	r3, 8004978 <__sinit+0x14>
 8004970:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004974:	f7ff bff0 	b.w	8004958 <__sfp_lock_release>
 8004978:	4b04      	ldr	r3, [pc, #16]	@ (800498c <__sinit+0x28>)
 800497a:	6223      	str	r3, [r4, #32]
 800497c:	4b04      	ldr	r3, [pc, #16]	@ (8004990 <__sinit+0x2c>)
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	2b00      	cmp	r3, #0
 8004982:	d1f5      	bne.n	8004970 <__sinit+0xc>
 8004984:	f7ff ffc4 	bl	8004910 <global_stdio_init.part.0>
 8004988:	e7f2      	b.n	8004970 <__sinit+0xc>
 800498a:	bf00      	nop
 800498c:	080048d1 	.word	0x080048d1
 8004990:	20000594 	.word	0x20000594

08004994 <_fwalk_sglue>:
 8004994:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004998:	4607      	mov	r7, r0
 800499a:	4688      	mov	r8, r1
 800499c:	4614      	mov	r4, r2
 800499e:	2600      	movs	r6, #0
 80049a0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80049a4:	f1b9 0901 	subs.w	r9, r9, #1
 80049a8:	d505      	bpl.n	80049b6 <_fwalk_sglue+0x22>
 80049aa:	6824      	ldr	r4, [r4, #0]
 80049ac:	2c00      	cmp	r4, #0
 80049ae:	d1f7      	bne.n	80049a0 <_fwalk_sglue+0xc>
 80049b0:	4630      	mov	r0, r6
 80049b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80049b6:	89ab      	ldrh	r3, [r5, #12]
 80049b8:	2b01      	cmp	r3, #1
 80049ba:	d907      	bls.n	80049cc <_fwalk_sglue+0x38>
 80049bc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80049c0:	3301      	adds	r3, #1
 80049c2:	d003      	beq.n	80049cc <_fwalk_sglue+0x38>
 80049c4:	4629      	mov	r1, r5
 80049c6:	4638      	mov	r0, r7
 80049c8:	47c0      	blx	r8
 80049ca:	4306      	orrs	r6, r0
 80049cc:	3568      	adds	r5, #104	@ 0x68
 80049ce:	e7e9      	b.n	80049a4 <_fwalk_sglue+0x10>

080049d0 <siprintf>:
 80049d0:	b40e      	push	{r1, r2, r3}
 80049d2:	b510      	push	{r4, lr}
 80049d4:	b09d      	sub	sp, #116	@ 0x74
 80049d6:	ab1f      	add	r3, sp, #124	@ 0x7c
 80049d8:	9002      	str	r0, [sp, #8]
 80049da:	9006      	str	r0, [sp, #24]
 80049dc:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80049e0:	480a      	ldr	r0, [pc, #40]	@ (8004a0c <siprintf+0x3c>)
 80049e2:	9107      	str	r1, [sp, #28]
 80049e4:	9104      	str	r1, [sp, #16]
 80049e6:	490a      	ldr	r1, [pc, #40]	@ (8004a10 <siprintf+0x40>)
 80049e8:	f853 2b04 	ldr.w	r2, [r3], #4
 80049ec:	9105      	str	r1, [sp, #20]
 80049ee:	2400      	movs	r4, #0
 80049f0:	a902      	add	r1, sp, #8
 80049f2:	6800      	ldr	r0, [r0, #0]
 80049f4:	9301      	str	r3, [sp, #4]
 80049f6:	941b      	str	r4, [sp, #108]	@ 0x6c
 80049f8:	f000 fa46 	bl	8004e88 <_svfiprintf_r>
 80049fc:	9b02      	ldr	r3, [sp, #8]
 80049fe:	701c      	strb	r4, [r3, #0]
 8004a00:	b01d      	add	sp, #116	@ 0x74
 8004a02:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004a06:	b003      	add	sp, #12
 8004a08:	4770      	bx	lr
 8004a0a:	bf00      	nop
 8004a0c:	200000ec 	.word	0x200000ec
 8004a10:	ffff0208 	.word	0xffff0208

08004a14 <__sread>:
 8004a14:	b510      	push	{r4, lr}
 8004a16:	460c      	mov	r4, r1
 8004a18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004a1c:	f000 f868 	bl	8004af0 <_read_r>
 8004a20:	2800      	cmp	r0, #0
 8004a22:	bfab      	itete	ge
 8004a24:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004a26:	89a3      	ldrhlt	r3, [r4, #12]
 8004a28:	181b      	addge	r3, r3, r0
 8004a2a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004a2e:	bfac      	ite	ge
 8004a30:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004a32:	81a3      	strhlt	r3, [r4, #12]
 8004a34:	bd10      	pop	{r4, pc}

08004a36 <__swrite>:
 8004a36:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004a3a:	461f      	mov	r7, r3
 8004a3c:	898b      	ldrh	r3, [r1, #12]
 8004a3e:	05db      	lsls	r3, r3, #23
 8004a40:	4605      	mov	r5, r0
 8004a42:	460c      	mov	r4, r1
 8004a44:	4616      	mov	r6, r2
 8004a46:	d505      	bpl.n	8004a54 <__swrite+0x1e>
 8004a48:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004a4c:	2302      	movs	r3, #2
 8004a4e:	2200      	movs	r2, #0
 8004a50:	f000 f83c 	bl	8004acc <_lseek_r>
 8004a54:	89a3      	ldrh	r3, [r4, #12]
 8004a56:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004a5a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004a5e:	81a3      	strh	r3, [r4, #12]
 8004a60:	4632      	mov	r2, r6
 8004a62:	463b      	mov	r3, r7
 8004a64:	4628      	mov	r0, r5
 8004a66:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004a6a:	f000 b853 	b.w	8004b14 <_write_r>

08004a6e <__sseek>:
 8004a6e:	b510      	push	{r4, lr}
 8004a70:	460c      	mov	r4, r1
 8004a72:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004a76:	f000 f829 	bl	8004acc <_lseek_r>
 8004a7a:	1c43      	adds	r3, r0, #1
 8004a7c:	89a3      	ldrh	r3, [r4, #12]
 8004a7e:	bf15      	itete	ne
 8004a80:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004a82:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004a86:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004a8a:	81a3      	strheq	r3, [r4, #12]
 8004a8c:	bf18      	it	ne
 8004a8e:	81a3      	strhne	r3, [r4, #12]
 8004a90:	bd10      	pop	{r4, pc}

08004a92 <__sclose>:
 8004a92:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004a96:	f000 b809 	b.w	8004aac <_close_r>

08004a9a <memset>:
 8004a9a:	4402      	add	r2, r0
 8004a9c:	4603      	mov	r3, r0
 8004a9e:	4293      	cmp	r3, r2
 8004aa0:	d100      	bne.n	8004aa4 <memset+0xa>
 8004aa2:	4770      	bx	lr
 8004aa4:	f803 1b01 	strb.w	r1, [r3], #1
 8004aa8:	e7f9      	b.n	8004a9e <memset+0x4>
	...

08004aac <_close_r>:
 8004aac:	b538      	push	{r3, r4, r5, lr}
 8004aae:	4d06      	ldr	r5, [pc, #24]	@ (8004ac8 <_close_r+0x1c>)
 8004ab0:	2300      	movs	r3, #0
 8004ab2:	4604      	mov	r4, r0
 8004ab4:	4608      	mov	r0, r1
 8004ab6:	602b      	str	r3, [r5, #0]
 8004ab8:	f7fb ff9c 	bl	80009f4 <_close>
 8004abc:	1c43      	adds	r3, r0, #1
 8004abe:	d102      	bne.n	8004ac6 <_close_r+0x1a>
 8004ac0:	682b      	ldr	r3, [r5, #0]
 8004ac2:	b103      	cbz	r3, 8004ac6 <_close_r+0x1a>
 8004ac4:	6023      	str	r3, [r4, #0]
 8004ac6:	bd38      	pop	{r3, r4, r5, pc}
 8004ac8:	20000598 	.word	0x20000598

08004acc <_lseek_r>:
 8004acc:	b538      	push	{r3, r4, r5, lr}
 8004ace:	4d07      	ldr	r5, [pc, #28]	@ (8004aec <_lseek_r+0x20>)
 8004ad0:	4604      	mov	r4, r0
 8004ad2:	4608      	mov	r0, r1
 8004ad4:	4611      	mov	r1, r2
 8004ad6:	2200      	movs	r2, #0
 8004ad8:	602a      	str	r2, [r5, #0]
 8004ada:	461a      	mov	r2, r3
 8004adc:	f7fb ffb1 	bl	8000a42 <_lseek>
 8004ae0:	1c43      	adds	r3, r0, #1
 8004ae2:	d102      	bne.n	8004aea <_lseek_r+0x1e>
 8004ae4:	682b      	ldr	r3, [r5, #0]
 8004ae6:	b103      	cbz	r3, 8004aea <_lseek_r+0x1e>
 8004ae8:	6023      	str	r3, [r4, #0]
 8004aea:	bd38      	pop	{r3, r4, r5, pc}
 8004aec:	20000598 	.word	0x20000598

08004af0 <_read_r>:
 8004af0:	b538      	push	{r3, r4, r5, lr}
 8004af2:	4d07      	ldr	r5, [pc, #28]	@ (8004b10 <_read_r+0x20>)
 8004af4:	4604      	mov	r4, r0
 8004af6:	4608      	mov	r0, r1
 8004af8:	4611      	mov	r1, r2
 8004afa:	2200      	movs	r2, #0
 8004afc:	602a      	str	r2, [r5, #0]
 8004afe:	461a      	mov	r2, r3
 8004b00:	f7fb ff3f 	bl	8000982 <_read>
 8004b04:	1c43      	adds	r3, r0, #1
 8004b06:	d102      	bne.n	8004b0e <_read_r+0x1e>
 8004b08:	682b      	ldr	r3, [r5, #0]
 8004b0a:	b103      	cbz	r3, 8004b0e <_read_r+0x1e>
 8004b0c:	6023      	str	r3, [r4, #0]
 8004b0e:	bd38      	pop	{r3, r4, r5, pc}
 8004b10:	20000598 	.word	0x20000598

08004b14 <_write_r>:
 8004b14:	b538      	push	{r3, r4, r5, lr}
 8004b16:	4d07      	ldr	r5, [pc, #28]	@ (8004b34 <_write_r+0x20>)
 8004b18:	4604      	mov	r4, r0
 8004b1a:	4608      	mov	r0, r1
 8004b1c:	4611      	mov	r1, r2
 8004b1e:	2200      	movs	r2, #0
 8004b20:	602a      	str	r2, [r5, #0]
 8004b22:	461a      	mov	r2, r3
 8004b24:	f7fb ff4a 	bl	80009bc <_write>
 8004b28:	1c43      	adds	r3, r0, #1
 8004b2a:	d102      	bne.n	8004b32 <_write_r+0x1e>
 8004b2c:	682b      	ldr	r3, [r5, #0]
 8004b2e:	b103      	cbz	r3, 8004b32 <_write_r+0x1e>
 8004b30:	6023      	str	r3, [r4, #0]
 8004b32:	bd38      	pop	{r3, r4, r5, pc}
 8004b34:	20000598 	.word	0x20000598

08004b38 <__errno>:
 8004b38:	4b01      	ldr	r3, [pc, #4]	@ (8004b40 <__errno+0x8>)
 8004b3a:	6818      	ldr	r0, [r3, #0]
 8004b3c:	4770      	bx	lr
 8004b3e:	bf00      	nop
 8004b40:	200000ec 	.word	0x200000ec

08004b44 <__libc_init_array>:
 8004b44:	b570      	push	{r4, r5, r6, lr}
 8004b46:	4d0d      	ldr	r5, [pc, #52]	@ (8004b7c <__libc_init_array+0x38>)
 8004b48:	4c0d      	ldr	r4, [pc, #52]	@ (8004b80 <__libc_init_array+0x3c>)
 8004b4a:	1b64      	subs	r4, r4, r5
 8004b4c:	10a4      	asrs	r4, r4, #2
 8004b4e:	2600      	movs	r6, #0
 8004b50:	42a6      	cmp	r6, r4
 8004b52:	d109      	bne.n	8004b68 <__libc_init_array+0x24>
 8004b54:	4d0b      	ldr	r5, [pc, #44]	@ (8004b84 <__libc_init_array+0x40>)
 8004b56:	4c0c      	ldr	r4, [pc, #48]	@ (8004b88 <__libc_init_array+0x44>)
 8004b58:	f000 ffee 	bl	8005b38 <_init>
 8004b5c:	1b64      	subs	r4, r4, r5
 8004b5e:	10a4      	asrs	r4, r4, #2
 8004b60:	2600      	movs	r6, #0
 8004b62:	42a6      	cmp	r6, r4
 8004b64:	d105      	bne.n	8004b72 <__libc_init_array+0x2e>
 8004b66:	bd70      	pop	{r4, r5, r6, pc}
 8004b68:	f855 3b04 	ldr.w	r3, [r5], #4
 8004b6c:	4798      	blx	r3
 8004b6e:	3601      	adds	r6, #1
 8004b70:	e7ee      	b.n	8004b50 <__libc_init_array+0xc>
 8004b72:	f855 3b04 	ldr.w	r3, [r5], #4
 8004b76:	4798      	blx	r3
 8004b78:	3601      	adds	r6, #1
 8004b7a:	e7f2      	b.n	8004b62 <__libc_init_array+0x1e>
 8004b7c:	08005d64 	.word	0x08005d64
 8004b80:	08005d64 	.word	0x08005d64
 8004b84:	08005d64 	.word	0x08005d64
 8004b88:	08005d68 	.word	0x08005d68

08004b8c <__retarget_lock_init_recursive>:
 8004b8c:	4770      	bx	lr

08004b8e <__retarget_lock_acquire_recursive>:
 8004b8e:	4770      	bx	lr

08004b90 <__retarget_lock_release_recursive>:
 8004b90:	4770      	bx	lr
	...

08004b94 <__assert_func>:
 8004b94:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8004b96:	4614      	mov	r4, r2
 8004b98:	461a      	mov	r2, r3
 8004b9a:	4b09      	ldr	r3, [pc, #36]	@ (8004bc0 <__assert_func+0x2c>)
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	4605      	mov	r5, r0
 8004ba0:	68d8      	ldr	r0, [r3, #12]
 8004ba2:	b14c      	cbz	r4, 8004bb8 <__assert_func+0x24>
 8004ba4:	4b07      	ldr	r3, [pc, #28]	@ (8004bc4 <__assert_func+0x30>)
 8004ba6:	9100      	str	r1, [sp, #0]
 8004ba8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8004bac:	4906      	ldr	r1, [pc, #24]	@ (8004bc8 <__assert_func+0x34>)
 8004bae:	462b      	mov	r3, r5
 8004bb0:	f000 fc9e 	bl	80054f0 <fiprintf>
 8004bb4:	f000 fce6 	bl	8005584 <abort>
 8004bb8:	4b04      	ldr	r3, [pc, #16]	@ (8004bcc <__assert_func+0x38>)
 8004bba:	461c      	mov	r4, r3
 8004bbc:	e7f3      	b.n	8004ba6 <__assert_func+0x12>
 8004bbe:	bf00      	nop
 8004bc0:	200000ec 	.word	0x200000ec
 8004bc4:	08005ceb 	.word	0x08005ceb
 8004bc8:	08005cf8 	.word	0x08005cf8
 8004bcc:	08005d26 	.word	0x08005d26

08004bd0 <_free_r>:
 8004bd0:	b538      	push	{r3, r4, r5, lr}
 8004bd2:	4605      	mov	r5, r0
 8004bd4:	2900      	cmp	r1, #0
 8004bd6:	d041      	beq.n	8004c5c <_free_r+0x8c>
 8004bd8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004bdc:	1f0c      	subs	r4, r1, #4
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	bfb8      	it	lt
 8004be2:	18e4      	addlt	r4, r4, r3
 8004be4:	f000 f8e8 	bl	8004db8 <__malloc_lock>
 8004be8:	4a1d      	ldr	r2, [pc, #116]	@ (8004c60 <_free_r+0x90>)
 8004bea:	6813      	ldr	r3, [r2, #0]
 8004bec:	b933      	cbnz	r3, 8004bfc <_free_r+0x2c>
 8004bee:	6063      	str	r3, [r4, #4]
 8004bf0:	6014      	str	r4, [r2, #0]
 8004bf2:	4628      	mov	r0, r5
 8004bf4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004bf8:	f000 b8e4 	b.w	8004dc4 <__malloc_unlock>
 8004bfc:	42a3      	cmp	r3, r4
 8004bfe:	d908      	bls.n	8004c12 <_free_r+0x42>
 8004c00:	6820      	ldr	r0, [r4, #0]
 8004c02:	1821      	adds	r1, r4, r0
 8004c04:	428b      	cmp	r3, r1
 8004c06:	bf01      	itttt	eq
 8004c08:	6819      	ldreq	r1, [r3, #0]
 8004c0a:	685b      	ldreq	r3, [r3, #4]
 8004c0c:	1809      	addeq	r1, r1, r0
 8004c0e:	6021      	streq	r1, [r4, #0]
 8004c10:	e7ed      	b.n	8004bee <_free_r+0x1e>
 8004c12:	461a      	mov	r2, r3
 8004c14:	685b      	ldr	r3, [r3, #4]
 8004c16:	b10b      	cbz	r3, 8004c1c <_free_r+0x4c>
 8004c18:	42a3      	cmp	r3, r4
 8004c1a:	d9fa      	bls.n	8004c12 <_free_r+0x42>
 8004c1c:	6811      	ldr	r1, [r2, #0]
 8004c1e:	1850      	adds	r0, r2, r1
 8004c20:	42a0      	cmp	r0, r4
 8004c22:	d10b      	bne.n	8004c3c <_free_r+0x6c>
 8004c24:	6820      	ldr	r0, [r4, #0]
 8004c26:	4401      	add	r1, r0
 8004c28:	1850      	adds	r0, r2, r1
 8004c2a:	4283      	cmp	r3, r0
 8004c2c:	6011      	str	r1, [r2, #0]
 8004c2e:	d1e0      	bne.n	8004bf2 <_free_r+0x22>
 8004c30:	6818      	ldr	r0, [r3, #0]
 8004c32:	685b      	ldr	r3, [r3, #4]
 8004c34:	6053      	str	r3, [r2, #4]
 8004c36:	4408      	add	r0, r1
 8004c38:	6010      	str	r0, [r2, #0]
 8004c3a:	e7da      	b.n	8004bf2 <_free_r+0x22>
 8004c3c:	d902      	bls.n	8004c44 <_free_r+0x74>
 8004c3e:	230c      	movs	r3, #12
 8004c40:	602b      	str	r3, [r5, #0]
 8004c42:	e7d6      	b.n	8004bf2 <_free_r+0x22>
 8004c44:	6820      	ldr	r0, [r4, #0]
 8004c46:	1821      	adds	r1, r4, r0
 8004c48:	428b      	cmp	r3, r1
 8004c4a:	bf04      	itt	eq
 8004c4c:	6819      	ldreq	r1, [r3, #0]
 8004c4e:	685b      	ldreq	r3, [r3, #4]
 8004c50:	6063      	str	r3, [r4, #4]
 8004c52:	bf04      	itt	eq
 8004c54:	1809      	addeq	r1, r1, r0
 8004c56:	6021      	streq	r1, [r4, #0]
 8004c58:	6054      	str	r4, [r2, #4]
 8004c5a:	e7ca      	b.n	8004bf2 <_free_r+0x22>
 8004c5c:	bd38      	pop	{r3, r4, r5, pc}
 8004c5e:	bf00      	nop
 8004c60:	200005a4 	.word	0x200005a4

08004c64 <malloc>:
 8004c64:	4b02      	ldr	r3, [pc, #8]	@ (8004c70 <malloc+0xc>)
 8004c66:	4601      	mov	r1, r0
 8004c68:	6818      	ldr	r0, [r3, #0]
 8004c6a:	f000 b825 	b.w	8004cb8 <_malloc_r>
 8004c6e:	bf00      	nop
 8004c70:	200000ec 	.word	0x200000ec

08004c74 <sbrk_aligned>:
 8004c74:	b570      	push	{r4, r5, r6, lr}
 8004c76:	4e0f      	ldr	r6, [pc, #60]	@ (8004cb4 <sbrk_aligned+0x40>)
 8004c78:	460c      	mov	r4, r1
 8004c7a:	6831      	ldr	r1, [r6, #0]
 8004c7c:	4605      	mov	r5, r0
 8004c7e:	b911      	cbnz	r1, 8004c86 <sbrk_aligned+0x12>
 8004c80:	f000 fc62 	bl	8005548 <_sbrk_r>
 8004c84:	6030      	str	r0, [r6, #0]
 8004c86:	4621      	mov	r1, r4
 8004c88:	4628      	mov	r0, r5
 8004c8a:	f000 fc5d 	bl	8005548 <_sbrk_r>
 8004c8e:	1c43      	adds	r3, r0, #1
 8004c90:	d103      	bne.n	8004c9a <sbrk_aligned+0x26>
 8004c92:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8004c96:	4620      	mov	r0, r4
 8004c98:	bd70      	pop	{r4, r5, r6, pc}
 8004c9a:	1cc4      	adds	r4, r0, #3
 8004c9c:	f024 0403 	bic.w	r4, r4, #3
 8004ca0:	42a0      	cmp	r0, r4
 8004ca2:	d0f8      	beq.n	8004c96 <sbrk_aligned+0x22>
 8004ca4:	1a21      	subs	r1, r4, r0
 8004ca6:	4628      	mov	r0, r5
 8004ca8:	f000 fc4e 	bl	8005548 <_sbrk_r>
 8004cac:	3001      	adds	r0, #1
 8004cae:	d1f2      	bne.n	8004c96 <sbrk_aligned+0x22>
 8004cb0:	e7ef      	b.n	8004c92 <sbrk_aligned+0x1e>
 8004cb2:	bf00      	nop
 8004cb4:	200005a0 	.word	0x200005a0

08004cb8 <_malloc_r>:
 8004cb8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004cbc:	1ccd      	adds	r5, r1, #3
 8004cbe:	f025 0503 	bic.w	r5, r5, #3
 8004cc2:	3508      	adds	r5, #8
 8004cc4:	2d0c      	cmp	r5, #12
 8004cc6:	bf38      	it	cc
 8004cc8:	250c      	movcc	r5, #12
 8004cca:	2d00      	cmp	r5, #0
 8004ccc:	4606      	mov	r6, r0
 8004cce:	db01      	blt.n	8004cd4 <_malloc_r+0x1c>
 8004cd0:	42a9      	cmp	r1, r5
 8004cd2:	d904      	bls.n	8004cde <_malloc_r+0x26>
 8004cd4:	230c      	movs	r3, #12
 8004cd6:	6033      	str	r3, [r6, #0]
 8004cd8:	2000      	movs	r0, #0
 8004cda:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004cde:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004db4 <_malloc_r+0xfc>
 8004ce2:	f000 f869 	bl	8004db8 <__malloc_lock>
 8004ce6:	f8d8 3000 	ldr.w	r3, [r8]
 8004cea:	461c      	mov	r4, r3
 8004cec:	bb44      	cbnz	r4, 8004d40 <_malloc_r+0x88>
 8004cee:	4629      	mov	r1, r5
 8004cf0:	4630      	mov	r0, r6
 8004cf2:	f7ff ffbf 	bl	8004c74 <sbrk_aligned>
 8004cf6:	1c43      	adds	r3, r0, #1
 8004cf8:	4604      	mov	r4, r0
 8004cfa:	d158      	bne.n	8004dae <_malloc_r+0xf6>
 8004cfc:	f8d8 4000 	ldr.w	r4, [r8]
 8004d00:	4627      	mov	r7, r4
 8004d02:	2f00      	cmp	r7, #0
 8004d04:	d143      	bne.n	8004d8e <_malloc_r+0xd6>
 8004d06:	2c00      	cmp	r4, #0
 8004d08:	d04b      	beq.n	8004da2 <_malloc_r+0xea>
 8004d0a:	6823      	ldr	r3, [r4, #0]
 8004d0c:	4639      	mov	r1, r7
 8004d0e:	4630      	mov	r0, r6
 8004d10:	eb04 0903 	add.w	r9, r4, r3
 8004d14:	f000 fc18 	bl	8005548 <_sbrk_r>
 8004d18:	4581      	cmp	r9, r0
 8004d1a:	d142      	bne.n	8004da2 <_malloc_r+0xea>
 8004d1c:	6821      	ldr	r1, [r4, #0]
 8004d1e:	1a6d      	subs	r5, r5, r1
 8004d20:	4629      	mov	r1, r5
 8004d22:	4630      	mov	r0, r6
 8004d24:	f7ff ffa6 	bl	8004c74 <sbrk_aligned>
 8004d28:	3001      	adds	r0, #1
 8004d2a:	d03a      	beq.n	8004da2 <_malloc_r+0xea>
 8004d2c:	6823      	ldr	r3, [r4, #0]
 8004d2e:	442b      	add	r3, r5
 8004d30:	6023      	str	r3, [r4, #0]
 8004d32:	f8d8 3000 	ldr.w	r3, [r8]
 8004d36:	685a      	ldr	r2, [r3, #4]
 8004d38:	bb62      	cbnz	r2, 8004d94 <_malloc_r+0xdc>
 8004d3a:	f8c8 7000 	str.w	r7, [r8]
 8004d3e:	e00f      	b.n	8004d60 <_malloc_r+0xa8>
 8004d40:	6822      	ldr	r2, [r4, #0]
 8004d42:	1b52      	subs	r2, r2, r5
 8004d44:	d420      	bmi.n	8004d88 <_malloc_r+0xd0>
 8004d46:	2a0b      	cmp	r2, #11
 8004d48:	d917      	bls.n	8004d7a <_malloc_r+0xc2>
 8004d4a:	1961      	adds	r1, r4, r5
 8004d4c:	42a3      	cmp	r3, r4
 8004d4e:	6025      	str	r5, [r4, #0]
 8004d50:	bf18      	it	ne
 8004d52:	6059      	strne	r1, [r3, #4]
 8004d54:	6863      	ldr	r3, [r4, #4]
 8004d56:	bf08      	it	eq
 8004d58:	f8c8 1000 	streq.w	r1, [r8]
 8004d5c:	5162      	str	r2, [r4, r5]
 8004d5e:	604b      	str	r3, [r1, #4]
 8004d60:	4630      	mov	r0, r6
 8004d62:	f000 f82f 	bl	8004dc4 <__malloc_unlock>
 8004d66:	f104 000b 	add.w	r0, r4, #11
 8004d6a:	1d23      	adds	r3, r4, #4
 8004d6c:	f020 0007 	bic.w	r0, r0, #7
 8004d70:	1ac2      	subs	r2, r0, r3
 8004d72:	bf1c      	itt	ne
 8004d74:	1a1b      	subne	r3, r3, r0
 8004d76:	50a3      	strne	r3, [r4, r2]
 8004d78:	e7af      	b.n	8004cda <_malloc_r+0x22>
 8004d7a:	6862      	ldr	r2, [r4, #4]
 8004d7c:	42a3      	cmp	r3, r4
 8004d7e:	bf0c      	ite	eq
 8004d80:	f8c8 2000 	streq.w	r2, [r8]
 8004d84:	605a      	strne	r2, [r3, #4]
 8004d86:	e7eb      	b.n	8004d60 <_malloc_r+0xa8>
 8004d88:	4623      	mov	r3, r4
 8004d8a:	6864      	ldr	r4, [r4, #4]
 8004d8c:	e7ae      	b.n	8004cec <_malloc_r+0x34>
 8004d8e:	463c      	mov	r4, r7
 8004d90:	687f      	ldr	r7, [r7, #4]
 8004d92:	e7b6      	b.n	8004d02 <_malloc_r+0x4a>
 8004d94:	461a      	mov	r2, r3
 8004d96:	685b      	ldr	r3, [r3, #4]
 8004d98:	42a3      	cmp	r3, r4
 8004d9a:	d1fb      	bne.n	8004d94 <_malloc_r+0xdc>
 8004d9c:	2300      	movs	r3, #0
 8004d9e:	6053      	str	r3, [r2, #4]
 8004da0:	e7de      	b.n	8004d60 <_malloc_r+0xa8>
 8004da2:	230c      	movs	r3, #12
 8004da4:	6033      	str	r3, [r6, #0]
 8004da6:	4630      	mov	r0, r6
 8004da8:	f000 f80c 	bl	8004dc4 <__malloc_unlock>
 8004dac:	e794      	b.n	8004cd8 <_malloc_r+0x20>
 8004dae:	6005      	str	r5, [r0, #0]
 8004db0:	e7d6      	b.n	8004d60 <_malloc_r+0xa8>
 8004db2:	bf00      	nop
 8004db4:	200005a4 	.word	0x200005a4

08004db8 <__malloc_lock>:
 8004db8:	4801      	ldr	r0, [pc, #4]	@ (8004dc0 <__malloc_lock+0x8>)
 8004dba:	f7ff bee8 	b.w	8004b8e <__retarget_lock_acquire_recursive>
 8004dbe:	bf00      	nop
 8004dc0:	2000059c 	.word	0x2000059c

08004dc4 <__malloc_unlock>:
 8004dc4:	4801      	ldr	r0, [pc, #4]	@ (8004dcc <__malloc_unlock+0x8>)
 8004dc6:	f7ff bee3 	b.w	8004b90 <__retarget_lock_release_recursive>
 8004dca:	bf00      	nop
 8004dcc:	2000059c 	.word	0x2000059c

08004dd0 <__ssputs_r>:
 8004dd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004dd4:	688e      	ldr	r6, [r1, #8]
 8004dd6:	461f      	mov	r7, r3
 8004dd8:	42be      	cmp	r6, r7
 8004dda:	680b      	ldr	r3, [r1, #0]
 8004ddc:	4682      	mov	sl, r0
 8004dde:	460c      	mov	r4, r1
 8004de0:	4690      	mov	r8, r2
 8004de2:	d82d      	bhi.n	8004e40 <__ssputs_r+0x70>
 8004de4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004de8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8004dec:	d026      	beq.n	8004e3c <__ssputs_r+0x6c>
 8004dee:	6965      	ldr	r5, [r4, #20]
 8004df0:	6909      	ldr	r1, [r1, #16]
 8004df2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004df6:	eba3 0901 	sub.w	r9, r3, r1
 8004dfa:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004dfe:	1c7b      	adds	r3, r7, #1
 8004e00:	444b      	add	r3, r9
 8004e02:	106d      	asrs	r5, r5, #1
 8004e04:	429d      	cmp	r5, r3
 8004e06:	bf38      	it	cc
 8004e08:	461d      	movcc	r5, r3
 8004e0a:	0553      	lsls	r3, r2, #21
 8004e0c:	d527      	bpl.n	8004e5e <__ssputs_r+0x8e>
 8004e0e:	4629      	mov	r1, r5
 8004e10:	f7ff ff52 	bl	8004cb8 <_malloc_r>
 8004e14:	4606      	mov	r6, r0
 8004e16:	b360      	cbz	r0, 8004e72 <__ssputs_r+0xa2>
 8004e18:	6921      	ldr	r1, [r4, #16]
 8004e1a:	464a      	mov	r2, r9
 8004e1c:	f000 fba4 	bl	8005568 <memcpy>
 8004e20:	89a3      	ldrh	r3, [r4, #12]
 8004e22:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8004e26:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004e2a:	81a3      	strh	r3, [r4, #12]
 8004e2c:	6126      	str	r6, [r4, #16]
 8004e2e:	6165      	str	r5, [r4, #20]
 8004e30:	444e      	add	r6, r9
 8004e32:	eba5 0509 	sub.w	r5, r5, r9
 8004e36:	6026      	str	r6, [r4, #0]
 8004e38:	60a5      	str	r5, [r4, #8]
 8004e3a:	463e      	mov	r6, r7
 8004e3c:	42be      	cmp	r6, r7
 8004e3e:	d900      	bls.n	8004e42 <__ssputs_r+0x72>
 8004e40:	463e      	mov	r6, r7
 8004e42:	6820      	ldr	r0, [r4, #0]
 8004e44:	4632      	mov	r2, r6
 8004e46:	4641      	mov	r1, r8
 8004e48:	f000 fb64 	bl	8005514 <memmove>
 8004e4c:	68a3      	ldr	r3, [r4, #8]
 8004e4e:	1b9b      	subs	r3, r3, r6
 8004e50:	60a3      	str	r3, [r4, #8]
 8004e52:	6823      	ldr	r3, [r4, #0]
 8004e54:	4433      	add	r3, r6
 8004e56:	6023      	str	r3, [r4, #0]
 8004e58:	2000      	movs	r0, #0
 8004e5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004e5e:	462a      	mov	r2, r5
 8004e60:	f000 fb97 	bl	8005592 <_realloc_r>
 8004e64:	4606      	mov	r6, r0
 8004e66:	2800      	cmp	r0, #0
 8004e68:	d1e0      	bne.n	8004e2c <__ssputs_r+0x5c>
 8004e6a:	6921      	ldr	r1, [r4, #16]
 8004e6c:	4650      	mov	r0, sl
 8004e6e:	f7ff feaf 	bl	8004bd0 <_free_r>
 8004e72:	230c      	movs	r3, #12
 8004e74:	f8ca 3000 	str.w	r3, [sl]
 8004e78:	89a3      	ldrh	r3, [r4, #12]
 8004e7a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004e7e:	81a3      	strh	r3, [r4, #12]
 8004e80:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004e84:	e7e9      	b.n	8004e5a <__ssputs_r+0x8a>
	...

08004e88 <_svfiprintf_r>:
 8004e88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e8c:	4698      	mov	r8, r3
 8004e8e:	898b      	ldrh	r3, [r1, #12]
 8004e90:	061b      	lsls	r3, r3, #24
 8004e92:	b09d      	sub	sp, #116	@ 0x74
 8004e94:	4607      	mov	r7, r0
 8004e96:	460d      	mov	r5, r1
 8004e98:	4614      	mov	r4, r2
 8004e9a:	d510      	bpl.n	8004ebe <_svfiprintf_r+0x36>
 8004e9c:	690b      	ldr	r3, [r1, #16]
 8004e9e:	b973      	cbnz	r3, 8004ebe <_svfiprintf_r+0x36>
 8004ea0:	2140      	movs	r1, #64	@ 0x40
 8004ea2:	f7ff ff09 	bl	8004cb8 <_malloc_r>
 8004ea6:	6028      	str	r0, [r5, #0]
 8004ea8:	6128      	str	r0, [r5, #16]
 8004eaa:	b930      	cbnz	r0, 8004eba <_svfiprintf_r+0x32>
 8004eac:	230c      	movs	r3, #12
 8004eae:	603b      	str	r3, [r7, #0]
 8004eb0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004eb4:	b01d      	add	sp, #116	@ 0x74
 8004eb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004eba:	2340      	movs	r3, #64	@ 0x40
 8004ebc:	616b      	str	r3, [r5, #20]
 8004ebe:	2300      	movs	r3, #0
 8004ec0:	9309      	str	r3, [sp, #36]	@ 0x24
 8004ec2:	2320      	movs	r3, #32
 8004ec4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004ec8:	f8cd 800c 	str.w	r8, [sp, #12]
 8004ecc:	2330      	movs	r3, #48	@ 0x30
 8004ece:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800506c <_svfiprintf_r+0x1e4>
 8004ed2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004ed6:	f04f 0901 	mov.w	r9, #1
 8004eda:	4623      	mov	r3, r4
 8004edc:	469a      	mov	sl, r3
 8004ede:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004ee2:	b10a      	cbz	r2, 8004ee8 <_svfiprintf_r+0x60>
 8004ee4:	2a25      	cmp	r2, #37	@ 0x25
 8004ee6:	d1f9      	bne.n	8004edc <_svfiprintf_r+0x54>
 8004ee8:	ebba 0b04 	subs.w	fp, sl, r4
 8004eec:	d00b      	beq.n	8004f06 <_svfiprintf_r+0x7e>
 8004eee:	465b      	mov	r3, fp
 8004ef0:	4622      	mov	r2, r4
 8004ef2:	4629      	mov	r1, r5
 8004ef4:	4638      	mov	r0, r7
 8004ef6:	f7ff ff6b 	bl	8004dd0 <__ssputs_r>
 8004efa:	3001      	adds	r0, #1
 8004efc:	f000 80a7 	beq.w	800504e <_svfiprintf_r+0x1c6>
 8004f00:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004f02:	445a      	add	r2, fp
 8004f04:	9209      	str	r2, [sp, #36]	@ 0x24
 8004f06:	f89a 3000 	ldrb.w	r3, [sl]
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	f000 809f 	beq.w	800504e <_svfiprintf_r+0x1c6>
 8004f10:	2300      	movs	r3, #0
 8004f12:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004f16:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004f1a:	f10a 0a01 	add.w	sl, sl, #1
 8004f1e:	9304      	str	r3, [sp, #16]
 8004f20:	9307      	str	r3, [sp, #28]
 8004f22:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004f26:	931a      	str	r3, [sp, #104]	@ 0x68
 8004f28:	4654      	mov	r4, sl
 8004f2a:	2205      	movs	r2, #5
 8004f2c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004f30:	484e      	ldr	r0, [pc, #312]	@ (800506c <_svfiprintf_r+0x1e4>)
 8004f32:	f7fb f975 	bl	8000220 <memchr>
 8004f36:	9a04      	ldr	r2, [sp, #16]
 8004f38:	b9d8      	cbnz	r0, 8004f72 <_svfiprintf_r+0xea>
 8004f3a:	06d0      	lsls	r0, r2, #27
 8004f3c:	bf44      	itt	mi
 8004f3e:	2320      	movmi	r3, #32
 8004f40:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004f44:	0711      	lsls	r1, r2, #28
 8004f46:	bf44      	itt	mi
 8004f48:	232b      	movmi	r3, #43	@ 0x2b
 8004f4a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004f4e:	f89a 3000 	ldrb.w	r3, [sl]
 8004f52:	2b2a      	cmp	r3, #42	@ 0x2a
 8004f54:	d015      	beq.n	8004f82 <_svfiprintf_r+0xfa>
 8004f56:	9a07      	ldr	r2, [sp, #28]
 8004f58:	4654      	mov	r4, sl
 8004f5a:	2000      	movs	r0, #0
 8004f5c:	f04f 0c0a 	mov.w	ip, #10
 8004f60:	4621      	mov	r1, r4
 8004f62:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004f66:	3b30      	subs	r3, #48	@ 0x30
 8004f68:	2b09      	cmp	r3, #9
 8004f6a:	d94b      	bls.n	8005004 <_svfiprintf_r+0x17c>
 8004f6c:	b1b0      	cbz	r0, 8004f9c <_svfiprintf_r+0x114>
 8004f6e:	9207      	str	r2, [sp, #28]
 8004f70:	e014      	b.n	8004f9c <_svfiprintf_r+0x114>
 8004f72:	eba0 0308 	sub.w	r3, r0, r8
 8004f76:	fa09 f303 	lsl.w	r3, r9, r3
 8004f7a:	4313      	orrs	r3, r2
 8004f7c:	9304      	str	r3, [sp, #16]
 8004f7e:	46a2      	mov	sl, r4
 8004f80:	e7d2      	b.n	8004f28 <_svfiprintf_r+0xa0>
 8004f82:	9b03      	ldr	r3, [sp, #12]
 8004f84:	1d19      	adds	r1, r3, #4
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	9103      	str	r1, [sp, #12]
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	bfbb      	ittet	lt
 8004f8e:	425b      	neglt	r3, r3
 8004f90:	f042 0202 	orrlt.w	r2, r2, #2
 8004f94:	9307      	strge	r3, [sp, #28]
 8004f96:	9307      	strlt	r3, [sp, #28]
 8004f98:	bfb8      	it	lt
 8004f9a:	9204      	strlt	r2, [sp, #16]
 8004f9c:	7823      	ldrb	r3, [r4, #0]
 8004f9e:	2b2e      	cmp	r3, #46	@ 0x2e
 8004fa0:	d10a      	bne.n	8004fb8 <_svfiprintf_r+0x130>
 8004fa2:	7863      	ldrb	r3, [r4, #1]
 8004fa4:	2b2a      	cmp	r3, #42	@ 0x2a
 8004fa6:	d132      	bne.n	800500e <_svfiprintf_r+0x186>
 8004fa8:	9b03      	ldr	r3, [sp, #12]
 8004faa:	1d1a      	adds	r2, r3, #4
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	9203      	str	r2, [sp, #12]
 8004fb0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004fb4:	3402      	adds	r4, #2
 8004fb6:	9305      	str	r3, [sp, #20]
 8004fb8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800507c <_svfiprintf_r+0x1f4>
 8004fbc:	7821      	ldrb	r1, [r4, #0]
 8004fbe:	2203      	movs	r2, #3
 8004fc0:	4650      	mov	r0, sl
 8004fc2:	f7fb f92d 	bl	8000220 <memchr>
 8004fc6:	b138      	cbz	r0, 8004fd8 <_svfiprintf_r+0x150>
 8004fc8:	9b04      	ldr	r3, [sp, #16]
 8004fca:	eba0 000a 	sub.w	r0, r0, sl
 8004fce:	2240      	movs	r2, #64	@ 0x40
 8004fd0:	4082      	lsls	r2, r0
 8004fd2:	4313      	orrs	r3, r2
 8004fd4:	3401      	adds	r4, #1
 8004fd6:	9304      	str	r3, [sp, #16]
 8004fd8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004fdc:	4824      	ldr	r0, [pc, #144]	@ (8005070 <_svfiprintf_r+0x1e8>)
 8004fde:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004fe2:	2206      	movs	r2, #6
 8004fe4:	f7fb f91c 	bl	8000220 <memchr>
 8004fe8:	2800      	cmp	r0, #0
 8004fea:	d036      	beq.n	800505a <_svfiprintf_r+0x1d2>
 8004fec:	4b21      	ldr	r3, [pc, #132]	@ (8005074 <_svfiprintf_r+0x1ec>)
 8004fee:	bb1b      	cbnz	r3, 8005038 <_svfiprintf_r+0x1b0>
 8004ff0:	9b03      	ldr	r3, [sp, #12]
 8004ff2:	3307      	adds	r3, #7
 8004ff4:	f023 0307 	bic.w	r3, r3, #7
 8004ff8:	3308      	adds	r3, #8
 8004ffa:	9303      	str	r3, [sp, #12]
 8004ffc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004ffe:	4433      	add	r3, r6
 8005000:	9309      	str	r3, [sp, #36]	@ 0x24
 8005002:	e76a      	b.n	8004eda <_svfiprintf_r+0x52>
 8005004:	fb0c 3202 	mla	r2, ip, r2, r3
 8005008:	460c      	mov	r4, r1
 800500a:	2001      	movs	r0, #1
 800500c:	e7a8      	b.n	8004f60 <_svfiprintf_r+0xd8>
 800500e:	2300      	movs	r3, #0
 8005010:	3401      	adds	r4, #1
 8005012:	9305      	str	r3, [sp, #20]
 8005014:	4619      	mov	r1, r3
 8005016:	f04f 0c0a 	mov.w	ip, #10
 800501a:	4620      	mov	r0, r4
 800501c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005020:	3a30      	subs	r2, #48	@ 0x30
 8005022:	2a09      	cmp	r2, #9
 8005024:	d903      	bls.n	800502e <_svfiprintf_r+0x1a6>
 8005026:	2b00      	cmp	r3, #0
 8005028:	d0c6      	beq.n	8004fb8 <_svfiprintf_r+0x130>
 800502a:	9105      	str	r1, [sp, #20]
 800502c:	e7c4      	b.n	8004fb8 <_svfiprintf_r+0x130>
 800502e:	fb0c 2101 	mla	r1, ip, r1, r2
 8005032:	4604      	mov	r4, r0
 8005034:	2301      	movs	r3, #1
 8005036:	e7f0      	b.n	800501a <_svfiprintf_r+0x192>
 8005038:	ab03      	add	r3, sp, #12
 800503a:	9300      	str	r3, [sp, #0]
 800503c:	462a      	mov	r2, r5
 800503e:	4b0e      	ldr	r3, [pc, #56]	@ (8005078 <_svfiprintf_r+0x1f0>)
 8005040:	a904      	add	r1, sp, #16
 8005042:	4638      	mov	r0, r7
 8005044:	f3af 8000 	nop.w
 8005048:	1c42      	adds	r2, r0, #1
 800504a:	4606      	mov	r6, r0
 800504c:	d1d6      	bne.n	8004ffc <_svfiprintf_r+0x174>
 800504e:	89ab      	ldrh	r3, [r5, #12]
 8005050:	065b      	lsls	r3, r3, #25
 8005052:	f53f af2d 	bmi.w	8004eb0 <_svfiprintf_r+0x28>
 8005056:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005058:	e72c      	b.n	8004eb4 <_svfiprintf_r+0x2c>
 800505a:	ab03      	add	r3, sp, #12
 800505c:	9300      	str	r3, [sp, #0]
 800505e:	462a      	mov	r2, r5
 8005060:	4b05      	ldr	r3, [pc, #20]	@ (8005078 <_svfiprintf_r+0x1f0>)
 8005062:	a904      	add	r1, sp, #16
 8005064:	4638      	mov	r0, r7
 8005066:	f000 f879 	bl	800515c <_printf_i>
 800506a:	e7ed      	b.n	8005048 <_svfiprintf_r+0x1c0>
 800506c:	08005d27 	.word	0x08005d27
 8005070:	08005d31 	.word	0x08005d31
 8005074:	00000000 	.word	0x00000000
 8005078:	08004dd1 	.word	0x08004dd1
 800507c:	08005d2d 	.word	0x08005d2d

08005080 <_printf_common>:
 8005080:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005084:	4616      	mov	r6, r2
 8005086:	4698      	mov	r8, r3
 8005088:	688a      	ldr	r2, [r1, #8]
 800508a:	690b      	ldr	r3, [r1, #16]
 800508c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005090:	4293      	cmp	r3, r2
 8005092:	bfb8      	it	lt
 8005094:	4613      	movlt	r3, r2
 8005096:	6033      	str	r3, [r6, #0]
 8005098:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800509c:	4607      	mov	r7, r0
 800509e:	460c      	mov	r4, r1
 80050a0:	b10a      	cbz	r2, 80050a6 <_printf_common+0x26>
 80050a2:	3301      	adds	r3, #1
 80050a4:	6033      	str	r3, [r6, #0]
 80050a6:	6823      	ldr	r3, [r4, #0]
 80050a8:	0699      	lsls	r1, r3, #26
 80050aa:	bf42      	ittt	mi
 80050ac:	6833      	ldrmi	r3, [r6, #0]
 80050ae:	3302      	addmi	r3, #2
 80050b0:	6033      	strmi	r3, [r6, #0]
 80050b2:	6825      	ldr	r5, [r4, #0]
 80050b4:	f015 0506 	ands.w	r5, r5, #6
 80050b8:	d106      	bne.n	80050c8 <_printf_common+0x48>
 80050ba:	f104 0a19 	add.w	sl, r4, #25
 80050be:	68e3      	ldr	r3, [r4, #12]
 80050c0:	6832      	ldr	r2, [r6, #0]
 80050c2:	1a9b      	subs	r3, r3, r2
 80050c4:	42ab      	cmp	r3, r5
 80050c6:	dc26      	bgt.n	8005116 <_printf_common+0x96>
 80050c8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80050cc:	6822      	ldr	r2, [r4, #0]
 80050ce:	3b00      	subs	r3, #0
 80050d0:	bf18      	it	ne
 80050d2:	2301      	movne	r3, #1
 80050d4:	0692      	lsls	r2, r2, #26
 80050d6:	d42b      	bmi.n	8005130 <_printf_common+0xb0>
 80050d8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80050dc:	4641      	mov	r1, r8
 80050de:	4638      	mov	r0, r7
 80050e0:	47c8      	blx	r9
 80050e2:	3001      	adds	r0, #1
 80050e4:	d01e      	beq.n	8005124 <_printf_common+0xa4>
 80050e6:	6823      	ldr	r3, [r4, #0]
 80050e8:	6922      	ldr	r2, [r4, #16]
 80050ea:	f003 0306 	and.w	r3, r3, #6
 80050ee:	2b04      	cmp	r3, #4
 80050f0:	bf02      	ittt	eq
 80050f2:	68e5      	ldreq	r5, [r4, #12]
 80050f4:	6833      	ldreq	r3, [r6, #0]
 80050f6:	1aed      	subeq	r5, r5, r3
 80050f8:	68a3      	ldr	r3, [r4, #8]
 80050fa:	bf0c      	ite	eq
 80050fc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005100:	2500      	movne	r5, #0
 8005102:	4293      	cmp	r3, r2
 8005104:	bfc4      	itt	gt
 8005106:	1a9b      	subgt	r3, r3, r2
 8005108:	18ed      	addgt	r5, r5, r3
 800510a:	2600      	movs	r6, #0
 800510c:	341a      	adds	r4, #26
 800510e:	42b5      	cmp	r5, r6
 8005110:	d11a      	bne.n	8005148 <_printf_common+0xc8>
 8005112:	2000      	movs	r0, #0
 8005114:	e008      	b.n	8005128 <_printf_common+0xa8>
 8005116:	2301      	movs	r3, #1
 8005118:	4652      	mov	r2, sl
 800511a:	4641      	mov	r1, r8
 800511c:	4638      	mov	r0, r7
 800511e:	47c8      	blx	r9
 8005120:	3001      	adds	r0, #1
 8005122:	d103      	bne.n	800512c <_printf_common+0xac>
 8005124:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005128:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800512c:	3501      	adds	r5, #1
 800512e:	e7c6      	b.n	80050be <_printf_common+0x3e>
 8005130:	18e1      	adds	r1, r4, r3
 8005132:	1c5a      	adds	r2, r3, #1
 8005134:	2030      	movs	r0, #48	@ 0x30
 8005136:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800513a:	4422      	add	r2, r4
 800513c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005140:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005144:	3302      	adds	r3, #2
 8005146:	e7c7      	b.n	80050d8 <_printf_common+0x58>
 8005148:	2301      	movs	r3, #1
 800514a:	4622      	mov	r2, r4
 800514c:	4641      	mov	r1, r8
 800514e:	4638      	mov	r0, r7
 8005150:	47c8      	blx	r9
 8005152:	3001      	adds	r0, #1
 8005154:	d0e6      	beq.n	8005124 <_printf_common+0xa4>
 8005156:	3601      	adds	r6, #1
 8005158:	e7d9      	b.n	800510e <_printf_common+0x8e>
	...

0800515c <_printf_i>:
 800515c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005160:	7e0f      	ldrb	r7, [r1, #24]
 8005162:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005164:	2f78      	cmp	r7, #120	@ 0x78
 8005166:	4691      	mov	r9, r2
 8005168:	4680      	mov	r8, r0
 800516a:	460c      	mov	r4, r1
 800516c:	469a      	mov	sl, r3
 800516e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005172:	d807      	bhi.n	8005184 <_printf_i+0x28>
 8005174:	2f62      	cmp	r7, #98	@ 0x62
 8005176:	d80a      	bhi.n	800518e <_printf_i+0x32>
 8005178:	2f00      	cmp	r7, #0
 800517a:	f000 80d1 	beq.w	8005320 <_printf_i+0x1c4>
 800517e:	2f58      	cmp	r7, #88	@ 0x58
 8005180:	f000 80b8 	beq.w	80052f4 <_printf_i+0x198>
 8005184:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005188:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800518c:	e03a      	b.n	8005204 <_printf_i+0xa8>
 800518e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005192:	2b15      	cmp	r3, #21
 8005194:	d8f6      	bhi.n	8005184 <_printf_i+0x28>
 8005196:	a101      	add	r1, pc, #4	@ (adr r1, 800519c <_printf_i+0x40>)
 8005198:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800519c:	080051f5 	.word	0x080051f5
 80051a0:	08005209 	.word	0x08005209
 80051a4:	08005185 	.word	0x08005185
 80051a8:	08005185 	.word	0x08005185
 80051ac:	08005185 	.word	0x08005185
 80051b0:	08005185 	.word	0x08005185
 80051b4:	08005209 	.word	0x08005209
 80051b8:	08005185 	.word	0x08005185
 80051bc:	08005185 	.word	0x08005185
 80051c0:	08005185 	.word	0x08005185
 80051c4:	08005185 	.word	0x08005185
 80051c8:	08005307 	.word	0x08005307
 80051cc:	08005233 	.word	0x08005233
 80051d0:	080052c1 	.word	0x080052c1
 80051d4:	08005185 	.word	0x08005185
 80051d8:	08005185 	.word	0x08005185
 80051dc:	08005329 	.word	0x08005329
 80051e0:	08005185 	.word	0x08005185
 80051e4:	08005233 	.word	0x08005233
 80051e8:	08005185 	.word	0x08005185
 80051ec:	08005185 	.word	0x08005185
 80051f0:	080052c9 	.word	0x080052c9
 80051f4:	6833      	ldr	r3, [r6, #0]
 80051f6:	1d1a      	adds	r2, r3, #4
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	6032      	str	r2, [r6, #0]
 80051fc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005200:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005204:	2301      	movs	r3, #1
 8005206:	e09c      	b.n	8005342 <_printf_i+0x1e6>
 8005208:	6833      	ldr	r3, [r6, #0]
 800520a:	6820      	ldr	r0, [r4, #0]
 800520c:	1d19      	adds	r1, r3, #4
 800520e:	6031      	str	r1, [r6, #0]
 8005210:	0606      	lsls	r6, r0, #24
 8005212:	d501      	bpl.n	8005218 <_printf_i+0xbc>
 8005214:	681d      	ldr	r5, [r3, #0]
 8005216:	e003      	b.n	8005220 <_printf_i+0xc4>
 8005218:	0645      	lsls	r5, r0, #25
 800521a:	d5fb      	bpl.n	8005214 <_printf_i+0xb8>
 800521c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005220:	2d00      	cmp	r5, #0
 8005222:	da03      	bge.n	800522c <_printf_i+0xd0>
 8005224:	232d      	movs	r3, #45	@ 0x2d
 8005226:	426d      	negs	r5, r5
 8005228:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800522c:	4858      	ldr	r0, [pc, #352]	@ (8005390 <_printf_i+0x234>)
 800522e:	230a      	movs	r3, #10
 8005230:	e011      	b.n	8005256 <_printf_i+0xfa>
 8005232:	6821      	ldr	r1, [r4, #0]
 8005234:	6833      	ldr	r3, [r6, #0]
 8005236:	0608      	lsls	r0, r1, #24
 8005238:	f853 5b04 	ldr.w	r5, [r3], #4
 800523c:	d402      	bmi.n	8005244 <_printf_i+0xe8>
 800523e:	0649      	lsls	r1, r1, #25
 8005240:	bf48      	it	mi
 8005242:	b2ad      	uxthmi	r5, r5
 8005244:	2f6f      	cmp	r7, #111	@ 0x6f
 8005246:	4852      	ldr	r0, [pc, #328]	@ (8005390 <_printf_i+0x234>)
 8005248:	6033      	str	r3, [r6, #0]
 800524a:	bf14      	ite	ne
 800524c:	230a      	movne	r3, #10
 800524e:	2308      	moveq	r3, #8
 8005250:	2100      	movs	r1, #0
 8005252:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005256:	6866      	ldr	r6, [r4, #4]
 8005258:	60a6      	str	r6, [r4, #8]
 800525a:	2e00      	cmp	r6, #0
 800525c:	db05      	blt.n	800526a <_printf_i+0x10e>
 800525e:	6821      	ldr	r1, [r4, #0]
 8005260:	432e      	orrs	r6, r5
 8005262:	f021 0104 	bic.w	r1, r1, #4
 8005266:	6021      	str	r1, [r4, #0]
 8005268:	d04b      	beq.n	8005302 <_printf_i+0x1a6>
 800526a:	4616      	mov	r6, r2
 800526c:	fbb5 f1f3 	udiv	r1, r5, r3
 8005270:	fb03 5711 	mls	r7, r3, r1, r5
 8005274:	5dc7      	ldrb	r7, [r0, r7]
 8005276:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800527a:	462f      	mov	r7, r5
 800527c:	42bb      	cmp	r3, r7
 800527e:	460d      	mov	r5, r1
 8005280:	d9f4      	bls.n	800526c <_printf_i+0x110>
 8005282:	2b08      	cmp	r3, #8
 8005284:	d10b      	bne.n	800529e <_printf_i+0x142>
 8005286:	6823      	ldr	r3, [r4, #0]
 8005288:	07df      	lsls	r7, r3, #31
 800528a:	d508      	bpl.n	800529e <_printf_i+0x142>
 800528c:	6923      	ldr	r3, [r4, #16]
 800528e:	6861      	ldr	r1, [r4, #4]
 8005290:	4299      	cmp	r1, r3
 8005292:	bfde      	ittt	le
 8005294:	2330      	movle	r3, #48	@ 0x30
 8005296:	f806 3c01 	strble.w	r3, [r6, #-1]
 800529a:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800529e:	1b92      	subs	r2, r2, r6
 80052a0:	6122      	str	r2, [r4, #16]
 80052a2:	f8cd a000 	str.w	sl, [sp]
 80052a6:	464b      	mov	r3, r9
 80052a8:	aa03      	add	r2, sp, #12
 80052aa:	4621      	mov	r1, r4
 80052ac:	4640      	mov	r0, r8
 80052ae:	f7ff fee7 	bl	8005080 <_printf_common>
 80052b2:	3001      	adds	r0, #1
 80052b4:	d14a      	bne.n	800534c <_printf_i+0x1f0>
 80052b6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80052ba:	b004      	add	sp, #16
 80052bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80052c0:	6823      	ldr	r3, [r4, #0]
 80052c2:	f043 0320 	orr.w	r3, r3, #32
 80052c6:	6023      	str	r3, [r4, #0]
 80052c8:	4832      	ldr	r0, [pc, #200]	@ (8005394 <_printf_i+0x238>)
 80052ca:	2778      	movs	r7, #120	@ 0x78
 80052cc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80052d0:	6823      	ldr	r3, [r4, #0]
 80052d2:	6831      	ldr	r1, [r6, #0]
 80052d4:	061f      	lsls	r7, r3, #24
 80052d6:	f851 5b04 	ldr.w	r5, [r1], #4
 80052da:	d402      	bmi.n	80052e2 <_printf_i+0x186>
 80052dc:	065f      	lsls	r7, r3, #25
 80052de:	bf48      	it	mi
 80052e0:	b2ad      	uxthmi	r5, r5
 80052e2:	6031      	str	r1, [r6, #0]
 80052e4:	07d9      	lsls	r1, r3, #31
 80052e6:	bf44      	itt	mi
 80052e8:	f043 0320 	orrmi.w	r3, r3, #32
 80052ec:	6023      	strmi	r3, [r4, #0]
 80052ee:	b11d      	cbz	r5, 80052f8 <_printf_i+0x19c>
 80052f0:	2310      	movs	r3, #16
 80052f2:	e7ad      	b.n	8005250 <_printf_i+0xf4>
 80052f4:	4826      	ldr	r0, [pc, #152]	@ (8005390 <_printf_i+0x234>)
 80052f6:	e7e9      	b.n	80052cc <_printf_i+0x170>
 80052f8:	6823      	ldr	r3, [r4, #0]
 80052fa:	f023 0320 	bic.w	r3, r3, #32
 80052fe:	6023      	str	r3, [r4, #0]
 8005300:	e7f6      	b.n	80052f0 <_printf_i+0x194>
 8005302:	4616      	mov	r6, r2
 8005304:	e7bd      	b.n	8005282 <_printf_i+0x126>
 8005306:	6833      	ldr	r3, [r6, #0]
 8005308:	6825      	ldr	r5, [r4, #0]
 800530a:	6961      	ldr	r1, [r4, #20]
 800530c:	1d18      	adds	r0, r3, #4
 800530e:	6030      	str	r0, [r6, #0]
 8005310:	062e      	lsls	r6, r5, #24
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	d501      	bpl.n	800531a <_printf_i+0x1be>
 8005316:	6019      	str	r1, [r3, #0]
 8005318:	e002      	b.n	8005320 <_printf_i+0x1c4>
 800531a:	0668      	lsls	r0, r5, #25
 800531c:	d5fb      	bpl.n	8005316 <_printf_i+0x1ba>
 800531e:	8019      	strh	r1, [r3, #0]
 8005320:	2300      	movs	r3, #0
 8005322:	6123      	str	r3, [r4, #16]
 8005324:	4616      	mov	r6, r2
 8005326:	e7bc      	b.n	80052a2 <_printf_i+0x146>
 8005328:	6833      	ldr	r3, [r6, #0]
 800532a:	1d1a      	adds	r2, r3, #4
 800532c:	6032      	str	r2, [r6, #0]
 800532e:	681e      	ldr	r6, [r3, #0]
 8005330:	6862      	ldr	r2, [r4, #4]
 8005332:	2100      	movs	r1, #0
 8005334:	4630      	mov	r0, r6
 8005336:	f7fa ff73 	bl	8000220 <memchr>
 800533a:	b108      	cbz	r0, 8005340 <_printf_i+0x1e4>
 800533c:	1b80      	subs	r0, r0, r6
 800533e:	6060      	str	r0, [r4, #4]
 8005340:	6863      	ldr	r3, [r4, #4]
 8005342:	6123      	str	r3, [r4, #16]
 8005344:	2300      	movs	r3, #0
 8005346:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800534a:	e7aa      	b.n	80052a2 <_printf_i+0x146>
 800534c:	6923      	ldr	r3, [r4, #16]
 800534e:	4632      	mov	r2, r6
 8005350:	4649      	mov	r1, r9
 8005352:	4640      	mov	r0, r8
 8005354:	47d0      	blx	sl
 8005356:	3001      	adds	r0, #1
 8005358:	d0ad      	beq.n	80052b6 <_printf_i+0x15a>
 800535a:	6823      	ldr	r3, [r4, #0]
 800535c:	079b      	lsls	r3, r3, #30
 800535e:	d413      	bmi.n	8005388 <_printf_i+0x22c>
 8005360:	68e0      	ldr	r0, [r4, #12]
 8005362:	9b03      	ldr	r3, [sp, #12]
 8005364:	4298      	cmp	r0, r3
 8005366:	bfb8      	it	lt
 8005368:	4618      	movlt	r0, r3
 800536a:	e7a6      	b.n	80052ba <_printf_i+0x15e>
 800536c:	2301      	movs	r3, #1
 800536e:	4632      	mov	r2, r6
 8005370:	4649      	mov	r1, r9
 8005372:	4640      	mov	r0, r8
 8005374:	47d0      	blx	sl
 8005376:	3001      	adds	r0, #1
 8005378:	d09d      	beq.n	80052b6 <_printf_i+0x15a>
 800537a:	3501      	adds	r5, #1
 800537c:	68e3      	ldr	r3, [r4, #12]
 800537e:	9903      	ldr	r1, [sp, #12]
 8005380:	1a5b      	subs	r3, r3, r1
 8005382:	42ab      	cmp	r3, r5
 8005384:	dcf2      	bgt.n	800536c <_printf_i+0x210>
 8005386:	e7eb      	b.n	8005360 <_printf_i+0x204>
 8005388:	2500      	movs	r5, #0
 800538a:	f104 0619 	add.w	r6, r4, #25
 800538e:	e7f5      	b.n	800537c <_printf_i+0x220>
 8005390:	08005d38 	.word	0x08005d38
 8005394:	08005d49 	.word	0x08005d49

08005398 <__sflush_r>:
 8005398:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800539c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80053a0:	0716      	lsls	r6, r2, #28
 80053a2:	4605      	mov	r5, r0
 80053a4:	460c      	mov	r4, r1
 80053a6:	d454      	bmi.n	8005452 <__sflush_r+0xba>
 80053a8:	684b      	ldr	r3, [r1, #4]
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	dc02      	bgt.n	80053b4 <__sflush_r+0x1c>
 80053ae:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	dd48      	ble.n	8005446 <__sflush_r+0xae>
 80053b4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80053b6:	2e00      	cmp	r6, #0
 80053b8:	d045      	beq.n	8005446 <__sflush_r+0xae>
 80053ba:	2300      	movs	r3, #0
 80053bc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80053c0:	682f      	ldr	r7, [r5, #0]
 80053c2:	6a21      	ldr	r1, [r4, #32]
 80053c4:	602b      	str	r3, [r5, #0]
 80053c6:	d030      	beq.n	800542a <__sflush_r+0x92>
 80053c8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80053ca:	89a3      	ldrh	r3, [r4, #12]
 80053cc:	0759      	lsls	r1, r3, #29
 80053ce:	d505      	bpl.n	80053dc <__sflush_r+0x44>
 80053d0:	6863      	ldr	r3, [r4, #4]
 80053d2:	1ad2      	subs	r2, r2, r3
 80053d4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80053d6:	b10b      	cbz	r3, 80053dc <__sflush_r+0x44>
 80053d8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80053da:	1ad2      	subs	r2, r2, r3
 80053dc:	2300      	movs	r3, #0
 80053de:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80053e0:	6a21      	ldr	r1, [r4, #32]
 80053e2:	4628      	mov	r0, r5
 80053e4:	47b0      	blx	r6
 80053e6:	1c43      	adds	r3, r0, #1
 80053e8:	89a3      	ldrh	r3, [r4, #12]
 80053ea:	d106      	bne.n	80053fa <__sflush_r+0x62>
 80053ec:	6829      	ldr	r1, [r5, #0]
 80053ee:	291d      	cmp	r1, #29
 80053f0:	d82b      	bhi.n	800544a <__sflush_r+0xb2>
 80053f2:	4a2a      	ldr	r2, [pc, #168]	@ (800549c <__sflush_r+0x104>)
 80053f4:	40ca      	lsrs	r2, r1
 80053f6:	07d6      	lsls	r6, r2, #31
 80053f8:	d527      	bpl.n	800544a <__sflush_r+0xb2>
 80053fa:	2200      	movs	r2, #0
 80053fc:	6062      	str	r2, [r4, #4]
 80053fe:	04d9      	lsls	r1, r3, #19
 8005400:	6922      	ldr	r2, [r4, #16]
 8005402:	6022      	str	r2, [r4, #0]
 8005404:	d504      	bpl.n	8005410 <__sflush_r+0x78>
 8005406:	1c42      	adds	r2, r0, #1
 8005408:	d101      	bne.n	800540e <__sflush_r+0x76>
 800540a:	682b      	ldr	r3, [r5, #0]
 800540c:	b903      	cbnz	r3, 8005410 <__sflush_r+0x78>
 800540e:	6560      	str	r0, [r4, #84]	@ 0x54
 8005410:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005412:	602f      	str	r7, [r5, #0]
 8005414:	b1b9      	cbz	r1, 8005446 <__sflush_r+0xae>
 8005416:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800541a:	4299      	cmp	r1, r3
 800541c:	d002      	beq.n	8005424 <__sflush_r+0x8c>
 800541e:	4628      	mov	r0, r5
 8005420:	f7ff fbd6 	bl	8004bd0 <_free_r>
 8005424:	2300      	movs	r3, #0
 8005426:	6363      	str	r3, [r4, #52]	@ 0x34
 8005428:	e00d      	b.n	8005446 <__sflush_r+0xae>
 800542a:	2301      	movs	r3, #1
 800542c:	4628      	mov	r0, r5
 800542e:	47b0      	blx	r6
 8005430:	4602      	mov	r2, r0
 8005432:	1c50      	adds	r0, r2, #1
 8005434:	d1c9      	bne.n	80053ca <__sflush_r+0x32>
 8005436:	682b      	ldr	r3, [r5, #0]
 8005438:	2b00      	cmp	r3, #0
 800543a:	d0c6      	beq.n	80053ca <__sflush_r+0x32>
 800543c:	2b1d      	cmp	r3, #29
 800543e:	d001      	beq.n	8005444 <__sflush_r+0xac>
 8005440:	2b16      	cmp	r3, #22
 8005442:	d11e      	bne.n	8005482 <__sflush_r+0xea>
 8005444:	602f      	str	r7, [r5, #0]
 8005446:	2000      	movs	r0, #0
 8005448:	e022      	b.n	8005490 <__sflush_r+0xf8>
 800544a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800544e:	b21b      	sxth	r3, r3
 8005450:	e01b      	b.n	800548a <__sflush_r+0xf2>
 8005452:	690f      	ldr	r7, [r1, #16]
 8005454:	2f00      	cmp	r7, #0
 8005456:	d0f6      	beq.n	8005446 <__sflush_r+0xae>
 8005458:	0793      	lsls	r3, r2, #30
 800545a:	680e      	ldr	r6, [r1, #0]
 800545c:	bf08      	it	eq
 800545e:	694b      	ldreq	r3, [r1, #20]
 8005460:	600f      	str	r7, [r1, #0]
 8005462:	bf18      	it	ne
 8005464:	2300      	movne	r3, #0
 8005466:	eba6 0807 	sub.w	r8, r6, r7
 800546a:	608b      	str	r3, [r1, #8]
 800546c:	f1b8 0f00 	cmp.w	r8, #0
 8005470:	dde9      	ble.n	8005446 <__sflush_r+0xae>
 8005472:	6a21      	ldr	r1, [r4, #32]
 8005474:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8005476:	4643      	mov	r3, r8
 8005478:	463a      	mov	r2, r7
 800547a:	4628      	mov	r0, r5
 800547c:	47b0      	blx	r6
 800547e:	2800      	cmp	r0, #0
 8005480:	dc08      	bgt.n	8005494 <__sflush_r+0xfc>
 8005482:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005486:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800548a:	81a3      	strh	r3, [r4, #12]
 800548c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005490:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005494:	4407      	add	r7, r0
 8005496:	eba8 0800 	sub.w	r8, r8, r0
 800549a:	e7e7      	b.n	800546c <__sflush_r+0xd4>
 800549c:	20400001 	.word	0x20400001

080054a0 <_fflush_r>:
 80054a0:	b538      	push	{r3, r4, r5, lr}
 80054a2:	690b      	ldr	r3, [r1, #16]
 80054a4:	4605      	mov	r5, r0
 80054a6:	460c      	mov	r4, r1
 80054a8:	b913      	cbnz	r3, 80054b0 <_fflush_r+0x10>
 80054aa:	2500      	movs	r5, #0
 80054ac:	4628      	mov	r0, r5
 80054ae:	bd38      	pop	{r3, r4, r5, pc}
 80054b0:	b118      	cbz	r0, 80054ba <_fflush_r+0x1a>
 80054b2:	6a03      	ldr	r3, [r0, #32]
 80054b4:	b90b      	cbnz	r3, 80054ba <_fflush_r+0x1a>
 80054b6:	f7ff fa55 	bl	8004964 <__sinit>
 80054ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d0f3      	beq.n	80054aa <_fflush_r+0xa>
 80054c2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80054c4:	07d0      	lsls	r0, r2, #31
 80054c6:	d404      	bmi.n	80054d2 <_fflush_r+0x32>
 80054c8:	0599      	lsls	r1, r3, #22
 80054ca:	d402      	bmi.n	80054d2 <_fflush_r+0x32>
 80054cc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80054ce:	f7ff fb5e 	bl	8004b8e <__retarget_lock_acquire_recursive>
 80054d2:	4628      	mov	r0, r5
 80054d4:	4621      	mov	r1, r4
 80054d6:	f7ff ff5f 	bl	8005398 <__sflush_r>
 80054da:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80054dc:	07da      	lsls	r2, r3, #31
 80054de:	4605      	mov	r5, r0
 80054e0:	d4e4      	bmi.n	80054ac <_fflush_r+0xc>
 80054e2:	89a3      	ldrh	r3, [r4, #12]
 80054e4:	059b      	lsls	r3, r3, #22
 80054e6:	d4e1      	bmi.n	80054ac <_fflush_r+0xc>
 80054e8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80054ea:	f7ff fb51 	bl	8004b90 <__retarget_lock_release_recursive>
 80054ee:	e7dd      	b.n	80054ac <_fflush_r+0xc>

080054f0 <fiprintf>:
 80054f0:	b40e      	push	{r1, r2, r3}
 80054f2:	b503      	push	{r0, r1, lr}
 80054f4:	4601      	mov	r1, r0
 80054f6:	ab03      	add	r3, sp, #12
 80054f8:	4805      	ldr	r0, [pc, #20]	@ (8005510 <fiprintf+0x20>)
 80054fa:	f853 2b04 	ldr.w	r2, [r3], #4
 80054fe:	6800      	ldr	r0, [r0, #0]
 8005500:	9301      	str	r3, [sp, #4]
 8005502:	f000 f89d 	bl	8005640 <_vfiprintf_r>
 8005506:	b002      	add	sp, #8
 8005508:	f85d eb04 	ldr.w	lr, [sp], #4
 800550c:	b003      	add	sp, #12
 800550e:	4770      	bx	lr
 8005510:	200000ec 	.word	0x200000ec

08005514 <memmove>:
 8005514:	4288      	cmp	r0, r1
 8005516:	b510      	push	{r4, lr}
 8005518:	eb01 0402 	add.w	r4, r1, r2
 800551c:	d902      	bls.n	8005524 <memmove+0x10>
 800551e:	4284      	cmp	r4, r0
 8005520:	4623      	mov	r3, r4
 8005522:	d807      	bhi.n	8005534 <memmove+0x20>
 8005524:	1e43      	subs	r3, r0, #1
 8005526:	42a1      	cmp	r1, r4
 8005528:	d008      	beq.n	800553c <memmove+0x28>
 800552a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800552e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005532:	e7f8      	b.n	8005526 <memmove+0x12>
 8005534:	4402      	add	r2, r0
 8005536:	4601      	mov	r1, r0
 8005538:	428a      	cmp	r2, r1
 800553a:	d100      	bne.n	800553e <memmove+0x2a>
 800553c:	bd10      	pop	{r4, pc}
 800553e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005542:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005546:	e7f7      	b.n	8005538 <memmove+0x24>

08005548 <_sbrk_r>:
 8005548:	b538      	push	{r3, r4, r5, lr}
 800554a:	4d06      	ldr	r5, [pc, #24]	@ (8005564 <_sbrk_r+0x1c>)
 800554c:	2300      	movs	r3, #0
 800554e:	4604      	mov	r4, r0
 8005550:	4608      	mov	r0, r1
 8005552:	602b      	str	r3, [r5, #0]
 8005554:	f7fb fa82 	bl	8000a5c <_sbrk>
 8005558:	1c43      	adds	r3, r0, #1
 800555a:	d102      	bne.n	8005562 <_sbrk_r+0x1a>
 800555c:	682b      	ldr	r3, [r5, #0]
 800555e:	b103      	cbz	r3, 8005562 <_sbrk_r+0x1a>
 8005560:	6023      	str	r3, [r4, #0]
 8005562:	bd38      	pop	{r3, r4, r5, pc}
 8005564:	20000598 	.word	0x20000598

08005568 <memcpy>:
 8005568:	440a      	add	r2, r1
 800556a:	4291      	cmp	r1, r2
 800556c:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8005570:	d100      	bne.n	8005574 <memcpy+0xc>
 8005572:	4770      	bx	lr
 8005574:	b510      	push	{r4, lr}
 8005576:	f811 4b01 	ldrb.w	r4, [r1], #1
 800557a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800557e:	4291      	cmp	r1, r2
 8005580:	d1f9      	bne.n	8005576 <memcpy+0xe>
 8005582:	bd10      	pop	{r4, pc}

08005584 <abort>:
 8005584:	b508      	push	{r3, lr}
 8005586:	2006      	movs	r0, #6
 8005588:	f000 fa2e 	bl	80059e8 <raise>
 800558c:	2001      	movs	r0, #1
 800558e:	f7fb f9ed 	bl	800096c <_exit>

08005592 <_realloc_r>:
 8005592:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005596:	4607      	mov	r7, r0
 8005598:	4614      	mov	r4, r2
 800559a:	460d      	mov	r5, r1
 800559c:	b921      	cbnz	r1, 80055a8 <_realloc_r+0x16>
 800559e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80055a2:	4611      	mov	r1, r2
 80055a4:	f7ff bb88 	b.w	8004cb8 <_malloc_r>
 80055a8:	b92a      	cbnz	r2, 80055b6 <_realloc_r+0x24>
 80055aa:	f7ff fb11 	bl	8004bd0 <_free_r>
 80055ae:	4625      	mov	r5, r4
 80055b0:	4628      	mov	r0, r5
 80055b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80055b6:	f000 fa33 	bl	8005a20 <_malloc_usable_size_r>
 80055ba:	4284      	cmp	r4, r0
 80055bc:	4606      	mov	r6, r0
 80055be:	d802      	bhi.n	80055c6 <_realloc_r+0x34>
 80055c0:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80055c4:	d8f4      	bhi.n	80055b0 <_realloc_r+0x1e>
 80055c6:	4621      	mov	r1, r4
 80055c8:	4638      	mov	r0, r7
 80055ca:	f7ff fb75 	bl	8004cb8 <_malloc_r>
 80055ce:	4680      	mov	r8, r0
 80055d0:	b908      	cbnz	r0, 80055d6 <_realloc_r+0x44>
 80055d2:	4645      	mov	r5, r8
 80055d4:	e7ec      	b.n	80055b0 <_realloc_r+0x1e>
 80055d6:	42b4      	cmp	r4, r6
 80055d8:	4622      	mov	r2, r4
 80055da:	4629      	mov	r1, r5
 80055dc:	bf28      	it	cs
 80055de:	4632      	movcs	r2, r6
 80055e0:	f7ff ffc2 	bl	8005568 <memcpy>
 80055e4:	4629      	mov	r1, r5
 80055e6:	4638      	mov	r0, r7
 80055e8:	f7ff faf2 	bl	8004bd0 <_free_r>
 80055ec:	e7f1      	b.n	80055d2 <_realloc_r+0x40>

080055ee <__sfputc_r>:
 80055ee:	6893      	ldr	r3, [r2, #8]
 80055f0:	3b01      	subs	r3, #1
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	b410      	push	{r4}
 80055f6:	6093      	str	r3, [r2, #8]
 80055f8:	da08      	bge.n	800560c <__sfputc_r+0x1e>
 80055fa:	6994      	ldr	r4, [r2, #24]
 80055fc:	42a3      	cmp	r3, r4
 80055fe:	db01      	blt.n	8005604 <__sfputc_r+0x16>
 8005600:	290a      	cmp	r1, #10
 8005602:	d103      	bne.n	800560c <__sfputc_r+0x1e>
 8005604:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005608:	f000 b932 	b.w	8005870 <__swbuf_r>
 800560c:	6813      	ldr	r3, [r2, #0]
 800560e:	1c58      	adds	r0, r3, #1
 8005610:	6010      	str	r0, [r2, #0]
 8005612:	7019      	strb	r1, [r3, #0]
 8005614:	4608      	mov	r0, r1
 8005616:	f85d 4b04 	ldr.w	r4, [sp], #4
 800561a:	4770      	bx	lr

0800561c <__sfputs_r>:
 800561c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800561e:	4606      	mov	r6, r0
 8005620:	460f      	mov	r7, r1
 8005622:	4614      	mov	r4, r2
 8005624:	18d5      	adds	r5, r2, r3
 8005626:	42ac      	cmp	r4, r5
 8005628:	d101      	bne.n	800562e <__sfputs_r+0x12>
 800562a:	2000      	movs	r0, #0
 800562c:	e007      	b.n	800563e <__sfputs_r+0x22>
 800562e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005632:	463a      	mov	r2, r7
 8005634:	4630      	mov	r0, r6
 8005636:	f7ff ffda 	bl	80055ee <__sfputc_r>
 800563a:	1c43      	adds	r3, r0, #1
 800563c:	d1f3      	bne.n	8005626 <__sfputs_r+0xa>
 800563e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08005640 <_vfiprintf_r>:
 8005640:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005644:	460d      	mov	r5, r1
 8005646:	b09d      	sub	sp, #116	@ 0x74
 8005648:	4614      	mov	r4, r2
 800564a:	4698      	mov	r8, r3
 800564c:	4606      	mov	r6, r0
 800564e:	b118      	cbz	r0, 8005658 <_vfiprintf_r+0x18>
 8005650:	6a03      	ldr	r3, [r0, #32]
 8005652:	b90b      	cbnz	r3, 8005658 <_vfiprintf_r+0x18>
 8005654:	f7ff f986 	bl	8004964 <__sinit>
 8005658:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800565a:	07d9      	lsls	r1, r3, #31
 800565c:	d405      	bmi.n	800566a <_vfiprintf_r+0x2a>
 800565e:	89ab      	ldrh	r3, [r5, #12]
 8005660:	059a      	lsls	r2, r3, #22
 8005662:	d402      	bmi.n	800566a <_vfiprintf_r+0x2a>
 8005664:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005666:	f7ff fa92 	bl	8004b8e <__retarget_lock_acquire_recursive>
 800566a:	89ab      	ldrh	r3, [r5, #12]
 800566c:	071b      	lsls	r3, r3, #28
 800566e:	d501      	bpl.n	8005674 <_vfiprintf_r+0x34>
 8005670:	692b      	ldr	r3, [r5, #16]
 8005672:	b99b      	cbnz	r3, 800569c <_vfiprintf_r+0x5c>
 8005674:	4629      	mov	r1, r5
 8005676:	4630      	mov	r0, r6
 8005678:	f000 f938 	bl	80058ec <__swsetup_r>
 800567c:	b170      	cbz	r0, 800569c <_vfiprintf_r+0x5c>
 800567e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005680:	07dc      	lsls	r4, r3, #31
 8005682:	d504      	bpl.n	800568e <_vfiprintf_r+0x4e>
 8005684:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005688:	b01d      	add	sp, #116	@ 0x74
 800568a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800568e:	89ab      	ldrh	r3, [r5, #12]
 8005690:	0598      	lsls	r0, r3, #22
 8005692:	d4f7      	bmi.n	8005684 <_vfiprintf_r+0x44>
 8005694:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005696:	f7ff fa7b 	bl	8004b90 <__retarget_lock_release_recursive>
 800569a:	e7f3      	b.n	8005684 <_vfiprintf_r+0x44>
 800569c:	2300      	movs	r3, #0
 800569e:	9309      	str	r3, [sp, #36]	@ 0x24
 80056a0:	2320      	movs	r3, #32
 80056a2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80056a6:	f8cd 800c 	str.w	r8, [sp, #12]
 80056aa:	2330      	movs	r3, #48	@ 0x30
 80056ac:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800585c <_vfiprintf_r+0x21c>
 80056b0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80056b4:	f04f 0901 	mov.w	r9, #1
 80056b8:	4623      	mov	r3, r4
 80056ba:	469a      	mov	sl, r3
 80056bc:	f813 2b01 	ldrb.w	r2, [r3], #1
 80056c0:	b10a      	cbz	r2, 80056c6 <_vfiprintf_r+0x86>
 80056c2:	2a25      	cmp	r2, #37	@ 0x25
 80056c4:	d1f9      	bne.n	80056ba <_vfiprintf_r+0x7a>
 80056c6:	ebba 0b04 	subs.w	fp, sl, r4
 80056ca:	d00b      	beq.n	80056e4 <_vfiprintf_r+0xa4>
 80056cc:	465b      	mov	r3, fp
 80056ce:	4622      	mov	r2, r4
 80056d0:	4629      	mov	r1, r5
 80056d2:	4630      	mov	r0, r6
 80056d4:	f7ff ffa2 	bl	800561c <__sfputs_r>
 80056d8:	3001      	adds	r0, #1
 80056da:	f000 80a7 	beq.w	800582c <_vfiprintf_r+0x1ec>
 80056de:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80056e0:	445a      	add	r2, fp
 80056e2:	9209      	str	r2, [sp, #36]	@ 0x24
 80056e4:	f89a 3000 	ldrb.w	r3, [sl]
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	f000 809f 	beq.w	800582c <_vfiprintf_r+0x1ec>
 80056ee:	2300      	movs	r3, #0
 80056f0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80056f4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80056f8:	f10a 0a01 	add.w	sl, sl, #1
 80056fc:	9304      	str	r3, [sp, #16]
 80056fe:	9307      	str	r3, [sp, #28]
 8005700:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005704:	931a      	str	r3, [sp, #104]	@ 0x68
 8005706:	4654      	mov	r4, sl
 8005708:	2205      	movs	r2, #5
 800570a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800570e:	4853      	ldr	r0, [pc, #332]	@ (800585c <_vfiprintf_r+0x21c>)
 8005710:	f7fa fd86 	bl	8000220 <memchr>
 8005714:	9a04      	ldr	r2, [sp, #16]
 8005716:	b9d8      	cbnz	r0, 8005750 <_vfiprintf_r+0x110>
 8005718:	06d1      	lsls	r1, r2, #27
 800571a:	bf44      	itt	mi
 800571c:	2320      	movmi	r3, #32
 800571e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005722:	0713      	lsls	r3, r2, #28
 8005724:	bf44      	itt	mi
 8005726:	232b      	movmi	r3, #43	@ 0x2b
 8005728:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800572c:	f89a 3000 	ldrb.w	r3, [sl]
 8005730:	2b2a      	cmp	r3, #42	@ 0x2a
 8005732:	d015      	beq.n	8005760 <_vfiprintf_r+0x120>
 8005734:	9a07      	ldr	r2, [sp, #28]
 8005736:	4654      	mov	r4, sl
 8005738:	2000      	movs	r0, #0
 800573a:	f04f 0c0a 	mov.w	ip, #10
 800573e:	4621      	mov	r1, r4
 8005740:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005744:	3b30      	subs	r3, #48	@ 0x30
 8005746:	2b09      	cmp	r3, #9
 8005748:	d94b      	bls.n	80057e2 <_vfiprintf_r+0x1a2>
 800574a:	b1b0      	cbz	r0, 800577a <_vfiprintf_r+0x13a>
 800574c:	9207      	str	r2, [sp, #28]
 800574e:	e014      	b.n	800577a <_vfiprintf_r+0x13a>
 8005750:	eba0 0308 	sub.w	r3, r0, r8
 8005754:	fa09 f303 	lsl.w	r3, r9, r3
 8005758:	4313      	orrs	r3, r2
 800575a:	9304      	str	r3, [sp, #16]
 800575c:	46a2      	mov	sl, r4
 800575e:	e7d2      	b.n	8005706 <_vfiprintf_r+0xc6>
 8005760:	9b03      	ldr	r3, [sp, #12]
 8005762:	1d19      	adds	r1, r3, #4
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	9103      	str	r1, [sp, #12]
 8005768:	2b00      	cmp	r3, #0
 800576a:	bfbb      	ittet	lt
 800576c:	425b      	neglt	r3, r3
 800576e:	f042 0202 	orrlt.w	r2, r2, #2
 8005772:	9307      	strge	r3, [sp, #28]
 8005774:	9307      	strlt	r3, [sp, #28]
 8005776:	bfb8      	it	lt
 8005778:	9204      	strlt	r2, [sp, #16]
 800577a:	7823      	ldrb	r3, [r4, #0]
 800577c:	2b2e      	cmp	r3, #46	@ 0x2e
 800577e:	d10a      	bne.n	8005796 <_vfiprintf_r+0x156>
 8005780:	7863      	ldrb	r3, [r4, #1]
 8005782:	2b2a      	cmp	r3, #42	@ 0x2a
 8005784:	d132      	bne.n	80057ec <_vfiprintf_r+0x1ac>
 8005786:	9b03      	ldr	r3, [sp, #12]
 8005788:	1d1a      	adds	r2, r3, #4
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	9203      	str	r2, [sp, #12]
 800578e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005792:	3402      	adds	r4, #2
 8005794:	9305      	str	r3, [sp, #20]
 8005796:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800586c <_vfiprintf_r+0x22c>
 800579a:	7821      	ldrb	r1, [r4, #0]
 800579c:	2203      	movs	r2, #3
 800579e:	4650      	mov	r0, sl
 80057a0:	f7fa fd3e 	bl	8000220 <memchr>
 80057a4:	b138      	cbz	r0, 80057b6 <_vfiprintf_r+0x176>
 80057a6:	9b04      	ldr	r3, [sp, #16]
 80057a8:	eba0 000a 	sub.w	r0, r0, sl
 80057ac:	2240      	movs	r2, #64	@ 0x40
 80057ae:	4082      	lsls	r2, r0
 80057b0:	4313      	orrs	r3, r2
 80057b2:	3401      	adds	r4, #1
 80057b4:	9304      	str	r3, [sp, #16]
 80057b6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80057ba:	4829      	ldr	r0, [pc, #164]	@ (8005860 <_vfiprintf_r+0x220>)
 80057bc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80057c0:	2206      	movs	r2, #6
 80057c2:	f7fa fd2d 	bl	8000220 <memchr>
 80057c6:	2800      	cmp	r0, #0
 80057c8:	d03f      	beq.n	800584a <_vfiprintf_r+0x20a>
 80057ca:	4b26      	ldr	r3, [pc, #152]	@ (8005864 <_vfiprintf_r+0x224>)
 80057cc:	bb1b      	cbnz	r3, 8005816 <_vfiprintf_r+0x1d6>
 80057ce:	9b03      	ldr	r3, [sp, #12]
 80057d0:	3307      	adds	r3, #7
 80057d2:	f023 0307 	bic.w	r3, r3, #7
 80057d6:	3308      	adds	r3, #8
 80057d8:	9303      	str	r3, [sp, #12]
 80057da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80057dc:	443b      	add	r3, r7
 80057de:	9309      	str	r3, [sp, #36]	@ 0x24
 80057e0:	e76a      	b.n	80056b8 <_vfiprintf_r+0x78>
 80057e2:	fb0c 3202 	mla	r2, ip, r2, r3
 80057e6:	460c      	mov	r4, r1
 80057e8:	2001      	movs	r0, #1
 80057ea:	e7a8      	b.n	800573e <_vfiprintf_r+0xfe>
 80057ec:	2300      	movs	r3, #0
 80057ee:	3401      	adds	r4, #1
 80057f0:	9305      	str	r3, [sp, #20]
 80057f2:	4619      	mov	r1, r3
 80057f4:	f04f 0c0a 	mov.w	ip, #10
 80057f8:	4620      	mov	r0, r4
 80057fa:	f810 2b01 	ldrb.w	r2, [r0], #1
 80057fe:	3a30      	subs	r2, #48	@ 0x30
 8005800:	2a09      	cmp	r2, #9
 8005802:	d903      	bls.n	800580c <_vfiprintf_r+0x1cc>
 8005804:	2b00      	cmp	r3, #0
 8005806:	d0c6      	beq.n	8005796 <_vfiprintf_r+0x156>
 8005808:	9105      	str	r1, [sp, #20]
 800580a:	e7c4      	b.n	8005796 <_vfiprintf_r+0x156>
 800580c:	fb0c 2101 	mla	r1, ip, r1, r2
 8005810:	4604      	mov	r4, r0
 8005812:	2301      	movs	r3, #1
 8005814:	e7f0      	b.n	80057f8 <_vfiprintf_r+0x1b8>
 8005816:	ab03      	add	r3, sp, #12
 8005818:	9300      	str	r3, [sp, #0]
 800581a:	462a      	mov	r2, r5
 800581c:	4b12      	ldr	r3, [pc, #72]	@ (8005868 <_vfiprintf_r+0x228>)
 800581e:	a904      	add	r1, sp, #16
 8005820:	4630      	mov	r0, r6
 8005822:	f3af 8000 	nop.w
 8005826:	4607      	mov	r7, r0
 8005828:	1c78      	adds	r0, r7, #1
 800582a:	d1d6      	bne.n	80057da <_vfiprintf_r+0x19a>
 800582c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800582e:	07d9      	lsls	r1, r3, #31
 8005830:	d405      	bmi.n	800583e <_vfiprintf_r+0x1fe>
 8005832:	89ab      	ldrh	r3, [r5, #12]
 8005834:	059a      	lsls	r2, r3, #22
 8005836:	d402      	bmi.n	800583e <_vfiprintf_r+0x1fe>
 8005838:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800583a:	f7ff f9a9 	bl	8004b90 <__retarget_lock_release_recursive>
 800583e:	89ab      	ldrh	r3, [r5, #12]
 8005840:	065b      	lsls	r3, r3, #25
 8005842:	f53f af1f 	bmi.w	8005684 <_vfiprintf_r+0x44>
 8005846:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005848:	e71e      	b.n	8005688 <_vfiprintf_r+0x48>
 800584a:	ab03      	add	r3, sp, #12
 800584c:	9300      	str	r3, [sp, #0]
 800584e:	462a      	mov	r2, r5
 8005850:	4b05      	ldr	r3, [pc, #20]	@ (8005868 <_vfiprintf_r+0x228>)
 8005852:	a904      	add	r1, sp, #16
 8005854:	4630      	mov	r0, r6
 8005856:	f7ff fc81 	bl	800515c <_printf_i>
 800585a:	e7e4      	b.n	8005826 <_vfiprintf_r+0x1e6>
 800585c:	08005d27 	.word	0x08005d27
 8005860:	08005d31 	.word	0x08005d31
 8005864:	00000000 	.word	0x00000000
 8005868:	0800561d 	.word	0x0800561d
 800586c:	08005d2d 	.word	0x08005d2d

08005870 <__swbuf_r>:
 8005870:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005872:	460e      	mov	r6, r1
 8005874:	4614      	mov	r4, r2
 8005876:	4605      	mov	r5, r0
 8005878:	b118      	cbz	r0, 8005882 <__swbuf_r+0x12>
 800587a:	6a03      	ldr	r3, [r0, #32]
 800587c:	b90b      	cbnz	r3, 8005882 <__swbuf_r+0x12>
 800587e:	f7ff f871 	bl	8004964 <__sinit>
 8005882:	69a3      	ldr	r3, [r4, #24]
 8005884:	60a3      	str	r3, [r4, #8]
 8005886:	89a3      	ldrh	r3, [r4, #12]
 8005888:	071a      	lsls	r2, r3, #28
 800588a:	d501      	bpl.n	8005890 <__swbuf_r+0x20>
 800588c:	6923      	ldr	r3, [r4, #16]
 800588e:	b943      	cbnz	r3, 80058a2 <__swbuf_r+0x32>
 8005890:	4621      	mov	r1, r4
 8005892:	4628      	mov	r0, r5
 8005894:	f000 f82a 	bl	80058ec <__swsetup_r>
 8005898:	b118      	cbz	r0, 80058a2 <__swbuf_r+0x32>
 800589a:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800589e:	4638      	mov	r0, r7
 80058a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80058a2:	6823      	ldr	r3, [r4, #0]
 80058a4:	6922      	ldr	r2, [r4, #16]
 80058a6:	1a98      	subs	r0, r3, r2
 80058a8:	6963      	ldr	r3, [r4, #20]
 80058aa:	b2f6      	uxtb	r6, r6
 80058ac:	4283      	cmp	r3, r0
 80058ae:	4637      	mov	r7, r6
 80058b0:	dc05      	bgt.n	80058be <__swbuf_r+0x4e>
 80058b2:	4621      	mov	r1, r4
 80058b4:	4628      	mov	r0, r5
 80058b6:	f7ff fdf3 	bl	80054a0 <_fflush_r>
 80058ba:	2800      	cmp	r0, #0
 80058bc:	d1ed      	bne.n	800589a <__swbuf_r+0x2a>
 80058be:	68a3      	ldr	r3, [r4, #8]
 80058c0:	3b01      	subs	r3, #1
 80058c2:	60a3      	str	r3, [r4, #8]
 80058c4:	6823      	ldr	r3, [r4, #0]
 80058c6:	1c5a      	adds	r2, r3, #1
 80058c8:	6022      	str	r2, [r4, #0]
 80058ca:	701e      	strb	r6, [r3, #0]
 80058cc:	6962      	ldr	r2, [r4, #20]
 80058ce:	1c43      	adds	r3, r0, #1
 80058d0:	429a      	cmp	r2, r3
 80058d2:	d004      	beq.n	80058de <__swbuf_r+0x6e>
 80058d4:	89a3      	ldrh	r3, [r4, #12]
 80058d6:	07db      	lsls	r3, r3, #31
 80058d8:	d5e1      	bpl.n	800589e <__swbuf_r+0x2e>
 80058da:	2e0a      	cmp	r6, #10
 80058dc:	d1df      	bne.n	800589e <__swbuf_r+0x2e>
 80058de:	4621      	mov	r1, r4
 80058e0:	4628      	mov	r0, r5
 80058e2:	f7ff fddd 	bl	80054a0 <_fflush_r>
 80058e6:	2800      	cmp	r0, #0
 80058e8:	d0d9      	beq.n	800589e <__swbuf_r+0x2e>
 80058ea:	e7d6      	b.n	800589a <__swbuf_r+0x2a>

080058ec <__swsetup_r>:
 80058ec:	b538      	push	{r3, r4, r5, lr}
 80058ee:	4b29      	ldr	r3, [pc, #164]	@ (8005994 <__swsetup_r+0xa8>)
 80058f0:	4605      	mov	r5, r0
 80058f2:	6818      	ldr	r0, [r3, #0]
 80058f4:	460c      	mov	r4, r1
 80058f6:	b118      	cbz	r0, 8005900 <__swsetup_r+0x14>
 80058f8:	6a03      	ldr	r3, [r0, #32]
 80058fa:	b90b      	cbnz	r3, 8005900 <__swsetup_r+0x14>
 80058fc:	f7ff f832 	bl	8004964 <__sinit>
 8005900:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005904:	0719      	lsls	r1, r3, #28
 8005906:	d422      	bmi.n	800594e <__swsetup_r+0x62>
 8005908:	06da      	lsls	r2, r3, #27
 800590a:	d407      	bmi.n	800591c <__swsetup_r+0x30>
 800590c:	2209      	movs	r2, #9
 800590e:	602a      	str	r2, [r5, #0]
 8005910:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005914:	81a3      	strh	r3, [r4, #12]
 8005916:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800591a:	e033      	b.n	8005984 <__swsetup_r+0x98>
 800591c:	0758      	lsls	r0, r3, #29
 800591e:	d512      	bpl.n	8005946 <__swsetup_r+0x5a>
 8005920:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005922:	b141      	cbz	r1, 8005936 <__swsetup_r+0x4a>
 8005924:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005928:	4299      	cmp	r1, r3
 800592a:	d002      	beq.n	8005932 <__swsetup_r+0x46>
 800592c:	4628      	mov	r0, r5
 800592e:	f7ff f94f 	bl	8004bd0 <_free_r>
 8005932:	2300      	movs	r3, #0
 8005934:	6363      	str	r3, [r4, #52]	@ 0x34
 8005936:	89a3      	ldrh	r3, [r4, #12]
 8005938:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800593c:	81a3      	strh	r3, [r4, #12]
 800593e:	2300      	movs	r3, #0
 8005940:	6063      	str	r3, [r4, #4]
 8005942:	6923      	ldr	r3, [r4, #16]
 8005944:	6023      	str	r3, [r4, #0]
 8005946:	89a3      	ldrh	r3, [r4, #12]
 8005948:	f043 0308 	orr.w	r3, r3, #8
 800594c:	81a3      	strh	r3, [r4, #12]
 800594e:	6923      	ldr	r3, [r4, #16]
 8005950:	b94b      	cbnz	r3, 8005966 <__swsetup_r+0x7a>
 8005952:	89a3      	ldrh	r3, [r4, #12]
 8005954:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005958:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800595c:	d003      	beq.n	8005966 <__swsetup_r+0x7a>
 800595e:	4621      	mov	r1, r4
 8005960:	4628      	mov	r0, r5
 8005962:	f000 f88b 	bl	8005a7c <__smakebuf_r>
 8005966:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800596a:	f013 0201 	ands.w	r2, r3, #1
 800596e:	d00a      	beq.n	8005986 <__swsetup_r+0x9a>
 8005970:	2200      	movs	r2, #0
 8005972:	60a2      	str	r2, [r4, #8]
 8005974:	6962      	ldr	r2, [r4, #20]
 8005976:	4252      	negs	r2, r2
 8005978:	61a2      	str	r2, [r4, #24]
 800597a:	6922      	ldr	r2, [r4, #16]
 800597c:	b942      	cbnz	r2, 8005990 <__swsetup_r+0xa4>
 800597e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8005982:	d1c5      	bne.n	8005910 <__swsetup_r+0x24>
 8005984:	bd38      	pop	{r3, r4, r5, pc}
 8005986:	0799      	lsls	r1, r3, #30
 8005988:	bf58      	it	pl
 800598a:	6962      	ldrpl	r2, [r4, #20]
 800598c:	60a2      	str	r2, [r4, #8]
 800598e:	e7f4      	b.n	800597a <__swsetup_r+0x8e>
 8005990:	2000      	movs	r0, #0
 8005992:	e7f7      	b.n	8005984 <__swsetup_r+0x98>
 8005994:	200000ec 	.word	0x200000ec

08005998 <_raise_r>:
 8005998:	291f      	cmp	r1, #31
 800599a:	b538      	push	{r3, r4, r5, lr}
 800599c:	4605      	mov	r5, r0
 800599e:	460c      	mov	r4, r1
 80059a0:	d904      	bls.n	80059ac <_raise_r+0x14>
 80059a2:	2316      	movs	r3, #22
 80059a4:	6003      	str	r3, [r0, #0]
 80059a6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80059aa:	bd38      	pop	{r3, r4, r5, pc}
 80059ac:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80059ae:	b112      	cbz	r2, 80059b6 <_raise_r+0x1e>
 80059b0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80059b4:	b94b      	cbnz	r3, 80059ca <_raise_r+0x32>
 80059b6:	4628      	mov	r0, r5
 80059b8:	f000 f830 	bl	8005a1c <_getpid_r>
 80059bc:	4622      	mov	r2, r4
 80059be:	4601      	mov	r1, r0
 80059c0:	4628      	mov	r0, r5
 80059c2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80059c6:	f000 b817 	b.w	80059f8 <_kill_r>
 80059ca:	2b01      	cmp	r3, #1
 80059cc:	d00a      	beq.n	80059e4 <_raise_r+0x4c>
 80059ce:	1c59      	adds	r1, r3, #1
 80059d0:	d103      	bne.n	80059da <_raise_r+0x42>
 80059d2:	2316      	movs	r3, #22
 80059d4:	6003      	str	r3, [r0, #0]
 80059d6:	2001      	movs	r0, #1
 80059d8:	e7e7      	b.n	80059aa <_raise_r+0x12>
 80059da:	2100      	movs	r1, #0
 80059dc:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80059e0:	4620      	mov	r0, r4
 80059e2:	4798      	blx	r3
 80059e4:	2000      	movs	r0, #0
 80059e6:	e7e0      	b.n	80059aa <_raise_r+0x12>

080059e8 <raise>:
 80059e8:	4b02      	ldr	r3, [pc, #8]	@ (80059f4 <raise+0xc>)
 80059ea:	4601      	mov	r1, r0
 80059ec:	6818      	ldr	r0, [r3, #0]
 80059ee:	f7ff bfd3 	b.w	8005998 <_raise_r>
 80059f2:	bf00      	nop
 80059f4:	200000ec 	.word	0x200000ec

080059f8 <_kill_r>:
 80059f8:	b538      	push	{r3, r4, r5, lr}
 80059fa:	4d07      	ldr	r5, [pc, #28]	@ (8005a18 <_kill_r+0x20>)
 80059fc:	2300      	movs	r3, #0
 80059fe:	4604      	mov	r4, r0
 8005a00:	4608      	mov	r0, r1
 8005a02:	4611      	mov	r1, r2
 8005a04:	602b      	str	r3, [r5, #0]
 8005a06:	f7fa ffa1 	bl	800094c <_kill>
 8005a0a:	1c43      	adds	r3, r0, #1
 8005a0c:	d102      	bne.n	8005a14 <_kill_r+0x1c>
 8005a0e:	682b      	ldr	r3, [r5, #0]
 8005a10:	b103      	cbz	r3, 8005a14 <_kill_r+0x1c>
 8005a12:	6023      	str	r3, [r4, #0]
 8005a14:	bd38      	pop	{r3, r4, r5, pc}
 8005a16:	bf00      	nop
 8005a18:	20000598 	.word	0x20000598

08005a1c <_getpid_r>:
 8005a1c:	f7fa bf8e 	b.w	800093c <_getpid>

08005a20 <_malloc_usable_size_r>:
 8005a20:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005a24:	1f18      	subs	r0, r3, #4
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	bfbc      	itt	lt
 8005a2a:	580b      	ldrlt	r3, [r1, r0]
 8005a2c:	18c0      	addlt	r0, r0, r3
 8005a2e:	4770      	bx	lr

08005a30 <__swhatbuf_r>:
 8005a30:	b570      	push	{r4, r5, r6, lr}
 8005a32:	460c      	mov	r4, r1
 8005a34:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005a38:	2900      	cmp	r1, #0
 8005a3a:	b096      	sub	sp, #88	@ 0x58
 8005a3c:	4615      	mov	r5, r2
 8005a3e:	461e      	mov	r6, r3
 8005a40:	da0d      	bge.n	8005a5e <__swhatbuf_r+0x2e>
 8005a42:	89a3      	ldrh	r3, [r4, #12]
 8005a44:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8005a48:	f04f 0100 	mov.w	r1, #0
 8005a4c:	bf14      	ite	ne
 8005a4e:	2340      	movne	r3, #64	@ 0x40
 8005a50:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8005a54:	2000      	movs	r0, #0
 8005a56:	6031      	str	r1, [r6, #0]
 8005a58:	602b      	str	r3, [r5, #0]
 8005a5a:	b016      	add	sp, #88	@ 0x58
 8005a5c:	bd70      	pop	{r4, r5, r6, pc}
 8005a5e:	466a      	mov	r2, sp
 8005a60:	f000 f848 	bl	8005af4 <_fstat_r>
 8005a64:	2800      	cmp	r0, #0
 8005a66:	dbec      	blt.n	8005a42 <__swhatbuf_r+0x12>
 8005a68:	9901      	ldr	r1, [sp, #4]
 8005a6a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8005a6e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8005a72:	4259      	negs	r1, r3
 8005a74:	4159      	adcs	r1, r3
 8005a76:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005a7a:	e7eb      	b.n	8005a54 <__swhatbuf_r+0x24>

08005a7c <__smakebuf_r>:
 8005a7c:	898b      	ldrh	r3, [r1, #12]
 8005a7e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005a80:	079d      	lsls	r5, r3, #30
 8005a82:	4606      	mov	r6, r0
 8005a84:	460c      	mov	r4, r1
 8005a86:	d507      	bpl.n	8005a98 <__smakebuf_r+0x1c>
 8005a88:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8005a8c:	6023      	str	r3, [r4, #0]
 8005a8e:	6123      	str	r3, [r4, #16]
 8005a90:	2301      	movs	r3, #1
 8005a92:	6163      	str	r3, [r4, #20]
 8005a94:	b003      	add	sp, #12
 8005a96:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005a98:	ab01      	add	r3, sp, #4
 8005a9a:	466a      	mov	r2, sp
 8005a9c:	f7ff ffc8 	bl	8005a30 <__swhatbuf_r>
 8005aa0:	9f00      	ldr	r7, [sp, #0]
 8005aa2:	4605      	mov	r5, r0
 8005aa4:	4639      	mov	r1, r7
 8005aa6:	4630      	mov	r0, r6
 8005aa8:	f7ff f906 	bl	8004cb8 <_malloc_r>
 8005aac:	b948      	cbnz	r0, 8005ac2 <__smakebuf_r+0x46>
 8005aae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005ab2:	059a      	lsls	r2, r3, #22
 8005ab4:	d4ee      	bmi.n	8005a94 <__smakebuf_r+0x18>
 8005ab6:	f023 0303 	bic.w	r3, r3, #3
 8005aba:	f043 0302 	orr.w	r3, r3, #2
 8005abe:	81a3      	strh	r3, [r4, #12]
 8005ac0:	e7e2      	b.n	8005a88 <__smakebuf_r+0xc>
 8005ac2:	89a3      	ldrh	r3, [r4, #12]
 8005ac4:	6020      	str	r0, [r4, #0]
 8005ac6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005aca:	81a3      	strh	r3, [r4, #12]
 8005acc:	9b01      	ldr	r3, [sp, #4]
 8005ace:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8005ad2:	b15b      	cbz	r3, 8005aec <__smakebuf_r+0x70>
 8005ad4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005ad8:	4630      	mov	r0, r6
 8005ada:	f000 f81d 	bl	8005b18 <_isatty_r>
 8005ade:	b128      	cbz	r0, 8005aec <__smakebuf_r+0x70>
 8005ae0:	89a3      	ldrh	r3, [r4, #12]
 8005ae2:	f023 0303 	bic.w	r3, r3, #3
 8005ae6:	f043 0301 	orr.w	r3, r3, #1
 8005aea:	81a3      	strh	r3, [r4, #12]
 8005aec:	89a3      	ldrh	r3, [r4, #12]
 8005aee:	431d      	orrs	r5, r3
 8005af0:	81a5      	strh	r5, [r4, #12]
 8005af2:	e7cf      	b.n	8005a94 <__smakebuf_r+0x18>

08005af4 <_fstat_r>:
 8005af4:	b538      	push	{r3, r4, r5, lr}
 8005af6:	4d07      	ldr	r5, [pc, #28]	@ (8005b14 <_fstat_r+0x20>)
 8005af8:	2300      	movs	r3, #0
 8005afa:	4604      	mov	r4, r0
 8005afc:	4608      	mov	r0, r1
 8005afe:	4611      	mov	r1, r2
 8005b00:	602b      	str	r3, [r5, #0]
 8005b02:	f7fa ff83 	bl	8000a0c <_fstat>
 8005b06:	1c43      	adds	r3, r0, #1
 8005b08:	d102      	bne.n	8005b10 <_fstat_r+0x1c>
 8005b0a:	682b      	ldr	r3, [r5, #0]
 8005b0c:	b103      	cbz	r3, 8005b10 <_fstat_r+0x1c>
 8005b0e:	6023      	str	r3, [r4, #0]
 8005b10:	bd38      	pop	{r3, r4, r5, pc}
 8005b12:	bf00      	nop
 8005b14:	20000598 	.word	0x20000598

08005b18 <_isatty_r>:
 8005b18:	b538      	push	{r3, r4, r5, lr}
 8005b1a:	4d06      	ldr	r5, [pc, #24]	@ (8005b34 <_isatty_r+0x1c>)
 8005b1c:	2300      	movs	r3, #0
 8005b1e:	4604      	mov	r4, r0
 8005b20:	4608      	mov	r0, r1
 8005b22:	602b      	str	r3, [r5, #0]
 8005b24:	f7fa ff82 	bl	8000a2c <_isatty>
 8005b28:	1c43      	adds	r3, r0, #1
 8005b2a:	d102      	bne.n	8005b32 <_isatty_r+0x1a>
 8005b2c:	682b      	ldr	r3, [r5, #0]
 8005b2e:	b103      	cbz	r3, 8005b32 <_isatty_r+0x1a>
 8005b30:	6023      	str	r3, [r4, #0]
 8005b32:	bd38      	pop	{r3, r4, r5, pc}
 8005b34:	20000598 	.word	0x20000598

08005b38 <_init>:
 8005b38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b3a:	bf00      	nop
 8005b3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005b3e:	bc08      	pop	{r3}
 8005b40:	469e      	mov	lr, r3
 8005b42:	4770      	bx	lr

08005b44 <_fini>:
 8005b44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b46:	bf00      	nop
 8005b48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005b4a:	bc08      	pop	{r3}
 8005b4c:	469e      	mov	lr, r3
 8005b4e:	4770      	bx	lr
