# VHDL_Projects
VHDL component implementation of logic untis
