Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jan 29 19:50:11 2026
| Host         : C28-2TK4150H12 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab1_timing_summary_routed.rpt -pb lab1_timing_summary_routed.pb -rpx lab1_timing_summary_routed.rpx -warn_on_violation
| Design       : lab1
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       26          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         1           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
LUTAR-1    Warning           LUT drives async reset alert                                      8           
TIMING-20  Warning           Non-clocked latch                                                 4           
XDCC-2     Warning           Scoped Non-Timing constraint/property overwritten                 1           
LATCH-1    Advisory          Existing latches in the design                                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (66)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (65)
5. checking no_input_delay (7)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (66)
-------------------------
 There are 26 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/processQ_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/processQ_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/processQ_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/processQ_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/processQ_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/processQ_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/processQ_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/processQ_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/processQ_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/processQ_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/processQ_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/processQ_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/processQ_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/processQ_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/processQ_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/processQ_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/processQ_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/processQ_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/processQ_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/processQ_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (65)
-------------------------------------------------
 There are 65 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.655        0.000                      0                  163        0.145        0.000                      0                  163        3.000        0.000                       0                   136  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                 ------------         ----------      --------------
video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0                                  {0.000 20.000}       40.000          25.000          
  clk_out2_clk_wiz_0                                  {0.000 4.000}        8.000           125.000         
  clkfbout_clk_wiz_0                                  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                       25.774        0.000                      0                  104        0.167        0.000                      0                  104       19.500        0.000                       0                    86  
  clk_out2_clk_wiz_0                                        3.655        0.000                      0                   53        0.196        0.000                      0                   53        3.500        0.000                       0                    46  
  clkfbout_clk_wiz_0                                                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0  clk_out2_clk_wiz_0        4.330        0.000                      0                   30        0.145        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clk_out2_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
  To Clock:  video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       25.774ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.774ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.130ns  (logic 4.148ns (29.356%)  route 9.982ns (70.644%))
  Logic Levels:           14  (CARRY4=4 LUT2=3 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.992ns = ( 37.008 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.476ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          1.818    -2.476    video_inst/Inst_vga/vga_signal_generator_inst/CLK
    SLICE_X156Y119       FDRE                                         r  video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y119       FDRE (Prop_fdre_C_Q)         0.419    -2.057 f  video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][6]/Q
                         net (fo=50, routed)          2.640     0.583    video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][9]_0[6]
    SLICE_X156Y125       LUT3 (Prop_lut3_I2_O)        0.327     0.910 r  video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__1_carry__1_i_11/O
                         net (fo=1, routed)           0.436     1.347    video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__1_carry__1_i_11_n_0
    SLICE_X156Y125       LUT5 (Prop_lut5_I4_O)        0.326     1.673 r  video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__1_carry__1_i_4/O
                         net (fo=2, routed)           0.728     2.401    video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__35_carry_i_2[0]
    SLICE_X153Y126       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.927 r  video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.927    video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__1_carry__1_n_0
    SLICE_X153Y127       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.149 r  video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__1_carry__2/O[0]
                         net (fo=2, routed)           0.653     3.802    video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__29_carry[0]
    SLICE_X152Y127       LUT2 (Prop_lut2_I0_O)        0.299     4.101 r  video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__29_carry_i_2/O
                         net (fo=1, routed)           0.000     4.101    video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__35_carry_i_1[0]
    SLICE_X152Y127       CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.679 r  video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__29_carry/O[2]
                         net (fo=1, routed)           0.574     5.253    video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__35_carry__0[2]
    SLICE_X151Y128       LUT2 (Prop_lut2_I1_O)        0.301     5.554 r  video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__35_carry__0_i_1/O
                         net (fo=1, routed)           0.000     5.554    video_inst/Inst_vga/color_mapper_inst/dc_bias[3]_i_12[1]
    SLICE_X151Y128       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     5.781 r  video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__35_carry__0/O[1]
                         net (fo=1, routed)           0.420     6.201    video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__35_carry__0_n_6
    SLICE_X150Y127       LUT6 (Prop_lut6_I4_O)        0.303     6.504 r  video_inst/Inst_vga/color_mapper_inst/dc_bias[3]_i_13/O
                         net (fo=1, routed)           0.689     7.194    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[2]_i_6_2
    SLICE_X150Y127       LUT6 (Prop_lut6_I2_O)        0.124     7.318 f  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[3]_i_5__1/O
                         net (fo=2, routed)           1.040     8.358    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[3]_i_5__1_n_0
    SLICE_X152Y133       LUT6 (Prop_lut6_I1_O)        0.124     8.482 f  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[3]_i_3/O
                         net (fo=4, routed)           0.862     9.344    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[3]_i_3_n_0
    SLICE_X161Y132       LUT2 (Prop_lut2_I0_O)        0.124     9.468 r  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[3]_i_2__1/O
                         net (fo=11, routed)          1.149    10.617    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]_0
    SLICE_X162Y132       LUT6 (Prop_lut6_I1_O)        0.124    10.741 r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_3__0/O
                         net (fo=1, routed)           0.789    11.530    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_3__0_n_0
    SLICE_X161Y132       LUT5 (Prop_lut5_I1_O)        0.124    11.654 r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_1__0/O
                         net (fo=1, routed)           0.000    11.654    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_1__0_n_0
    SLICE_X161Y132       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162    41.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          1.705    37.008    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X161Y132       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/C
                         clock pessimism              0.483    37.491    
                         clock uncertainty           -0.095    37.397    
    SLICE_X161Y132       FDRE (Setup_fdre_C_D)        0.031    37.428    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]
  -------------------------------------------------------------------
                         required time                         37.428    
                         arrival time                         -11.654    
  -------------------------------------------------------------------
                         slack                                 25.774    

Slack (MET) :             26.036ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.918ns  (logic 4.376ns (31.440%)  route 9.542ns (68.560%))
  Logic Levels:           14  (CARRY4=4 LUT2=3 LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.991ns = ( 37.009 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.476ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          1.818    -2.476    video_inst/Inst_vga/vga_signal_generator_inst/CLK
    SLICE_X156Y119       FDRE                                         r  video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y119       FDRE (Prop_fdre_C_Q)         0.419    -2.057 f  video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][6]/Q
                         net (fo=50, routed)          2.640     0.583    video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][9]_0[6]
    SLICE_X156Y125       LUT3 (Prop_lut3_I2_O)        0.327     0.910 r  video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__1_carry__1_i_11/O
                         net (fo=1, routed)           0.436     1.347    video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__1_carry__1_i_11_n_0
    SLICE_X156Y125       LUT5 (Prop_lut5_I4_O)        0.326     1.673 r  video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__1_carry__1_i_4/O
                         net (fo=2, routed)           0.728     2.401    video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__35_carry_i_2[0]
    SLICE_X153Y126       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.927 r  video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.927    video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__1_carry__1_n_0
    SLICE_X153Y127       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.149 r  video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__1_carry__2/O[0]
                         net (fo=2, routed)           0.653     3.802    video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__29_carry[0]
    SLICE_X152Y127       LUT2 (Prop_lut2_I0_O)        0.299     4.101 r  video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__29_carry_i_2/O
                         net (fo=1, routed)           0.000     4.101    video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__35_carry_i_1[0]
    SLICE_X152Y127       CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.679 r  video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__29_carry/O[2]
                         net (fo=1, routed)           0.574     5.253    video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__35_carry__0[2]
    SLICE_X151Y128       LUT2 (Prop_lut2_I1_O)        0.301     5.554 r  video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__35_carry__0_i_1/O
                         net (fo=1, routed)           0.000     5.554    video_inst/Inst_vga/color_mapper_inst/dc_bias[3]_i_12[1]
    SLICE_X151Y128       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     5.781 f  video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__35_carry__0/O[1]
                         net (fo=1, routed)           0.420     6.201    video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__35_carry__0_n_6
    SLICE_X150Y127       LUT6 (Prop_lut6_I4_O)        0.303     6.504 f  video_inst/Inst_vga/color_mapper_inst/dc_bias[3]_i_13/O
                         net (fo=1, routed)           0.689     7.194    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[2]_i_6_2
    SLICE_X150Y127       LUT6 (Prop_lut6_I2_O)        0.124     7.318 r  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[3]_i_5__1/O
                         net (fo=2, routed)           1.050     8.368    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[3]_i_5__1_n_0
    SLICE_X152Y133       LUT6 (Prop_lut6_I4_O)        0.124     8.492 r  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[2]_i_6/O
                         net (fo=3, routed)           1.055     9.547    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[2]_i_6_n_0
    SLICE_X158Y134       LUT2 (Prop_lut2_I1_O)        0.148     9.695 r  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[3]_i_5/O
                         net (fo=2, routed)           0.485    10.179    video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]_0
    SLICE_X158Y134       LUT6 (Prop_lut6_I2_O)        0.328    10.507 r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_2/O
                         net (fo=1, routed)           0.811    11.319    video_inst/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_2_n_0
    SLICE_X158Y135       LUT3 (Prop_lut3_I0_O)        0.124    11.443 r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_1/O
                         net (fo=1, routed)           0.000    11.443    video_inst/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_1_n_0
    SLICE_X158Y135       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162    41.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          1.706    37.009    video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X158Y135       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/C
                         clock pessimism              0.483    37.492    
                         clock uncertainty           -0.095    37.398    
    SLICE_X158Y135       FDRE (Setup_fdre_C_D)        0.081    37.479    video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]
  -------------------------------------------------------------------
                         required time                         37.479    
                         arrival time                         -11.443    
  -------------------------------------------------------------------
                         slack                                 26.036    

Slack (MET) :             26.109ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.795ns  (logic 4.148ns (30.069%)  route 9.647ns (69.931%))
  Logic Levels:           14  (CARRY4=4 LUT2=3 LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.992ns = ( 37.008 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.476ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          1.818    -2.476    video_inst/Inst_vga/vga_signal_generator_inst/CLK
    SLICE_X156Y119       FDRE                                         r  video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y119       FDRE (Prop_fdre_C_Q)         0.419    -2.057 f  video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][6]/Q
                         net (fo=50, routed)          2.640     0.583    video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][9]_0[6]
    SLICE_X156Y125       LUT3 (Prop_lut3_I2_O)        0.327     0.910 r  video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__1_carry__1_i_11/O
                         net (fo=1, routed)           0.436     1.347    video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__1_carry__1_i_11_n_0
    SLICE_X156Y125       LUT5 (Prop_lut5_I4_O)        0.326     1.673 r  video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__1_carry__1_i_4/O
                         net (fo=2, routed)           0.728     2.401    video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__35_carry_i_2[0]
    SLICE_X153Y126       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.927 r  video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.927    video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__1_carry__1_n_0
    SLICE_X153Y127       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.149 r  video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__1_carry__2/O[0]
                         net (fo=2, routed)           0.653     3.802    video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__29_carry[0]
    SLICE_X152Y127       LUT2 (Prop_lut2_I0_O)        0.299     4.101 r  video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__29_carry_i_2/O
                         net (fo=1, routed)           0.000     4.101    video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__35_carry_i_1[0]
    SLICE_X152Y127       CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.679 r  video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__29_carry/O[2]
                         net (fo=1, routed)           0.574     5.253    video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__35_carry__0[2]
    SLICE_X151Y128       LUT2 (Prop_lut2_I1_O)        0.301     5.554 r  video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__35_carry__0_i_1/O
                         net (fo=1, routed)           0.000     5.554    video_inst/Inst_vga/color_mapper_inst/dc_bias[3]_i_12[1]
    SLICE_X151Y128       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     5.781 f  video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__35_carry__0/O[1]
                         net (fo=1, routed)           0.420     6.201    video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__35_carry__0_n_6
    SLICE_X150Y127       LUT6 (Prop_lut6_I4_O)        0.303     6.504 f  video_inst/Inst_vga/color_mapper_inst/dc_bias[3]_i_13/O
                         net (fo=1, routed)           0.689     7.194    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[2]_i_6_2
    SLICE_X150Y127       LUT6 (Prop_lut6_I2_O)        0.124     7.318 r  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[3]_i_5__1/O
                         net (fo=2, routed)           1.040     8.358    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[3]_i_5__1_n_0
    SLICE_X152Y133       LUT6 (Prop_lut6_I1_O)        0.124     8.482 r  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[3]_i_3/O
                         net (fo=4, routed)           1.085     9.567    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[3]_i_3_n_0
    SLICE_X160Y132       LUT2 (Prop_lut2_I0_O)        0.124     9.691 r  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_3/O
                         net (fo=7, routed)           0.713    10.404    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]_1
    SLICE_X160Y132       LUT6 (Prop_lut6_I4_O)        0.124    10.528 r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_4__0/O
                         net (fo=1, routed)           0.667    11.195    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_4__0_n_0
    SLICE_X160Y132       LUT3 (Prop_lut3_I2_O)        0.124    11.319 r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_1__0/O
                         net (fo=1, routed)           0.000    11.319    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_1__0_n_0
    SLICE_X160Y132       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162    41.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          1.705    37.008    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X160Y132       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/C
                         clock pessimism              0.483    37.491    
                         clock uncertainty           -0.095    37.397    
    SLICE_X160Y132       FDRE (Setup_fdre_C_D)        0.031    37.428    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]
  -------------------------------------------------------------------
                         required time                         37.428    
                         arrival time                         -11.319    
  -------------------------------------------------------------------
                         slack                                 26.109    

Slack (MET) :             26.273ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.676ns  (logic 4.176ns (30.536%)  route 9.500ns (69.464%))
  Logic Levels:           14  (CARRY4=4 LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.991ns = ( 37.009 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.476ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          1.818    -2.476    video_inst/Inst_vga/vga_signal_generator_inst/CLK
    SLICE_X156Y119       FDRE                                         r  video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y119       FDRE (Prop_fdre_C_Q)         0.419    -2.057 f  video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][6]/Q
                         net (fo=50, routed)          2.640     0.583    video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][9]_0[6]
    SLICE_X156Y125       LUT3 (Prop_lut3_I2_O)        0.327     0.910 r  video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__1_carry__1_i_11/O
                         net (fo=1, routed)           0.436     1.347    video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__1_carry__1_i_11_n_0
    SLICE_X156Y125       LUT5 (Prop_lut5_I4_O)        0.326     1.673 r  video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__1_carry__1_i_4/O
                         net (fo=2, routed)           0.728     2.401    video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__35_carry_i_2[0]
    SLICE_X153Y126       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.927 r  video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.927    video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__1_carry__1_n_0
    SLICE_X153Y127       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.149 r  video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__1_carry__2/O[0]
                         net (fo=2, routed)           0.653     3.802    video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__29_carry[0]
    SLICE_X152Y127       LUT2 (Prop_lut2_I0_O)        0.299     4.101 r  video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__29_carry_i_2/O
                         net (fo=1, routed)           0.000     4.101    video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__35_carry_i_1[0]
    SLICE_X152Y127       CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.679 r  video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__29_carry/O[2]
                         net (fo=1, routed)           0.574     5.253    video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__35_carry__0[2]
    SLICE_X151Y128       LUT2 (Prop_lut2_I1_O)        0.301     5.554 r  video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__35_carry__0_i_1/O
                         net (fo=1, routed)           0.000     5.554    video_inst/Inst_vga/color_mapper_inst/dc_bias[3]_i_12[1]
    SLICE_X151Y128       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     5.781 f  video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__35_carry__0/O[1]
                         net (fo=1, routed)           0.420     6.201    video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__35_carry__0_n_6
    SLICE_X150Y127       LUT6 (Prop_lut6_I4_O)        0.303     6.504 f  video_inst/Inst_vga/color_mapper_inst/dc_bias[3]_i_13/O
                         net (fo=1, routed)           0.689     7.194    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[2]_i_6_2
    SLICE_X150Y127       LUT6 (Prop_lut6_I2_O)        0.124     7.318 r  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[3]_i_5__1/O
                         net (fo=2, routed)           1.050     8.368    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[3]_i_5__1_n_0
    SLICE_X152Y133       LUT6 (Prop_lut6_I4_O)        0.124     8.492 r  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[2]_i_6/O
                         net (fo=3, routed)           1.055     9.547    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[2]_i_6_n_0
    SLICE_X158Y134       LUT3 (Prop_lut3_I1_O)        0.124     9.671 r  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[2]_i_3/O
                         net (fo=5, routed)           0.586    10.257    video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]_0
    SLICE_X159Y135       LUT5 (Prop_lut5_I4_O)        0.124    10.381 r  video_inst/inst_dvid/TDMS_encoder_green/encoded[9]_i_2/O
                         net (fo=1, routed)           0.667    11.048    video_inst/inst_dvid/TDMS_encoder_green/encoded[9]_i_2_n_0
    SLICE_X159Y135       LUT4 (Prop_lut4_I0_O)        0.152    11.200 r  video_inst/inst_dvid/TDMS_encoder_green/encoded[9]_i_1/O
                         net (fo=1, routed)           0.000    11.200    video_inst/inst_dvid/TDMS_encoder_green/encoded[9]_i_1_n_0
    SLICE_X159Y135       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162    41.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          1.706    37.009    video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X159Y135       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]/C
                         clock pessimism              0.483    37.492    
                         clock uncertainty           -0.095    37.398    
    SLICE_X159Y135       FDRE (Setup_fdre_C_D)        0.075    37.473    video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]
  -------------------------------------------------------------------
                         required time                         37.473    
                         arrival time                         -11.200    
  -------------------------------------------------------------------
                         slack                                 26.273    

Slack (MET) :             26.555ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.395ns  (logic 4.376ns (32.668%)  route 9.019ns (67.332%))
  Logic Levels:           14  (CARRY4=4 LUT2=3 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.991ns = ( 37.009 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.476ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          1.818    -2.476    video_inst/Inst_vga/vga_signal_generator_inst/CLK
    SLICE_X156Y119       FDRE                                         r  video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y119       FDRE (Prop_fdre_C_Q)         0.419    -2.057 f  video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][6]/Q
                         net (fo=50, routed)          2.640     0.583    video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][9]_0[6]
    SLICE_X156Y125       LUT3 (Prop_lut3_I2_O)        0.327     0.910 r  video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__1_carry__1_i_11/O
                         net (fo=1, routed)           0.436     1.347    video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__1_carry__1_i_11_n_0
    SLICE_X156Y125       LUT5 (Prop_lut5_I4_O)        0.326     1.673 r  video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__1_carry__1_i_4/O
                         net (fo=2, routed)           0.728     2.401    video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__35_carry_i_2[0]
    SLICE_X153Y126       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.927 r  video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.927    video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__1_carry__1_n_0
    SLICE_X153Y127       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.149 r  video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__1_carry__2/O[0]
                         net (fo=2, routed)           0.653     3.802    video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__29_carry[0]
    SLICE_X152Y127       LUT2 (Prop_lut2_I0_O)        0.299     4.101 r  video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__29_carry_i_2/O
                         net (fo=1, routed)           0.000     4.101    video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__35_carry_i_1[0]
    SLICE_X152Y127       CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.679 r  video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__29_carry/O[2]
                         net (fo=1, routed)           0.574     5.253    video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__35_carry__0[2]
    SLICE_X151Y128       LUT2 (Prop_lut2_I1_O)        0.301     5.554 r  video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__35_carry__0_i_1/O
                         net (fo=1, routed)           0.000     5.554    video_inst/Inst_vga/color_mapper_inst/dc_bias[3]_i_12[1]
    SLICE_X151Y128       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     5.781 f  video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__35_carry__0/O[1]
                         net (fo=1, routed)           0.420     6.201    video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__35_carry__0_n_6
    SLICE_X150Y127       LUT6 (Prop_lut6_I4_O)        0.303     6.504 f  video_inst/Inst_vga/color_mapper_inst/dc_bias[3]_i_13/O
                         net (fo=1, routed)           0.689     7.194    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[2]_i_6_2
    SLICE_X150Y127       LUT6 (Prop_lut6_I2_O)        0.124     7.318 r  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[3]_i_5__1/O
                         net (fo=2, routed)           1.050     8.368    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[3]_i_5__1_n_0
    SLICE_X152Y133       LUT6 (Prop_lut6_I4_O)        0.124     8.492 r  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[2]_i_6/O
                         net (fo=3, routed)           1.055     9.547    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[2]_i_6_n_0
    SLICE_X158Y134       LUT2 (Prop_lut2_I1_O)        0.148     9.695 r  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[3]_i_5/O
                         net (fo=2, routed)           0.608    10.303    video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]_0
    SLICE_X158Y135       LUT6 (Prop_lut6_I3_O)        0.328    10.631 r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias[2]_i_2/O
                         net (fo=1, routed)           0.165    10.795    video_inst/inst_dvid/TDMS_encoder_green/dc_bias[2]_i_2_n_0
    SLICE_X158Y135       LUT6 (Prop_lut6_I0_O)        0.124    10.919 r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias[2]_i_1/O
                         net (fo=1, routed)           0.000    10.919    video_inst/inst_dvid/TDMS_encoder_green/dc_bias[2]_i_1_n_0
    SLICE_X158Y135       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162    41.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          1.706    37.009    video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X158Y135       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/C
                         clock pessimism              0.483    37.492    
                         clock uncertainty           -0.095    37.398    
    SLICE_X158Y135       FDRE (Setup_fdre_C_D)        0.077    37.475    video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]
  -------------------------------------------------------------------
                         required time                         37.475    
                         arrival time                         -10.919    
  -------------------------------------------------------------------
                         slack                                 26.555    

Slack (MET) :             26.834ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.071ns  (logic 4.024ns (30.786%)  route 9.047ns (69.214%))
  Logic Levels:           13  (CARRY4=4 LUT2=4 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.991ns = ( 37.009 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.476ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          1.818    -2.476    video_inst/Inst_vga/vga_signal_generator_inst/CLK
    SLICE_X156Y119       FDRE                                         r  video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y119       FDRE (Prop_fdre_C_Q)         0.419    -2.057 f  video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][6]/Q
                         net (fo=50, routed)          2.640     0.583    video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][9]_0[6]
    SLICE_X156Y125       LUT3 (Prop_lut3_I2_O)        0.327     0.910 r  video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__1_carry__1_i_11/O
                         net (fo=1, routed)           0.436     1.347    video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__1_carry__1_i_11_n_0
    SLICE_X156Y125       LUT5 (Prop_lut5_I4_O)        0.326     1.673 r  video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__1_carry__1_i_4/O
                         net (fo=2, routed)           0.728     2.401    video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__35_carry_i_2[0]
    SLICE_X153Y126       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.927 r  video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.927    video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__1_carry__1_n_0
    SLICE_X153Y127       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.149 r  video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__1_carry__2/O[0]
                         net (fo=2, routed)           0.653     3.802    video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__29_carry[0]
    SLICE_X152Y127       LUT2 (Prop_lut2_I0_O)        0.299     4.101 r  video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__29_carry_i_2/O
                         net (fo=1, routed)           0.000     4.101    video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__35_carry_i_1[0]
    SLICE_X152Y127       CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.679 r  video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__29_carry/O[2]
                         net (fo=1, routed)           0.574     5.253    video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__35_carry__0[2]
    SLICE_X151Y128       LUT2 (Prop_lut2_I1_O)        0.301     5.554 r  video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__35_carry__0_i_1/O
                         net (fo=1, routed)           0.000     5.554    video_inst/Inst_vga/color_mapper_inst/dc_bias[3]_i_12[1]
    SLICE_X151Y128       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     5.781 r  video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__35_carry__0/O[1]
                         net (fo=1, routed)           0.420     6.201    video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__35_carry__0_n_6
    SLICE_X150Y127       LUT6 (Prop_lut6_I4_O)        0.303     6.504 r  video_inst/Inst_vga/color_mapper_inst/dc_bias[3]_i_13/O
                         net (fo=1, routed)           0.689     7.194    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[2]_i_6_2
    SLICE_X150Y127       LUT6 (Prop_lut6_I2_O)        0.124     7.318 f  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[3]_i_5__1/O
                         net (fo=2, routed)           1.050     8.368    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[3]_i_5__1_n_0
    SLICE_X152Y133       LUT6 (Prop_lut6_I4_O)        0.124     8.492 f  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[2]_i_6/O
                         net (fo=3, routed)           0.889     9.381    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[2]_i_6_n_0
    SLICE_X157Y134       LUT2 (Prop_lut2_I1_O)        0.124     9.505 f  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_2/O
                         net (fo=6, routed)           0.966    10.471    video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]_1
    SLICE_X159Y135       LUT2 (Prop_lut2_I1_O)        0.124    10.595 r  video_inst/inst_dvid/TDMS_encoder_green/encoded[8]_i_1/O
                         net (fo=1, routed)           0.000    10.595    video_inst/inst_dvid/TDMS_encoder_green/encoded[8]_i_1_n_0
    SLICE_X159Y135       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162    41.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          1.706    37.009    video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X159Y135       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[8]/C
                         clock pessimism              0.483    37.492    
                         clock uncertainty           -0.095    37.398    
    SLICE_X159Y135       FDRE (Setup_fdre_C_D)        0.031    37.429    video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[8]
  -------------------------------------------------------------------
                         required time                         37.429    
                         arrival time                         -10.595    
  -------------------------------------------------------------------
                         slack                                 26.834    

Slack (MET) :             26.887ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.066ns  (logic 4.024ns (30.798%)  route 9.042ns (69.202%))
  Logic Levels:           13  (CARRY4=4 LUT2=3 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.992ns = ( 37.008 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.476ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          1.818    -2.476    video_inst/Inst_vga/vga_signal_generator_inst/CLK
    SLICE_X156Y119       FDRE                                         r  video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y119       FDRE (Prop_fdre_C_Q)         0.419    -2.057 f  video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][6]/Q
                         net (fo=50, routed)          2.640     0.583    video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][9]_0[6]
    SLICE_X156Y125       LUT3 (Prop_lut3_I2_O)        0.327     0.910 r  video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__1_carry__1_i_11/O
                         net (fo=1, routed)           0.436     1.347    video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__1_carry__1_i_11_n_0
    SLICE_X156Y125       LUT5 (Prop_lut5_I4_O)        0.326     1.673 r  video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__1_carry__1_i_4/O
                         net (fo=2, routed)           0.728     2.401    video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__35_carry_i_2[0]
    SLICE_X153Y126       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.927 r  video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.927    video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__1_carry__1_n_0
    SLICE_X153Y127       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.149 r  video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__1_carry__2/O[0]
                         net (fo=2, routed)           0.653     3.802    video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__29_carry[0]
    SLICE_X152Y127       LUT2 (Prop_lut2_I0_O)        0.299     4.101 r  video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__29_carry_i_2/O
                         net (fo=1, routed)           0.000     4.101    video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__35_carry_i_1[0]
    SLICE_X152Y127       CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.679 r  video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__29_carry/O[2]
                         net (fo=1, routed)           0.574     5.253    video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__35_carry__0[2]
    SLICE_X151Y128       LUT2 (Prop_lut2_I1_O)        0.301     5.554 r  video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__35_carry__0_i_1/O
                         net (fo=1, routed)           0.000     5.554    video_inst/Inst_vga/color_mapper_inst/dc_bias[3]_i_12[1]
    SLICE_X151Y128       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     5.781 r  video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__35_carry__0/O[1]
                         net (fo=1, routed)           0.420     6.201    video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__35_carry__0_n_6
    SLICE_X150Y127       LUT6 (Prop_lut6_I4_O)        0.303     6.504 r  video_inst/Inst_vga/color_mapper_inst/dc_bias[3]_i_13/O
                         net (fo=1, routed)           0.689     7.194    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[2]_i_6_2
    SLICE_X150Y127       LUT6 (Prop_lut6_I2_O)        0.124     7.318 f  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[3]_i_5__1/O
                         net (fo=2, routed)           1.040     8.358    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[3]_i_5__1_n_0
    SLICE_X152Y133       LUT6 (Prop_lut6_I1_O)        0.124     8.482 f  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[3]_i_3/O
                         net (fo=4, routed)           0.862     9.344    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[3]_i_3_n_0
    SLICE_X161Y132       LUT2 (Prop_lut2_I0_O)        0.124     9.468 r  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[3]_i_2__1/O
                         net (fo=11, routed)          0.998    10.466    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]_0
    SLICE_X162Y132       LUT6 (Prop_lut6_I1_O)        0.124    10.590 r  video_inst/inst_dvid/TDMS_encoder_blue/encoded[9]_i_1/O
                         net (fo=1, routed)           0.000    10.590    video_inst/inst_dvid/TDMS_encoder_blue/encoded[9]_i_1_n_0
    SLICE_X162Y132       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162    41.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          1.705    37.008    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X162Y132       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/C
                         clock pessimism              0.483    37.491    
                         clock uncertainty           -0.095    37.397    
    SLICE_X162Y132       FDRE (Setup_fdre_C_D)        0.081    37.478    video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]
  -------------------------------------------------------------------
                         required time                         37.478    
                         arrival time                         -10.590    
  -------------------------------------------------------------------
                         slack                                 26.887    

Slack (MET) :             26.959ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.995ns  (logic 4.024ns (30.966%)  route 8.971ns (69.034%))
  Logic Levels:           13  (CARRY4=4 LUT2=3 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.991ns = ( 37.009 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.476ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          1.818    -2.476    video_inst/Inst_vga/vga_signal_generator_inst/CLK
    SLICE_X156Y119       FDRE                                         r  video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y119       FDRE (Prop_fdre_C_Q)         0.419    -2.057 f  video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][6]/Q
                         net (fo=50, routed)          2.640     0.583    video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][9]_0[6]
    SLICE_X156Y125       LUT3 (Prop_lut3_I2_O)        0.327     0.910 r  video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__1_carry__1_i_11/O
                         net (fo=1, routed)           0.436     1.347    video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__1_carry__1_i_11_n_0
    SLICE_X156Y125       LUT5 (Prop_lut5_I4_O)        0.326     1.673 r  video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__1_carry__1_i_4/O
                         net (fo=2, routed)           0.728     2.401    video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__35_carry_i_2[0]
    SLICE_X153Y126       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.927 r  video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.927    video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__1_carry__1_n_0
    SLICE_X153Y127       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.149 r  video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__1_carry__2/O[0]
                         net (fo=2, routed)           0.653     3.802    video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__29_carry[0]
    SLICE_X152Y127       LUT2 (Prop_lut2_I0_O)        0.299     4.101 r  video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__29_carry_i_2/O
                         net (fo=1, routed)           0.000     4.101    video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__35_carry_i_1[0]
    SLICE_X152Y127       CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.679 r  video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__29_carry/O[2]
                         net (fo=1, routed)           0.574     5.253    video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__35_carry__0[2]
    SLICE_X151Y128       LUT2 (Prop_lut2_I1_O)        0.301     5.554 r  video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__35_carry__0_i_1/O
                         net (fo=1, routed)           0.000     5.554    video_inst/Inst_vga/color_mapper_inst/dc_bias[3]_i_12[1]
    SLICE_X151Y128       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     5.781 r  video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__35_carry__0/O[1]
                         net (fo=1, routed)           0.420     6.201    video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__35_carry__0_n_6
    SLICE_X150Y127       LUT6 (Prop_lut6_I4_O)        0.303     6.504 r  video_inst/Inst_vga/color_mapper_inst/dc_bias[3]_i_13/O
                         net (fo=1, routed)           0.689     7.194    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[2]_i_6_2
    SLICE_X150Y127       LUT6 (Prop_lut6_I2_O)        0.124     7.318 f  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[3]_i_5__1/O
                         net (fo=2, routed)           1.040     8.358    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[3]_i_5__1_n_0
    SLICE_X152Y133       LUT6 (Prop_lut6_I1_O)        0.124     8.482 f  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[3]_i_3/O
                         net (fo=4, routed)           1.085     9.567    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[3]_i_3_n_0
    SLICE_X160Y132       LUT2 (Prop_lut2_I0_O)        0.124     9.691 f  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_3/O
                         net (fo=7, routed)           0.705    10.395    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]_1
    SLICE_X162Y133       LUT3 (Prop_lut3_I2_O)        0.124    10.519 r  video_inst/inst_dvid/TDMS_encoder_blue/encoded[8]_i_1/O
                         net (fo=1, routed)           0.000    10.519    video_inst/inst_dvid/TDMS_encoder_blue/encoded[8]_i_1_n_0
    SLICE_X162Y133       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162    41.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          1.706    37.009    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X162Y133       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/C
                         clock pessimism              0.483    37.492    
                         clock uncertainty           -0.095    37.398    
    SLICE_X162Y133       FDRE (Setup_fdre_C_D)        0.081    37.479    video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[8]
  -------------------------------------------------------------------
                         required time                         37.479    
                         arrival time                         -10.519    
  -------------------------------------------------------------------
                         slack                                 26.959    

Slack (MET) :             26.987ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.965ns  (logic 4.024ns (31.038%)  route 8.941ns (68.962%))
  Logic Levels:           13  (CARRY4=4 LUT2=2 LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.992ns = ( 37.008 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.476ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          1.818    -2.476    video_inst/Inst_vga/vga_signal_generator_inst/CLK
    SLICE_X156Y119       FDRE                                         r  video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y119       FDRE (Prop_fdre_C_Q)         0.419    -2.057 f  video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][6]/Q
                         net (fo=50, routed)          2.640     0.583    video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][9]_0[6]
    SLICE_X156Y125       LUT3 (Prop_lut3_I2_O)        0.327     0.910 r  video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__1_carry__1_i_11/O
                         net (fo=1, routed)           0.436     1.347    video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__1_carry__1_i_11_n_0
    SLICE_X156Y125       LUT5 (Prop_lut5_I4_O)        0.326     1.673 r  video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__1_carry__1_i_4/O
                         net (fo=2, routed)           0.728     2.401    video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__35_carry_i_2[0]
    SLICE_X153Y126       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.927 r  video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.927    video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__1_carry__1_n_0
    SLICE_X153Y127       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.149 r  video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__1_carry__2/O[0]
                         net (fo=2, routed)           0.653     3.802    video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__29_carry[0]
    SLICE_X152Y127       LUT2 (Prop_lut2_I0_O)        0.299     4.101 r  video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__29_carry_i_2/O
                         net (fo=1, routed)           0.000     4.101    video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__35_carry_i_1[0]
    SLICE_X152Y127       CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.679 r  video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__29_carry/O[2]
                         net (fo=1, routed)           0.574     5.253    video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__35_carry__0[2]
    SLICE_X151Y128       LUT2 (Prop_lut2_I1_O)        0.301     5.554 r  video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__35_carry__0_i_1/O
                         net (fo=1, routed)           0.000     5.554    video_inst/Inst_vga/color_mapper_inst/dc_bias[3]_i_12[1]
    SLICE_X151Y128       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     5.781 f  video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__35_carry__0/O[1]
                         net (fo=1, routed)           0.420     6.201    video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__35_carry__0_n_6
    SLICE_X150Y127       LUT6 (Prop_lut6_I4_O)        0.303     6.504 f  video_inst/Inst_vga/color_mapper_inst/dc_bias[3]_i_13/O
                         net (fo=1, routed)           0.689     7.194    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[2]_i_6_2
    SLICE_X150Y127       LUT6 (Prop_lut6_I2_O)        0.124     7.318 r  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[3]_i_5__1/O
                         net (fo=2, routed)           1.050     8.368    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[3]_i_5__1_n_0
    SLICE_X152Y133       LUT6 (Prop_lut6_I4_O)        0.124     8.492 r  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[2]_i_6/O
                         net (fo=3, routed)           1.055     9.547    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[2]_i_6_n_0
    SLICE_X158Y134       LUT3 (Prop_lut3_I1_O)        0.124     9.671 r  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[2]_i_3/O
                         net (fo=5, routed)           0.694    10.365    video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]_0
    SLICE_X158Y134       LUT6 (Prop_lut6_I3_O)        0.124    10.489 r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias[1]_i_1/O
                         net (fo=1, routed)           0.000    10.489    video_inst/inst_dvid/TDMS_encoder_green/dc_bias[1]_i_1_n_0
    SLICE_X158Y134       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162    41.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          1.705    37.008    video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X158Y134       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/C
                         clock pessimism              0.483    37.491    
                         clock uncertainty           -0.095    37.397    
    SLICE_X158Y134       FDRE (Setup_fdre_C_D)        0.079    37.476    video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]
  -------------------------------------------------------------------
                         required time                         37.476    
                         arrival time                         -10.489    
  -------------------------------------------------------------------
                         slack                                 26.987    

Slack (MET) :             27.071ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.834ns  (logic 4.024ns (31.355%)  route 8.810ns (68.645%))
  Logic Levels:           13  (CARRY4=4 LUT2=3 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.991ns = ( 37.009 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.476ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          1.818    -2.476    video_inst/Inst_vga/vga_signal_generator_inst/CLK
    SLICE_X156Y119       FDRE                                         r  video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y119       FDRE (Prop_fdre_C_Q)         0.419    -2.057 f  video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][6]/Q
                         net (fo=50, routed)          2.640     0.583    video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][9]_0[6]
    SLICE_X156Y125       LUT3 (Prop_lut3_I2_O)        0.327     0.910 r  video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__1_carry__1_i_11/O
                         net (fo=1, routed)           0.436     1.347    video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__1_carry__1_i_11_n_0
    SLICE_X156Y125       LUT5 (Prop_lut5_I4_O)        0.326     1.673 r  video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__1_carry__1_i_4/O
                         net (fo=2, routed)           0.728     2.401    video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__35_carry_i_2[0]
    SLICE_X153Y126       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.927 r  video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.927    video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__1_carry__1_n_0
    SLICE_X153Y127       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.149 r  video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__1_carry__2/O[0]
                         net (fo=2, routed)           0.653     3.802    video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__29_carry[0]
    SLICE_X152Y127       LUT2 (Prop_lut2_I0_O)        0.299     4.101 r  video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__29_carry_i_2/O
                         net (fo=1, routed)           0.000     4.101    video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__35_carry_i_1[0]
    SLICE_X152Y127       CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.679 r  video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__29_carry/O[2]
                         net (fo=1, routed)           0.574     5.253    video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__35_carry__0[2]
    SLICE_X151Y128       LUT2 (Prop_lut2_I1_O)        0.301     5.554 r  video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__35_carry__0_i_1/O
                         net (fo=1, routed)           0.000     5.554    video_inst/Inst_vga/color_mapper_inst/dc_bias[3]_i_12[1]
    SLICE_X151Y128       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     5.781 r  video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__35_carry__0/O[1]
                         net (fo=1, routed)           0.420     6.201    video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__35_carry__0_n_6
    SLICE_X150Y127       LUT6 (Prop_lut6_I4_O)        0.303     6.504 r  video_inst/Inst_vga/color_mapper_inst/dc_bias[3]_i_13/O
                         net (fo=1, routed)           0.689     7.194    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[2]_i_6_2
    SLICE_X150Y127       LUT6 (Prop_lut6_I2_O)        0.124     7.318 f  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[3]_i_5__1/O
                         net (fo=2, routed)           1.040     8.358    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[3]_i_5__1_n_0
    SLICE_X152Y133       LUT6 (Prop_lut6_I1_O)        0.124     8.482 f  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[3]_i_3/O
                         net (fo=4, routed)           0.862     9.344    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[3]_i_3_n_0
    SLICE_X161Y132       LUT2 (Prop_lut2_I0_O)        0.124     9.468 r  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[3]_i_2__1/O
                         net (fo=11, routed)          0.766    10.234    video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]_0
    SLICE_X160Y133       LUT5 (Prop_lut5_I4_O)        0.124    10.358 r  video_inst/inst_dvid/TDMS_encoder_red/dc_bias[2]_i_1__1/O
                         net (fo=1, routed)           0.000    10.358    video_inst/inst_dvid/TDMS_encoder_red/dc_bias[2]_i_1__1_n_0
    SLICE_X160Y133       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162    41.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          1.706    37.009    video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X160Y133       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/C
                         clock pessimism              0.483    37.492    
                         clock uncertainty           -0.095    37.398    
    SLICE_X160Y133       FDRE (Setup_fdre_C_D)        0.031    37.429    video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]
  -------------------------------------------------------------------
                         required time                         37.429    
                         arrival time                         -10.358    
  -------------------------------------------------------------------
                         slack                                 27.071    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/latched_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.332ns
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    -0.431ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          0.642    -0.901    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X162Y132       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y132       FDRE (Prop_fdre_C_Q)         0.164    -0.737 r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/Q
                         net (fo=1, routed)           0.056    -0.681    video_inst/inst_dvid/TDMS_encoder_blue_n_6
    SLICE_X162Y132       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          0.913    -1.332    video_inst/inst_dvid/CLK
    SLICE_X162Y132       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[9]/C
                         clock pessimism              0.431    -0.901    
    SLICE_X162Y132       FDRE (Hold_fdre_C_D)         0.053    -0.848    video_inst/inst_dvid/latched_blue_reg[9]
  -------------------------------------------------------------------
                         required time                          0.848    
                         arrival time                          -0.681    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/latched_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.330ns
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    -0.431ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          0.644    -0.899    video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X161Y134       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y134       FDRE (Prop_fdre_C_Q)         0.141    -0.758 r  video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[8]/Q
                         net (fo=1, routed)           0.110    -0.648    video_inst/inst_dvid/TDMS_encoder_red_n_1
    SLICE_X161Y134       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          0.915    -1.330    video_inst/inst_dvid/CLK
    SLICE_X161Y134       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[8]/C
                         clock pessimism              0.431    -0.899    
    SLICE_X161Y134       FDRE (Hold_fdre_C_D)         0.072    -0.827    video_inst/inst_dvid/latched_red_reg[8]
  -------------------------------------------------------------------
                         required time                          0.827    
                         arrival time                          -0.648    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/latched_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.076%)  route 0.120ns (45.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    -0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          0.644    -0.899    video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X160Y135       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y135       FDRE (Prop_fdre_C_Q)         0.141    -0.758 r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[0]/Q
                         net (fo=1, routed)           0.120    -0.638    video_inst/inst_dvid/TDMS_encoder_green_n_5
    SLICE_X160Y135       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          0.916    -1.329    video_inst/inst_dvid/CLK
    SLICE_X160Y135       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[0]/C
                         clock pessimism              0.430    -0.899    
    SLICE_X160Y135       FDRE (Hold_fdre_C_D)         0.066    -0.833    video_inst/inst_dvid/latched_green_reg[0]
  -------------------------------------------------------------------
                         required time                          0.833    
                         arrival time                          -0.638    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/latched_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.315%)  route 0.109ns (43.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.330ns
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    -0.431ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          0.644    -0.899    video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X161Y134       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y134       FDRE (Prop_fdre_C_Q)         0.141    -0.758 r  video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[2]/Q
                         net (fo=1, routed)           0.109    -0.648    video_inst/inst_dvid/TDMS_encoder_red_n_2
    SLICE_X161Y134       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          0.915    -1.330    video_inst/inst_dvid/CLK
    SLICE_X161Y134       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[2]/C
                         clock pessimism              0.431    -0.899    
    SLICE_X161Y134       FDRE (Hold_fdre_C_D)         0.047    -0.852    video_inst/inst_dvid/latched_red_reg[2]
  -------------------------------------------------------------------
                         required time                          0.852    
                         arrival time                          -0.648    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/latched_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.331ns
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    -0.431ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          0.643    -0.900    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X162Y133       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDRE (Prop_fdre_C_Q)         0.164    -0.736 r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.620    video_inst/inst_dvid/TDMS_encoder_blue_n_10
    SLICE_X162Y133       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          0.914    -1.331    video_inst/inst_dvid/CLK
    SLICE_X162Y133       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[1]/C
                         clock pessimism              0.431    -0.900    
    SLICE_X162Y133       FDRE (Hold_fdre_C_D)         0.053    -0.847    video_inst/inst_dvid/latched_blue_reg[1]
  -------------------------------------------------------------------
                         required time                          0.847    
                         arrival time                          -0.620    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/latched_green_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.710%)  route 0.120ns (48.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.330ns
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    -0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          0.643    -0.900    video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X159Y135       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y135       FDRE (Prop_fdre_C_Q)         0.128    -0.772 r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]/Q
                         net (fo=1, routed)           0.120    -0.652    video_inst/inst_dvid/TDMS_encoder_green_n_2
    SLICE_X159Y135       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          0.915    -1.330    video_inst/inst_dvid/CLK
    SLICE_X159Y135       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[9]/C
                         clock pessimism              0.430    -0.900    
    SLICE_X159Y135       FDRE (Hold_fdre_C_D)         0.017    -0.883    video_inst/inst_dvid/latched_green_reg[9]
  -------------------------------------------------------------------
                         required time                          0.883    
                         arrival time                          -0.652    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/latched_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.330ns
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    -0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          0.644    -0.899    video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X160Y134       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y134       FDRE (Prop_fdre_C_Q)         0.141    -0.758 r  video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[0]/Q
                         net (fo=1, routed)           0.174    -0.584    video_inst/inst_dvid/TDMS_encoder_red_n_3
    SLICE_X161Y134       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          0.915    -1.330    video_inst/inst_dvid/CLK
    SLICE_X161Y134       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[0]/C
                         clock pessimism              0.444    -0.886    
    SLICE_X161Y134       FDRE (Hold_fdre_C_D)         0.071    -0.815    video_inst/inst_dvid/latched_red_reg[0]
  -------------------------------------------------------------------
                         required time                          0.815    
                         arrival time                          -0.584    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/latched_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    -0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          0.644    -0.899    video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X160Y135       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y135       FDRE (Prop_fdre_C_Q)         0.128    -0.771 r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[2]/Q
                         net (fo=1, routed)           0.119    -0.651    video_inst/inst_dvid/TDMS_encoder_green_n_4
    SLICE_X160Y135       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          0.916    -1.329    video_inst/inst_dvid/CLK
    SLICE_X160Y135       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[2]/C
                         clock pessimism              0.430    -0.899    
    SLICE_X160Y135       FDRE (Hold_fdre_C_D)         0.016    -0.883    video_inst/inst_dvid/latched_green_reg[2]
  -------------------------------------------------------------------
                         required time                          0.883    
                         arrival time                          -0.651    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.657%)  route 0.181ns (49.343%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.332ns
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    -0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          0.642    -0.901    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X160Y132       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y132       FDRE (Prop_fdre_C_Q)         0.141    -0.760 r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/Q
                         net (fo=10, routed)          0.181    -0.579    video_inst/inst_dvid/TDMS_encoder_blue/Q[3]
    SLICE_X162Y132       LUT6 (Prop_lut6_I0_O)        0.045    -0.534 r  video_inst/inst_dvid/TDMS_encoder_blue/encoded[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.534    video_inst/inst_dvid/TDMS_encoder_blue/encoded[9]_i_1_n_0
    SLICE_X162Y132       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          0.913    -1.332    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X162Y132       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/C
                         clock pessimism              0.445    -0.887    
    SLICE_X162Y132       FDRE (Hold_fdre_C_D)         0.121    -0.766    video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]
  -------------------------------------------------------------------
                         required time                          0.766    
                         arrival time                          -0.534    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/processQ_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.898%)  route 0.180ns (56.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.335ns
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    -0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          0.640    -0.903    video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/CLK
    SLICE_X159Y118       FDRE                                         r  video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/processQ_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y118       FDRE (Prop_fdre_C_Q)         0.141    -0.762 r  video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/processQ_reg[5]/Q
                         net (fo=14, routed)          0.180    -0.582    video_inst/Inst_vga/vga_signal_generator_inst/current_pos[col][5]
    SLICE_X156Y119       FDRE                                         r  video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          0.910    -1.335    video_inst/Inst_vga/vga_signal_generator_inst/CLK
    SLICE_X156Y119       FDRE                                         r  video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][5]/C
                         clock pessimism              0.445    -0.890    
    SLICE_X156Y119       FDRE (Hold_fdre_C_D)         0.072    -0.818    video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][5]
  -------------------------------------------------------------------
                         required time                          0.818    
                         arrival time                          -0.582    
  -------------------------------------------------------------------
                         slack                                  0.236    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X157Y119   video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X156Y119   video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X156Y119   video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X156Y119   video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X157Y119   video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X156Y119   video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X156Y119   video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X157Y119   video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X157Y119   video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X157Y119   video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X156Y119   video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X156Y119   video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X156Y119   video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X156Y119   video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X156Y119   video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X156Y119   video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X157Y119   video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X157Y119   video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X157Y119   video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X157Y119   video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X156Y119   video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X156Y119   video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X156Y119   video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X156Y119   video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X156Y119   video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X156Y119   video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X157Y119   video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X157Y119   video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.655ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.655ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.718ns  (logic 0.890ns (23.941%)  route 2.828ns (76.059%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.990ns = ( 5.010 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518    -1.943 f  video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.831    -1.112    video_inst/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X162Y148       LUT6 (Prop_lut6_I3_O)        0.124    -0.988 f  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307    -0.680    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124    -0.556 f  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          0.806     0.250    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y134       LUT2 (Prop_lut2_I1_O)        0.124     0.374 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.883     1.257    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y134       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     5.010    video_inst/inst_dvid/clk_out2
    SLICE_X162Y134       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[0]/C
                         clock pessimism              0.497     5.507    
                         clock uncertainty           -0.072     5.435    
    SLICE_X162Y134       FDSE (Setup_fdse_C_S)       -0.524     4.911    video_inst/inst_dvid/shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          4.911    
                         arrival time                          -1.257    
  -------------------------------------------------------------------
                         slack                                  3.655    

Slack (MET) :             3.655ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.718ns  (logic 0.890ns (23.941%)  route 2.828ns (76.059%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.990ns = ( 5.010 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518    -1.943 f  video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.831    -1.112    video_inst/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X162Y148       LUT6 (Prop_lut6_I3_O)        0.124    -0.988 f  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307    -0.680    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124    -0.556 f  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          0.806     0.250    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y134       LUT2 (Prop_lut2_I1_O)        0.124     0.374 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.883     1.257    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y134       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     5.010    video_inst/inst_dvid/clk_out2
    SLICE_X162Y134       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[1]/C
                         clock pessimism              0.497     5.507    
                         clock uncertainty           -0.072     5.435    
    SLICE_X162Y134       FDSE (Setup_fdse_C_S)       -0.524     4.911    video_inst/inst_dvid/shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          4.911    
                         arrival time                          -1.257    
  -------------------------------------------------------------------
                         slack                                  3.655    

Slack (MET) :             3.655ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.718ns  (logic 0.890ns (23.941%)  route 2.828ns (76.059%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.990ns = ( 5.010 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518    -1.943 f  video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.831    -1.112    video_inst/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X162Y148       LUT6 (Prop_lut6_I3_O)        0.124    -0.988 f  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307    -0.680    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124    -0.556 f  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          0.806     0.250    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y134       LUT2 (Prop_lut2_I1_O)        0.124     0.374 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.883     1.257    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y134       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     5.010    video_inst/inst_dvid/clk_out2
    SLICE_X162Y134       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[3]/C
                         clock pessimism              0.497     5.507    
                         clock uncertainty           -0.072     5.435    
    SLICE_X162Y134       FDSE (Setup_fdse_C_S)       -0.524     4.911    video_inst/inst_dvid/shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          4.911    
                         arrival time                          -1.257    
  -------------------------------------------------------------------
                         slack                                  3.655    

Slack (MET) :             3.655ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.718ns  (logic 0.890ns (23.941%)  route 2.828ns (76.059%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.990ns = ( 5.010 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518    -1.943 f  video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.831    -1.112    video_inst/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X162Y148       LUT6 (Prop_lut6_I3_O)        0.124    -0.988 f  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307    -0.680    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124    -0.556 f  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          0.806     0.250    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y134       LUT2 (Prop_lut2_I1_O)        0.124     0.374 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.883     1.257    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y134       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     5.010    video_inst/inst_dvid/clk_out2
    SLICE_X162Y134       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[5]/C
                         clock pessimism              0.497     5.507    
                         clock uncertainty           -0.072     5.435    
    SLICE_X162Y134       FDSE (Setup_fdse_C_S)       -0.524     4.911    video_inst/inst_dvid/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          4.911    
                         arrival time                          -1.257    
  -------------------------------------------------------------------
                         slack                                  3.655    

Slack (MET) :             3.655ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.718ns  (logic 0.890ns (23.941%)  route 2.828ns (76.059%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.990ns = ( 5.010 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518    -1.943 f  video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.831    -1.112    video_inst/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X162Y148       LUT6 (Prop_lut6_I3_O)        0.124    -0.988 f  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307    -0.680    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124    -0.556 f  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          0.806     0.250    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y134       LUT2 (Prop_lut2_I1_O)        0.124     0.374 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.883     1.257    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y134       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     5.010    video_inst/inst_dvid/clk_out2
    SLICE_X162Y134       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[7]/C
                         clock pessimism              0.497     5.507    
                         clock uncertainty           -0.072     5.435    
    SLICE_X162Y134       FDSE (Setup_fdse_C_S)       -0.524     4.911    video_inst/inst_dvid/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          4.911    
                         arrival time                          -1.257    
  -------------------------------------------------------------------
                         slack                                  3.655    

Slack (MET) :             4.337ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.031ns  (logic 0.766ns (25.275%)  route 2.265ns (74.725%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.994ns = ( 5.006 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518    -1.943 r  video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.831    -1.112    video_inst/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X162Y148       LUT6 (Prop_lut6_I3_O)        0.124    -0.988 r  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307    -0.680    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124    -0.556 r  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.126     0.570    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y131       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.703     5.006    video_inst/inst_dvid/clk_out2
    SLICE_X162Y131       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[9]/C
                         clock pessimism              0.497     5.503    
                         clock uncertainty           -0.072     5.431    
    SLICE_X162Y131       FDRE (Setup_fdre_C_R)       -0.524     4.907    video_inst/inst_dvid/shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                          4.907    
                         arrival time                          -0.570    
  -------------------------------------------------------------------
                         slack                                  4.337    

Slack (MET) :             4.372ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.001ns  (logic 0.766ns (25.526%)  route 2.235ns (74.474%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.989ns = ( 5.011 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518    -1.943 r  video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.831    -1.112    video_inst/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X162Y148       LUT6 (Prop_lut6_I3_O)        0.124    -0.988 r  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307    -0.680    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124    -0.556 r  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.096     0.540    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y135       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     5.011    video_inst/inst_dvid/clk_out2
    SLICE_X162Y135       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[8]/C
                         clock pessimism              0.497     5.508    
                         clock uncertainty           -0.072     5.436    
    SLICE_X162Y135       FDRE (Setup_fdre_C_R)       -0.524     4.912    video_inst/inst_dvid/shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                          4.912    
                         arrival time                          -0.540    
  -------------------------------------------------------------------
                         slack                                  4.372    

Slack (MET) :             4.372ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.001ns  (logic 0.766ns (25.526%)  route 2.235ns (74.474%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.989ns = ( 5.011 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518    -1.943 r  video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.831    -1.112    video_inst/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X162Y148       LUT6 (Prop_lut6_I3_O)        0.124    -0.988 r  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307    -0.680    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124    -0.556 r  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.096     0.540    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y135       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     5.011    video_inst/inst_dvid/clk_out2
    SLICE_X162Y135       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[9]/C
                         clock pessimism              0.497     5.508    
                         clock uncertainty           -0.072     5.436    
    SLICE_X162Y135       FDRE (Setup_fdre_C_R)       -0.524     4.912    video_inst/inst_dvid/shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                          4.912    
                         arrival time                          -0.540    
  -------------------------------------------------------------------
                         slack                                  4.372    

Slack (MET) :             4.372ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.001ns  (logic 0.766ns (25.526%)  route 2.235ns (74.474%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.989ns = ( 5.011 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518    -1.943 r  video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.831    -1.112    video_inst/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X162Y148       LUT6 (Prop_lut6_I3_O)        0.124    -0.988 r  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307    -0.680    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124    -0.556 r  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.096     0.540    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y135       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     5.011    video_inst/inst_dvid/clk_out2
    SLICE_X162Y135       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[8]/C
                         clock pessimism              0.497     5.508    
                         clock uncertainty           -0.072     5.436    
    SLICE_X162Y135       FDRE (Setup_fdre_C_R)       -0.524     4.912    video_inst/inst_dvid/shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                          4.912    
                         arrival time                          -0.540    
  -------------------------------------------------------------------
                         slack                                  4.372    

Slack (MET) :             4.372ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.001ns  (logic 0.766ns (25.526%)  route 2.235ns (74.474%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.989ns = ( 5.011 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518    -1.943 r  video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.831    -1.112    video_inst/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X162Y148       LUT6 (Prop_lut6_I3_O)        0.124    -0.988 r  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307    -0.680    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124    -0.556 r  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.096     0.540    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y135       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     5.011    video_inst/inst_dvid/clk_out2
    SLICE_X162Y135       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[9]/C
                         clock pessimism              0.497     5.508    
                         clock uncertainty           -0.072     5.436    
    SLICE_X162Y135       FDRE (Setup_fdre_C_R)       -0.524     4.912    video_inst/inst_dvid/shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                          4.912    
                         arrival time                          -0.540    
  -------------------------------------------------------------------
                         slack                                  4.372    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_clock_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.841%)  route 0.131ns (48.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649    -0.894    video_inst/inst_dvid/clk_out2
    SLICE_X163Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y148       FDRE (Prop_fdre_C_Q)         0.141    -0.753 r  video_inst/inst_dvid/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.131    -0.622    video_inst/inst_dvid/shift_clock[0]
    SLICE_X162Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922    -1.323    video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[8]/C
                         clock pessimism              0.442    -0.881    
    SLICE_X162Y148       FDRE (Hold_fdre_C_D)         0.063    -0.818    video_inst/inst_dvid/shift_clock_reg[8]
  -------------------------------------------------------------------
                         required time                          0.818    
                         arrival time                          -0.622    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_clock_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.121%)  route 0.123ns (42.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    -0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649    -0.894    video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.164    -0.730 r  video_inst/inst_dvid/shift_clock_reg[2]/Q
                         net (fo=2, routed)           0.123    -0.607    video_inst/inst_dvid/shift_clock_reg_n_0_[2]
    SLICE_X163Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922    -1.323    video_inst/inst_dvid/clk_out2
    SLICE_X163Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[0]/C
                         clock pessimism              0.445    -0.878    
    SLICE_X163Y148       FDRE (Hold_fdre_C_D)         0.070    -0.808    video_inst/inst_dvid/shift_clock_reg[0]
  -------------------------------------------------------------------
                         required time                          0.808    
                         arrival time                          -0.607    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_clock_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.162%)  route 0.123ns (42.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    -0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649    -0.894    video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.164    -0.730 r  video_inst/inst_dvid/shift_clock_reg[3]/Q
                         net (fo=2, routed)           0.123    -0.607    video_inst/inst_dvid/shift_clock_reg_n_0_[3]
    SLICE_X163Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922    -1.323    video_inst/inst_dvid/clk_out2
    SLICE_X163Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[1]/C
                         clock pessimism              0.445    -0.878    
    SLICE_X163Y148       FDRE (Hold_fdre_C_D)         0.066    -0.812    video_inst/inst_dvid/shift_clock_reg[1]
  -------------------------------------------------------------------
                         required time                          0.812    
                         arrival time                          -0.607    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_clock_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.305%)  route 0.127ns (43.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    -0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649    -0.894    video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.164    -0.730 r  video_inst/inst_dvid/shift_clock_reg[6]/Q
                         net (fo=2, routed)           0.127    -0.603    video_inst/inst_dvid/shift_clock_reg_n_0_[6]
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922    -1.323    video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[4]/C
                         clock pessimism              0.445    -0.878    
    SLICE_X162Y147       FDRE (Hold_fdre_C_D)         0.063    -0.815    video_inst/inst_dvid/shift_clock_reg[4]
  -------------------------------------------------------------------
                         required time                          0.815    
                         arrival time                          -0.603    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_clock_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.106%)  route 0.128ns (43.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    -0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649    -0.894    video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.164    -0.730 r  video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.128    -0.601    video_inst/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922    -1.323    video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[5]/C
                         clock pessimism              0.445    -0.878    
    SLICE_X162Y147       FDRE (Hold_fdre_C_D)         0.063    -0.815    video_inst/inst_dvid/shift_clock_reg[5]
  -------------------------------------------------------------------
                         required time                          0.815    
                         arrival time                          -0.601    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_clock_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649    -0.894    video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.164    -0.730 r  video_inst/inst_dvid/shift_clock_reg[8]/Q
                         net (fo=2, routed)           0.116    -0.614    video_inst/inst_dvid/shift_clock_reg_n_0_[8]
    SLICE_X162Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922    -1.323    video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[6]/C
                         clock pessimism              0.429    -0.894    
    SLICE_X162Y148       FDRE (Hold_fdre_C_D)         0.059    -0.835    video_inst/inst_dvid/shift_clock_reg[6]
  -------------------------------------------------------------------
                         required time                          0.835    
                         arrival time                          -0.614    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_clock_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.232%)  route 0.128ns (43.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649    -0.894    video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.164    -0.730 r  video_inst/inst_dvid/shift_clock_reg[4]/Q
                         net (fo=2, routed)           0.128    -0.602    video_inst/inst_dvid/shift_clock_reg_n_0_[4]
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922    -1.323    video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[2]/C
                         clock pessimism              0.429    -0.894    
    SLICE_X162Y147       FDRE (Hold_fdre_C_D)         0.059    -0.835    video_inst/inst_dvid/shift_clock_reg[2]
  -------------------------------------------------------------------
                         required time                          0.835    
                         arrival time                          -0.602    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_clock_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.535%)  route 0.121ns (42.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649    -0.894    video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.164    -0.730 r  video_inst/inst_dvid/shift_clock_reg[5]/Q
                         net (fo=2, routed)           0.121    -0.609    video_inst/inst_dvid/shift_clock_reg_n_0_[5]
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922    -1.323    video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[3]/C
                         clock pessimism              0.429    -0.894    
    SLICE_X162Y147       FDRE (Hold_fdre_C_D)         0.052    -0.842    video_inst/inst_dvid/shift_clock_reg[3]
  -------------------------------------------------------------------
                         required time                          0.842    
                         arrival time                          -0.609    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_clock_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.535%)  route 0.121ns (42.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649    -0.894    video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.164    -0.730 r  video_inst/inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.121    -0.609    video_inst/inst_dvid/shift_clock_reg_n_0_[9]
    SLICE_X162Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922    -1.323    video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[7]/C
                         clock pessimism              0.429    -0.894    
    SLICE_X162Y148       FDRE (Hold_fdre_C_D)         0.052    -0.842    video_inst/inst_dvid/shift_clock_reg[7]
  -------------------------------------------------------------------
                         required time                          0.842    
                         arrival time                          -0.609    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_green_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.250ns (62.998%)  route 0.147ns (37.002%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    -0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.644    -0.899    video_inst/inst_dvid/clk_out2
    SLICE_X162Y136       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y136       FDRE (Prop_fdre_C_Q)         0.148    -0.751 r  video_inst/inst_dvid/shift_green_reg[7]/Q
                         net (fo=1, routed)           0.147    -0.604    video_inst/inst_dvid/shift_green[7]
    SLICE_X162Y136       LUT3 (Prop_lut3_I0_O)        0.102    -0.502 r  video_inst/inst_dvid/shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.502    video_inst/inst_dvid/shift_green_1[5]
    SLICE_X162Y136       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916    -1.329    video_inst/inst_dvid/clk_out2
    SLICE_X162Y136       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[5]/C
                         clock pessimism              0.430    -0.899    
    SLICE_X162Y136       FDRE (Hold_fdre_C_D)         0.131    -0.768    video_inst/inst_dvid/shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          0.768    
                         arrival time                          -0.502    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0    video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/I
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y140    video_inst/inst_dvid/ODDR2_blue/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y148    video_inst/inst_dvid/ODDR2_clock/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y136    video_inst/inst_dvid/ODDR2_green/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y134    video_inst/inst_dvid/ODDR2_red/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X163Y133   video_inst/inst_dvid/shift_blue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X163Y133   video_inst/inst_dvid/shift_blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X163Y133   video_inst/inst_dvid/shift_blue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X163Y133   video_inst/inst_dvid/shift_blue_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X163Y133   video_inst/inst_dvid/shift_blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X163Y133   video_inst/inst_dvid/shift_blue_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X163Y133   video_inst/inst_dvid/shift_blue_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X163Y133   video_inst/inst_dvid/shift_blue_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X163Y133   video_inst/inst_dvid/shift_blue_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X163Y133   video_inst/inst_dvid/shift_blue_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X163Y133   video_inst/inst_dvid/shift_blue_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X163Y133   video_inst/inst_dvid/shift_blue_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X163Y133   video_inst/inst_dvid/shift_blue_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X163Y133   video_inst/inst_dvid/shift_blue_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X163Y133   video_inst/inst_dvid/shift_blue_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X163Y133   video_inst/inst_dvid/shift_blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X163Y133   video_inst/inst_dvid/shift_blue_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X163Y133   video_inst/inst_dvid/shift_blue_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X163Y133   video_inst/inst_dvid/shift_blue_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X163Y133   video_inst/inst_dvid/shift_blue_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X163Y133   video_inst/inst_dvid/shift_blue_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X163Y133   video_inst/inst_dvid/shift_blue_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X163Y133   video_inst/inst_dvid/shift_blue_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X163Y133   video_inst/inst_dvid/shift_blue_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    video_inst/mmcm_adv_inst_display_clocks/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.330ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.330ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.723ns  (logic 0.715ns (26.259%)  route 2.008ns (73.741%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.990ns = ( 5.010 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          1.825    -2.469    video_inst/inst_dvid/CLK
    SLICE_X161Y134       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y134       FDRE (Prop_fdre_C_Q)         0.419    -2.050 r  video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           1.125    -0.925    video_inst/inst_dvid/latched_red[0]
    SLICE_X162Y134       LUT2 (Prop_lut2_I0_O)        0.296    -0.629 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.883     0.254    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y134       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     5.010    video_inst/inst_dvid/clk_out2
    SLICE_X162Y134       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[0]/C
                         clock pessimism              0.313     5.323    
                         clock uncertainty           -0.215     5.108    
    SLICE_X162Y134       FDSE (Setup_fdse_C_S)       -0.524     4.584    video_inst/inst_dvid/shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          4.584    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  4.330    

Slack (MET) :             4.330ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.723ns  (logic 0.715ns (26.259%)  route 2.008ns (73.741%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.990ns = ( 5.010 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          1.825    -2.469    video_inst/inst_dvid/CLK
    SLICE_X161Y134       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y134       FDRE (Prop_fdre_C_Q)         0.419    -2.050 r  video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           1.125    -0.925    video_inst/inst_dvid/latched_red[0]
    SLICE_X162Y134       LUT2 (Prop_lut2_I0_O)        0.296    -0.629 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.883     0.254    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y134       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     5.010    video_inst/inst_dvid/clk_out2
    SLICE_X162Y134       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[1]/C
                         clock pessimism              0.313     5.323    
                         clock uncertainty           -0.215     5.108    
    SLICE_X162Y134       FDSE (Setup_fdse_C_S)       -0.524     4.584    video_inst/inst_dvid/shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          4.584    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  4.330    

Slack (MET) :             4.330ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.723ns  (logic 0.715ns (26.259%)  route 2.008ns (73.741%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.990ns = ( 5.010 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          1.825    -2.469    video_inst/inst_dvid/CLK
    SLICE_X161Y134       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y134       FDRE (Prop_fdre_C_Q)         0.419    -2.050 r  video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           1.125    -0.925    video_inst/inst_dvid/latched_red[0]
    SLICE_X162Y134       LUT2 (Prop_lut2_I0_O)        0.296    -0.629 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.883     0.254    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y134       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     5.010    video_inst/inst_dvid/clk_out2
    SLICE_X162Y134       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[3]/C
                         clock pessimism              0.313     5.323    
                         clock uncertainty           -0.215     5.108    
    SLICE_X162Y134       FDSE (Setup_fdse_C_S)       -0.524     4.584    video_inst/inst_dvid/shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          4.584    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  4.330    

Slack (MET) :             4.330ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.723ns  (logic 0.715ns (26.259%)  route 2.008ns (73.741%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.990ns = ( 5.010 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          1.825    -2.469    video_inst/inst_dvid/CLK
    SLICE_X161Y134       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y134       FDRE (Prop_fdre_C_Q)         0.419    -2.050 r  video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           1.125    -0.925    video_inst/inst_dvid/latched_red[0]
    SLICE_X162Y134       LUT2 (Prop_lut2_I0_O)        0.296    -0.629 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.883     0.254    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y134       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     5.010    video_inst/inst_dvid/clk_out2
    SLICE_X162Y134       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[5]/C
                         clock pessimism              0.313     5.323    
                         clock uncertainty           -0.215     5.108    
    SLICE_X162Y134       FDSE (Setup_fdse_C_S)       -0.524     4.584    video_inst/inst_dvid/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          4.584    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  4.330    

Slack (MET) :             4.330ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.723ns  (logic 0.715ns (26.259%)  route 2.008ns (73.741%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.990ns = ( 5.010 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          1.825    -2.469    video_inst/inst_dvid/CLK
    SLICE_X161Y134       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y134       FDRE (Prop_fdre_C_Q)         0.419    -2.050 r  video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           1.125    -0.925    video_inst/inst_dvid/latched_red[0]
    SLICE_X162Y134       LUT2 (Prop_lut2_I0_O)        0.296    -0.629 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.883     0.254    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y134       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     5.010    video_inst/inst_dvid/clk_out2
    SLICE_X162Y134       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[7]/C
                         clock pessimism              0.313     5.323    
                         clock uncertainty           -0.215     5.108    
    SLICE_X162Y134       FDSE (Setup_fdse_C_S)       -0.524     4.584    video_inst/inst_dvid/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          4.584    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  4.330    

Slack (MET) :             4.963ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.692ns  (logic 0.580ns (21.546%)  route 2.112ns (78.454%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.989ns = ( 5.011 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          1.827    -2.467    video_inst/inst_dvid/CLK
    SLICE_X160Y135       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y135       FDRE (Prop_fdre_C_Q)         0.456    -2.011 r  video_inst/inst_dvid/latched_green_reg[2]/Q
                         net (fo=3, routed)           2.112     0.101    video_inst/inst_dvid/latched_green[2]
    SLICE_X162Y136       LUT3 (Prop_lut3_I2_O)        0.124     0.225 r  video_inst/inst_dvid/shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     0.225    video_inst/inst_dvid/shift_green_1[6]
    SLICE_X162Y136       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     5.011    video_inst/inst_dvid/clk_out2
    SLICE_X162Y136       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[6]/C
                         clock pessimism              0.313     5.324    
                         clock uncertainty           -0.215     5.109    
    SLICE_X162Y136       FDRE (Setup_fdre_C_D)        0.079     5.188    video_inst/inst_dvid/shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                          5.188    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  4.963    

Slack (MET) :             5.162ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.445ns  (logic 0.580ns (23.719%)  route 1.865ns (76.281%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.991ns = ( 5.009 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.471ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          1.823    -2.471    video_inst/inst_dvid/CLK
    SLICE_X163Y132       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y132       FDRE (Prop_fdre_C_Q)         0.456    -2.015 r  video_inst/inst_dvid/latched_blue_reg[0]/Q
                         net (fo=1, routed)           1.865    -0.150    video_inst/inst_dvid/latched_blue[0]
    SLICE_X163Y133       LUT3 (Prop_lut3_I2_O)        0.124    -0.026 r  video_inst/inst_dvid/shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.026    video_inst/inst_dvid/shift_blue_0[0]
    SLICE_X163Y133       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.706     5.009    video_inst/inst_dvid/clk_out2
    SLICE_X163Y133       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[0]/C
                         clock pessimism              0.313     5.322    
                         clock uncertainty           -0.215     5.107    
    SLICE_X163Y133       FDRE (Setup_fdre_C_D)        0.029     5.136    video_inst/inst_dvid/shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          5.136    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  5.162    

Slack (MET) :             5.224ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.428ns  (logic 0.807ns (33.235%)  route 1.621ns (66.766%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.991ns = ( 5.009 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          1.824    -2.470    video_inst/inst_dvid/CLK
    SLICE_X162Y133       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDRE (Prop_fdre_C_Q)         0.478    -1.992 r  video_inst/inst_dvid/latched_blue_reg[1]/Q
                         net (fo=4, routed)           1.621    -0.371    video_inst/inst_dvid/latched_blue[1]
    SLICE_X163Y133       LUT3 (Prop_lut3_I2_O)        0.329    -0.042 r  video_inst/inst_dvid/shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.042    video_inst/inst_dvid/shift_blue_0[3]
    SLICE_X163Y133       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.706     5.009    video_inst/inst_dvid/clk_out2
    SLICE_X163Y133       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[3]/C
                         clock pessimism              0.313     5.322    
                         clock uncertainty           -0.215     5.107    
    SLICE_X163Y133       FDRE (Setup_fdre_C_D)        0.075     5.182    video_inst/inst_dvid/shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                          5.182    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  5.224    

Slack (MET) :             5.226ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.426ns  (logic 0.807ns (33.262%)  route 1.619ns (66.738%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.991ns = ( 5.009 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          1.824    -2.470    video_inst/inst_dvid/CLK
    SLICE_X162Y133       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDRE (Prop_fdre_C_Q)         0.478    -1.992 r  video_inst/inst_dvid/latched_blue_reg[1]/Q
                         net (fo=4, routed)           1.619    -0.373    video_inst/inst_dvid/latched_blue[1]
    SLICE_X163Y133       LUT3 (Prop_lut3_I2_O)        0.329    -0.044 r  video_inst/inst_dvid/shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.044    video_inst/inst_dvid/shift_blue_0[1]
    SLICE_X163Y133       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.706     5.009    video_inst/inst_dvid/clk_out2
    SLICE_X163Y133       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[1]/C
                         clock pessimism              0.313     5.322    
                         clock uncertainty           -0.215     5.107    
    SLICE_X163Y133       FDRE (Setup_fdre_C_D)        0.075     5.182    video_inst/inst_dvid/shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                          5.182    
                         arrival time                           0.044    
  -------------------------------------------------------------------
                         slack                                  5.226    

Slack (MET) :             5.242ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.413ns  (logic 0.580ns (24.036%)  route 1.833ns (75.964%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.989ns = ( 5.011 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          1.827    -2.467    video_inst/inst_dvid/CLK
    SLICE_X160Y135       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y135       FDRE (Prop_fdre_C_Q)         0.456    -2.011 r  video_inst/inst_dvid/latched_green_reg[0]/Q
                         net (fo=5, routed)           1.833    -0.178    video_inst/inst_dvid/latched_green[0]
    SLICE_X162Y136       LUT3 (Prop_lut3_I2_O)        0.124    -0.054 r  video_inst/inst_dvid/shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.054    video_inst/inst_dvid/shift_green_1[3]
    SLICE_X162Y136       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     5.011    video_inst/inst_dvid/clk_out2
    SLICE_X162Y136       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[3]/C
                         clock pessimism              0.313     5.324    
                         clock uncertainty           -0.215     5.109    
    SLICE_X162Y136       FDRE (Setup_fdre_C_D)        0.079     5.188    video_inst/inst_dvid/shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                          5.188    
                         arrival time                           0.054    
  -------------------------------------------------------------------
                         slack                                  5.242    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.187ns (22.985%)  route 0.627ns (77.015%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          0.644    -0.899    video_inst/inst_dvid/CLK
    SLICE_X160Y135       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y135       FDRE (Prop_fdre_C_Q)         0.141    -0.758 r  video_inst/inst_dvid/latched_green_reg[0]/Q
                         net (fo=5, routed)           0.627    -0.131    video_inst/inst_dvid/latched_green[0]
    SLICE_X162Y136       LUT3 (Prop_lut3_I2_O)        0.046    -0.085 r  video_inst/inst_dvid/shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.085    video_inst/inst_dvid/shift_green_1[1]
    SLICE_X162Y136       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916    -1.329    video_inst/inst_dvid/clk_out2
    SLICE_X162Y136       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[1]/C
                         clock pessimism              0.753    -0.576    
                         clock uncertainty            0.215    -0.362    
    SLICE_X162Y136       FDRE (Hold_fdre_C_D)         0.131    -0.231    video_inst/inst_dvid/shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.085    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.186ns (22.890%)  route 0.627ns (77.110%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          0.644    -0.899    video_inst/inst_dvid/CLK
    SLICE_X160Y135       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y135       FDRE (Prop_fdre_C_Q)         0.141    -0.758 r  video_inst/inst_dvid/latched_green_reg[0]/Q
                         net (fo=5, routed)           0.627    -0.131    video_inst/inst_dvid/latched_green[0]
    SLICE_X162Y136       LUT3 (Prop_lut3_I2_O)        0.045    -0.086 r  video_inst/inst_dvid/shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.086    video_inst/inst_dvid/shift_green_1[0]
    SLICE_X162Y136       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916    -1.329    video_inst/inst_dvid/clk_out2
    SLICE_X162Y136       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[0]/C
                         clock pessimism              0.753    -0.576    
                         clock uncertainty            0.215    -0.362    
    SLICE_X162Y136       FDRE (Hold_fdre_C_D)         0.120    -0.242    video_inst/inst_dvid/shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_red_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.141ns (17.496%)  route 0.665ns (82.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          0.644    -0.899    video_inst/inst_dvid/CLK
    SLICE_X161Y134       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y134       FDRE (Prop_fdre_C_Q)         0.141    -0.758 r  video_inst/inst_dvid/latched_red_reg[8]/Q
                         net (fo=1, routed)           0.665    -0.093    video_inst/inst_dvid/latched_red[8]
    SLICE_X162Y135       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916    -1.329    video_inst/inst_dvid/clk_out2
    SLICE_X162Y135       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[8]/C
                         clock pessimism              0.753    -0.576    
                         clock uncertainty            0.215    -0.362    
    SLICE_X162Y135       FDRE (Hold_fdre_C_D)         0.063    -0.299    video_inst/inst_dvid/shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_blue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.164ns (20.168%)  route 0.649ns (79.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.331ns
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          0.643    -0.900    video_inst/inst_dvid/CLK
    SLICE_X162Y133       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDRE (Prop_fdre_C_Q)         0.164    -0.736 r  video_inst/inst_dvid/latched_blue_reg[8]/Q
                         net (fo=1, routed)           0.649    -0.087    video_inst/inst_dvid/latched_blue[8]
    SLICE_X161Y133       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.914    -1.331    video_inst/inst_dvid/clk_out2
    SLICE_X161Y133       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[8]/C
                         clock pessimism              0.753    -0.578    
                         clock uncertainty            0.215    -0.364    
    SLICE_X161Y133       FDRE (Hold_fdre_C_D)         0.070    -0.294    video_inst/inst_dvid/shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.187ns (21.936%)  route 0.665ns (78.064%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          0.644    -0.899    video_inst/inst_dvid/CLK
    SLICE_X161Y134       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y134       FDRE (Prop_fdre_C_Q)         0.141    -0.758 r  video_inst/inst_dvid/latched_red_reg[2]/Q
                         net (fo=3, routed)           0.665    -0.092    video_inst/inst_dvid/latched_red[2]
    SLICE_X163Y136       LUT3 (Prop_lut3_I2_O)        0.046    -0.046 r  video_inst/inst_dvid/shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.046    video_inst/inst_dvid/shift_red[4]
    SLICE_X163Y136       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916    -1.329    video_inst/inst_dvid/clk_out2
    SLICE_X163Y136       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[4]/C
                         clock pessimism              0.753    -0.576    
                         clock uncertainty            0.215    -0.362    
    SLICE_X163Y136       FDRE (Hold_fdre_C_D)         0.107    -0.255    video_inst/inst_dvid/shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.186ns (21.844%)  route 0.665ns (78.156%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          0.644    -0.899    video_inst/inst_dvid/CLK
    SLICE_X161Y134       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y134       FDRE (Prop_fdre_C_Q)         0.141    -0.758 r  video_inst/inst_dvid/latched_red_reg[2]/Q
                         net (fo=3, routed)           0.665    -0.092    video_inst/inst_dvid/latched_red[2]
    SLICE_X163Y136       LUT3 (Prop_lut3_I2_O)        0.045    -0.047 r  video_inst/inst_dvid/shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.047    video_inst/inst_dvid/shift_red[2]
    SLICE_X163Y136       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916    -1.329    video_inst/inst_dvid/clk_out2
    SLICE_X163Y136       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[2]/C
                         clock pessimism              0.753    -0.576    
                         clock uncertainty            0.215    -0.362    
    SLICE_X163Y136       FDRE (Hold_fdre_C_D)         0.091    -0.271    video_inst/inst_dvid/shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.245ns (28.056%)  route 0.628ns (71.944%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.331ns
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          0.643    -0.900    video_inst/inst_dvid/CLK
    SLICE_X162Y133       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDRE (Prop_fdre_C_Q)         0.148    -0.752 r  video_inst/inst_dvid/latched_blue_reg[1]/Q
                         net (fo=4, routed)           0.628    -0.124    video_inst/inst_dvid/latched_blue[1]
    SLICE_X163Y133       LUT3 (Prop_lut3_I2_O)        0.097    -0.027 r  video_inst/inst_dvid/shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.027    video_inst/inst_dvid/shift_blue_0[7]
    SLICE_X163Y133       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.914    -1.331    video_inst/inst_dvid/clk_out2
    SLICE_X163Y133       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[7]/C
                         clock pessimism              0.753    -0.578    
                         clock uncertainty            0.215    -0.364    
    SLICE_X163Y133       FDRE (Hold_fdre_C_D)         0.107    -0.257    video_inst/inst_dvid/shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.027    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.185ns (20.593%)  route 0.713ns (79.407%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          0.644    -0.899    video_inst/inst_dvid/CLK
    SLICE_X160Y135       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y135       FDRE (Prop_fdre_C_Q)         0.141    -0.758 r  video_inst/inst_dvid/latched_green_reg[0]/Q
                         net (fo=5, routed)           0.713    -0.044    video_inst/inst_dvid/latched_green[0]
    SLICE_X162Y136       LUT3 (Prop_lut3_I2_O)        0.044    -0.000 r  video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.000    video_inst/inst_dvid/shift_green_1[7]
    SLICE_X162Y136       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916    -1.329    video_inst/inst_dvid/clk_out2
    SLICE_X162Y136       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[7]/C
                         clock pessimism              0.753    -0.576    
                         clock uncertainty            0.215    -0.362    
    SLICE_X162Y136       FDRE (Hold_fdre_C_D)         0.131    -0.231    video_inst/inst_dvid/shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.000    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_blue_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.148ns (19.164%)  route 0.624ns (80.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.333ns
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          0.642    -0.901    video_inst/inst_dvid/CLK
    SLICE_X162Y132       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y132       FDRE (Prop_fdre_C_Q)         0.148    -0.753 r  video_inst/inst_dvid/latched_blue_reg[9]/Q
                         net (fo=1, routed)           0.624    -0.129    video_inst/inst_dvid/latched_blue[9]
    SLICE_X162Y131       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.912    -1.333    video_inst/inst_dvid/clk_out2
    SLICE_X162Y131       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[9]/C
                         clock pessimism              0.753    -0.580    
                         clock uncertainty            0.215    -0.366    
    SLICE_X162Y131       FDRE (Hold_fdre_C_D)         0.005    -0.361    video_inst/inst_dvid/shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.186ns (21.549%)  route 0.677ns (78.451%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          0.644    -0.899    video_inst/inst_dvid/CLK
    SLICE_X161Y134       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y134       FDRE (Prop_fdre_C_Q)         0.141    -0.758 r  video_inst/inst_dvid/latched_red_reg[2]/Q
                         net (fo=3, routed)           0.677    -0.081    video_inst/inst_dvid/latched_red[2]
    SLICE_X163Y136       LUT3 (Prop_lut3_I2_O)        0.045    -0.036 r  video_inst/inst_dvid/shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.036    video_inst/inst_dvid/shift_red[6]
    SLICE_X163Y136       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916    -1.329    video_inst/inst_dvid/clk_out2
    SLICE_X163Y136       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[6]/C
                         clock pessimism              0.753    -0.576    
                         clock uncertainty            0.215    -0.362    
    SLICE_X163Y136       FDRE (Hold_fdre_C_D)         0.092    -0.270    video_inst/inst_dvid/shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.234    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            61 Endpoints
Min Delay            61 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            numeric_stepper_v/process_q_reg[10]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.280ns  (logic 1.193ns (9.718%)  route 11.087ns (90.282%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=8, routed)          10.098    11.167    numeric_stepper_v/btn_IBUF[0]
    SLICE_X163Y127       LUT5 (Prop_lut5_I3_O)        0.124    11.291 r  numeric_stepper_v/process_q[8]_i_1/O
                         net (fo=11, routed)          0.989    12.280    numeric_stepper_v/process_q[8]_i_1_n_0
    SLICE_X160Y129       FDRE                                         r  numeric_stepper_v/process_q_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            numeric_stepper_v/process_q_reg[9]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.280ns  (logic 1.193ns (9.718%)  route 11.087ns (90.282%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=8, routed)          10.098    11.167    numeric_stepper_v/btn_IBUF[0]
    SLICE_X163Y127       LUT5 (Prop_lut5_I3_O)        0.124    11.291 r  numeric_stepper_v/process_q[8]_i_1/O
                         net (fo=11, routed)          0.989    12.280    numeric_stepper_v/process_q[8]_i_1_n_0
    SLICE_X160Y129       FDRE                                         r  numeric_stepper_v/process_q_reg[9]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            numeric_stepper_v/process_q_reg[10]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.188ns  (logic 1.193ns (9.792%)  route 10.995ns (90.208%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=8, routed)          10.206    11.275    numeric_stepper_v/btn_IBUF[0]
    SLICE_X163Y127       LUT6 (Prop_lut6_I3_O)        0.124    11.399 r  numeric_stepper_v/process_q[10]_i_1/O
                         net (fo=6, routed)           0.789    12.188    numeric_stepper_v/process_q[10]_i_1_n_0
    SLICE_X160Y129       FDRE                                         r  numeric_stepper_v/process_q_reg[10]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            numeric_stepper_v/process_q_reg[9]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.188ns  (logic 1.193ns (9.792%)  route 10.995ns (90.208%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=8, routed)          10.206    11.275    numeric_stepper_v/btn_IBUF[0]
    SLICE_X163Y127       LUT6 (Prop_lut6_I3_O)        0.124    11.399 r  numeric_stepper_v/process_q[10]_i_1/O
                         net (fo=6, routed)           0.789    12.188    numeric_stepper_v/process_q[10]_i_1_n_0
    SLICE_X160Y129       FDRE                                         r  numeric_stepper_v/process_q_reg[9]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            numeric_stepper_v/process_q_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.180ns  (logic 1.193ns (9.798%)  route 10.987ns (90.202%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=8, routed)          10.098    11.167    numeric_stepper_v/btn_IBUF[0]
    SLICE_X163Y127       LUT5 (Prop_lut5_I3_O)        0.124    11.291 r  numeric_stepper_v/process_q[8]_i_1/O
                         net (fo=11, routed)          0.889    12.180    numeric_stepper_v/process_q[8]_i_1_n_0
    SLICE_X160Y127       FDRE                                         r  numeric_stepper_v/process_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            numeric_stepper_v/process_q_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.180ns  (logic 1.193ns (9.798%)  route 10.987ns (90.202%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=8, routed)          10.098    11.167    numeric_stepper_v/btn_IBUF[0]
    SLICE_X163Y127       LUT5 (Prop_lut5_I3_O)        0.124    11.291 r  numeric_stepper_v/process_q[8]_i_1/O
                         net (fo=11, routed)          0.889    12.180    numeric_stepper_v/process_q[8]_i_1_n_0
    SLICE_X160Y127       FDRE                                         r  numeric_stepper_v/process_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            numeric_stepper_v/process_q_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.180ns  (logic 1.193ns (9.798%)  route 10.987ns (90.202%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=8, routed)          10.098    11.167    numeric_stepper_v/btn_IBUF[0]
    SLICE_X163Y127       LUT5 (Prop_lut5_I3_O)        0.124    11.291 r  numeric_stepper_v/process_q[8]_i_1/O
                         net (fo=11, routed)          0.889    12.180    numeric_stepper_v/process_q[8]_i_1_n_0
    SLICE_X160Y127       FDRE                                         r  numeric_stepper_v/process_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            numeric_stepper_v/process_q_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.140ns  (logic 1.193ns (9.830%)  route 10.947ns (90.170%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=8, routed)          10.098    11.167    numeric_stepper_v/btn_IBUF[0]
    SLICE_X163Y127       LUT5 (Prop_lut5_I3_O)        0.124    11.291 r  numeric_stepper_v/process_q[8]_i_1/O
                         net (fo=11, routed)          0.849    12.140    numeric_stepper_v/process_q[8]_i_1_n_0
    SLICE_X160Y128       FDRE                                         r  numeric_stepper_v/process_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            numeric_stepper_v/process_q_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.976ns  (logic 1.193ns (9.965%)  route 10.782ns (90.035%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=8, routed)          10.098    11.167    numeric_stepper_v/btn_IBUF[0]
    SLICE_X163Y127       LUT5 (Prop_lut5_I3_O)        0.124    11.291 r  numeric_stepper_v/process_q[8]_i_1/O
                         net (fo=11, routed)          0.684    11.976    numeric_stepper_v/process_q[8]_i_1_n_0
    SLICE_X162Y127       FDRE                                         r  numeric_stepper_v/process_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            numeric_stepper_v/process_q_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.976ns  (logic 1.193ns (9.965%)  route 10.782ns (90.035%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=8, routed)          10.098    11.167    numeric_stepper_v/btn_IBUF[0]
    SLICE_X163Y127       LUT5 (Prop_lut5_I3_O)        0.124    11.291 r  numeric_stepper_v/process_q[8]_i_1/O
                         net (fo=11, routed)          0.684    11.976    numeric_stepper_v/process_q[8]_i_1_n_0
    SLICE_X162Y127       FDRE                                         r  numeric_stepper_v/process_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 numeric_stepper_t/process_q_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            numeric_stepper_t/process_q_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.287ns (74.076%)  route 0.100ns (25.924%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y120       FDRE                         0.000     0.000 r  numeric_stepper_t/process_q_reg[5]/C
    SLICE_X149Y120       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  numeric_stepper_t/process_q_reg[5]/Q
                         net (fo=34, routed)          0.100     0.241    numeric_stepper_t/time_trigger_value[5]
    SLICE_X148Y120       LUT2 (Prop_lut2_I0_O)        0.045     0.286 r  numeric_stepper_t/process_q0_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000     0.286    numeric_stepper_t/process_q0_carry__0_i_3__0_n_0
    SLICE_X148Y120       CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     0.387 r  numeric_stepper_t/process_q0_carry__0/O[3]
                         net (fo=1, routed)           0.000     0.387    numeric_stepper_t/process_q0_carry__0_n_4
    SLICE_X148Y120       FDRE                                         r  numeric_stepper_t/process_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 numeric_stepper_t/process_q_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            numeric_stepper_t/process_q_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.397ns  (logic 0.209ns (52.711%)  route 0.188ns (47.289%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y119       FDRE                         0.000     0.000 r  numeric_stepper_t/process_q_reg[4]/C
    SLICE_X150Y119       FDRE (Prop_fdre_C_Q)         0.164     0.164 r  numeric_stepper_t/process_q_reg[4]/Q
                         net (fo=36, routed)          0.188     0.352    numeric_stepper_t/time_trigger_value[4]
    SLICE_X150Y119       LUT6 (Prop_lut6_I5_O)        0.045     0.397 r  numeric_stepper_t/process_q[4]_i_1/O
                         net (fo=1, routed)           0.000     0.397    numeric_stepper_t/process_q[4]_i_1_n_0
    SLICE_X150Y119       FDRE                                         r  numeric_stepper_t/process_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 numeric_stepper_v/prev_down_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            numeric_stepper_v/process_q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.407ns  (logic 0.186ns (45.691%)  route 0.221ns (54.309%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y127       FDRE                         0.000     0.000 r  numeric_stepper_v/prev_down_reg/C
    SLICE_X161Y127       FDRE (Prop_fdre_C_Q)         0.141     0.141 f  numeric_stepper_v/prev_down_reg/Q
                         net (fo=7, routed)           0.221     0.362    numeric_stepper_v/prev_down
    SLICE_X163Y127       LUT6 (Prop_lut6_I3_O)        0.045     0.407 r  numeric_stepper_v/process_q[2]_i_1/O
                         net (fo=1, routed)           0.000     0.407    numeric_stepper_v/process_q[2]_i_1_n_0
    SLICE_X163Y127       FDRE                                         r  numeric_stepper_v/process_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 numeric_stepper_v/process_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            numeric_stepper_v/process_q_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.412ns  (logic 0.308ns (74.698%)  route 0.104ns (25.302%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y127       FDRE                         0.000     0.000 r  numeric_stepper_v/process_q_reg[1]/C
    SLICE_X160Y127       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  numeric_stepper_v/process_q_reg[1]/Q
                         net (fo=39, routed)          0.104     0.245    numeric_stepper_v/volt_trigger_value[1]
    SLICE_X160Y127       CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.167     0.412 r  numeric_stepper_v/process_q0_carry/O[3]
                         net (fo=1, routed)           0.000     0.412    numeric_stepper_v/process_q0_carry_n_4
    SLICE_X160Y127       FDRE                                         r  numeric_stepper_v/process_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 numeric_stepper_t/prev_up_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            numeric_stepper_t/process_q_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.413ns  (logic 0.210ns (50.886%)  route 0.203ns (49.114%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y120       FDRE                         0.000     0.000 r  numeric_stepper_t/prev_up_reg/C
    SLICE_X150Y120       FDRE (Prop_fdre_C_Q)         0.164     0.164 f  numeric_stepper_t/prev_up_reg/Q
                         net (fo=11, routed)          0.203     0.367    numeric_stepper_t/prev_up
    SLICE_X149Y119       LUT4 (Prop_lut4_I2_O)        0.046     0.413 r  numeric_stepper_t/process_q[3]_i_1/O
                         net (fo=1, routed)           0.000     0.413    numeric_stepper_t/process_q[3]_i_1_n_0
    SLICE_X149Y119       FDRE                                         r  numeric_stepper_t/process_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 numeric_stepper_v/prev_down_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            numeric_stepper_v/process_q_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.443ns  (logic 0.186ns (41.979%)  route 0.257ns (58.021%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y127       FDRE                         0.000     0.000 r  numeric_stepper_v/prev_down_reg/C
    SLICE_X161Y127       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  numeric_stepper_v/prev_down_reg/Q
                         net (fo=7, routed)           0.257     0.398    numeric_stepper_v/prev_down
    SLICE_X162Y127       LUT6 (Prop_lut6_I1_O)        0.045     0.443 r  numeric_stepper_v/process_q[8]_i_2/O
                         net (fo=1, routed)           0.000     0.443    numeric_stepper_v/process_q[8]_i_2_n_0
    SLICE_X162Y127       FDRE                                         r  numeric_stepper_v/process_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 numeric_stepper_t/process_q_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            numeric_stepper_t/process_q_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.450ns  (logic 0.350ns (77.702%)  route 0.100ns (22.298%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y120       FDRE                         0.000     0.000 r  numeric_stepper_t/process_q_reg[5]/C
    SLICE_X149Y120       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  numeric_stepper_t/process_q_reg[5]/Q
                         net (fo=34, routed)          0.100     0.241    numeric_stepper_t/time_trigger_value[5]
    SLICE_X148Y120       LUT2 (Prop_lut2_I0_O)        0.045     0.286 r  numeric_stepper_t/process_q0_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000     0.286    numeric_stepper_t/process_q0_carry__0_i_3__0_n_0
    SLICE_X148Y120       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     0.397 r  numeric_stepper_t/process_q0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.397    numeric_stepper_t/process_q0_carry__0_n_0
    SLICE_X148Y121       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.450 r  numeric_stepper_t/process_q0_carry__1/O[0]
                         net (fo=1, routed)           0.000     0.450    numeric_stepper_t/process_q0_carry__1_n_7
    SLICE_X148Y121       FDRE                                         r  numeric_stepper_t/process_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 numeric_stepper_v/process_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            numeric_stepper_v/process_q_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.457ns  (logic 0.353ns (77.188%)  route 0.104ns (22.812%))
  Logic Levels:           3  (CARRY4=2 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y127       FDRE                         0.000     0.000 r  numeric_stepper_v/process_q_reg[1]/C
    SLICE_X160Y127       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  numeric_stepper_v/process_q_reg[1]/Q
                         net (fo=39, routed)          0.104     0.245    numeric_stepper_v/volt_trigger_value[1]
    SLICE_X160Y127       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     0.392 r  numeric_stepper_v/process_q0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.392    numeric_stepper_v/process_q0_carry_n_0
    SLICE_X160Y128       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.457 r  numeric_stepper_v/process_q0_carry__0/O[2]
                         net (fo=1, routed)           0.000     0.457    numeric_stepper_v/process_q0_carry__0_n_5
    SLICE_X160Y128       FDRE                                         r  numeric_stepper_v/process_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 numeric_stepper_t/process_q_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            numeric_stepper_t/process_q_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.463ns  (logic 0.363ns (78.327%)  route 0.100ns (21.673%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y120       FDRE                         0.000     0.000 r  numeric_stepper_t/process_q_reg[5]/C
    SLICE_X149Y120       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  numeric_stepper_t/process_q_reg[5]/Q
                         net (fo=34, routed)          0.100     0.241    numeric_stepper_t/time_trigger_value[5]
    SLICE_X148Y120       LUT2 (Prop_lut2_I0_O)        0.045     0.286 r  numeric_stepper_t/process_q0_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000     0.286    numeric_stepper_t/process_q0_carry__0_i_3__0_n_0
    SLICE_X148Y120       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     0.397 r  numeric_stepper_t/process_q0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.397    numeric_stepper_t/process_q0_carry__0_n_0
    SLICE_X148Y121       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.463 r  numeric_stepper_t/process_q0_carry__1/O[2]
                         net (fo=1, routed)           0.000     0.463    numeric_stepper_t/process_q0_carry__1_n_5
    SLICE_X148Y121       FDRE                                         r  numeric_stepper_t/process_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 numeric_stepper_v/process_q_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            numeric_stepper_v/process_q_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.493ns  (logic 0.274ns (55.529%)  route 0.219ns (44.471%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y127       FDRE                         0.000     0.000 r  numeric_stepper_v/process_q_reg[8]/C
    SLICE_X162Y127       FDRE (Prop_fdre_C_Q)         0.164     0.164 r  numeric_stepper_v/process_q_reg[8]/Q
                         net (fo=33, routed)          0.219     0.383    numeric_stepper_v/volt_trigger_value[8]
    SLICE_X160Y129       LUT2 (Prop_lut2_I0_O)        0.045     0.428 r  numeric_stepper_v/process_q0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     0.428    numeric_stepper_v/process_q0_carry__1_i_2_n_0
    SLICE_X160Y129       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.493 r  numeric_stepper_v/process_q0_carry__1/O[1]
                         net (fo=1, routed)           0.000     0.493    numeric_stepper_v/process_q0_carry__1_n_6
    SLICE_X160Y129       FDRE                                         r  numeric_stepper_v/process_q_reg[9]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/processQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/Inst_vga/vga_signal_generator_inst/v_blank_is_low_reg/L7/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.501ns  (logic 1.211ns (22.014%)  route 4.290ns (77.986%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          1.815    -2.479    video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/CLK
    SLICE_X160Y122       FDRE                                         r  video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/processQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y122       FDRE (Prop_fdre_C_Q)         0.419    -2.060 f  video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/processQ_reg[7]/Q
                         net (fo=6, routed)           0.868    -1.192    video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/Q[7]
    SLICE_X161Y123       LUT5 (Prop_lut5_I4_O)        0.296    -0.896 f  video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/v_sync_is_low_reg_i_4/O
                         net (fo=4, routed)           0.836    -0.060    video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/v_sync_is_low_reg_i_4_n_0
    SLICE_X159Y123       LUT4 (Prop_lut4_I3_O)        0.124     0.064 f  video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/v_blank_is_low_reg_i_3/O
                         net (fo=1, routed)           0.821     0.885    video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/v_blank_is_low_reg_i_3_n_0
    SLICE_X160Y123       LUT4 (Prop_lut4_I1_O)        0.124     1.009 r  video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/v_blank_is_low_reg_i_2/O
                         net (fo=4, routed)           0.702     1.711    video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/v_sync_is_low1
    SLICE_X160Y123       LUT6 (Prop_lut6_I5_O)        0.124     1.835 f  video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/v_blank_is_low_reg_i_1/O
                         net (fo=2, routed)           0.678     2.513    video_inst/Inst_vga/vga_signal_generator_inst/v_blank_is_low_reg/CLR
    SLICE_X160Y123       LUT3 (Prop_lut3_I1_O)        0.124     2.637 r  video_inst/Inst_vga/vga_signal_generator_inst/v_blank_is_low_reg/L3_1/O
                         net (fo=1, routed)           0.385     3.022    video_inst/Inst_vga/vga_signal_generator_inst/v_blank_is_low_reg/D0
    SLICE_X160Y123       LDCE                                         r  video_inst/Inst_vga/vga_signal_generator_inst/v_blank_is_low_reg/L7/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/processQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/Inst_vga/vga_signal_generator_inst/v_sync_is_low_reg/L7/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.368ns  (logic 1.211ns (22.558%)  route 4.157ns (77.442%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          1.815    -2.479    video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/CLK
    SLICE_X160Y122       FDRE                                         r  video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/processQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y122       FDRE (Prop_fdre_C_Q)         0.419    -2.060 r  video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/processQ_reg[7]/Q
                         net (fo=6, routed)           0.868    -1.192    video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/Q[7]
    SLICE_X161Y123       LUT5 (Prop_lut5_I4_O)        0.296    -0.896 r  video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/v_sync_is_low_reg_i_4/O
                         net (fo=4, routed)           0.836    -0.060    video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/v_sync_is_low_reg_i_4_n_0
    SLICE_X159Y123       LUT4 (Prop_lut4_I3_O)        0.124     0.064 r  video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/v_blank_is_low_reg_i_3/O
                         net (fo=1, routed)           0.821     0.885    video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/v_blank_is_low_reg_i_3_n_0
    SLICE_X160Y123       LUT4 (Prop_lut4_I1_O)        0.124     1.009 f  video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/v_blank_is_low_reg_i_2/O
                         net (fo=4, routed)           0.448     1.457    video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/v_sync_is_low1
    SLICE_X160Y124       LUT6 (Prop_lut6_I0_O)        0.124     1.581 f  video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/v_sync_is_low_reg_i_2/O
                         net (fo=2, routed)           0.805     2.386    video_inst/Inst_vga/vga_signal_generator_inst/v_sync_is_low_reg/CLR
    SLICE_X161Y123       LUT3 (Prop_lut3_I1_O)        0.124     2.510 r  video_inst/Inst_vga/vga_signal_generator_inst/v_sync_is_low_reg/L3_1/O
                         net (fo=1, routed)           0.379     2.889    video_inst/Inst_vga/vga_signal_generator_inst/v_sync_is_low_reg/D0
    SLICE_X161Y123       LDCE                                         r  video_inst/Inst_vga/vga_signal_generator_inst/v_sync_is_low_reg/L7/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/processQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/Inst_vga/vga_signal_generator_inst/h_blank_is_low_reg/L7/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.197ns  (logic 1.014ns (19.512%)  route 4.183ns (80.488%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          1.819    -2.475    video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/CLK
    SLICE_X158Y118       FDRE                                         r  video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/processQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y118       FDRE (Prop_fdre_C_Q)         0.518    -1.957 r  video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/processQ_reg[1]/Q
                         net (fo=8, routed)           1.869    -0.088    video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/Q[1]
    SLICE_X158Y119       LUT4 (Prop_lut4_I2_O)        0.124     0.036 r  video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/h_blank_is_low_reg_i_5/O
                         net (fo=1, routed)           0.689     0.726    video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/h_blank_is_low_reg_i_5_n_0
    SLICE_X158Y119       LUT6 (Prop_lut6_I3_O)        0.124     0.850 r  video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/h_blank_is_low_reg_i_3/O
                         net (fo=1, routed)           0.873     1.723    video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/h_blank_is_low_reg_i_3_n_0
    SLICE_X159Y119       LUT3 (Prop_lut3_I0_O)        0.124     1.847 f  video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/h_blank_is_low_reg_i_1/O
                         net (fo=2, routed)           0.751     2.598    video_inst/Inst_vga/vga_signal_generator_inst/h_blank_is_low_reg/CLR
    SLICE_X159Y120       LUT3 (Prop_lut3_I1_O)        0.124     2.722 r  video_inst/Inst_vga/vga_signal_generator_inst/h_blank_is_low_reg/L3_1/O
                         net (fo=1, routed)           0.000     2.722    video_inst/Inst_vga/vga_signal_generator_inst/h_blank_is_low_reg/D0
    SLICE_X159Y120       LDCE                                         r  video_inst/Inst_vga/vga_signal_generator_inst/h_blank_is_low_reg/L7/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/processQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/Inst_vga/vga_signal_generator_inst/h_sync_is_low_reg/L7/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.489ns  (logic 0.890ns (25.508%)  route 2.599ns (74.492%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          1.818    -2.476    video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/CLK
    SLICE_X158Y119       FDRE                                         r  video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/processQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y119       FDRE (Prop_fdre_C_Q)         0.518    -1.958 f  video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/processQ_reg[0]/Q
                         net (fo=9, routed)           1.087    -0.871    video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/Q[0]
    SLICE_X158Y118       LUT5 (Prop_lut5_I2_O)        0.124    -0.747 r  video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/h_sync_is_low_reg_i_4/O
                         net (fo=8, routed)           0.693    -0.054    video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/h_sync_is_low_reg_i_4_n_0
    SLICE_X158Y118       LUT6 (Prop_lut6_I0_O)        0.124     0.070 f  video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/h_sync_is_low_reg_i_2/O
                         net (fo=2, routed)           0.819     0.889    video_inst/Inst_vga/vga_signal_generator_inst/h_sync_is_low_reg/CLR
    SLICE_X160Y120       LUT3 (Prop_lut3_I1_O)        0.124     1.013 r  video_inst/Inst_vga/vga_signal_generator_inst/h_sync_is_low_reg/L3_1/O
                         net (fo=1, routed)           0.000     1.013    video_inst/Inst_vga/vga_signal_generator_inst/h_sync_is_low_reg/D0
    SLICE_X160Y120       LDCE                                         r  video_inst/Inst_vga/vga_signal_generator_inst/h_sync_is_low_reg/L7/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/processQ_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/Inst_vga/vga_signal_generator_inst/h_sync_is_low_reg/L7/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.443ns  (logic 0.567ns (39.303%)  route 0.876ns (60.697%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          1.701    -2.996    video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/CLK
    SLICE_X159Y118       FDRE                                         r  video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/processQ_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y118       FDRE (Prop_fdre_C_Q)         0.367    -2.629 r  video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/processQ_reg[8]/Q
                         net (fo=10, routed)          0.194    -2.436    video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/Q[8]
    SLICE_X158Y118       LUT6 (Prop_lut6_I5_O)        0.100    -2.336 f  video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/h_sync_is_low_reg_i_2/O
                         net (fo=2, routed)           0.682    -1.653    video_inst/Inst_vga/vga_signal_generator_inst/h_sync_is_low_reg/CLR
    SLICE_X160Y120       LUT3 (Prop_lut3_I1_O)        0.100    -1.553 r  video_inst/Inst_vga/vga_signal_generator_inst/h_sync_is_low_reg/L3_1/O
                         net (fo=1, routed)           0.000    -1.553    video_inst/Inst_vga/vga_signal_generator_inst/h_sync_is_low_reg/D0
    SLICE_X160Y120       LDCE                                         r  video_inst/Inst_vga/vga_signal_generator_inst/h_sync_is_low_reg/L7/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/processQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/Inst_vga/vga_signal_generator_inst/v_blank_is_low_reg/L7/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.705ns  (logic 0.567ns (33.248%)  route 1.138ns (66.752%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          1.699    -2.998    video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/CLK
    SLICE_X160Y122       FDRE                                         r  video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/processQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y122       FDRE (Prop_fdre_C_Q)         0.367    -2.631 f  video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/processQ_reg[0]/Q
                         net (fo=13, routed)          0.552    -2.080    video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/Q[0]
    SLICE_X160Y123       LUT4 (Prop_lut4_I0_O)        0.100    -1.980 r  video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/v_blank_is_low_reg_i_2/O
                         net (fo=4, routed)           0.264    -1.716    video_inst/Inst_vga/vga_signal_generator_inst/v_blank_is_low_reg/PRE
    SLICE_X160Y123       LUT3 (Prop_lut3_I0_O)        0.100    -1.616 r  video_inst/Inst_vga/vga_signal_generator_inst/v_blank_is_low_reg/L3_1/O
                         net (fo=1, routed)           0.323    -1.293    video_inst/Inst_vga/vga_signal_generator_inst/v_blank_is_low_reg/D0
    SLICE_X160Y123       LDCE                                         r  video_inst/Inst_vga/vga_signal_generator_inst/v_blank_is_low_reg/L7/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/Inst_vga/vga_signal_generator_inst/v_sync_is_low_reg/L7/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.973ns  (logic 0.567ns (28.738%)  route 1.406ns (71.262%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          1.697    -3.000    video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/CLK
    SLICE_X159Y122       FDRE                                         r  video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y122       FDRE (Prop_fdre_C_Q)         0.367    -2.633 f  video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/processQ_reg[2]/Q
                         net (fo=13, routed)          0.536    -2.097    video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/Q[2]
    SLICE_X161Y123       LUT6 (Prop_lut6_I3_O)        0.100    -1.997 r  video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/v_sync_is_low_reg_i_3/O
                         net (fo=2, routed)           0.553    -1.444    video_inst/Inst_vga/vga_signal_generator_inst/v_sync_is_low_reg/PRE
    SLICE_X161Y123       LUT3 (Prop_lut3_I0_O)        0.100    -1.344 r  video_inst/Inst_vga/vga_signal_generator_inst/v_sync_is_low_reg/L3_1/O
                         net (fo=1, routed)           0.317    -1.027    video_inst/Inst_vga/vga_signal_generator_inst/v_sync_is_low_reg/D0
    SLICE_X161Y123       LDCE                                         r  video_inst/Inst_vga/vga_signal_generator_inst/v_sync_is_low_reg/L7/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/processQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/Inst_vga/vga_signal_generator_inst/h_blank_is_low_reg/L7/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.988ns  (logic 0.678ns (34.100%)  route 1.310ns (65.900%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          1.701    -2.996    video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/CLK
    SLICE_X159Y118       FDRE                                         r  video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/processQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y118       FDRE (Prop_fdre_C_Q)         0.337    -2.659 f  video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/processQ_reg[7]/Q
                         net (fo=13, routed)          0.514    -2.145    video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/Q[7]
    SLICE_X159Y119       LUT6 (Prop_lut6_I4_O)        0.241    -1.904 r  video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/h_blank_is_low_reg_i_2/O
                         net (fo=3, routed)           0.796    -1.108    video_inst/Inst_vga/vga_signal_generator_inst/h_blank_is_low_reg/PRE
    SLICE_X159Y120       LUT3 (Prop_lut3_I0_O)        0.100    -1.008 r  video_inst/Inst_vga/vga_signal_generator_inst/h_blank_is_low_reg/L3_1/O
                         net (fo=1, routed)           0.000    -1.008    video_inst/Inst_vga/vga_signal_generator_inst/h_blank_is_low_reg/D0
    SLICE_X159Y120       LDCE                                         r  video_inst/Inst_vga/vga_signal_generator_inst/h_blank_is_low_reg/L7/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_red/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.370ns  (logic 2.369ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     5.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.831     1.537    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         f  video_inst/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.472     2.009 r  video_inst/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001     2.010    video_inst/red_s
    AB3                  OBUFDS (Prop_obufds_I_OB)    1.897     3.907 r  video_inst/OBUFDS_green/OB
                         net (fo=0)                   0.000     3.907    tmdsb[2]
    AB2                                                               r  tmdsb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_green/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.369ns  (logic 2.368ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     5.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.832     1.538    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         f  video_inst/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.472     2.010 r  video_inst/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001     2.011    video_inst/green_s
    AA1                  OBUFDS (Prop_obufds_I_OB)    1.896     3.906 r  video_inst/OBUFDS_red/OB
                         net (fo=0)                   0.000     3.906    tmdsb[1]
    AB1                                                               r  tmdsb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_red/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.369ns  (logic 2.368ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     5.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.831     1.537    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         f  video_inst/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.472     2.009 r  video_inst/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001     2.010    video_inst/red_s
    AB3                  OBUFDS (Prop_obufds_I_O)     1.896     3.906 r  video_inst/OBUFDS_green/O
                         net (fo=0)                   0.000     3.906    tmds[2]
    AB3                                                               r  tmds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_green/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.368ns  (logic 2.367ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     5.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.832     1.538    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         f  video_inst/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.472     2.010 r  video_inst/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001     2.011    video_inst/green_s
    AA1                  OBUFDS (Prop_obufds_I_O)     1.895     3.905 r  video_inst/OBUFDS_red/O
                         net (fo=0)                   0.000     3.905    tmds[1]
    AA1                                                               r  tmds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_blue/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.358ns  (logic 2.357ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     5.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.835     1.541    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         f  video_inst/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.472     2.013 r  video_inst/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     2.014    video_inst/blue_s
    W1                   OBUFDS (Prop_obufds_I_OB)    1.885     3.898 r  video_inst/OBUFDS_blue/OB
                         net (fo=0)                   0.000     3.898    tmdsb[0]
    Y1                                                                r  tmdsb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_blue/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.357ns  (logic 2.356ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     5.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.835     1.541    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         f  video_inst/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.472     2.013 r  video_inst/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     2.014    video_inst/blue_s
    W1                   OBUFDS (Prop_obufds_I_O)     1.884     3.897 r  video_inst/OBUFDS_blue/O
                         net (fo=0)                   0.000     3.897    tmds[0]
    W1                                                                r  tmds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_clock/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.341ns  (logic 2.340ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     5.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.838     1.544    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         f  video_inst/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.472     2.016 r  video_inst/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     2.016    video_inst/clock_s
    T1                   OBUFDS (Prop_obufds_I_OB)    1.868     3.885 r  video_inst/OBUFDS_clock/OB
                         net (fo=0)                   0.000     3.885    tmdsb[3]
    U1                                                                r  tmdsb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_clock/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.340ns  (logic 2.339ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     5.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.838     1.544    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         f  video_inst/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.472     2.016 r  video_inst/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     2.016    video_inst/clock_s
    T1                   OBUFDS (Prop_obufds_I_O)     1.867     3.884 r  video_inst/OBUFDS_clock/O
                         net (fo=0)                   0.000     3.884    tmds[3]
    T1                                                                r  tmds[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_clock/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.161ns  (logic 2.160ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.693    -3.005    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         r  video_inst/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.411    -2.594 r  video_inst/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001    -2.593    video_inst/clock_s
    T1                   OBUFDS (Prop_obufds_I_O)     1.749    -0.844 r  video_inst/OBUFDS_clock/O
                         net (fo=0)                   0.000    -0.844    tmds[3]
    T1                                                                r  tmds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_clock/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.162ns  (logic 2.161ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.693    -3.005    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         r  video_inst/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.411    -2.594 r  video_inst/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001    -2.593    video_inst/clock_s
    T1                   OBUFDS (Prop_obufds_I_OB)    1.750    -0.843 r  video_inst/OBUFDS_clock/OB
                         net (fo=0)                   0.000    -0.843    tmdsb[3]
    U1                                                                r  tmdsb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_blue/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.177ns  (logic 2.176ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.691    -3.007    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         r  video_inst/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.411    -2.596 r  video_inst/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001    -2.595    video_inst/blue_s
    W1                   OBUFDS (Prop_obufds_I_O)     1.765    -0.829 r  video_inst/OBUFDS_blue/O
                         net (fo=0)                   0.000    -0.829    tmds[0]
    W1                                                                r  tmds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_blue/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.178ns  (logic 2.177ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.691    -3.007    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         r  video_inst/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.411    -2.596 r  video_inst/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001    -2.595    video_inst/blue_s
    W1                   OBUFDS (Prop_obufds_I_OB)    1.766    -0.828 r  video_inst/OBUFDS_blue/OB
                         net (fo=0)                   0.000    -0.828    tmdsb[0]
    Y1                                                                r  tmdsb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_green/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.188ns  (logic 2.187ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.688    -3.010    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         r  video_inst/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.411    -2.599 r  video_inst/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001    -2.598    video_inst/green_s
    AA1                  OBUFDS (Prop_obufds_I_O)     1.776    -0.821 r  video_inst/OBUFDS_red/O
                         net (fo=0)                   0.000    -0.821    tmds[1]
    AA1                                                               r  tmds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_red/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.190ns  (logic 2.189ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.687    -3.011    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         r  video_inst/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.411    -2.600 r  video_inst/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001    -2.599    video_inst/red_s
    AB3                  OBUFDS (Prop_obufds_I_O)     1.778    -0.821 r  video_inst/OBUFDS_green/O
                         net (fo=0)                   0.000    -0.821    tmds[2]
    AB3                                                               r  tmds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_green/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.189ns  (logic 2.188ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.688    -3.010    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         r  video_inst/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.411    -2.599 r  video_inst/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001    -2.598    video_inst/green_s
    AA1                  OBUFDS (Prop_obufds_I_OB)    1.777    -0.820 r  video_inst/OBUFDS_red/OB
                         net (fo=0)                   0.000    -0.820    tmdsb[1]
    AB1                                                               r  tmdsb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_red/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.191ns  (logic 2.190ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.687    -3.011    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         r  video_inst/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.411    -2.600 r  video_inst/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001    -2.599    video_inst/red_s
    AB3                  OBUFDS (Prop_obufds_I_OB)    1.779    -0.820 r  video_inst/OBUFDS_green/OB
                         net (fo=0)                   0.000    -0.820    tmdsb[2]
    AB2                                                               r  tmdsb[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.479ns  (logic 0.029ns (1.961%)  route 1.450ns (98.039%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    R4                   IBUF                         0.000     5.000 f  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     5.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.332     2.148 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.579     2.727    video_inst/mmcm_adv_inst_display_clocks/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.756 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkf_buf/O
                         net (fo=1, routed)           0.872     3.627    video_inst/mmcm_adv_inst_display_clocks/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.438ns  (logic 0.091ns (2.647%)  route 3.348ns (97.354%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkf_buf/O
                         net (fo=1, routed)           1.624    -3.073    video_inst/mmcm_adv_inst_display_clocks/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            47 Endpoints
Min Delay            47 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.467ns  (logic 1.700ns (12.624%)  route 11.767ns (87.376%))
  Logic Levels:           6  (IBUF=1 LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -2.992ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 f  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           7.930     9.010    video_inst/Inst_vga/vga_signal_generator_inst/sw_IBUF[0]
    SLICE_X152Y133       LUT2 (Prop_lut2_I1_O)        0.124     9.134 f  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_7/O
                         net (fo=1, routed)           0.813     9.947    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_7_n_0
    SLICE_X152Y132       LUT6 (Prop_lut6_I3_O)        0.124    10.071 f  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_2__0/O
                         net (fo=13, routed)          1.085    11.156    video_inst/Inst_vga/vga_signal_generator_inst/position_reg[row][6]_1
    SLICE_X161Y132       LUT2 (Prop_lut2_I1_O)        0.124    11.280 r  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[3]_i_2__1/O
                         net (fo=11, routed)          1.149    12.430    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]_0
    SLICE_X162Y132       LUT6 (Prop_lut6_I1_O)        0.124    12.554 r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_3__0/O
                         net (fo=1, routed)           0.789    13.343    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_3__0_n_0
    SLICE_X161Y132       LUT5 (Prop_lut5_I1_O)        0.124    13.467 r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_1__0/O
                         net (fo=1, routed)           0.000    13.467    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_1__0_n_0
    SLICE_X161Y132       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          1.705    -2.992    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X161Y132       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.024ns  (logic 1.700ns (13.053%)  route 11.324ns (86.947%))
  Logic Levels:           6  (IBUF=1 LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -2.992ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 f  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           7.930     9.010    video_inst/Inst_vga/vga_signal_generator_inst/sw_IBUF[0]
    SLICE_X152Y133       LUT2 (Prop_lut2_I1_O)        0.124     9.134 f  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_7/O
                         net (fo=1, routed)           0.813     9.947    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_7_n_0
    SLICE_X152Y132       LUT6 (Prop_lut6_I3_O)        0.124    10.071 f  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_2__0/O
                         net (fo=13, routed)          1.085    11.156    video_inst/Inst_vga/vga_signal_generator_inst/position_reg[row][6]_1
    SLICE_X161Y132       LUT2 (Prop_lut2_I1_O)        0.124    11.280 r  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[3]_i_2__1/O
                         net (fo=11, routed)          0.829    12.109    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]_0
    SLICE_X160Y132       LUT6 (Prop_lut6_I1_O)        0.124    12.233 r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_4__0/O
                         net (fo=1, routed)           0.667    12.900    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_4__0_n_0
    SLICE_X160Y132       LUT3 (Prop_lut3_I2_O)        0.124    13.024 r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_1__0/O
                         net (fo=1, routed)           0.000    13.024    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_1__0_n_0
    SLICE_X160Y132       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          1.705    -2.992    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X160Y132       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.794ns  (logic 1.834ns (14.334%)  route 10.960ns (85.666%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.989ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 r  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           7.930     9.010    video_inst/Inst_vga/vga_signal_generator_inst/sw_IBUF[0]
    SLICE_X152Y133       LUT2 (Prop_lut2_I1_O)        0.124     9.134 r  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_7/O
                         net (fo=1, routed)           0.813     9.947    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_7_n_0
    SLICE_X152Y132       LUT6 (Prop_lut6_I3_O)        0.124    10.071 r  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_2__0/O
                         net (fo=13, routed)          1.398    11.469    video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[2]_0
    SLICE_X159Y135       LUT5 (Prop_lut5_I0_O)        0.152    11.621 r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_3__0/O
                         net (fo=3, routed)           0.820    12.440    video_inst/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_3__0_n_0
    SLICE_X160Y135       LUT3 (Prop_lut3_I1_O)        0.354    12.794 r  video_inst/inst_dvid/TDMS_encoder_green/encoded[2]_i_1__1/O
                         net (fo=1, routed)           0.000    12.794    video_inst/inst_dvid/TDMS_encoder_green/encoded[2]_i_1__1_n_0
    SLICE_X160Y135       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          1.708    -2.989    video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X160Y135       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[2]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.766ns  (logic 1.806ns (14.146%)  route 10.960ns (85.854%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.989ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 r  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           7.930     9.010    video_inst/Inst_vga/vga_signal_generator_inst/sw_IBUF[0]
    SLICE_X152Y133       LUT2 (Prop_lut2_I1_O)        0.124     9.134 r  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_7/O
                         net (fo=1, routed)           0.813     9.947    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_7_n_0
    SLICE_X152Y132       LUT6 (Prop_lut6_I3_O)        0.124    10.071 r  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_2__0/O
                         net (fo=13, routed)          1.398    11.469    video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[2]_0
    SLICE_X159Y135       LUT5 (Prop_lut5_I0_O)        0.152    11.621 r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_3__0/O
                         net (fo=3, routed)           0.820    12.440    video_inst/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_3__0_n_0
    SLICE_X160Y135       LUT3 (Prop_lut3_I1_O)        0.326    12.766 r  video_inst/inst_dvid/TDMS_encoder_green/encoded[0]_i_1__0/O
                         net (fo=1, routed)           0.000    12.766    video_inst/inst_dvid/TDMS_encoder_green/encoded[0]_i_1__0_n_0
    SLICE_X160Y135       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          1.708    -2.989    video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X160Y135       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[0]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.674ns  (logic 1.806ns (14.250%)  route 10.868ns (85.750%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.991ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 f  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           7.930     9.010    video_inst/Inst_vga/vga_signal_generator_inst/sw_IBUF[0]
    SLICE_X152Y133       LUT2 (Prop_lut2_I1_O)        0.124     9.134 f  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_7/O
                         net (fo=1, routed)           0.813     9.947    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_7_n_0
    SLICE_X152Y132       LUT6 (Prop_lut6_I3_O)        0.124    10.071 f  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_2__0/O
                         net (fo=13, routed)          1.398    11.469    video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[2]_0
    SLICE_X159Y135       LUT5 (Prop_lut5_I0_O)        0.152    11.621 f  video_inst/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_3__0/O
                         net (fo=3, routed)           0.727    12.348    video_inst/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_3__0_n_0
    SLICE_X158Y135       LUT3 (Prop_lut3_I1_O)        0.326    12.674 r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_1/O
                         net (fo=1, routed)           0.000    12.674    video_inst/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_1_n_0
    SLICE_X158Y135       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          1.706    -2.991    video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X158Y135       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.604ns  (logic 1.700ns (13.488%)  route 10.904ns (86.512%))
  Logic Levels:           6  (IBUF=1 LUT2=3 LUT6=2)
  Clock Path Skew:        -2.991ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 r  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           7.930     9.010    video_inst/Inst_vga/vga_signal_generator_inst/sw_IBUF[0]
    SLICE_X152Y133       LUT2 (Prop_lut2_I1_O)        0.124     9.134 r  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_7/O
                         net (fo=1, routed)           0.813     9.947    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_7_n_0
    SLICE_X152Y132       LUT6 (Prop_lut6_I3_O)        0.124    10.071 r  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_2__0/O
                         net (fo=13, routed)          0.999    11.070    video_inst/Inst_vga/vga_signal_generator_inst/position_reg[row][6]_1
    SLICE_X157Y134       LUT2 (Prop_lut2_I0_O)        0.124    11.194 r  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_2/O
                         net (fo=6, routed)           0.482    11.676    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[2]_i_6_0
    SLICE_X158Y135       LUT2 (Prop_lut2_I0_O)        0.124    11.800 r  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[2]_i_4__0/O
                         net (fo=1, routed)           0.680    12.480    video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]_0
    SLICE_X158Y135       LUT6 (Prop_lut6_I2_O)        0.124    12.604 r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias[2]_i_1/O
                         net (fo=1, routed)           0.000    12.604    video_inst/inst_dvid/TDMS_encoder_green/dc_bias[2]_i_1_n_0
    SLICE_X158Y135       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          1.706    -2.991    video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X158Y135       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.403ns  (logic 1.576ns (12.707%)  route 10.827ns (87.293%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT6=2)
  Clock Path Skew:        -2.992ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 f  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           7.930     9.010    video_inst/Inst_vga/vga_signal_generator_inst/sw_IBUF[0]
    SLICE_X152Y133       LUT2 (Prop_lut2_I1_O)        0.124     9.134 f  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_7/O
                         net (fo=1, routed)           0.813     9.947    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_7_n_0
    SLICE_X152Y132       LUT6 (Prop_lut6_I3_O)        0.124    10.071 f  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_2__0/O
                         net (fo=13, routed)          1.085    11.156    video_inst/Inst_vga/vga_signal_generator_inst/position_reg[row][6]_1
    SLICE_X161Y132       LUT2 (Prop_lut2_I1_O)        0.124    11.280 r  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[3]_i_2__1/O
                         net (fo=11, routed)          0.998    12.279    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]_0
    SLICE_X162Y132       LUT6 (Prop_lut6_I1_O)        0.124    12.403 r  video_inst/inst_dvid/TDMS_encoder_blue/encoded[9]_i_1/O
                         net (fo=1, routed)           0.000    12.403    video_inst/inst_dvid/TDMS_encoder_blue/encoded[9]_i_1_n_0
    SLICE_X162Y132       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          1.705    -2.992    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X162Y132       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.312ns  (logic 1.604ns (13.028%)  route 10.708ns (86.972%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -2.991ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 r  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           7.930     9.010    video_inst/Inst_vga/vga_signal_generator_inst/sw_IBUF[0]
    SLICE_X152Y133       LUT2 (Prop_lut2_I1_O)        0.124     9.134 r  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_7/O
                         net (fo=1, routed)           0.813     9.947    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_7_n_0
    SLICE_X152Y132       LUT6 (Prop_lut6_I3_O)        0.124    10.071 r  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_2__0/O
                         net (fo=13, routed)          0.999    11.070    video_inst/Inst_vga/vga_signal_generator_inst/position_reg[row][6]_1
    SLICE_X157Y134       LUT2 (Prop_lut2_I0_O)        0.124    11.194 r  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_2/O
                         net (fo=6, routed)           0.966    12.160    video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]_1
    SLICE_X159Y135       LUT4 (Prop_lut4_I3_O)        0.152    12.312 r  video_inst/inst_dvid/TDMS_encoder_green/encoded[9]_i_1/O
                         net (fo=1, routed)           0.000    12.312    video_inst/inst_dvid/TDMS_encoder_green/encoded[9]_i_1_n_0
    SLICE_X159Y135       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          1.706    -2.991    video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X159Y135       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.284ns  (logic 1.576ns (12.830%)  route 10.708ns (87.170%))
  Logic Levels:           5  (IBUF=1 LUT2=3 LUT6=1)
  Clock Path Skew:        -2.991ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 f  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           7.930     9.010    video_inst/Inst_vga/vga_signal_generator_inst/sw_IBUF[0]
    SLICE_X152Y133       LUT2 (Prop_lut2_I1_O)        0.124     9.134 f  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_7/O
                         net (fo=1, routed)           0.813     9.947    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_7_n_0
    SLICE_X152Y132       LUT6 (Prop_lut6_I3_O)        0.124    10.071 f  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_2__0/O
                         net (fo=13, routed)          0.999    11.070    video_inst/Inst_vga/vga_signal_generator_inst/position_reg[row][6]_1
    SLICE_X157Y134       LUT2 (Prop_lut2_I0_O)        0.124    11.194 f  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_2/O
                         net (fo=6, routed)           0.966    12.160    video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]_1
    SLICE_X159Y135       LUT2 (Prop_lut2_I1_O)        0.124    12.284 r  video_inst/inst_dvid/TDMS_encoder_green/encoded[8]_i_1/O
                         net (fo=1, routed)           0.000    12.284    video_inst/inst_dvid/TDMS_encoder_green/encoded[8]_i_1_n_0
    SLICE_X159Y135       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          1.706    -2.991    video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X159Y135       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[8]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.199ns  (logic 1.605ns (13.156%)  route 10.594ns (86.844%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.991ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 r  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           7.930     9.010    video_inst/Inst_vga/vga_signal_generator_inst/sw_IBUF[0]
    SLICE_X152Y133       LUT2 (Prop_lut2_I1_O)        0.124     9.134 r  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_7/O
                         net (fo=1, routed)           0.813     9.947    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_7_n_0
    SLICE_X152Y132       LUT6 (Prop_lut6_I3_O)        0.124    10.071 r  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_2__0/O
                         net (fo=13, routed)          1.085    11.156    video_inst/Inst_vga/vga_signal_generator_inst/position_reg[row][6]_1
    SLICE_X161Y132       LUT2 (Prop_lut2_I1_O)        0.124    11.280 f  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[3]_i_2__1/O
                         net (fo=11, routed)          0.766    12.046    video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]_0
    SLICE_X160Y133       LUT5 (Prop_lut5_I0_O)        0.153    12.199 r  video_inst/inst_dvid/TDMS_encoder_red/dc_bias[3]_i_1__1/O
                         net (fo=1, routed)           0.000    12.199    video_inst/inst_dvid/TDMS_encoder_red/dc_bias[3]_i_1__1_n_0
    SLICE_X160Y133       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          1.706    -2.991    video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X160Y133       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_inst/Inst_vga/vga_signal_generator_inst/h_blank_is_low_reg/L7/G
                            (positive level-sensitive latch)
  Destination:            video_inst/Inst_vga/vga_signal_generator_inst/vga_reg[blank]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.401ns  (logic 0.203ns (50.588%)  route 0.198ns (49.412%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y120       LDCE                         0.000     0.000 r  video_inst/Inst_vga/vga_signal_generator_inst/h_blank_is_low_reg/L7/G
    SLICE_X159Y120       LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  video_inst/Inst_vga/vga_signal_generator_inst/h_blank_is_low_reg/L7/Q
                         net (fo=1, routed)           0.198     0.356    video_inst/Inst_vga/vga_signal_generator_inst/h_blank_is_low
    SLICE_X159Y123       LUT2 (Prop_lut2_I1_O)        0.045     0.401 r  video_inst/Inst_vga/vga_signal_generator_inst/vga[blank]_i_1/O
                         net (fo=1, routed)           0.000     0.401    video_inst/Inst_vga/vga_signal_generator_inst/vga_reg[blank]0
    SLICE_X159Y123       FDRE                                         r  video_inst/Inst_vga/vga_signal_generator_inst/vga_reg[blank]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          0.905    -1.340    video_inst/Inst_vga/vga_signal_generator_inst/CLK
    SLICE_X159Y123       FDRE                                         r  video_inst/Inst_vga/vga_signal_generator_inst/vga_reg[blank]/C

Slack:                    inf
  Source:                 video_inst/Inst_vga/vga_signal_generator_inst/v_sync_is_low_reg/L7/G
                            (positive level-sensitive latch)
  Destination:            video_inst/Inst_vga/vga_signal_generator_inst/vga_reg[vsync]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.521ns  (logic 0.203ns (38.984%)  route 0.318ns (61.016%))
  Logic Levels:           2  (LDCE=1 LUT1=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y123       LDCE                         0.000     0.000 r  video_inst/Inst_vga/vga_signal_generator_inst/v_sync_is_low_reg/L7/G
    SLICE_X161Y123       LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  video_inst/Inst_vga/vga_signal_generator_inst/v_sync_is_low_reg/L7/Q
                         net (fo=1, routed)           0.318     0.476    video_inst/Inst_vga/vga_signal_generator_inst/v_sync_is_low
    SLICE_X162Y130       LUT1 (Prop_lut1_I0_O)        0.045     0.521 r  video_inst/Inst_vga/vga_signal_generator_inst/vga[vsync]_i_1/O
                         net (fo=1, routed)           0.000     0.521    video_inst/Inst_vga/vga_signal_generator_inst/vga[vsync]_i_1_n_0
    SLICE_X162Y130       FDRE                                         r  video_inst/Inst_vga/vga_signal_generator_inst/vga_reg[vsync]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          0.911    -1.334    video_inst/Inst_vga/vga_signal_generator_inst/CLK
    SLICE_X162Y130       FDRE                                         r  video_inst/Inst_vga/vga_signal_generator_inst/vga_reg[vsync]/C

Slack:                    inf
  Source:                 video_inst/Inst_vga/vga_signal_generator_inst/h_sync_is_low_reg/L7/G
                            (positive level-sensitive latch)
  Destination:            video_inst/Inst_vga/vga_signal_generator_inst/vga_reg[hsync]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.825ns  (logic 0.203ns (24.610%)  route 0.622ns (75.390%))
  Logic Levels:           2  (LDCE=1 LUT1=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y120       LDCE                         0.000     0.000 r  video_inst/Inst_vga/vga_signal_generator_inst/h_sync_is_low_reg/L7/G
    SLICE_X160Y120       LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  video_inst/Inst_vga/vga_signal_generator_inst/h_sync_is_low_reg/L7/Q
                         net (fo=1, routed)           0.622     0.780    video_inst/Inst_vga/vga_signal_generator_inst/h_sync_is_low
    SLICE_X162Y130       LUT1 (Prop_lut1_I0_O)        0.045     0.825 r  video_inst/Inst_vga/vga_signal_generator_inst/vga[hsync]_i_1/O
                         net (fo=1, routed)           0.000     0.825    video_inst/Inst_vga/vga_signal_generator_inst/vga[hsync]_i_1_n_0
    SLICE_X162Y130       FDRE                                         r  video_inst/Inst_vga/vga_signal_generator_inst/vga_reg[hsync]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          0.911    -1.334    video_inst/Inst_vga/vga_signal_generator_inst/CLK
    SLICE_X162Y130       FDRE                                         r  video_inst/Inst_vga/vga_signal_generator_inst/vga_reg[hsync]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/roll_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.831ns  (logic 0.231ns (12.611%)  route 1.600ns (87.389%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.335ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 r  reset_n_IBUF_inst/O
                         net (fo=15, routed)          1.600     1.786    video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/reset_n_IBUF
    SLICE_X157Y119       LUT6 (Prop_lut6_I2_O)        0.045     1.831 r  video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/roll_i_1/O
                         net (fo=1, routed)           0.000     1.831    video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/roll_i_1_n_0
    SLICE_X157Y119       FDRE                                         r  video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/roll_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          0.910    -1.335    video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/CLK
    SLICE_X157Y119       FDRE                                         r  video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/roll_reg/C

Slack:                    inf
  Source:                 numeric_stepper_t/process_q_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.155ns  (logic 0.638ns (29.599%)  route 1.517ns (70.401%))
  Logic Levels:           8  (CARRY4=1 FDRE=1 LUT1=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y121       FDRE                         0.000     0.000 r  numeric_stepper_t/process_q_reg[10]/C
    SLICE_X148Y121       FDRE (Prop_fdre_C_Q)         0.164     0.164 f  numeric_stepper_t/process_q_reg[10]/Q
                         net (fo=23, routed)          0.212     0.376    numeric_stepper_t/time_trigger_value[10]
    SLICE_X149Y124       LUT1 (Prop_lut1_I0_O)        0.045     0.421 r  numeric_stepper_t/is_trigger_time5_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.421    video_inst/Inst_vga/color_mapper_inst/dc_bias[1]_i_17_0[1]
    SLICE_X149Y124       CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.556 f  video_inst/Inst_vga/color_mapper_inst/is_trigger_time5_carry__0/CO[1]
                         net (fo=1, routed)           0.316     0.872    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_9_9[0]
    SLICE_X152Y125       LUT4 (Prop_lut4_I2_O)        0.114     0.986 r  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_17/O
                         net (fo=1, routed)           0.194     1.180    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_17_n_0
    SLICE_X152Y125       LUT6 (Prop_lut6_I3_O)        0.045     1.225 r  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_9/O
                         net (fo=2, routed)           0.230     1.455    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_9_n_0
    SLICE_X152Y132       LUT6 (Prop_lut6_I0_O)        0.045     1.500 r  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[2]_i_7/O
                         net (fo=5, routed)           0.450     1.950    video_inst/Inst_vga/vga_signal_generator_inst/position_reg[row][4]_0
    SLICE_X158Y134       LUT3 (Prop_lut3_I2_O)        0.045     1.995 r  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[2]_i_3/O
                         net (fo=5, routed)           0.115     2.110    video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]_0
    SLICE_X158Y134       LUT6 (Prop_lut6_I5_O)        0.045     2.155 r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias[0]_i_1__1/O
                         net (fo=1, routed)           0.000     2.155    video_inst/inst_dvid/TDMS_encoder_green/dc_bias[0]_i_1__1_n_0
    SLICE_X158Y134       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          0.914    -1.331    video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X158Y134       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]/C

Slack:                    inf
  Source:                 numeric_stepper_t/process_q_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.216ns  (logic 0.638ns (28.786%)  route 1.578ns (71.214%))
  Logic Levels:           8  (CARRY4=1 FDRE=1 LUT1=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y121       FDRE                         0.000     0.000 r  numeric_stepper_t/process_q_reg[10]/C
    SLICE_X148Y121       FDRE (Prop_fdre_C_Q)         0.164     0.164 f  numeric_stepper_t/process_q_reg[10]/Q
                         net (fo=23, routed)          0.212     0.376    numeric_stepper_t/time_trigger_value[10]
    SLICE_X149Y124       LUT1 (Prop_lut1_I0_O)        0.045     0.421 r  numeric_stepper_t/is_trigger_time5_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.421    video_inst/Inst_vga/color_mapper_inst/dc_bias[1]_i_17_0[1]
    SLICE_X149Y124       CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.556 f  video_inst/Inst_vga/color_mapper_inst/is_trigger_time5_carry__0/CO[1]
                         net (fo=1, routed)           0.316     0.872    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_9_9[0]
    SLICE_X152Y125       LUT4 (Prop_lut4_I2_O)        0.114     0.986 r  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_17/O
                         net (fo=1, routed)           0.194     1.180    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_17_n_0
    SLICE_X152Y125       LUT6 (Prop_lut6_I3_O)        0.045     1.225 r  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_9/O
                         net (fo=2, routed)           0.230     1.455    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_9_n_0
    SLICE_X152Y132       LUT6 (Prop_lut6_I0_O)        0.045     1.500 r  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[2]_i_7/O
                         net (fo=5, routed)           0.450     1.950    video_inst/Inst_vga/vga_signal_generator_inst/position_reg[row][4]_0
    SLICE_X158Y134       LUT3 (Prop_lut3_I2_O)        0.045     1.995 r  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[2]_i_3/O
                         net (fo=5, routed)           0.176     2.171    video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]_0
    SLICE_X158Y135       LUT6 (Prop_lut6_I1_O)        0.045     2.216 r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias[2]_i_1/O
                         net (fo=1, routed)           0.000     2.216    video_inst/inst_dvid/TDMS_encoder_green/dc_bias[2]_i_1_n_0
    SLICE_X158Y135       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          0.915    -1.330    video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X158Y135       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/C

Slack:                    inf
  Source:                 numeric_stepper_t/process_q_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.233ns  (logic 0.593ns (26.562%)  route 1.640ns (73.438%))
  Logic Levels:           7  (CARRY4=1 FDRE=1 LUT1=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y121       FDRE                         0.000     0.000 r  numeric_stepper_t/process_q_reg[10]/C
    SLICE_X148Y121       FDRE (Prop_fdre_C_Q)         0.164     0.164 f  numeric_stepper_t/process_q_reg[10]/Q
                         net (fo=23, routed)          0.212     0.376    numeric_stepper_t/time_trigger_value[10]
    SLICE_X149Y124       LUT1 (Prop_lut1_I0_O)        0.045     0.421 r  numeric_stepper_t/is_trigger_time5_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.421    video_inst/Inst_vga/color_mapper_inst/dc_bias[1]_i_17_0[1]
    SLICE_X149Y124       CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.556 r  video_inst/Inst_vga/color_mapper_inst/is_trigger_time5_carry__0/CO[1]
                         net (fo=1, routed)           0.316     0.872    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_9_9[0]
    SLICE_X152Y125       LUT4 (Prop_lut4_I2_O)        0.114     0.986 f  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_17/O
                         net (fo=1, routed)           0.194     1.180    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_17_n_0
    SLICE_X152Y125       LUT6 (Prop_lut6_I3_O)        0.045     1.225 f  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_9/O
                         net (fo=2, routed)           0.379     1.604    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_9_n_0
    SLICE_X152Y132       LUT6 (Prop_lut6_I5_O)        0.045     1.649 r  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_2__0/O
                         net (fo=13, routed)          0.538     2.188    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]_2
    SLICE_X160Y133       LUT5 (Prop_lut5_I4_O)        0.045     2.233 r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.233    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[0]_i_1__0_n_0
    SLICE_X160Y133       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          0.914    -1.331    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X160Y133       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]/C

Slack:                    inf
  Source:                 numeric_stepper_t/process_q_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.254ns  (logic 0.638ns (28.304%)  route 1.616ns (71.696%))
  Logic Levels:           8  (CARRY4=1 FDRE=1 LUT1=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y121       FDRE                         0.000     0.000 r  numeric_stepper_t/process_q_reg[10]/C
    SLICE_X148Y121       FDRE (Prop_fdre_C_Q)         0.164     0.164 f  numeric_stepper_t/process_q_reg[10]/Q
                         net (fo=23, routed)          0.212     0.376    numeric_stepper_t/time_trigger_value[10]
    SLICE_X149Y124       LUT1 (Prop_lut1_I0_O)        0.045     0.421 r  numeric_stepper_t/is_trigger_time5_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.421    video_inst/Inst_vga/color_mapper_inst/dc_bias[1]_i_17_0[1]
    SLICE_X149Y124       CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.556 r  video_inst/Inst_vga/color_mapper_inst/is_trigger_time5_carry__0/CO[1]
                         net (fo=1, routed)           0.316     0.872    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_9_9[0]
    SLICE_X152Y125       LUT4 (Prop_lut4_I2_O)        0.114     0.986 f  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_17/O
                         net (fo=1, routed)           0.194     1.180    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_17_n_0
    SLICE_X152Y125       LUT6 (Prop_lut6_I3_O)        0.045     1.225 f  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_9/O
                         net (fo=2, routed)           0.230     1.455    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_9_n_0
    SLICE_X152Y132       LUT6 (Prop_lut6_I0_O)        0.045     1.500 f  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[2]_i_7/O
                         net (fo=5, routed)           0.496     1.996    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]_2
    SLICE_X160Y133       LUT6 (Prop_lut6_I3_O)        0.045     2.041 r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_3__1/O
                         net (fo=2, routed)           0.168     2.209    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_3__1_n_0
    SLICE_X161Y132       LUT5 (Prop_lut5_I4_O)        0.045     2.254 r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.254    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_1__0_n_0
    SLICE_X161Y132       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          0.913    -1.332    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X161Y132       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/processQ_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.270ns  (logic 0.231ns (10.171%)  route 2.039ns (89.829%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.340ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=15, routed)          1.704     1.890    video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/reset_n_IBUF
    SLICE_X150Y119       LUT1 (Prop_lut1_I0_O)        0.045     1.935 r  video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/processQ[9]_i_1/O
                         net (fo=20, routed)          0.336     2.270    video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/SR[0]
    SLICE_X158Y123       FDRE                                         r  video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/processQ_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          0.905    -1.340    video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/CLK
    SLICE_X158Y123       FDRE                                         r  video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/processQ_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/processQ_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.270ns  (logic 0.231ns (10.171%)  route 2.039ns (89.829%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.340ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=15, routed)          1.704     1.890    video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/reset_n_IBUF
    SLICE_X150Y119       LUT1 (Prop_lut1_I0_O)        0.045     1.935 r  video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/processQ[9]_i_1/O
                         net (fo=20, routed)          0.336     2.270    video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/SR[0]
    SLICE_X158Y123       FDRE                                         r  video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/processQ_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          0.905    -1.340    video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/CLK
    SLICE_X158Y123       FDRE                                         r  video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/processQ_reg[4]/C





