#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x560770c79ff0 .scope module, "cpu_tb" "cpu_tb" 2 8;
 .timescale -6 -11;
v0x560770cb6470_0 .var "clk", 0 0;
v0x560770cb6530_0 .var "i1", 7 0;
v0x560770cb65f0_0 .var "i2", 7 0;
v0x560770cb6690_0 .var "i3", 7 0;
v0x560770cb6750_0 .var "i4", 7 0;
v0x560770cb6860_0 .var "ie1", 0 0;
v0x560770cb6900_0 .var "ie2", 0 0;
v0x560770cb69a0_0 .var "ie3", 0 0;
v0x560770cb6a40_0 .var "ie4", 0 0;
v0x560770cb6b70_0 .net "o1", 7 0, v0x560770caba20_0;  1 drivers
v0x560770cb6c30_0 .net "o2", 7 0, v0x560770cac170_0;  1 drivers
v0x560770cb6cf0_0 .net "o3", 7 0, v0x560770cac8b0_0;  1 drivers
v0x560770cb6db0_0 .net "o4", 7 0, v0x560770cad020_0;  1 drivers
v0x560770cb6e70_0 .var "reset", 0 0;
S_0x560770c74120 .scope module, "micpu" "cpu" 2 26, 3 1 0, S_0x560770c79ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "ie1"
    .port_info 3 /INPUT 1 "ie2"
    .port_info 4 /INPUT 1 "ie3"
    .port_info 5 /INPUT 1 "ie4"
    .port_info 6 /OUTPUT 8 "reg1_out"
    .port_info 7 /OUTPUT 8 "reg2_out"
    .port_info 8 /OUTPUT 8 "reg3_out"
    .port_info 9 /OUTPUT 8 "reg4_out"
    .port_info 10 /INPUT 8 "i1"
    .port_info 11 /INPUT 8 "i2"
    .port_info 12 /INPUT 8 "i3"
    .port_info 13 /INPUT 8 "i4"
v0x560770cb31e0_0 .net "clk", 0 0, v0x560770cb6470_0;  1 drivers
v0x560770cb4a80_0 .net "enable_timer", 0 0, v0x560770cb4030_0;  1 drivers
v0x560770cb4b40_0 .net "i1", 7 0, v0x560770cb6530_0;  1 drivers
v0x560770cb4c30_0 .net "i2", 7 0, v0x560770cb65f0_0;  1 drivers
v0x560770cb4d20_0 .net "i3", 7 0, v0x560770cb6690_0;  1 drivers
v0x560770cb4e80_0 .net "i4", 7 0, v0x560770cb6750_0;  1 drivers
v0x560770cb4f90_0 .net "ie1", 0 0, v0x560770cb6860_0;  1 drivers
v0x560770cb5030_0 .net "ie2", 0 0, v0x560770cb6900_0;  1 drivers
v0x560770cb50d0_0 .net "ie3", 0 0, v0x560770cb69a0_0;  1 drivers
v0x560770cb5170_0 .net "ie4", 0 0, v0x560770cb6a40_0;  1 drivers
v0x560770cb5210_0 .net "op_alu", 2 0, v0x560770cb3860_0;  1 drivers
v0x560770cb52d0_0 .net "opcode", 15 0, L_0x560770ccab90;  1 drivers
v0x560770cb53e0_0 .net "pop", 0 0, v0x560770cb3a40_0;  1 drivers
v0x560770cb5480_0 .net "push", 0 0, v0x560770cb3b30_0;  1 drivers
v0x560770cb5570_0 .net "reg1_out", 7 0, v0x560770caba20_0;  alias, 1 drivers
v0x560770cb5680_0 .net "reg2_out", 7 0, v0x560770cac170_0;  alias, 1 drivers
v0x560770cb5790_0 .net "reg3_out", 7 0, v0x560770cac8b0_0;  alias, 1 drivers
v0x560770cb59b0_0 .net "reg4_out", 7 0, v0x560770cad020_0;  alias, 1 drivers
v0x560770cb5ac0_0 .net "reset", 0 0, v0x560770cb6e70_0;  1 drivers
v0x560770cb5b60_0 .net "s_inc", 0 0, v0x560770cb3bd0_0;  1 drivers
v0x560770cb5c00_0 .net "s_inm", 1 0, v0x560770cb3c70_0;  1 drivers
v0x560770cb5cc0_0 .net "s_out", 0 0, v0x560770cb3d60_0;  1 drivers
v0x560770cb5d60_0 .net "s_pila", 0 0, v0x560770cb3e50_0;  1 drivers
v0x560770cb5e00_0 .net "s_port", 1 0, v0x560770cb3f40_0;  1 drivers
v0x560770cb5ec0_0 .net "we3", 0 0, v0x560770cb4120_0;  1 drivers
v0x560770cb5f60_0 .net "we4", 0 0, v0x560770cb4210_0;  1 drivers
v0x560770cb6000_0 .net "we5", 0 0, v0x560770cb4300_0;  1 drivers
v0x560770cb60f0_0 .net "wez", 0 0, v0x560770cb44b0_0;  1 drivers
v0x560770cb6190_0 .net "z", 0 0, v0x560770ca5f30_0;  1 drivers
S_0x560770c72ac0 .scope module, "cd_1" "cd" 3 10, 4 1 0, S_0x560770c74120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "s_inc"
    .port_info 3 /INPUT 1 "we3"
    .port_info 4 /INPUT 1 "wez"
    .port_info 5 /INPUT 1 "s_pila"
    .port_info 6 /INPUT 1 "push"
    .port_info 7 /INPUT 1 "pop"
    .port_info 8 /INPUT 1 "we4"
    .port_info 9 /INPUT 1 "s_out"
    .port_info 10 /INPUT 1 "we5"
    .port_info 11 /INPUT 1 "ie1"
    .port_info 12 /INPUT 1 "ie2"
    .port_info 13 /INPUT 1 "ie3"
    .port_info 14 /INPUT 1 "ie4"
    .port_info 15 /INPUT 1 "enable_timer"
    .port_info 16 /INPUT 2 "s_port"
    .port_info 17 /INPUT 2 "s_inm"
    .port_info 18 /INPUT 3 "op_alu"
    .port_info 19 /OUTPUT 1 "z"
    .port_info 20 /OUTPUT 16 "opcode"
    .port_info 21 /OUTPUT 8 "reg1_out"
    .port_info 22 /OUTPUT 8 "reg2_out"
    .port_info 23 /OUTPUT 8 "reg3_out"
    .port_info 24 /OUTPUT 8 "reg4_out"
    .port_info 25 /INPUT 8 "i1"
    .port_info 26 /INPUT 8 "i2"
    .port_info 27 /INPUT 8 "i3"
    .port_info 28 /INPUT 8 "i4"
L_0x560770cc9920 .functor AND 1, v0x560770cb4300_0, L_0x560770cc9020, C4<1>, C4<1>;
L_0x560770cc9990 .functor AND 1, v0x560770cb4300_0, L_0x560770cc9240, C4<1>, C4<1>;
o0x7f2d0cadfb68 .functor BUFZ 1, C4<z>; HiZ drive
L_0x560770cc9a90 .functor AND 1, v0x560770cb4300_0, o0x7f2d0cadfb68, C4<1>, C4<1>;
L_0x560770cc9b00 .functor AND 1, v0x560770cb4300_0, L_0x560770cc9560, C4<1>, C4<1>;
L_0x560770cca430 .functor OR 1, v0x560770cb6860_0, v0x560770cb6900_0, C4<0>, C4<0>;
L_0x560770cca4a0 .functor OR 1, L_0x560770cca430, v0x560770cb69a0_0, C4<0>, C4<0>;
L_0x560770cca5a0 .functor OR 1, L_0x560770cca4a0, L_0x560770cca840, C4<0>, C4<0>;
L_0x560770cca6f0 .functor OR 1, v0x560770cb3b30_0, L_0x560770cca5a0, C4<0>, C4<0>;
L_0x560770cca840 .functor OR 1, v0x560770cb6a40_0, v0x560770ca53c0_0, C4<0>, C4<0>;
L_0x560770ccab90 .functor BUFZ 16, L_0x560770cb7310, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x560770caf340_0 .net *"_s30", 0 0, L_0x560770cca430;  1 drivers
v0x560770caf420_0 .net *"_s32", 0 0, L_0x560770cca4a0;  1 drivers
v0x560770caf500_0 .net "alu_to_mux", 7 0, v0x560770bf6210_0;  1 drivers
v0x560770caf620_0 .net "and1_to_reg", 0 0, L_0x560770cc9920;  1 drivers
v0x560770caf6c0_0 .net "and2_to_reg", 0 0, L_0x560770cc9990;  1 drivers
v0x560770caf7b0_0 .net "and3_to_reg", 0 0, L_0x560770cc9a90;  1 drivers
v0x560770caf880_0 .net "and4_to_reg", 0 0, L_0x560770cc9b00;  1 drivers
v0x560770caf950_0 .net "clk", 0 0, v0x560770cb6470_0;  alias, 1 drivers
v0x560770caf9f0_0 .net "clk_out", 0 0, v0x560770ca53c0_0;  1 drivers
v0x560770cafb50_0 .net "cod42_0_to_mux7", 0 0, L_0x560770cca0f0;  1 drivers
v0x560770cafc20_0 .net "cod42_1_to_mux7", 0 0, L_0x560770cca2e0;  1 drivers
v0x560770cafcf0_0 .net "enable_timer", 0 0, v0x560770cb4030_0;  alias, 1 drivers
v0x560770cafdc0_0 .net "i1", 7 0, v0x560770cb6530_0;  alias, 1 drivers
v0x560770cafe90_0 .net "i2", 7 0, v0x560770cb65f0_0;  alias, 1 drivers
v0x560770caff60_0 .net "i3", 7 0, v0x560770cb6690_0;  alias, 1 drivers
v0x560770cb0030_0 .net "i4", 7 0, v0x560770cb6750_0;  alias, 1 drivers
v0x560770cb0100_0 .net "ie1", 0 0, v0x560770cb6860_0;  alias, 1 drivers
v0x560770cb02e0_0 .net "ie2", 0 0, v0x560770cb6900_0;  alias, 1 drivers
v0x560770cb03b0_0 .net "ie3", 0 0, v0x560770cb69a0_0;  alias, 1 drivers
v0x560770cb0480_0 .net "ie4", 0 0, v0x560770cb6a40_0;  alias, 1 drivers
v0x560770cb0520_0 .net "ie4_timer", 0 0, L_0x560770cca840;  1 drivers
v0x560770cb05f0_0 .net "input_mux_to_mux", 7 0, v0x560770ca8910_0;  1 drivers
v0x560770cb0690_0 .net "memdat_to_mux", 7 0, L_0x560770cc8690;  1 drivers
v0x560770cb0780_0 .net "mux3_to_mux6", 9 0, L_0x560770cc8790;  1 drivers
v0x560770cb0820_0 .net "mux6_to_pc", 9 0, L_0x560770cc9bc0;  1 drivers
v0x560770cb0910_0 .net "mux7_to_mux6", 9 0, v0x560770caa110_0;  1 drivers
v0x560770cb0a00_0 .net "mux_to_mux", 9 0, L_0x560770cb6f10;  1 drivers
v0x560770cb0af0_0 .net "mux_to_reg", 7 0, L_0x560770cc8e00;  1 drivers
v0x560770cb0b90_0 .net "op_alu", 2 0, v0x560770cb3860_0;  alias, 1 drivers
v0x560770cb0c30_0 .net "opcode", 15 0, L_0x560770ccab90;  alias, 1 drivers
v0x560770cb0cd0_0 .net "or_to_mux6", 0 0, L_0x560770cca5a0;  1 drivers
v0x560770cb0d70_0 .net "or_to_pila", 0 0, L_0x560770cca6f0;  1 drivers
v0x560770cb0e10_0 .net "pc_to_mem", 9 0, v0x560770caa8d0_0;  1 drivers
v0x560770cb0eb0_0 .net "pila_to_mux", 9 0, v0x560770cab010_0;  1 drivers
v0x560770cb0fa0_0 .net "pop", 0 0, v0x560770cb3a40_0;  alias, 1 drivers
v0x560770cb1040_0 .net "push", 0 0, v0x560770cb3b30_0;  alias, 1 drivers
v0x560770cb10e0_0 .net "rd1", 7 0, L_0x560770cc77f0;  1 drivers
v0x560770cb1180_0 .net "rd2", 7 0, L_0x560770cc7f40;  1 drivers
v0x560770cb1220_0 .net "reg1_out", 7 0, v0x560770caba20_0;  alias, 1 drivers
v0x560770cb12e0_0 .net "reg2_out", 7 0, v0x560770cac170_0;  alias, 1 drivers
v0x560770cb1380_0 .net "reg3_out", 7 0, v0x560770cac8b0_0;  alias, 1 drivers
v0x560770cb1450_0 .net "reg4_out", 7 0, v0x560770cad020_0;  alias, 1 drivers
v0x560770cb1520_0 .net "reg5_to_mux7", 9 0, L_0x560770cc9e50;  1 drivers
v0x560770cb1610_0 .net "reg6_to_mux7", 9 0, L_0x560770cc9ec0;  1 drivers
v0x560770cb1720_0 .net "reg7_to_mux7", 9 0, L_0x560770cc9f30;  1 drivers
v0x560770cb1830_0 .net "reg8_to_mux7", 9 0, L_0x560770cc9fa0;  1 drivers
v0x560770cb1940_0 .net "reset", 0 0, v0x560770cb6e70_0;  alias, 1 drivers
v0x560770cb19e0_0 .net "s_inc", 0 0, v0x560770cb3bd0_0;  alias, 1 drivers
v0x560770cb1a80_0 .net "s_inm", 1 0, v0x560770cb3c70_0;  alias, 1 drivers
v0x560770cb1b20_0 .net "s_out", 0 0, v0x560770cb3d60_0;  alias, 1 drivers
v0x560770cb1bc0_0 .net "s_pila", 0 0, v0x560770cb3e50_0;  alias, 1 drivers
v0x560770cb1c60_0 .net "s_port", 1 0, v0x560770cb3f40_0;  alias, 1 drivers
v0x560770cb1d30_0 .net "sal_dec_1", 0 0, L_0x560770cc9020;  1 drivers
v0x560770cb1e00_0 .net "sal_dec_2", 0 0, L_0x560770cc9240;  1 drivers
v0x560770cb1ed0_0 .net "sal_dec_3", 0 0, o0x7f2d0cadfb68;  0 drivers
v0x560770cb1f70_0 .net "sal_dec_4", 0 0, L_0x560770cc9560;  1 drivers
v0x560770cb2040_0 .net "sal_del_3", 0 0, L_0x560770cc9450;  1 drivers
v0x560770cb2110_0 .net "sal_mem_pro", 15 0, L_0x560770cb7310;  1 drivers
v0x560770cb21e0_0 .net "sum_to_mux", 9 0, L_0x560770cc85f0;  1 drivers
v0x560770cb22d0_0 .net "wd3", 7 0, v0x560770ca77f0_0;  1 drivers
v0x560770cb23c0_0 .net "we3", 0 0, v0x560770cb4120_0;  alias, 1 drivers
v0x560770cb2460_0 .net "we4", 0 0, v0x560770cb4210_0;  alias, 1 drivers
v0x560770cb2500_0 .net "we5", 0 0, v0x560770cb4300_0;  alias, 1 drivers
v0x560770cb25a0_0 .net "wez", 0 0, v0x560770cb44b0_0;  alias, 1 drivers
v0x560770cb2670_0 .net "z", 0 0, v0x560770ca5f30_0;  alias, 1 drivers
v0x560770cb2b50_0 .net "zalu", 0 0, L_0x560770cc8580;  1 drivers
L_0x560770cb7080 .part L_0x560770cb7310, 0, 10;
L_0x560770cc80d0 .part L_0x560770cb7310, 8, 4;
L_0x560770cc8200 .part L_0x560770cb7310, 4, 4;
L_0x560770cc82a0 .part L_0x560770cb7310, 0, 4;
L_0x560770cc8340 .part L_0x560770cb7310, 4, 8;
L_0x560770cc8bc0 .part L_0x560770cb7310, 0, 12;
L_0x560770cc8ea0 .part L_0x560770cb7310, 2, 8;
L_0x560770cc9790 .part L_0x560770cb7310, 0, 1;
L_0x560770cc9880 .part L_0x560770cb7310, 1, 1;
L_0x560770cc9cb0 .concat [ 1 1 0 0], L_0x560770cca0f0, L_0x560770cca2e0;
L_0x560770cca9e0 .part L_0x560770cb7310, 6, 3;
L_0x560770ccaa80 .part L_0x560770cb7310, 0, 6;
S_0x560770c72300 .scope module, "alu1" "alu" 4 19, 5 1 0, S_0x560770c72ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 3 "op_alu"
    .port_info 3 /OUTPUT 8 "y"
    .port_info 4 /OUTPUT 1 "zero"
L_0x560770cc8580 .functor NOT 1, L_0x560770cc8450, C4<0>, C4<0>, C4<0>;
v0x560770c6e3d0_0 .net *"_s3", 0 0, L_0x560770cc8450;  1 drivers
v0x560770c60450_0 .net "a", 7 0, L_0x560770cc77f0;  alias, 1 drivers
v0x560770c60520_0 .net "b", 7 0, L_0x560770cc7f40;  alias, 1 drivers
v0x560770c7da90_0 .net "op_alu", 2 0, v0x560770cb3860_0;  alias, 1 drivers
v0x560770bf6210_0 .var "s", 7 0;
v0x560770c7ea50_0 .net "y", 7 0, v0x560770bf6210_0;  alias, 1 drivers
v0x560770ca1c90_0 .net "zero", 0 0, L_0x560770cc8580;  alias, 1 drivers
E_0x560770c28b80 .event edge, v0x560770c7da90_0, v0x560770c60520_0, v0x560770c60450_0;
L_0x560770cc8450 .reduce/or v0x560770bf6210_0;
S_0x560770ca1df0 .scope module, "banco" "regfile" 4 15, 6 4 0, S_0x560770c72ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we3"
    .port_info 2 /INPUT 4 "ra1"
    .port_info 3 /INPUT 4 "ra2"
    .port_info 4 /INPUT 4 "wa3"
    .port_info 5 /INPUT 8 "wd3"
    .port_info 6 /OUTPUT 8 "rd1"
    .port_info 7 /OUTPUT 8 "rd2"
v0x560770ca2120_0 .net *"_s0", 31 0, L_0x560770cb7380;  1 drivers
v0x560770ca2220_0 .net *"_s10", 5 0, L_0x560770cc7610;  1 drivers
L_0x7f2d0ca940f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560770ca2300_0 .net *"_s13", 1 0, L_0x7f2d0ca940f0;  1 drivers
L_0x7f2d0ca94138 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x560770ca23c0_0 .net/2u *"_s14", 7 0, L_0x7f2d0ca94138;  1 drivers
v0x560770ca24a0_0 .net *"_s18", 31 0, L_0x560770cc79c0;  1 drivers
L_0x7f2d0ca94180 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560770ca25d0_0 .net *"_s21", 27 0, L_0x7f2d0ca94180;  1 drivers
L_0x7f2d0ca941c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560770ca26b0_0 .net/2u *"_s22", 31 0, L_0x7f2d0ca941c8;  1 drivers
v0x560770ca2790_0 .net *"_s24", 0 0, L_0x560770cc7af0;  1 drivers
v0x560770ca2850_0 .net *"_s26", 7 0, L_0x560770cc7c30;  1 drivers
v0x560770ca2930_0 .net *"_s28", 5 0, L_0x560770cc7d20;  1 drivers
L_0x7f2d0ca94060 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560770ca2a10_0 .net *"_s3", 27 0, L_0x7f2d0ca94060;  1 drivers
L_0x7f2d0ca94210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560770ca2af0_0 .net *"_s31", 1 0, L_0x7f2d0ca94210;  1 drivers
L_0x7f2d0ca94258 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x560770ca2bd0_0 .net/2u *"_s32", 7 0, L_0x7f2d0ca94258;  1 drivers
L_0x7f2d0ca940a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560770ca2cb0_0 .net/2u *"_s4", 31 0, L_0x7f2d0ca940a8;  1 drivers
v0x560770ca2d90_0 .net *"_s6", 0 0, L_0x560770cc7430;  1 drivers
v0x560770ca2e50_0 .net *"_s8", 7 0, L_0x560770cc7570;  1 drivers
v0x560770ca2f30_0 .net "clk", 0 0, v0x560770cb6470_0;  alias, 1 drivers
v0x560770ca2ff0_0 .net "ra1", 3 0, L_0x560770cc80d0;  1 drivers
v0x560770ca30d0_0 .net "ra2", 3 0, L_0x560770cc8200;  1 drivers
v0x560770ca31b0_0 .net "rd1", 7 0, L_0x560770cc77f0;  alias, 1 drivers
v0x560770ca3270_0 .net "rd2", 7 0, L_0x560770cc7f40;  alias, 1 drivers
v0x560770ca3310 .array "regb", 15 0, 7 0;
v0x560770ca33b0_0 .net "wa3", 3 0, L_0x560770cc82a0;  1 drivers
v0x560770ca3490_0 .net "wd3", 7 0, v0x560770ca77f0_0;  alias, 1 drivers
v0x560770ca3570_0 .net "we3", 0 0, v0x560770cb4120_0;  alias, 1 drivers
E_0x560770c28df0 .event posedge, v0x560770ca2f30_0;
L_0x560770cb7380 .concat [ 4 28 0 0], L_0x560770cc80d0, L_0x7f2d0ca94060;
L_0x560770cc7430 .cmp/ne 32, L_0x560770cb7380, L_0x7f2d0ca940a8;
L_0x560770cc7570 .array/port v0x560770ca3310, L_0x560770cc7610;
L_0x560770cc7610 .concat [ 4 2 0 0], L_0x560770cc80d0, L_0x7f2d0ca940f0;
L_0x560770cc77f0 .functor MUXZ 8, L_0x7f2d0ca94138, L_0x560770cc7570, L_0x560770cc7430, C4<>;
L_0x560770cc79c0 .concat [ 4 28 0 0], L_0x560770cc8200, L_0x7f2d0ca94180;
L_0x560770cc7af0 .cmp/ne 32, L_0x560770cc79c0, L_0x7f2d0ca941c8;
L_0x560770cc7c30 .array/port v0x560770ca3310, L_0x560770cc7d20;
L_0x560770cc7d20 .concat [ 4 2 0 0], L_0x560770cc8200, L_0x7f2d0ca94210;
L_0x560770cc7f40 .functor MUXZ 8, L_0x7f2d0ca94258, L_0x560770cc7c30, L_0x560770cc7af0, C4<>;
S_0x560770ca3730 .scope module, "codificador" "codificador42" 4 66, 6 181 0, S_0x560770c72ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ie1"
    .port_info 1 /INPUT 1 "ie2"
    .port_info 2 /INPUT 1 "ie3"
    .port_info 3 /INPUT 1 "ie4"
    .port_info 4 /OUTPUT 1 "s0"
    .port_info 5 /OUTPUT 1 "s1"
L_0x560770cca010 .functor OR 1, v0x560770cb6900_0, L_0x560770cca840, C4<0>, C4<0>;
L_0x560770cca080 .functor NOT 1, v0x560770cb6860_0, C4<0>, C4<0>, C4<0>;
L_0x560770cca0f0 .functor AND 1, L_0x560770cca010, L_0x560770cca080, C4<1>, C4<1>;
L_0x560770cca200 .functor OR 1, v0x560770cb69a0_0, L_0x560770cca840, C4<0>, C4<0>;
L_0x560770cca270 .functor NOT 1, v0x560770cb6860_0, C4<0>, C4<0>, C4<0>;
L_0x560770cca2e0 .functor AND 1, L_0x560770cca200, L_0x560770cca270, C4<1>, C4<1>;
v0x560770ca3950_0 .net *"_s0", 0 0, L_0x560770cca010;  1 drivers
v0x560770ca3a30_0 .net *"_s2", 0 0, L_0x560770cca080;  1 drivers
v0x560770ca3b10_0 .net *"_s6", 0 0, L_0x560770cca200;  1 drivers
v0x560770ca3bd0_0 .net *"_s8", 0 0, L_0x560770cca270;  1 drivers
v0x560770ca3cb0_0 .net "ie1", 0 0, v0x560770cb6860_0;  alias, 1 drivers
v0x560770ca3dc0_0 .net "ie2", 0 0, v0x560770cb6900_0;  alias, 1 drivers
v0x560770ca3e80_0 .net "ie3", 0 0, v0x560770cb69a0_0;  alias, 1 drivers
v0x560770ca3f40_0 .net "ie4", 0 0, L_0x560770cca840;  alias, 1 drivers
v0x560770ca4000_0 .net "s0", 0 0, L_0x560770cca0f0;  alias, 1 drivers
v0x560770ca40c0_0 .net "s1", 0 0, L_0x560770cca2e0;  alias, 1 drivers
S_0x560770ca4240 .scope module, "dec_1" "deco24" 4 44, 6 122 0, S_0x560770c72ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s0"
    .port_info 1 /INPUT 1 "s1"
    .port_info 2 /OUTPUT 1 "a"
    .port_info 3 /OUTPUT 1 "b"
    .port_info 4 /OUTPUT 1 "c"
    .port_info 5 /OUTPUT 1 "d"
L_0x560770cc8f40 .functor NOT 1, L_0x560770cc9790, C4<0>, C4<0>, C4<0>;
L_0x560770cc8fb0 .functor NOT 1, L_0x560770cc9880, C4<0>, C4<0>, C4<0>;
L_0x560770cc9020 .functor AND 1, L_0x560770cc8f40, L_0x560770cc8fb0, C4<1>, C4<1>;
L_0x560770cc9180 .functor NOT 1, L_0x560770cc9880, C4<0>, C4<0>, C4<0>;
L_0x560770cc9240 .functor AND 1, L_0x560770cc9790, L_0x560770cc9180, C4<1>, C4<1>;
L_0x560770cc93a0 .functor NOT 1, L_0x560770cc9790, C4<0>, C4<0>, C4<0>;
L_0x560770cc9450 .functor AND 1, L_0x560770cc93a0, L_0x560770cc9880, C4<1>, C4<1>;
L_0x560770cc9560 .functor AND 1, L_0x560770cc9790, L_0x560770cc9880, C4<1>, C4<1>;
v0x560770ca4460_0 .net *"_s0", 0 0, L_0x560770cc8f40;  1 drivers
v0x560770ca4560_0 .net *"_s10", 0 0, L_0x560770cc93a0;  1 drivers
v0x560770ca4640_0 .net *"_s2", 0 0, L_0x560770cc8fb0;  1 drivers
v0x560770ca4700_0 .net *"_s6", 0 0, L_0x560770cc9180;  1 drivers
v0x560770ca47e0_0 .net "a", 0 0, L_0x560770cc9020;  alias, 1 drivers
v0x560770ca48f0_0 .net "b", 0 0, L_0x560770cc9240;  alias, 1 drivers
v0x560770ca49b0_0 .net "c", 0 0, L_0x560770cc9450;  alias, 1 drivers
v0x560770ca4a70_0 .net "d", 0 0, L_0x560770cc9560;  alias, 1 drivers
v0x560770ca4b30_0 .net "s0", 0 0, L_0x560770cc9790;  1 drivers
v0x560770ca4bf0_0 .net "s1", 0 0, L_0x560770cc9880;  1 drivers
S_0x560770ca4d70 .scope module, "divisor" "Clock_divider" 4 74, 6 186 0, S_0x560770c72ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock_in"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "enable"
    .port_info 3 /INPUT 3 "base"
    .port_info 4 /INPUT 6 "umbral"
    .port_info 5 /OUTPUT 1 "clock_out"
v0x560770ca5080_0 .net *"_s4", 2 0, L_0x560770cca940;  1 drivers
v0x560770ca5180_0 .net "base", 2 0, L_0x560770cca9e0;  1 drivers
v0x560770ca5260_0 .var "base_th", 8 0;
v0x560770ca5320_0 .net "clock_in", 0 0, v0x560770cb6470_0;  alias, 1 drivers
v0x560770ca53c0_0 .var "clock_out", 0 0;
v0x560770ca54b0_0 .var "counter", 27 0;
v0x560770ca5590_0 .var "divisor", 27 0;
v0x560770ca5670_0 .net "enable", 0 0, v0x560770cb4030_0;  alias, 1 drivers
v0x560770ca5730_0 .net "reset", 0 0, v0x560770cb6e70_0;  alias, 1 drivers
v0x560770ca57f0_0 .var "temp", 5 0;
v0x560770ca58d0_0 .net "umbral", 5 0, L_0x560770ccaa80;  1 drivers
E_0x560770c8bc10 .event edge, L_0x560770cca940;
E_0x560770ca5020 .event edge, v0x560770ca5670_0;
L_0x560770cca940 .part v0x560770ca5260_0, 6, 3;
S_0x560770ca5ab0 .scope module, "ffz" "ffd" 4 21, 6 56 0, S_0x560770c72ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "carga"
    .port_info 4 /OUTPUT 1 "q"
v0x560770ca5c70_0 .net "carga", 0 0, v0x560770cb44b0_0;  alias, 1 drivers
v0x560770ca5d50_0 .net "clk", 0 0, v0x560770cb6470_0;  alias, 1 drivers
v0x560770ca5e60_0 .net "d", 0 0, L_0x560770cc8580;  alias, 1 drivers
v0x560770ca5f30_0 .var "q", 0 0;
v0x560770ca5fd0_0 .net "reset", 0 0, v0x560770cb6e70_0;  alias, 1 drivers
E_0x560770c8be40 .event posedge, v0x560770ca5730_0, v0x560770ca2f30_0;
S_0x560770ca6130 .scope module, "mem_prog" "memprog" 4 13, 7 3 0, S_0x560770c72ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 10 "a"
    .port_info 2 /OUTPUT 16 "rd"
L_0x560770cb7310 .functor BUFZ 16, L_0x560770cb7120, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x560770ca6370_0 .net *"_s0", 15 0, L_0x560770cb7120;  1 drivers
v0x560770ca6470_0 .net *"_s2", 11 0, L_0x560770cb71e0;  1 drivers
L_0x7f2d0ca94018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560770ca6550_0 .net *"_s5", 1 0, L_0x7f2d0ca94018;  1 drivers
v0x560770ca6610_0 .net "a", 9 0, v0x560770caa8d0_0;  alias, 1 drivers
v0x560770ca66f0_0 .net "clk", 0 0, v0x560770cb6470_0;  alias, 1 drivers
v0x560770ca67e0 .array "mem", 1023 0, 15 0;
v0x560770ca68a0_0 .net "rd", 15 0, L_0x560770cb7310;  alias, 1 drivers
L_0x560770cb7120 .array/port v0x560770ca67e0, L_0x560770cb71e0;
L_0x560770cb71e0 .concat [ 10 2 0 0], v0x560770caa8d0_0, L_0x7f2d0ca94018;
S_0x560770ca6a00 .scope module, "mux_1" "mux2" 4 9, 6 47 0, S_0x560770c72ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x560770ca6bd0 .param/l "WIDTH" 0 6 47, +C4<00000000000000000000000000001010>;
v0x560770ca6ca0_0 .net "d0", 9 0, L_0x560770cb7080;  1 drivers
v0x560770ca6d80_0 .net "d1", 9 0, L_0x560770cc85f0;  alias, 1 drivers
v0x560770ca6e60_0 .net "s", 0 0, v0x560770cb3bd0_0;  alias, 1 drivers
v0x560770ca6f30_0 .net "y", 9 0, L_0x560770cb6f10;  alias, 1 drivers
L_0x560770cb6f10 .functor MUXZ 10, L_0x560770cb7080, L_0x560770cc85f0, v0x560770cb3bd0_0, C4<>;
S_0x560770ca70c0 .scope module, "mux_2" "mux41" 4 17, 6 110 0, S_0x560770c72ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "c"
    .port_info 3 /INPUT 8 "d"
    .port_info 4 /INPUT 2 "s"
    .port_info 5 /OUTPUT 8 "out"
P_0x560770ca4ef0 .param/l "WIDTH" 0 6 110, +C4<00000000000000000000000000001000>;
v0x560770ca7450_0 .net "a", 7 0, v0x560770bf6210_0;  alias, 1 drivers
v0x560770ca7560_0 .net "b", 7 0, L_0x560770cc8340;  1 drivers
v0x560770ca7620_0 .net "c", 7 0, L_0x560770cc8690;  alias, 1 drivers
v0x560770ca7710_0 .net "d", 7 0, v0x560770ca8910_0;  alias, 1 drivers
v0x560770ca77f0_0 .var "out", 7 0;
v0x560770ca7900_0 .net "s", 1 0, v0x560770cb3c70_0;  alias, 1 drivers
E_0x560770ca73c0/0 .event edge, v0x560770ca7900_0, v0x560770ca7710_0, v0x560770ca7620_0, v0x560770ca7560_0;
E_0x560770ca73c0/1 .event edge, v0x560770c7ea50_0;
E_0x560770ca73c0 .event/or E_0x560770ca73c0/0, E_0x560770ca73c0/1;
S_0x560770ca7ac0 .scope module, "mux_3" "mux2" 4 25, 6 47 0, S_0x560770c72ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x560770ca7c90 .param/l "WIDTH" 0 6 47, +C4<00000000000000000000000000001010>;
v0x560770ca7d90_0 .net "d0", 9 0, L_0x560770cb6f10;  alias, 1 drivers
v0x560770ca7ea0_0 .net "d1", 9 0, v0x560770cab010_0;  alias, 1 drivers
v0x560770ca7f60_0 .net "s", 0 0, v0x560770cb3e50_0;  alias, 1 drivers
v0x560770ca8030_0 .net "y", 9 0, L_0x560770cc8790;  alias, 1 drivers
L_0x560770cc8790 .functor MUXZ 10, L_0x560770cb6f10, v0x560770cab010_0, v0x560770cb3e50_0, C4<>;
S_0x560770ca81c0 .scope module, "mux_4" "mux41" 4 32, 6 110 0, S_0x560770c72ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "c"
    .port_info 3 /INPUT 8 "d"
    .port_info 4 /INPUT 2 "s"
    .port_info 5 /OUTPUT 8 "out"
P_0x560770ca8390 .param/l "WIDTH" 0 6 110, +C4<00000000000000000000000000001000>;
v0x560770ca8560_0 .net "a", 7 0, v0x560770cb6530_0;  alias, 1 drivers
v0x560770ca8660_0 .net "b", 7 0, v0x560770cb65f0_0;  alias, 1 drivers
v0x560770ca8740_0 .net "c", 7 0, v0x560770cb6690_0;  alias, 1 drivers
v0x560770ca8830_0 .net "d", 7 0, v0x560770cb6750_0;  alias, 1 drivers
v0x560770ca8910_0 .var "out", 7 0;
v0x560770ca8a20_0 .net "s", 1 0, v0x560770cb3f40_0;  alias, 1 drivers
E_0x560770ca84d0/0 .event edge, v0x560770ca8a20_0, v0x560770ca8830_0, v0x560770ca8740_0, v0x560770ca8660_0;
E_0x560770ca84d0/1 .event edge, v0x560770ca8560_0;
E_0x560770ca84d0 .event/or E_0x560770ca84d0/0, E_0x560770ca84d0/1;
S_0x560770ca8be0 .scope module, "mux_5" "mux2" 4 34, 6 47 0, S_0x560770c72ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0"
    .port_info 1 /INPUT 8 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 8 "y"
P_0x560770ca8db0 .param/l "WIDTH" 0 6 47, +C4<00000000000000000000000000001000>;
v0x560770ca8eb0_0 .net "d0", 7 0, L_0x560770cc7f40;  alias, 1 drivers
v0x560770ca8fe0_0 .net "d1", 7 0, L_0x560770cc8ea0;  1 drivers
v0x560770ca90c0_0 .net "s", 0 0, v0x560770cb3d60_0;  alias, 1 drivers
v0x560770ca9160_0 .net "y", 7 0, L_0x560770cc8e00;  alias, 1 drivers
L_0x560770cc8e00 .functor MUXZ 8, L_0x560770cc7f40, L_0x560770cc8ea0, v0x560770cb3d60_0, C4<>;
S_0x560770ca92f0 .scope module, "mux_6" "mux2" 4 54, 6 47 0, S_0x560770c72ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x560770ca94c0 .param/l "WIDTH" 0 6 47, +C4<00000000000000000000000000001010>;
v0x560770ca9590_0 .net "d0", 9 0, L_0x560770cc8790;  alias, 1 drivers
v0x560770ca96a0_0 .net "d1", 9 0, v0x560770caa110_0;  alias, 1 drivers
v0x560770ca9760_0 .net "s", 0 0, L_0x560770cca5a0;  alias, 1 drivers
v0x560770ca9830_0 .net "y", 9 0, L_0x560770cc9bc0;  alias, 1 drivers
L_0x560770cc9bc0 .functor MUXZ 10, L_0x560770cc8790, v0x560770caa110_0, L_0x560770cca5a0, C4<>;
S_0x560770ca99c0 .scope module, "mux_7" "mux41" 4 56, 6 110 0, S_0x560770c72ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "a"
    .port_info 1 /INPUT 10 "b"
    .port_info 2 /INPUT 10 "c"
    .port_info 3 /INPUT 10 "d"
    .port_info 4 /INPUT 2 "s"
    .port_info 5 /OUTPUT 10 "out"
P_0x560770ca9b90 .param/l "WIDTH" 0 6 110, +C4<00000000000000000000000000001010>;
v0x560770ca9d60_0 .net "a", 9 0, L_0x560770cc9e50;  alias, 1 drivers
v0x560770ca9e60_0 .net "b", 9 0, L_0x560770cc9ec0;  alias, 1 drivers
v0x560770ca9f40_0 .net "c", 9 0, L_0x560770cc9f30;  alias, 1 drivers
v0x560770caa030_0 .net "d", 9 0, L_0x560770cc9fa0;  alias, 1 drivers
v0x560770caa110_0 .var "out", 9 0;
v0x560770caa220_0 .net "s", 1 0, L_0x560770cc9cb0;  1 drivers
E_0x560770ca9cd0/0 .event edge, v0x560770caa220_0, v0x560770caa030_0, v0x560770ca9f40_0, v0x560770ca9e60_0;
E_0x560770ca9cd0/1 .event edge, v0x560770ca9d60_0;
E_0x560770ca9cd0 .event/or E_0x560770ca9cd0/0, E_0x560770ca9cd0/1;
S_0x560770caa3e0 .scope module, "pc" "registro" 4 11, 6 36 0, S_0x560770c72ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 10 "d"
    .port_info 3 /OUTPUT 10 "q"
P_0x560770caa5b0 .param/l "WIDTH" 0 6 36, +C4<00000000000000000000000000001010>;
v0x560770caa720_0 .net "clk", 0 0, v0x560770cb6470_0;  alias, 1 drivers
v0x560770caa7e0_0 .net "d", 9 0, L_0x560770cc9bc0;  alias, 1 drivers
v0x560770caa8d0_0 .var "q", 9 0;
v0x560770caa9d0_0 .net "reset", 0 0, v0x560770cb6e70_0;  alias, 1 drivers
S_0x560770caaab0 .scope module, "pila1" "pila" 4 28, 6 67 0, S_0x560770c72ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "push"
    .port_info 3 /INPUT 1 "pop"
    .port_info 4 /INPUT 10 "inpush"
    .port_info 5 /OUTPUT 10 "outpop"
v0x560770caada0_0 .net "clk", 0 0, v0x560770cb6470_0;  alias, 1 drivers
v0x560770caae60_0 .net "inpush", 9 0, L_0x560770cc8790;  alias, 1 drivers
v0x560770caaf70 .array "mem", 7 0, 9 0;
v0x560770cab010_0 .var "outpop", 9 0;
v0x560770cab0d0_0 .net "pop", 0 0, v0x560770cb3a40_0;  alias, 1 drivers
v0x560770cab1c0_0 .net "push", 0 0, L_0x560770cca6f0;  alias, 1 drivers
v0x560770cab280_0 .net "reset", 0 0, v0x560770cb6e70_0;  alias, 1 drivers
v0x560770cab320_0 .var "sp", 2 0;
E_0x560770caad20/0 .event edge, v0x560770cab0d0_0, v0x560770cab1c0_0;
E_0x560770caad20/1 .event posedge, v0x560770ca5730_0;
E_0x560770caad20 .event/or E_0x560770caad20/0, E_0x560770caad20/1;
S_0x560770cab500 .scope module, "reg1" "registro_mod" 4 36, 6 129 0, S_0x560770c72ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "d"
    .port_info 3 /OUTPUT 8 "q"
P_0x560770cab6d0 .param/l "WIDTH" 0 6 129, +C4<00000000000000000000000000001000>;
v0x560770cab850_0 .net "clk", 0 0, L_0x560770cc9920;  alias, 1 drivers
v0x560770cab930_0 .net "d", 7 0, L_0x560770cc8e00;  alias, 1 drivers
v0x560770caba20_0 .var "q", 7 0;
v0x560770cabaf0_0 .net "reset", 0 0, v0x560770cb6e70_0;  alias, 1 drivers
E_0x560770ca72e0/0 .event negedge, v0x560770cab850_0;
E_0x560770ca72e0/1 .event posedge, v0x560770ca5730_0;
E_0x560770ca72e0 .event/or E_0x560770ca72e0/0, E_0x560770ca72e0/1;
S_0x560770cabc40 .scope module, "reg2" "registro_mod" 4 38, 6 129 0, S_0x560770c72ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "d"
    .port_info 3 /OUTPUT 8 "q"
P_0x560770cabdc0 .param/l "WIDTH" 0 6 129, +C4<00000000000000000000000000001000>;
v0x560770cabf80_0 .net "clk", 0 0, L_0x560770cc9990;  alias, 1 drivers
v0x560770cac060_0 .net "d", 7 0, L_0x560770cc8e00;  alias, 1 drivers
v0x560770cac170_0 .var "q", 7 0;
v0x560770cac230_0 .net "reset", 0 0, v0x560770cb6e70_0;  alias, 1 drivers
E_0x560770cabf00/0 .event negedge, v0x560770cabf80_0;
E_0x560770cabf00/1 .event posedge, v0x560770ca5730_0;
E_0x560770cabf00 .event/or E_0x560770cabf00/0, E_0x560770cabf00/1;
S_0x560770cac380 .scope module, "reg3" "registro_mod" 4 40, 6 129 0, S_0x560770c72ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "d"
    .port_info 3 /OUTPUT 8 "q"
P_0x560770cac550 .param/l "WIDTH" 0 6 129, +C4<00000000000000000000000000001000>;
v0x560770cac710_0 .net "clk", 0 0, L_0x560770cc9a90;  alias, 1 drivers
v0x560770cac7f0_0 .net "d", 7 0, L_0x560770cc8e00;  alias, 1 drivers
v0x560770cac8b0_0 .var "q", 7 0;
v0x560770cac9a0_0 .net "reset", 0 0, v0x560770cb6e70_0;  alias, 1 drivers
E_0x560770cac690/0 .event negedge, v0x560770cac710_0;
E_0x560770cac690/1 .event posedge, v0x560770ca5730_0;
E_0x560770cac690 .event/or E_0x560770cac690/0, E_0x560770cac690/1;
S_0x560770cacaf0 .scope module, "reg4" "registro_mod" 4 42, 6 129 0, S_0x560770c72ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "d"
    .port_info 3 /OUTPUT 8 "q"
P_0x560770caccc0 .param/l "WIDTH" 0 6 129, +C4<00000000000000000000000000001000>;
v0x560770cace80_0 .net "clk", 0 0, L_0x560770cc9b00;  alias, 1 drivers
v0x560770cacf60_0 .net "d", 7 0, L_0x560770cc8e00;  alias, 1 drivers
v0x560770cad020_0 .var "q", 7 0;
v0x560770cad110_0 .net "reset", 0 0, v0x560770cb6e70_0;  alias, 1 drivers
E_0x560770cace00/0 .event negedge, v0x560770cace80_0;
E_0x560770cace00/1 .event posedge, v0x560770ca5730_0;
E_0x560770cace00 .event/or E_0x560770cace00/0, E_0x560770cace00/1;
S_0x560770cad260 .scope module, "reg_int_1" "reg_int_1" 4 58, 6 140 0, S_0x560770c72ac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 10 "s"
L_0x560770cc9e50 .functor BUFZ 10, v0x560770cad420_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v0x560770cad420_0 .var "reg_dat", 9 0;
v0x560770cad520_0 .net "s", 9 0, L_0x560770cc9e50;  alias, 1 drivers
S_0x560770cad600 .scope module, "reg_int_2" "reg_int_2" 4 60, 6 150 0, S_0x560770c72ac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 10 "s"
L_0x560770cc9ec0 .functor BUFZ 10, v0x560770cad7f0_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v0x560770cad7f0_0 .var "reg_dat", 9 0;
v0x560770cad8f0_0 .net "s", 9 0, L_0x560770cc9ec0;  alias, 1 drivers
S_0x560770cada00 .scope module, "reg_int_3" "reg_int_3" 4 62, 6 161 0, S_0x560770c72ac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 10 "s"
L_0x560770cc9f30 .functor BUFZ 10, v0x560770cadbf0_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v0x560770cadbf0_0 .var "reg_dat", 9 0;
v0x560770cadcf0_0 .net "s", 9 0, L_0x560770cc9f30;  alias, 1 drivers
S_0x560770cade00 .scope module, "reg_int_4" "reg_int_4" 4 64, 6 171 0, S_0x560770c72ac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 10 "s"
L_0x560770cc9fa0 .functor BUFZ 10, v0x560770cadff0_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v0x560770cadff0_0 .var "reg_dat", 9 0;
v0x560770cae0f0_0 .net "s", 9 0, L_0x560770cc9fa0;  alias, 1 drivers
S_0x560770cae200 .scope module, "regpro1" "regprog" 4 30, 6 95 0, S_0x560770c72ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we4"
    .port_info 2 /INPUT 12 "wra"
    .port_info 3 /INPUT 8 "wd"
    .port_info 4 /OUTPUT 8 "rd"
L_0x560770cc8690 .functor BUFZ 8, L_0x560770cc89e0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x560770cae480_0 .net *"_s0", 7 0, L_0x560770cc89e0;  1 drivers
v0x560770cae560_0 .net *"_s3", 7 0, L_0x560770cc8a80;  1 drivers
v0x560770cae640_0 .net *"_s4", 9 0, L_0x560770cc8b20;  1 drivers
L_0x7f2d0ca942e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560770cae730_0 .net *"_s7", 1 0, L_0x7f2d0ca942e8;  1 drivers
v0x560770cae810_0 .net "clk", 0 0, v0x560770cb6470_0;  alias, 1 drivers
v0x560770cae900_0 .net "rd", 7 0, L_0x560770cc8690;  alias, 1 drivers
v0x560770cae9c0 .array "regb", 255 0, 7 0;
v0x560770caea60_0 .net "wd", 7 0, L_0x560770cc77f0;  alias, 1 drivers
v0x560770caeb70_0 .net "we4", 0 0, v0x560770cb4210_0;  alias, 1 drivers
v0x560770caecc0_0 .net "wra", 11 0, L_0x560770cc8bc0;  1 drivers
L_0x560770cc89e0 .array/port v0x560770cae9c0, L_0x560770cc8b20;
L_0x560770cc8a80 .part L_0x560770cc8bc0, 4, 8;
L_0x560770cc8b20 .concat [ 8 2 0 0], L_0x560770cc8a80, L_0x7f2d0ca942e8;
S_0x560770caee40 .scope module, "sum1" "sum" 4 23, 6 29 0, S_0x560770c72ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "a"
    .port_info 1 /INPUT 10 "b"
    .port_info 2 /OUTPUT 10 "y"
v0x560770caf030_0 .net "a", 9 0, v0x560770caa8d0_0;  alias, 1 drivers
L_0x7f2d0ca942a0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x560770caf160_0 .net "b", 9 0, L_0x7f2d0ca942a0;  1 drivers
v0x560770caf240_0 .net "y", 9 0, L_0x560770cc85f0;  alias, 1 drivers
L_0x560770cc85f0 .arith/sum 10, v0x560770caa8d0_0, L_0x7f2d0ca942a0;
S_0x560770cb2ff0 .scope module, "uc_1" "uc" 3 11, 8 1 0, S_0x560770c74120;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "opcode"
    .port_info 1 /INPUT 1 "z"
    .port_info 2 /OUTPUT 1 "s_inc"
    .port_info 3 /OUTPUT 1 "we3"
    .port_info 4 /OUTPUT 1 "wez"
    .port_info 5 /OUTPUT 1 "s_pila"
    .port_info 6 /OUTPUT 1 "push"
    .port_info 7 /OUTPUT 1 "pop"
    .port_info 8 /OUTPUT 1 "we4"
    .port_info 9 /OUTPUT 1 "s_out"
    .port_info 10 /OUTPUT 1 "we5"
    .port_info 11 /OUTPUT 1 "timer_enable"
    .port_info 12 /OUTPUT 2 "s_port"
    .port_info 13 /OUTPUT 2 "s_inm"
    .port_info 14 /OUTPUT 3 "op_alu"
    .port_info 15 /INPUT 1 "ie1"
    .port_info 16 /INPUT 1 "ie2"
    .port_info 17 /INPUT 1 "ie3"
    .port_info 18 /INPUT 1 "ie4"
v0x560770cb34b0_0 .net "ie1", 0 0, v0x560770cb6860_0;  alias, 1 drivers
v0x560770cb35c0_0 .net "ie2", 0 0, v0x560770cb6900_0;  alias, 1 drivers
v0x560770cb36d0_0 .net "ie3", 0 0, v0x560770cb69a0_0;  alias, 1 drivers
v0x560770cb37c0_0 .net "ie4", 0 0, v0x560770cb6a40_0;  alias, 1 drivers
v0x560770cb3860_0 .var "op_alu", 2 0;
v0x560770cb39a0_0 .net "opcode", 15 0, L_0x560770ccab90;  alias, 1 drivers
v0x560770cb3a40_0 .var "pop", 0 0;
v0x560770cb3b30_0 .var "push", 0 0;
v0x560770cb3bd0_0 .var "s_inc", 0 0;
v0x560770cb3c70_0 .var "s_inm", 1 0;
v0x560770cb3d60_0 .var "s_out", 0 0;
v0x560770cb3e50_0 .var "s_pila", 0 0;
v0x560770cb3f40_0 .var "s_port", 1 0;
v0x560770cb4030_0 .var "timer_enable", 0 0;
v0x560770cb4120_0 .var "we3", 0 0;
v0x560770cb4210_0 .var "we4", 0 0;
v0x560770cb4300_0 .var "we5", 0 0;
v0x560770cb44b0_0 .var "wez", 0 0;
v0x560770cb45a0_0 .net "z", 0 0, v0x560770ca5f30_0;  alias, 1 drivers
E_0x560770cb3450 .event edge, v0x560770cb0c30_0;
    .scope S_0x560770caa3e0;
T_0 ;
    %wait E_0x560770c8be40;
    %load/vec4 v0x560770caa9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x560770caa8d0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x560770caa7e0_0;
    %assign/vec4 v0x560770caa8d0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x560770ca6130;
T_1 ;
    %vpi_call 7 11 "$readmemb", "progfile.dat", v0x560770ca67e0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x560770ca1df0;
T_2 ;
    %vpi_call 6 14 "$readmemb", "regfile.dat", v0x560770ca3310 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x560770ca1df0;
T_3 ;
    %wait E_0x560770c28df0;
    %load/vec4 v0x560770ca3570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x560770ca3490_0;
    %load/vec4 v0x560770ca33b0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560770ca3310, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x560770ca70c0;
T_4 ;
    %wait E_0x560770ca73c0;
    %load/vec4 v0x560770ca7900_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %jmp T_4.4;
T_4.0 ;
    %load/vec4 v0x560770ca7450_0;
    %assign/vec4 v0x560770ca77f0_0, 0;
    %jmp T_4.4;
T_4.1 ;
    %load/vec4 v0x560770ca7560_0;
    %assign/vec4 v0x560770ca77f0_0, 0;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v0x560770ca7620_0;
    %assign/vec4 v0x560770ca77f0_0, 0;
    %jmp T_4.4;
T_4.3 ;
    %load/vec4 v0x560770ca7710_0;
    %assign/vec4 v0x560770ca77f0_0, 0;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x560770c72300;
T_5 ;
    %wait E_0x560770c28b80;
    %load/vec4 v0x560770c7da90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x560770bf6210_0, 0, 8;
    %jmp T_5.9;
T_5.0 ;
    %load/vec4 v0x560770c60450_0;
    %store/vec4 v0x560770bf6210_0, 0, 8;
    %jmp T_5.9;
T_5.1 ;
    %load/vec4 v0x560770c60450_0;
    %inv;
    %store/vec4 v0x560770bf6210_0, 0, 8;
    %jmp T_5.9;
T_5.2 ;
    %load/vec4 v0x560770c60450_0;
    %load/vec4 v0x560770c60520_0;
    %add;
    %store/vec4 v0x560770bf6210_0, 0, 8;
    %jmp T_5.9;
T_5.3 ;
    %load/vec4 v0x560770c60450_0;
    %load/vec4 v0x560770c60520_0;
    %sub;
    %store/vec4 v0x560770bf6210_0, 0, 8;
    %jmp T_5.9;
T_5.4 ;
    %load/vec4 v0x560770c60450_0;
    %load/vec4 v0x560770c60520_0;
    %and;
    %store/vec4 v0x560770bf6210_0, 0, 8;
    %jmp T_5.9;
T_5.5 ;
    %load/vec4 v0x560770c60450_0;
    %load/vec4 v0x560770c60520_0;
    %or;
    %store/vec4 v0x560770bf6210_0, 0, 8;
    %jmp T_5.9;
T_5.6 ;
    %load/vec4 v0x560770c60450_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x560770bf6210_0, 0, 8;
    %jmp T_5.9;
T_5.7 ;
    %load/vec4 v0x560770c60520_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x560770bf6210_0, 0, 8;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x560770ca5ab0;
T_6 ;
    %wait E_0x560770c8be40;
    %load/vec4 v0x560770ca5fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560770ca5f30_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x560770ca5c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x560770ca5e60_0;
    %assign/vec4 v0x560770ca5f30_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x560770caaab0;
T_7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x560770cab320_0, 0, 3;
    %end;
    .thread T_7;
    .scope S_0x560770caaab0;
T_8 ;
    %wait E_0x560770caad20;
    %load/vec4 v0x560770cab280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x560770cab320_0, 0, 3;
T_8.0 ;
    %load/vec4 v0x560770cab1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x560770caae60_0;
    %load/vec4 v0x560770cab320_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x560770caaf70, 4, 0;
    %load/vec4 v0x560770cab320_0;
    %addi 1, 0, 3;
    %store/vec4 v0x560770cab320_0, 0, 3;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x560770cab010_0, 0, 10;
T_8.2 ;
    %load/vec4 v0x560770cab0d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x560770cab320_0;
    %subi 1, 0, 3;
    %store/vec4 v0x560770cab320_0, 0, 3;
    %load/vec4 v0x560770cab320_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x560770caaf70, 4;
    %store/vec4 v0x560770cab010_0, 0, 10;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x560770cae200;
T_9 ;
    %vpi_call 6 101 "$readmemb", "regdata.dat", v0x560770cae9c0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x560770cae200;
T_10 ;
    %wait E_0x560770c28df0;
    %load/vec4 v0x560770caeb70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x560770caea60_0;
    %load/vec4 v0x560770caecc0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560770cae9c0, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x560770ca81c0;
T_11 ;
    %wait E_0x560770ca84d0;
    %load/vec4 v0x560770ca8a20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %jmp T_11.4;
T_11.0 ;
    %load/vec4 v0x560770ca8560_0;
    %assign/vec4 v0x560770ca8910_0, 0;
    %jmp T_11.4;
T_11.1 ;
    %load/vec4 v0x560770ca8660_0;
    %assign/vec4 v0x560770ca8910_0, 0;
    %jmp T_11.4;
T_11.2 ;
    %load/vec4 v0x560770ca8740_0;
    %assign/vec4 v0x560770ca8910_0, 0;
    %jmp T_11.4;
T_11.3 ;
    %load/vec4 v0x560770ca8830_0;
    %assign/vec4 v0x560770ca8910_0, 0;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x560770cab500;
T_12 ;
    %wait E_0x560770ca72e0;
    %load/vec4 v0x560770cabaf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x560770caba20_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x560770cab930_0;
    %assign/vec4 v0x560770caba20_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x560770cabc40;
T_13 ;
    %wait E_0x560770cabf00;
    %load/vec4 v0x560770cac230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x560770cac170_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x560770cac060_0;
    %assign/vec4 v0x560770cac170_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x560770cac380;
T_14 ;
    %wait E_0x560770cac690;
    %load/vec4 v0x560770cac9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x560770cac8b0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x560770cac7f0_0;
    %assign/vec4 v0x560770cac8b0_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x560770cacaf0;
T_15 ;
    %wait E_0x560770cace00;
    %load/vec4 v0x560770cad110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x560770cad020_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x560770cacf60_0;
    %assign/vec4 v0x560770cad020_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x560770ca99c0;
T_16 ;
    %wait E_0x560770ca9cd0;
    %load/vec4 v0x560770caa220_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %jmp T_16.4;
T_16.0 ;
    %load/vec4 v0x560770ca9d60_0;
    %assign/vec4 v0x560770caa110_0, 0;
    %jmp T_16.4;
T_16.1 ;
    %load/vec4 v0x560770ca9e60_0;
    %assign/vec4 v0x560770caa110_0, 0;
    %jmp T_16.4;
T_16.2 ;
    %load/vec4 v0x560770ca9f40_0;
    %assign/vec4 v0x560770caa110_0, 0;
    %jmp T_16.4;
T_16.3 ;
    %load/vec4 v0x560770caa030_0;
    %assign/vec4 v0x560770caa110_0, 0;
    %jmp T_16.4;
T_16.4 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x560770cad260;
T_17 ;
    %pushi/vec4 1019, 0, 10;
    %store/vec4 v0x560770cad420_0, 0, 10;
    %end;
    .thread T_17;
    .scope S_0x560770cad600;
T_18 ;
    %pushi/vec4 1022, 0, 10;
    %store/vec4 v0x560770cad7f0_0, 0, 10;
    %end;
    .thread T_18;
    .scope S_0x560770cada00;
T_19 ;
    %pushi/vec4 1021, 0, 10;
    %store/vec4 v0x560770cadbf0_0, 0, 10;
    %end;
    .thread T_19;
    .scope S_0x560770cade00;
T_20 ;
    %pushi/vec4 10, 0, 10;
    %store/vec4 v0x560770cadff0_0, 0, 10;
    %end;
    .thread T_20;
    .scope S_0x560770ca4d70;
T_21 ;
    %wait E_0x560770ca5020;
    %load/vec4 v0x560770ca5670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x560770ca5180_0;
    %load/vec4 v0x560770ca58d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x560770ca5260_0, 0;
T_21.0 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x560770ca4d70;
T_22 ;
    %pushi/vec4 0, 0, 28;
    %store/vec4 v0x560770ca54b0_0, 0, 28;
    %end;
    .thread T_22;
    .scope S_0x560770ca4d70;
T_23 ;
    %wait E_0x560770c8bc10;
    %load/vec4 v0x560770ca5260_0;
    %parti/s 3, 6, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_23.4, 6;
    %jmp T_23.6;
T_23.0 ;
    %pushi/vec4 20, 0, 28;
    %store/vec4 v0x560770ca5590_0, 0, 28;
    %jmp T_23.6;
T_23.1 ;
    %pushi/vec4 200, 0, 28;
    %store/vec4 v0x560770ca5590_0, 0, 28;
    %jmp T_23.6;
T_23.2 ;
    %pushi/vec4 2000, 0, 28;
    %store/vec4 v0x560770ca5590_0, 0, 28;
    %jmp T_23.6;
T_23.3 ;
    %pushi/vec4 20000, 0, 28;
    %store/vec4 v0x560770ca5590_0, 0, 28;
    %jmp T_23.6;
T_23.4 ;
    %pushi/vec4 1200000, 0, 28;
    %store/vec4 v0x560770ca5590_0, 0, 28;
    %jmp T_23.6;
T_23.6 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x560770ca4d70;
T_24 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x560770ca57f0_0, 0, 6;
    %end;
    .thread T_24;
    .scope S_0x560770ca4d70;
T_25 ;
    %wait E_0x560770c28df0;
    %load/vec4 v0x560770ca54b0_0;
    %pad/u 32;
    %load/vec4 v0x560770ca5590_0;
    %pad/u 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_25.0, 4;
    %load/vec4 v0x560770ca57f0_0;
    %addi 1, 0, 6;
    %store/vec4 v0x560770ca57f0_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x560770ca5670_0;
    %and;
    %store/vec4 v0x560770ca53c0_0, 0, 1;
    %jmp T_25.1;
T_25.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770ca53c0_0, 0, 1;
    %load/vec4 v0x560770ca57f0_0;
    %store/vec4 v0x560770ca57f0_0, 0, 6;
T_25.1 ;
    %load/vec4 v0x560770ca57f0_0;
    %load/vec4 v0x560770ca5260_0;
    %parti/s 6, 0, 2;
    %cmp/e;
    %jmp/0xz  T_25.2, 4;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x560770ca57f0_0, 0, 6;
    %jmp T_25.3;
T_25.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770ca53c0_0, 0, 1;
T_25.3 ;
    %load/vec4 v0x560770ca54b0_0;
    %addi 1, 0, 28;
    %assign/vec4 v0x560770ca54b0_0, 0;
    %jmp T_25;
    .thread T_25;
    .scope S_0x560770cb2ff0;
T_26 ;
    %wait E_0x560770cb3450;
    %load/vec4 v0x560770cb39a0_0;
    %parti/s 6, 10, 5;
    %dup/vec4;
    %pushi/vec4 0, 31, 6;
    %cmp/z;
    %jmp/1 T_26.0, 4;
    %dup/vec4;
    %pushi/vec4 32, 3, 6;
    %cmp/z;
    %jmp/1 T_26.1, 4;
    %dup/vec4;
    %pushi/vec4 48, 0, 6;
    %cmp/z;
    %jmp/1 T_26.2, 4;
    %dup/vec4;
    %pushi/vec4 49, 0, 6;
    %cmp/z;
    %jmp/1 T_26.3, 4;
    %dup/vec4;
    %pushi/vec4 50, 0, 6;
    %cmp/z;
    %jmp/1 T_26.4, 4;
    %dup/vec4;
    %pushi/vec4 51, 0, 6;
    %cmp/z;
    %jmp/1 T_26.5, 4;
    %dup/vec4;
    %pushi/vec4 52, 0, 6;
    %cmp/z;
    %jmp/1 T_26.6, 4;
    %dup/vec4;
    %pushi/vec4 53, 0, 6;
    %cmp/z;
    %jmp/1 T_26.7, 4;
    %dup/vec4;
    %pushi/vec4 54, 0, 6;
    %cmp/z;
    %jmp/1 T_26.8, 4;
    %dup/vec4;
    %pushi/vec4 55, 0, 6;
    %cmp/z;
    %jmp/1 T_26.9, 4;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/z;
    %jmp/1 T_26.10, 4;
    %dup/vec4;
    %pushi/vec4 56, 3, 6;
    %cmp/z;
    %jmp/1 T_26.11, 4;
    %dup/vec4;
    %pushi/vec4 60, 3, 6;
    %cmp/z;
    %jmp/1 T_26.12, 4;
    %jmp T_26.14;
T_26.0 ;
    %load/vec4 v0x560770cb39a0_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x560770cb3860_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560770cb3bd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560770cb3c70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb3e50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560770cb4120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb3b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb3a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb4210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb4300_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560770cb44b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560770cb3f40_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb3d60_0, 0, 1;
    %jmp T_26.14;
T_26.1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x560770cb3860_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x560770cb3c70_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560770cb4120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560770cb3bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb3e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb3b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb3a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb4210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb4300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb3d60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560770cb3f40_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb44b0_0, 0, 1;
    %jmp T_26.14;
T_26.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb3bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb3e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb3b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb3a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb4120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb4210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb4300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb44b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb3d60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560770cb3f40_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x560770cb3860_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560770cb3c70_0, 0, 2;
    %jmp T_26.14;
T_26.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb3e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb4120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb4210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb4300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb44b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb3b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb3a40_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560770cb3f40_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560770cb3c70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb3d60_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x560770cb3860_0, 0, 3;
    %load/vec4 v0x560770cb45a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_26.15, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb3bd0_0, 0, 1;
    %jmp T_26.16;
T_26.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560770cb3bd0_0, 0, 1;
T_26.16 ;
    %jmp T_26.14;
T_26.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb4120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb4210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb4300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb44b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb3b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb3a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb3e50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560770cb3f40_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560770cb3c70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb3d60_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x560770cb3860_0, 0, 3;
    %load/vec4 v0x560770cb45a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_26.17, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb3bd0_0, 0, 1;
    %jmp T_26.18;
T_26.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560770cb3bd0_0, 0, 1;
T_26.18 ;
    %jmp T_26.14;
T_26.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560770cb3b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb3a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb4120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb4210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb4300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb44b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb3e50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560770cb3f40_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb3d60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560770cb3bd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560770cb3c70_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x560770cb3860_0, 0, 3;
    %jmp T_26.14;
T_26.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560770cb3a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb3b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb4120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb4210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb4300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb44b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560770cb3e50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560770cb3f40_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb3d60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560770cb3bd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560770cb3c70_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x560770cb3860_0, 0, 3;
    %jmp T_26.14;
T_26.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb3b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb3a40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560770cb4120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb4210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb4300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb44b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb3e50_0, 0, 1;
    %load/vec4 v0x560770cb39a0_0;
    %parti/s 2, 4, 4;
    %store/vec4 v0x560770cb3f40_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb3d60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560770cb3bd0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x560770cb3c70_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x560770cb3860_0, 0, 3;
    %jmp T_26.14;
T_26.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb3b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb3a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb4120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb4210_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560770cb4300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb44b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb3e50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560770cb3f40_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb3d60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560770cb3bd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560770cb3c70_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x560770cb3860_0, 0, 3;
    %jmp T_26.14;
T_26.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb3b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb3a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb4120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb4210_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560770cb4300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb44b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb3e50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560770cb3f40_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560770cb3d60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560770cb3bd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560770cb3c70_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x560770cb3860_0, 0, 3;
    %jmp T_26.14;
T_26.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb3b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb3a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb4120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb4210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb4300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb44b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb3e50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560770cb3f40_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560770cb3d60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560770cb3bd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560770cb3c70_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x560770cb3860_0, 0, 3;
    %load/vec4 v0x560770cb39a0_0;
    %parti/s 1, 9, 5;
    %store/vec4 v0x560770cb4030_0, 0, 1;
    %jmp T_26.14;
T_26.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb3b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb3a40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560770cb4120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb4210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb4300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb44b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb3e50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560770cb3f40_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb3d60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560770cb3bd0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x560770cb3c70_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x560770cb3860_0, 0, 3;
    %jmp T_26.14;
T_26.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560770cb3bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb3b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb3a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb4120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560770cb4210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb4300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb44b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb3e50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560770cb3f40_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb3d60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560770cb3bd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560770cb3c70_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x560770cb3860_0, 0, 3;
    %jmp T_26.14;
T_26.14 ;
    %pop/vec4 1;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x560770c79ff0;
T_27 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560770cb6470_0, 0, 1;
    %delay 2500000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb6470_0, 0, 1;
    %delay 2500000, 0;
    %jmp T_27;
    .thread T_27;
    .scope S_0x560770c79ff0;
T_28 ;
    %vpi_call 2 30 "$dumpfile", "cpu_tb.vcd" {0 0 0};
    %vpi_call 2 32 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560770cb6e70_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb6e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb6860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb6900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb69a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560770cb6a40_0, 0, 1;
    %end;
    .thread T_28;
    .scope S_0x560770c79ff0;
T_29 ;
    %delay 2500000, 0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x560770cb6530_0, 0, 8;
    %delay 2500000, 0;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x560770cb6530_0, 0, 8;
    %jmp T_29;
    .thread T_29;
    .scope S_0x560770c79ff0;
T_30 ;
    %delay 891896832, 58;
    %vpi_call 2 55 "$finish" {0 0 0};
    %end;
    .thread T_30;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "cpu.v";
    "cd.v";
    "alu.v";
    "componentes.v";
    "memprog.v";
    "uc.v";
