<html>
 <head>  <link rel="stylesheet" href="../def-style.css"></head> 
 <body> 
  <h2>SHA512H</h2> 
  <p>SHA512 Hash update part 1 takes the values from the three 128-bit source SIMD&amp;FP registers and produces a 128-bit output value that combines the sigma1 and chi functions of two iterations of the SHA512 computation. It returns this value to the destination SIMD&amp;FP register.</p> 
  <p>This instruction is implemented only when <em>FEAT_SHA512</em> is implemented.</p> 
  <h3><a id="iclass_advsimd"></a>Advanced SIMD<span><br></br>(FEAT_SHA512) </span></h3> 
  <p></p> 
  <div> 
   <table> 
    <thead> 
     <tr> 
      <td>31</td> 
      <td>30</td> 
      <td>29</td> 
      <td>28</td> 
      <td>27</td> 
      <td>26</td> 
      <td>25</td> 
      <td>24</td> 
      <td>23</td> 
      <td>22</td> 
      <td>21</td> 
      <td>20</td> 
      <td>19</td> 
      <td>18</td> 
      <td>17</td> 
      <td>16</td> 
      <td>15</td> 
      <td>14</td> 
      <td>13</td> 
      <td>12</td> 
      <td>11</td> 
      <td>10</td> 
      <td>9</td> 
      <td>8</td> 
      <td>7</td> 
      <td>6</td> 
      <td>5</td> 
      <td>4</td> 
      <td>3</td> 
      <td>2</td> 
      <td>1</td> 
      <td>0</td> 
     </tr> 
    </thead> 
    <tbody> 
     <tr> 
      <td>1</td> 
      <td>1</td> 
      <td>0</td> 
      <td>0</td> 
      <td>1</td> 
      <td>1</td> 
      <td>1</td> 
      <td>0</td> 
      <td>0</td> 
      <td>1</td> 
      <td>1</td> 
      <td colspan="5">Rm</td> 
      <td>1</td> 
      <td>0</td> 
      <td>0</td> 
      <td>0</td> 
      <td>0</td> 
      <td>0</td> 
      <td colspan="5">Rn</td> 
      <td colspan="5">Rd</td> 
     </tr> 
    </tbody> 
   </table> 
  </div> 
  <div> 
   <h4></h4> 
   <a id="SHA512H_QQV_cryptosha512_3"></a> 
   <p>SHA512H <a title="128-bit SIMD&amp;FP source and destination register (field &quot;Rd&quot;)" class="document-topic">&lt;Qd&gt;</a>, <a title="Second 128-bit SIMD&amp;FP source register (field &quot;Rn&quot;)" class="document-topic">&lt;Qn&gt;</a>, <a title="Third SIMD&amp;FP source register (field &quot;Rm&quot;)" class="document-topic">&lt;Vm&gt;</a>.2D</p> 
  </div> 
  <pre>if !<a title="function: boolean HaveSHA512Ext()" class="document-topic">HaveSHA512Ext</a>() then UNDEFINED;
integer d = <a title="function: integer UInt(bits(N) x)" class="document-topic">UInt</a>(Rd);
integer n = <a title="function: integer UInt(bits(N) x)" class="document-topic">UInt</a>(Rn);
integer m = <a title="function: integer UInt(bits(N) x)" class="document-topic">UInt</a>(Rm);</pre> 
  <div></div> 
  <h3>Assembler Symbols</h3> 
  <div> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;Qd&gt;</td> 
      <td><a id="sa_qd"></a> <p>Is the 128-bit name of the SIMD&amp;FP source and destination register, encoded in the "Rd" field.</p> </td> 
     </tr> 
    </tbody> 
   </table> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;Qn&gt;</td> 
      <td><a id="sa_qn"></a> <p>Is the 128-bit name of the second SIMD&amp;FP source register, encoded in the "Rn" field.</p> </td> 
     </tr> 
    </tbody> 
   </table> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;Vm&gt;</td> 
      <td><a id="sa_vm"></a> <p>Is the name of the third SIMD&amp;FP source register, encoded in the "Rm" field.</p> </td> 
     </tr> 
    </tbody> 
   </table> 
  </div> 
  <div></div> 
  <div> 
   <a id="execute"></a> 
   <h3>Operation</h3> 
   <pre><a title="function: AArch64.CheckFPAdvSIMDEnabled()" class="document-topic">AArch64.CheckFPAdvSIMDEnabled</a>();

bits(128) Vtmp;
bits(64)  MSigma1;
bits(64)  tmp;
bits(128) x = <a title="accessor: bits(width) V[integer n, integer width]" class="document-topic">V</a>[n, 128];
bits(128) y = <a title="accessor: bits(width) V[integer n, integer width]" class="document-topic">V</a>[m, 128];
bits(128) w = <a title="accessor: bits(width) V[integer n, integer width]" class="document-topic">V</a>[d, 128];

MSigma1 =  <a title="function: bits(N) ROR(bits(N) x, integer shift)" class="document-topic">ROR</a>(y&lt;127:64&gt;, 14) EOR <a title="function: bits(N) ROR(bits(N) x, integer shift)" class="document-topic">ROR</a>(y&lt;127:64&gt;,18) EOR <a title="function: bits(N) ROR(bits(N) x, integer shift)" class="document-topic">ROR</a>(y&lt;127:64&gt;,41);
Vtmp&lt;127:64&gt; =  (y&lt;127:64&gt; AND x&lt;63:0&gt;) EOR (NOT(y&lt;127:64&gt;) AND x&lt;127:64&gt;);
Vtmp&lt;127:64&gt; = (Vtmp&lt;127:64&gt; + MSigma1 +  w&lt;127:64&gt;);
tmp = Vtmp&lt;127:64&gt; + y&lt;63:0&gt;;
MSigma1 = <a title="function: bits(N) ROR(bits(N) x, integer shift)" class="document-topic">ROR</a>(tmp, 14) EOR <a title="function: bits(N) ROR(bits(N) x, integer shift)" class="document-topic">ROR</a>(tmp,18) EOR <a title="function: bits(N) ROR(bits(N) x, integer shift)" class="document-topic">ROR</a>(tmp,41);
Vtmp&lt;63:0&gt; = (tmp AND y&lt;127:64&gt;) EOR (NOT(tmp) AND x&lt;63:0&gt;);
Vtmp&lt;63:0&gt; = (Vtmp&lt;63:0&gt; + MSigma1 + w&lt;63:0&gt;);
<a title="accessor: V[integer n, integer width] = bits(width) value" class="document-topic">V</a>[d, 128] =  Vtmp;</pre> 
  </div> 
  <h3>Operational information</h3> 
  <p>If PSTATE.DIT is 1:</p> 
  <ul> 
   <li>The execution time of this instruction is independent of: 
    <ul> 
     <li>The values of the data supplied in any of its registers.</li> 
     <li>The values of the NZCV flags.</li> 
    </ul></li> 
   <li>The response of this instruction to asynchronous exceptions does not vary based on: 
    <ul> 
     <li>The values of the data supplied in any of its registers.</li> 
     <li>The values of the NZCV flags.</li> 
    </ul></li> 
  </ul>  
 </body>
</html>