/* Generated by Yosys 0.62 (git sha1 7326bb7d6641500ecb285c291a54a662cb1e76cf, g++ 14.3.0-16 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/home/conda/feedstock_root/build_artifacts/yosys_1770212898249/work=/usr/local/src/conda/yosys-0.62 -fdebug-prefix-map=/home/dp665/.conda/envs/synth-research=/usr/local/src/conda-prefix -fPIC -O3) */

module uvwx_flat(CMP, ADDR_0, ADDR_1, ADDR_2, ADDR_3, ADDR_4, ADDR_5, ADDR_6, ADDR_7, ADDR_8, ADDR_9, ADDR_10, ADDR_11, ADDR_12, ADDR_13, ADDR_14, ADDR_15, ADDR_16, ADDR_17, ADDR_18, ADDR_19
, ADDR_20, ADDR_21, ADDR_22, ADDR_23, ADDR_24, ADDR_25, ADDR_26, ADDR_27, ADDR_28, ADDR_29, ADDR_30, ADDR_31, BASE_10, BASE_11, BASE_12, BASE_13, BASE_14, BASE_15, BASE_16, BASE_17, BASE_18
, BASE_19, BASE_20, BASE_21, BASE_22, BASE_23, BASE_24, BASE_25, BASE_26, BASE_27, BASE_28, BASE_29, BASE_30, BASE_31, TOP_4, TOP_5, TOP_6, TOP_7, TOP_8, TOP_9, TOP_10, TOP_11
, TOP_12, TOP_13, TOP_14, TOP_15);
  output CMP;
  wire CMP;
  input ADDR_0;
  wire ADDR_0;
  input ADDR_1;
  wire ADDR_1;
  input ADDR_2;
  wire ADDR_2;
  input ADDR_3;
  wire ADDR_3;
  input ADDR_4;
  wire ADDR_4;
  input ADDR_5;
  wire ADDR_5;
  input ADDR_6;
  wire ADDR_6;
  input ADDR_7;
  wire ADDR_7;
  input ADDR_8;
  wire ADDR_8;
  input ADDR_9;
  wire ADDR_9;
  input ADDR_10;
  wire ADDR_10;
  input ADDR_11;
  wire ADDR_11;
  input ADDR_12;
  wire ADDR_12;
  input ADDR_13;
  wire ADDR_13;
  input ADDR_14;
  wire ADDR_14;
  input ADDR_15;
  wire ADDR_15;
  input ADDR_16;
  wire ADDR_16;
  input ADDR_17;
  wire ADDR_17;
  input ADDR_18;
  wire ADDR_18;
  input ADDR_19;
  wire ADDR_19;
  input ADDR_20;
  wire ADDR_20;
  input ADDR_21;
  wire ADDR_21;
  input ADDR_22;
  wire ADDR_22;
  input ADDR_23;
  wire ADDR_23;
  input ADDR_24;
  wire ADDR_24;
  input ADDR_25;
  wire ADDR_25;
  input ADDR_26;
  wire ADDR_26;
  input ADDR_27;
  wire ADDR_27;
  input ADDR_28;
  wire ADDR_28;
  input ADDR_29;
  wire ADDR_29;
  input ADDR_30;
  wire ADDR_30;
  input ADDR_31;
  wire ADDR_31;
  input BASE_10;
  wire BASE_10;
  input BASE_11;
  wire BASE_11;
  input BASE_12;
  wire BASE_12;
  input BASE_13;
  wire BASE_13;
  input BASE_14;
  wire BASE_14;
  input BASE_15;
  wire BASE_15;
  input BASE_16;
  wire BASE_16;
  input BASE_17;
  wire BASE_17;
  input BASE_18;
  wire BASE_18;
  input BASE_19;
  wire BASE_19;
  input BASE_20;
  wire BASE_20;
  input BASE_21;
  wire BASE_21;
  input BASE_22;
  wire BASE_22;
  input BASE_23;
  wire BASE_23;
  input BASE_24;
  wire BASE_24;
  input BASE_25;
  wire BASE_25;
  input BASE_26;
  wire BASE_26;
  input BASE_27;
  wire BASE_27;
  input BASE_28;
  wire BASE_28;
  input BASE_29;
  wire BASE_29;
  input BASE_30;
  wire BASE_30;
  input BASE_31;
  wire BASE_31;
  input TOP_4;
  wire TOP_4;
  input TOP_5;
  wire TOP_5;
  input TOP_6;
  wire TOP_6;
  input TOP_7;
  wire TOP_7;
  input TOP_8;
  wire TOP_8;
  input TOP_9;
  wire TOP_9;
  input TOP_10;
  wire TOP_10;
  input TOP_11;
  wire TOP_11;
  input TOP_12;
  wire TOP_12;
  input TOP_13;
  wire TOP_13;
  input TOP_14;
  wire TOP_14;
  input TOP_15;
  wire TOP_15;
  wire _0_;
  wire _1_;
  wire _2_;
  wire BaseRangeCompare;
  assign _0_ = BaseRangeCompare & _1_;
  assign CMP = _0_ & _2_;
  assign _1_ = { ADDR_31, ADDR_30, ADDR_29, ADDR_28, ADDR_27, ADDR_26, ADDR_25, ADDR_24, ADDR_23, ADDR_22, ADDR_21, ADDR_20, ADDR_19, ADDR_18, ADDR_17, ADDR_16 } == { BASE_31, BASE_30, BASE_29, BASE_28, BASE_27, BASE_26, BASE_25, BASE_24, BASE_23, BASE_22, BASE_21, BASE_20, BASE_19, BASE_18, BASE_17, BASE_16 };
  assign BaseRangeCompare = { ADDR_15, ADDR_14, ADDR_13, ADDR_12, ADDR_11, ADDR_10 } >= { BASE_15, BASE_14, BASE_13, BASE_12, BASE_11, BASE_10 };
  assign _2_ = { ADDR_15, ADDR_14, ADDR_13, ADDR_12, ADDR_11, ADDR_10, ADDR_9, ADDR_8, ADDR_7, ADDR_6, ADDR_5, ADDR_4 } <= { TOP_15, TOP_14, TOP_13, TOP_12, TOP_11, TOP_10, TOP_9, TOP_8, TOP_7, TOP_6, TOP_5, TOP_4 };
endmodule
