Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Dec 14 18:07:59 2021
| Host         : DESKTOP-C10D95D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Basys3_timing_summary_routed.rpt -pb Basys3_timing_summary_routed.pb -rpx Basys3_timing_summary_routed.rpx -warn_on_violation
| Design       : Basys3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1072 register/latch pins with no clock driven by root clock pin: inst_Clock_Divider/internal_clock_reg/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: inst_Programmer/inst_UART/rx_state_reg[enable]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 10513 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.195        0.000                      0                 1613        0.238        0.000                      0                 1613        3.750        0.000                       0                  1546  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.195        0.000                      0                 1613        0.238        0.000                      0                 1613        3.750        0.000                       0                  1546  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.195ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.238ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.195ns  (required time - arrival time)
  Source:                 inst_Programmer/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ROM/memory_reg_1280_1535_26_26/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.277ns  (logic 0.580ns (10.991%)  route 4.697ns (89.009%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1545, routed)        1.544     5.065    inst_Programmer/clk_IBUF_BUFG
    SLICE_X49Y71         FDRE                                         r  inst_Programmer/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.456     5.521 r  inst_Programmer/ready_reg/Q
                         net (fo=16, routed)          0.858     6.378    inst_Programmer/ready
    SLICE_X40Y72         LUT5 (Prop_lut5_I4_O)        0.124     6.502 r  inst_Programmer/memory_reg_1280_1535_0_0_i_1__0/O
                         net (fo=92, routed)          3.840    10.342    inst_ROM/memory_reg_1280_1535_26_26/WE
    SLICE_X60Y57         RAMS64E                                      r  inst_ROM/memory_reg_1280_1535_26_26/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1545, routed)        1.507    14.848    inst_ROM/memory_reg_1280_1535_26_26/WCLK
    SLICE_X60Y57         RAMS64E                                      r  inst_ROM/memory_reg_1280_1535_26_26/RAMS64E_A/CLK
                         clock pessimism              0.258    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X60Y57         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.538    inst_ROM/memory_reg_1280_1535_26_26/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.538    
                         arrival time                         -10.342    
  -------------------------------------------------------------------
                         slack                                  4.195    

Slack (MET) :             4.195ns  (required time - arrival time)
  Source:                 inst_Programmer/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ROM/memory_reg_1280_1535_26_26/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.277ns  (logic 0.580ns (10.991%)  route 4.697ns (89.009%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1545, routed)        1.544     5.065    inst_Programmer/clk_IBUF_BUFG
    SLICE_X49Y71         FDRE                                         r  inst_Programmer/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.456     5.521 r  inst_Programmer/ready_reg/Q
                         net (fo=16, routed)          0.858     6.378    inst_Programmer/ready
    SLICE_X40Y72         LUT5 (Prop_lut5_I4_O)        0.124     6.502 r  inst_Programmer/memory_reg_1280_1535_0_0_i_1__0/O
                         net (fo=92, routed)          3.840    10.342    inst_ROM/memory_reg_1280_1535_26_26/WE
    SLICE_X60Y57         RAMS64E                                      r  inst_ROM/memory_reg_1280_1535_26_26/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1545, routed)        1.507    14.848    inst_ROM/memory_reg_1280_1535_26_26/WCLK
    SLICE_X60Y57         RAMS64E                                      r  inst_ROM/memory_reg_1280_1535_26_26/RAMS64E_B/CLK
                         clock pessimism              0.258    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X60Y57         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.538    inst_ROM/memory_reg_1280_1535_26_26/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         14.538    
                         arrival time                         -10.342    
  -------------------------------------------------------------------
                         slack                                  4.195    

Slack (MET) :             4.195ns  (required time - arrival time)
  Source:                 inst_Programmer/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ROM/memory_reg_1280_1535_26_26/RAMS64E_C/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.277ns  (logic 0.580ns (10.991%)  route 4.697ns (89.009%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1545, routed)        1.544     5.065    inst_Programmer/clk_IBUF_BUFG
    SLICE_X49Y71         FDRE                                         r  inst_Programmer/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.456     5.521 r  inst_Programmer/ready_reg/Q
                         net (fo=16, routed)          0.858     6.378    inst_Programmer/ready
    SLICE_X40Y72         LUT5 (Prop_lut5_I4_O)        0.124     6.502 r  inst_Programmer/memory_reg_1280_1535_0_0_i_1__0/O
                         net (fo=92, routed)          3.840    10.342    inst_ROM/memory_reg_1280_1535_26_26/WE
    SLICE_X60Y57         RAMS64E                                      r  inst_ROM/memory_reg_1280_1535_26_26/RAMS64E_C/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1545, routed)        1.507    14.848    inst_ROM/memory_reg_1280_1535_26_26/WCLK
    SLICE_X60Y57         RAMS64E                                      r  inst_ROM/memory_reg_1280_1535_26_26/RAMS64E_C/CLK
                         clock pessimism              0.258    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X60Y57         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.538    inst_ROM/memory_reg_1280_1535_26_26/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         14.538    
                         arrival time                         -10.342    
  -------------------------------------------------------------------
                         slack                                  4.195    

Slack (MET) :             4.195ns  (required time - arrival time)
  Source:                 inst_Programmer/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ROM/memory_reg_1280_1535_26_26/RAMS64E_D/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.277ns  (logic 0.580ns (10.991%)  route 4.697ns (89.009%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1545, routed)        1.544     5.065    inst_Programmer/clk_IBUF_BUFG
    SLICE_X49Y71         FDRE                                         r  inst_Programmer/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.456     5.521 r  inst_Programmer/ready_reg/Q
                         net (fo=16, routed)          0.858     6.378    inst_Programmer/ready
    SLICE_X40Y72         LUT5 (Prop_lut5_I4_O)        0.124     6.502 r  inst_Programmer/memory_reg_1280_1535_0_0_i_1__0/O
                         net (fo=92, routed)          3.840    10.342    inst_ROM/memory_reg_1280_1535_26_26/WE
    SLICE_X60Y57         RAMS64E                                      r  inst_ROM/memory_reg_1280_1535_26_26/RAMS64E_D/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1545, routed)        1.507    14.848    inst_ROM/memory_reg_1280_1535_26_26/WCLK
    SLICE_X60Y57         RAMS64E                                      r  inst_ROM/memory_reg_1280_1535_26_26/RAMS64E_D/CLK
                         clock pessimism              0.258    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X60Y57         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.538    inst_ROM/memory_reg_1280_1535_26_26/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         14.538    
                         arrival time                         -10.342    
  -------------------------------------------------------------------
                         slack                                  4.195    

Slack (MET) :             4.445ns  (required time - arrival time)
  Source:                 inst_Programmer/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ROM/memory_reg_2560_2815_4_4/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.897ns  (logic 0.580ns (11.844%)  route 4.317ns (88.156%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1545, routed)        1.544     5.065    inst_Programmer/clk_IBUF_BUFG
    SLICE_X49Y71         FDRE                                         r  inst_Programmer/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.456     5.521 r  inst_Programmer/ready_reg/Q
                         net (fo=16, routed)          1.032     6.553    inst_Programmer/ready
    SLICE_X43Y72         LUT5 (Prop_lut5_I4_O)        0.124     6.677 r  inst_Programmer/memory_reg_2560_2815_0_0_i_1/O
                         net (fo=92, routed)          3.285     9.962    inst_ROM/memory_reg_2560_2815_4_4/WE
    SLICE_X56Y48         RAMS64E                                      r  inst_ROM/memory_reg_2560_2815_4_4/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1545, routed)        1.454    14.795    inst_ROM/memory_reg_2560_2815_4_4/WCLK
    SLICE_X56Y48         RAMS64E                                      r  inst_ROM/memory_reg_2560_2815_4_4/RAMS64E_A/CLK
                         clock pessimism              0.180    14.975    
                         clock uncertainty           -0.035    14.940    
    SLICE_X56Y48         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.407    inst_ROM/memory_reg_2560_2815_4_4/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.407    
                         arrival time                          -9.962    
  -------------------------------------------------------------------
                         slack                                  4.445    

Slack (MET) :             4.445ns  (required time - arrival time)
  Source:                 inst_Programmer/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ROM/memory_reg_2560_2815_4_4/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.897ns  (logic 0.580ns (11.844%)  route 4.317ns (88.156%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1545, routed)        1.544     5.065    inst_Programmer/clk_IBUF_BUFG
    SLICE_X49Y71         FDRE                                         r  inst_Programmer/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.456     5.521 r  inst_Programmer/ready_reg/Q
                         net (fo=16, routed)          1.032     6.553    inst_Programmer/ready
    SLICE_X43Y72         LUT5 (Prop_lut5_I4_O)        0.124     6.677 r  inst_Programmer/memory_reg_2560_2815_0_0_i_1/O
                         net (fo=92, routed)          3.285     9.962    inst_ROM/memory_reg_2560_2815_4_4/WE
    SLICE_X56Y48         RAMS64E                                      r  inst_ROM/memory_reg_2560_2815_4_4/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1545, routed)        1.454    14.795    inst_ROM/memory_reg_2560_2815_4_4/WCLK
    SLICE_X56Y48         RAMS64E                                      r  inst_ROM/memory_reg_2560_2815_4_4/RAMS64E_B/CLK
                         clock pessimism              0.180    14.975    
                         clock uncertainty           -0.035    14.940    
    SLICE_X56Y48         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.407    inst_ROM/memory_reg_2560_2815_4_4/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         14.407    
                         arrival time                          -9.962    
  -------------------------------------------------------------------
                         slack                                  4.445    

Slack (MET) :             4.445ns  (required time - arrival time)
  Source:                 inst_Programmer/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ROM/memory_reg_2560_2815_4_4/RAMS64E_C/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.897ns  (logic 0.580ns (11.844%)  route 4.317ns (88.156%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1545, routed)        1.544     5.065    inst_Programmer/clk_IBUF_BUFG
    SLICE_X49Y71         FDRE                                         r  inst_Programmer/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.456     5.521 r  inst_Programmer/ready_reg/Q
                         net (fo=16, routed)          1.032     6.553    inst_Programmer/ready
    SLICE_X43Y72         LUT5 (Prop_lut5_I4_O)        0.124     6.677 r  inst_Programmer/memory_reg_2560_2815_0_0_i_1/O
                         net (fo=92, routed)          3.285     9.962    inst_ROM/memory_reg_2560_2815_4_4/WE
    SLICE_X56Y48         RAMS64E                                      r  inst_ROM/memory_reg_2560_2815_4_4/RAMS64E_C/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1545, routed)        1.454    14.795    inst_ROM/memory_reg_2560_2815_4_4/WCLK
    SLICE_X56Y48         RAMS64E                                      r  inst_ROM/memory_reg_2560_2815_4_4/RAMS64E_C/CLK
                         clock pessimism              0.180    14.975    
                         clock uncertainty           -0.035    14.940    
    SLICE_X56Y48         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.407    inst_ROM/memory_reg_2560_2815_4_4/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         14.407    
                         arrival time                          -9.962    
  -------------------------------------------------------------------
                         slack                                  4.445    

Slack (MET) :             4.445ns  (required time - arrival time)
  Source:                 inst_Programmer/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ROM/memory_reg_2560_2815_4_4/RAMS64E_D/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.897ns  (logic 0.580ns (11.844%)  route 4.317ns (88.156%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1545, routed)        1.544     5.065    inst_Programmer/clk_IBUF_BUFG
    SLICE_X49Y71         FDRE                                         r  inst_Programmer/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.456     5.521 r  inst_Programmer/ready_reg/Q
                         net (fo=16, routed)          1.032     6.553    inst_Programmer/ready
    SLICE_X43Y72         LUT5 (Prop_lut5_I4_O)        0.124     6.677 r  inst_Programmer/memory_reg_2560_2815_0_0_i_1/O
                         net (fo=92, routed)          3.285     9.962    inst_ROM/memory_reg_2560_2815_4_4/WE
    SLICE_X56Y48         RAMS64E                                      r  inst_ROM/memory_reg_2560_2815_4_4/RAMS64E_D/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1545, routed)        1.454    14.795    inst_ROM/memory_reg_2560_2815_4_4/WCLK
    SLICE_X56Y48         RAMS64E                                      r  inst_ROM/memory_reg_2560_2815_4_4/RAMS64E_D/CLK
                         clock pessimism              0.180    14.975    
                         clock uncertainty           -0.035    14.940    
    SLICE_X56Y48         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.407    inst_ROM/memory_reg_2560_2815_4_4/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         14.407    
                         arrival time                          -9.962    
  -------------------------------------------------------------------
                         slack                                  4.445    

Slack (MET) :             4.466ns  (required time - arrival time)
  Source:                 inst_Programmer/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ROM/memory_reg_256_511_26_26/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.806ns  (logic 0.574ns (11.943%)  route 4.232ns (88.057%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1545, routed)        1.544     5.065    inst_Programmer/clk_IBUF_BUFG
    SLICE_X49Y71         FDRE                                         r  inst_Programmer/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.456     5.521 r  inst_Programmer/ready_reg/Q
                         net (fo=16, routed)          0.858     6.378    inst_Programmer/ready
    SLICE_X40Y72         LUT5 (Prop_lut5_I0_O)        0.118     6.496 r  inst_Programmer/memory_reg_256_511_0_0_i_1__0/O
                         net (fo=92, routed)          3.375     9.871    inst_ROM/memory_reg_256_511_26_26/WE
    SLICE_X64Y58         RAMS64E                                      r  inst_ROM/memory_reg_256_511_26_26/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1545, routed)        1.508    14.849    inst_ROM/memory_reg_256_511_26_26/WCLK
    SLICE_X64Y58         RAMS64E                                      r  inst_ROM/memory_reg_256_511_26_26/RAMS64E_A/CLK
                         clock pessimism              0.258    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X64Y58         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.735    14.337    inst_ROM/memory_reg_256_511_26_26/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.337    
                         arrival time                          -9.871    
  -------------------------------------------------------------------
                         slack                                  4.466    

Slack (MET) :             4.466ns  (required time - arrival time)
  Source:                 inst_Programmer/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ROM/memory_reg_256_511_26_26/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.806ns  (logic 0.574ns (11.943%)  route 4.232ns (88.057%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1545, routed)        1.544     5.065    inst_Programmer/clk_IBUF_BUFG
    SLICE_X49Y71         FDRE                                         r  inst_Programmer/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.456     5.521 r  inst_Programmer/ready_reg/Q
                         net (fo=16, routed)          0.858     6.378    inst_Programmer/ready
    SLICE_X40Y72         LUT5 (Prop_lut5_I0_O)        0.118     6.496 r  inst_Programmer/memory_reg_256_511_0_0_i_1__0/O
                         net (fo=92, routed)          3.375     9.871    inst_ROM/memory_reg_256_511_26_26/WE
    SLICE_X64Y58         RAMS64E                                      r  inst_ROM/memory_reg_256_511_26_26/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1545, routed)        1.508    14.849    inst_ROM/memory_reg_256_511_26_26/WCLK
    SLICE_X64Y58         RAMS64E                                      r  inst_ROM/memory_reg_256_511_26_26/RAMS64E_B/CLK
                         clock pessimism              0.258    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X64Y58         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.735    14.337    inst_ROM/memory_reg_256_511_26_26/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         14.337    
                         arrival time                          -9.871    
  -------------------------------------------------------------------
                         slack                                  4.466    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 inst_Programmer/inst_UART/sample_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Programmer/inst_UART/sample_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.336%)  route 0.144ns (43.664%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1545, routed)        0.558     1.441    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X31Y62         FDRE                                         r  inst_Programmer/inst_UART/sample_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  inst_Programmer/inst_UART/sample_counter_reg[0]/Q
                         net (fo=7, routed)           0.144     1.726    inst_Programmer/inst_UART/sample_counter_reg[0]
    SLICE_X31Y62         LUT6 (Prop_lut6_I2_O)        0.045     1.771 r  inst_Programmer/inst_UART/sample_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.771    inst_Programmer/inst_UART/p_0_in[2]
    SLICE_X31Y62         FDRE                                         r  inst_Programmer/inst_UART/sample_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1545, routed)        0.825     1.953    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X31Y62         FDRE                                         r  inst_Programmer/inst_UART/sample_counter_reg[2]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X31Y62         FDRE (Hold_fdre_C_D)         0.092     1.533    inst_Programmer/inst_UART/sample_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 inst_Programmer/inst_UART/rx_state_reg[bits][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Programmer/inst_UART/rx_state_reg[bits][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.598%)  route 0.182ns (56.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1545, routed)        0.557     1.440    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X45Y66         FDRE                                         r  inst_Programmer/inst_UART/rx_state_reg[bits][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  inst_Programmer/inst_UART/rx_state_reg[bits][6]/Q
                         net (fo=8, routed)           0.182     1.764    inst_Programmer/inst_UART/rx_data[6]
    SLICE_X44Y65         FDRE                                         r  inst_Programmer/inst_UART/rx_state_reg[bits][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1545, routed)        0.826     1.953    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X44Y65         FDRE                                         r  inst_Programmer/inst_UART/rx_state_reg[bits][5]/C
                         clock pessimism             -0.498     1.455    
    SLICE_X44Y65         FDRE (Hold_fdre_C_D)         0.070     1.525    inst_Programmer/inst_UART/rx_state_reg[bits][5]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 inst_Programmer/inst_UART/sample_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Programmer/inst_UART/sample_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.829%)  route 0.147ns (44.171%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1545, routed)        0.558     1.441    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X31Y62         FDRE                                         r  inst_Programmer/inst_UART/sample_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  inst_Programmer/inst_UART/sample_counter_reg[0]/Q
                         net (fo=7, routed)           0.147     1.729    inst_Programmer/inst_UART/sample_counter_reg[0]
    SLICE_X31Y62         LUT6 (Prop_lut6_I2_O)        0.045     1.774 r  inst_Programmer/inst_UART/sample_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.774    inst_Programmer/inst_UART/p_0_in[4]
    SLICE_X31Y62         FDRE                                         r  inst_Programmer/inst_UART/sample_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1545, routed)        0.825     1.953    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X31Y62         FDRE                                         r  inst_Programmer/inst_UART/sample_counter_reg[4]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X31Y62         FDRE (Hold_fdre_C_D)         0.092     1.533    inst_Programmer/inst_UART/sample_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 inst_Programmer/inst_UART/sample_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Programmer/inst_UART/sample_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.227ns (66.939%)  route 0.112ns (33.061%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1545, routed)        0.558     1.441    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X31Y62         FDRE                                         r  inst_Programmer/inst_UART/sample_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDRE (Prop_fdre_C_Q)         0.128     1.569 r  inst_Programmer/inst_UART/sample_counter_reg[3]/Q
                         net (fo=6, routed)           0.112     1.681    inst_Programmer/inst_UART/sample_counter_reg[3]
    SLICE_X31Y62         LUT6 (Prop_lut6_I1_O)        0.099     1.780 r  inst_Programmer/inst_UART/sample_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.780    inst_Programmer/inst_UART/p_0_in[1]
    SLICE_X31Y62         FDRE                                         r  inst_Programmer/inst_UART/sample_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1545, routed)        0.825     1.953    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X31Y62         FDRE                                         r  inst_Programmer/inst_UART/sample_counter_reg[1]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X31Y62         FDRE (Hold_fdre_C_D)         0.092     1.533    inst_Programmer/inst_UART/sample_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 inst_Programmer/inst_UART/rx_state_reg[bits][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Programmer/inst_UART/rx_state_reg[bits][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.307%)  route 0.200ns (58.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1545, routed)        0.557     1.440    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X44Y66         FDRE                                         r  inst_Programmer/inst_UART/rx_state_reg[bits][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y66         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  inst_Programmer/inst_UART/rx_state_reg[bits][7]/Q
                         net (fo=6, routed)           0.200     1.782    inst_Programmer/inst_UART/rx_data[7]
    SLICE_X45Y66         FDRE                                         r  inst_Programmer/inst_UART/rx_state_reg[bits][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1545, routed)        0.825     1.952    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X45Y66         FDRE                                         r  inst_Programmer/inst_UART/rx_state_reg[bits][6]/C
                         clock pessimism             -0.499     1.453    
    SLICE_X45Y66         FDRE (Hold_fdre_C_D)         0.072     1.525    inst_Programmer/inst_UART/rx_state_reg[bits][6]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 inst_Programmer/inst_UART/rx_state_reg[nbits][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Programmer/inst_UART/rx_state_reg[nbits][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1545, routed)        0.557     1.440    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X33Y65         FDRE                                         r  inst_Programmer/inst_UART/rx_state_reg[nbits][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE (Prop_fdre_C_Q)         0.141     1.581 f  inst_Programmer/inst_UART/rx_state_reg[nbits][0]/Q
                         net (fo=6, routed)           0.168     1.749    inst_Programmer/inst_UART/rx_state_reg[nbits][0]
    SLICE_X33Y65         LUT1 (Prop_lut1_I0_O)        0.045     1.794 r  inst_Programmer/inst_UART/rx_state[nbits][0]_i_1/O
                         net (fo=1, routed)           0.000     1.794    inst_Programmer/inst_UART/rx_state[nbits][0]_i_1_n_0
    SLICE_X33Y65         FDRE                                         r  inst_Programmer/inst_UART/rx_state_reg[nbits][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1545, routed)        0.823     1.951    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X33Y65         FDRE                                         r  inst_Programmer/inst_UART/rx_state_reg[nbits][0]/C
                         clock pessimism             -0.511     1.440    
    SLICE_X33Y65         FDRE (Hold_fdre_C_D)         0.091     1.531    inst_Programmer/inst_UART/rx_state_reg[nbits][0]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 inst_Clock_Divider/internal_clock_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Clock_Divider/internal_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1545, routed)        0.562     1.445    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  inst_Clock_Divider/internal_clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  inst_Clock_Divider/internal_clock_reg/Q
                         net (fo=2, routed)           0.168     1.754    inst_Clock_Divider/clock
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.799 r  inst_Clock_Divider/internal_clock_i_1/O
                         net (fo=1, routed)           0.000     1.799    inst_Clock_Divider/internal_clock_i_1_n_0
    SLICE_X35Y46         FDRE                                         r  inst_Clock_Divider/internal_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1545, routed)        0.831     1.958    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  inst_Clock_Divider/internal_clock_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.091     1.536    inst_Clock_Divider/internal_clock_reg
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 inst_Programmer/inst_UART/rx_state_reg[nbits][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Programmer/inst_UART/rx_state_reg[nbits][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.943%)  route 0.186ns (50.057%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1545, routed)        0.557     1.440    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X33Y65         FDRE                                         r  inst_Programmer/inst_UART/rx_state_reg[nbits][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  inst_Programmer/inst_UART/rx_state_reg[nbits][0]/Q
                         net (fo=6, routed)           0.186     1.768    inst_Programmer/inst_UART/rx_state_reg[nbits][0]
    SLICE_X33Y66         LUT6 (Prop_lut6_I1_O)        0.045     1.813 r  inst_Programmer/inst_UART/rx_state[nbits][1]_i_1/O
                         net (fo=1, routed)           0.000     1.813    inst_Programmer/inst_UART/rx_state[nbits][1]_i_1_n_0
    SLICE_X33Y66         FDRE                                         r  inst_Programmer/inst_UART/rx_state_reg[nbits][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1545, routed)        0.822     1.950    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X33Y66         FDRE                                         r  inst_Programmer/inst_UART/rx_state_reg[nbits][1]/C
                         clock pessimism             -0.497     1.453    
    SLICE_X33Y66         FDRE (Hold_fdre_C_D)         0.092     1.545    inst_Programmer/inst_UART/rx_state_reg[nbits][1]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 inst_Programmer/inst_UART/rx_state_reg[nbits][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Programmer/inst_UART/rx_state_reg[nbits][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.077%)  route 0.185ns (49.923%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1545, routed)        0.557     1.440    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X33Y65         FDRE                                         r  inst_Programmer/inst_UART/rx_state_reg[nbits][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  inst_Programmer/inst_UART/rx_state_reg[nbits][0]/Q
                         net (fo=6, routed)           0.185     1.767    inst_Programmer/inst_UART/rx_state_reg[nbits][0]
    SLICE_X33Y66         LUT6 (Prop_lut6_I1_O)        0.045     1.812 r  inst_Programmer/inst_UART/rx_state[nbits][3]_i_1/O
                         net (fo=1, routed)           0.000     1.812    inst_Programmer/inst_UART/rx_state[nbits][3]_i_1_n_0
    SLICE_X33Y66         FDRE                                         r  inst_Programmer/inst_UART/rx_state_reg[nbits][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1545, routed)        0.822     1.950    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X33Y66         FDRE                                         r  inst_Programmer/inst_UART/rx_state_reg[nbits][3]/C
                         clock pessimism             -0.497     1.453    
    SLICE_X33Y66         FDRE (Hold_fdre_C_D)         0.091     1.544    inst_Programmer/inst_UART/rx_state_reg[nbits][3]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 inst_Display_Controller/clock_divide_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Display_Controller/clock_divide_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1545, routed)        0.564     1.447    inst_Display_Controller/clk_IBUF_BUFG
    SLICE_X44Y44         FDRE                                         r  inst_Display_Controller/clock_divide_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y44         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  inst_Display_Controller/clock_divide_counter_reg[6]/Q
                         net (fo=1, routed)           0.121     1.710    inst_Display_Controller/clock_divide_counter_reg_n_0_[6]
    SLICE_X44Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.821 r  inst_Display_Controller/clock_divide_counter_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.821    inst_Display_Controller/clock_divide_counter_reg[4]_i_1__0_n_5
    SLICE_X44Y44         FDRE                                         r  inst_Display_Controller/clock_divide_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1545, routed)        0.834     1.961    inst_Display_Controller/clk_IBUF_BUFG
    SLICE_X44Y44         FDRE                                         r  inst_Display_Controller/clock_divide_counter_reg[6]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X44Y44         FDRE (Hold_fdre_C_D)         0.105     1.552    inst_Display_Controller/clock_divide_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y24   inst_Clock_Divider/clock_divide_counter_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y26   inst_Clock_Divider/clock_divide_counter_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y26   inst_Clock_Divider/clock_divide_counter_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y27   inst_Clock_Divider/clock_divide_counter_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y27   inst_Clock_Divider/clock_divide_counter_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y27   inst_Clock_Divider/clock_divide_counter_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y27   inst_Clock_Divider/clock_divide_counter_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y28   inst_Clock_Divider/clock_divide_counter_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y28   inst_Clock_Divider/clock_divide_counter_reg[17]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y69   inst_ROM/memory_reg_1024_1279_5_5/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y69   inst_ROM/memory_reg_1024_1279_5_5/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y69   inst_ROM/memory_reg_1024_1279_5_5/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y69   inst_ROM/memory_reg_1024_1279_5_5/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y80   inst_ROM/memory_reg_2560_2815_28_28/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y80   inst_ROM/memory_reg_2560_2815_28_28/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y80   inst_ROM/memory_reg_2560_2815_28_28/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y80   inst_ROM/memory_reg_2560_2815_28_28/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y67   inst_ROM/memory_reg_3328_3583_24_24/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y67   inst_ROM/memory_reg_3328_3583_24_24/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y78   inst_ROM/memory_reg_1536_1791_34_34/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y78   inst_ROM/memory_reg_1536_1791_34_34/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y78   inst_ROM/memory_reg_1536_1791_34_34/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y78   inst_ROM/memory_reg_1536_1791_34_34/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y64   inst_ROM/memory_reg_1536_1791_35_35/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y64   inst_ROM/memory_reg_1536_1791_35_35/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y63   inst_ROM/memory_reg_2048_2303_31_31/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y63   inst_ROM/memory_reg_2048_2303_31_31/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y63   inst_ROM/memory_reg_2048_2303_31_31/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y63   inst_ROM/memory_reg_2048_2303_31_31/RAMS64E_D/CLK



