Loading plugins phase: Elapsed time ==> 0s.114ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\dmula\Documents\GitHub\DigitalCamera\Code\Beta.cydsn\clcd_063proto_210114.cydsn\clcd_063proto_210114.cyprj -d CYBLE-416045-02 -s C:\Users\dmula\Documents\GitHub\DigitalCamera\Code\Beta.cydsn\clcd_063proto_210114.cydsn\Generated_Source\PSoC6 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: fit.M0052: information: Interrupt "tty_rx_int" is currently mapped to multiple cores on the device.
 * C:\Users\dmula\Documents\GitHub\DigitalCamera\Code\Beta.cydsn\clcd_063proto_210114.cydsn\clcd_063proto_210114.cydwr (tty_rx_int)

ADD: prj.M0289: error: The Peripheral Driver Library (PDL) driver is incompatible with the Scan_ADC_v3_10 component used in the design, please install the latest PDL.
 * C:\Users\dmula\Documents\GitHub\DigitalCamera\Code\Beta.cydsn\clcd_063proto_210114.cydsn\TopDesign\TopDesign.cysch (Instance:ADC_1)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.851ms
