<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="cordic_test.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="cordic.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="cordic.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="scompare.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="scompare.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="test.vf"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="test_drc.vf"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_test_sch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_test_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_test_sch_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_test_sch_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="trianglewave.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="trianglewave.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1582950988" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1582950987">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1582951826" xil_pn:in_ck="-8786016928475466868" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1582951826">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="cordic.v"/>
      <outfile xil_pn:name="scompare.v"/>
      <outfile xil_pn:name="t1.v"/>
      <outfile xil_pn:name="trianglewave.v"/>
    </transform>
    <transform xil_pn:end_ts="1582950988" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="388600476266689608" xil_pn:start_ts="1582950988">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1582951338" xil_pn:in_ck="5078817568940" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-2720072923664212986" xil_pn:start_ts="1582951335">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="test.vf"/>
    </transform>
    <transform xil_pn:end_ts="1582950991" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-2730492444703857307" xil_pn:start_ts="1582950991">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1582951826" xil_pn:in_ck="4061622231824780374" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1582951826">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="cordic.v"/>
      <outfile xil_pn:name="scompare.v"/>
      <outfile xil_pn:name="t1.v"/>
      <outfile xil_pn:name="test.vf"/>
      <outfile xil_pn:name="trianglewave.v"/>
    </transform>
    <transform xil_pn:end_ts="1582951832" xil_pn:in_ck="4061622231824780374" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-4940253353704376017" xil_pn:start_ts="1582951826">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_test_sch_tb_beh.prj"/>
      <outfile xil_pn:name="test_test_sch_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1582951832" xil_pn:in_ck="-1260890048534248160" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="4050092056349504722" xil_pn:start_ts="1582951832">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_test_sch_tb_isim_beh.wdb"/>
    </transform>
  </transforms>

</generated_project>
