// Seed: 4045398595
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_6 = id_6;
  assign id_3 = id_4;
  assign module_1.id_4 = 0;
  wire [-1 'd0 : -1] id_8;
endmodule
module module_1 #(
    parameter id_4 = 32'd91
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5
);
  output wire id_5;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_5,
      id_2,
      id_3,
      id_2,
      id_2
  );
  input wire _id_4;
  output wire id_3;
  inout wire id_2;
  output logic [7:0] id_1;
  always begin : LABEL_0
    if (-1) id_1[-1] = id_4;
  end
  wire [id_4 : id_4] id_6;
endmodule
