{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1533358507271 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1533358507272 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 04 12:55:07 2018 " "Processing started: Sat Aug 04 12:55:07 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1533358507272 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1533358507272 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ex_case -c ex_case " "Command: quartus_map --read_settings_files=on --write_settings_files=off ex_case -c ex_case" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1533358507272 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1533358507816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/sourcecode/fpga/ex_2/design/ex_case.v 1 1 " "Found 1 design units, including 1 entities, in source file /sourcecode/fpga/ex_2/design/ex_case.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex_case " "Found entity 1: ex_case" {  } { { "../design/ex_case.v" "" { Text "F:/SourceCode/FPGA/ex_2/design/ex_case.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1533358507897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1533358507897 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ex_case " "Elaborating entity \"ex_case\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1533358507929 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_data\[3\] GND " "Pin \"o_data\[3\]\" is stuck at GND" {  } { { "../design/ex_case.v" "" { Text "F:/SourceCode/FPGA/ex_2/design/ex_case.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1533358508394 "|ex_case|o_data[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data\[4\] GND " "Pin \"o_data\[4\]\" is stuck at GND" {  } { { "../design/ex_case.v" "" { Text "F:/SourceCode/FPGA/ex_2/design/ex_case.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1533358508394 "|ex_case|o_data[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data\[5\] GND " "Pin \"o_data\[5\]\" is stuck at GND" {  } { { "../design/ex_case.v" "" { Text "F:/SourceCode/FPGA/ex_2/design/ex_case.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1533358508394 "|ex_case|o_data[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data\[6\] GND " "Pin \"o_data\[6\]\" is stuck at GND" {  } { { "../design/ex_case.v" "" { Text "F:/SourceCode/FPGA/ex_2/design/ex_case.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1533358508394 "|ex_case|o_data[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data\[7\] GND " "Pin \"o_data\[7\]\" is stuck at GND" {  } { { "../design/ex_case.v" "" { Text "F:/SourceCode/FPGA/ex_2/design/ex_case.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1533358508394 "|ex_case|o_data[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1533358508394 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1533358508529 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1533358508741 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1533358508741 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19 " "Implemented 19 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1533358508802 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1533358508802 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1533358508802 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1533358508802 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "394 " "Peak virtual memory: 394 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1533358509056 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 04 12:55:09 2018 " "Processing ended: Sat Aug 04 12:55:09 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1533358509056 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1533358509056 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1533358509056 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1533358509056 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1533358553147 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1533358553148 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 04 12:55:52 2018 " "Processing started: Sat Aug 04 12:55:52 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1533358553148 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1533358553148 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp ex_case -c ex_case --netlist_type=sgate " "Command: quartus_rpp ex_case -c ex_case --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1533358553148 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "269 " "Peak virtual memory: 269 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1533358553213 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 04 12:55:53 2018 " "Processing ended: Sat Aug 04 12:55:53 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1533358553213 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1533358553213 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1533358553213 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1533358553213 ""}
