Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Thu Jun 14 10:12:14 2018
| Host         : hover running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -file mod8_counter_timing_summary_routed.rpt -pb mod8_counter_timing_summary_routed.pb -rpx mod8_counter_timing_summary_routed.rpx -warn_on_violation
| Design       : mod8_counter
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 5 register/latch pins with no clock driven by root clock pin: sub_lab4_1_divider/sub_divider/clk_need_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 10 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.430        0.000                      0                   64        0.259        0.000                      0                   64        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.430        0.000                      0                   64        0.259        0.000                      0                   64        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.430ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.259ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.430ns  (required time - arrival time)
  Source:                 sub_lab4_1_divider/sub_divider/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sub_lab4_1_divider/sub_divider/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.982ns  (logic 1.118ns (28.074%)  route 2.864ns (71.926%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.732     5.335    sub_lab4_1_divider/sub_divider/clk_IBUF_BUFG
    SLICE_X88Y54         FDRE                                         r  sub_lab4_1_divider/sub_divider/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y54         FDRE (Prop_fdre_C_Q)         0.518     5.853 r  sub_lab4_1_divider/sub_divider/counter_reg[4]/Q
                         net (fo=2, routed)           0.808     6.661    sub_lab4_1_divider/sub_divider/counter[4]
    SLICE_X89Y55         LUT4 (Prop_lut4_I1_O)        0.124     6.785 f  sub_lab4_1_divider/sub_divider/counter[31]_i_8/O
                         net (fo=1, routed)           0.433     7.218    sub_lab4_1_divider/sub_divider/counter[31]_i_8_n_0
    SLICE_X89Y55         LUT5 (Prop_lut5_I4_O)        0.150     7.368 f  sub_lab4_1_divider/sub_divider/counter[31]_i_4/O
                         net (fo=2, routed)           0.819     8.187    sub_lab4_1_divider/sub_divider/counter[31]_i_4_n_0
    SLICE_X89Y56         LUT4 (Prop_lut4_I2_O)        0.326     8.513 r  sub_lab4_1_divider/sub_divider/counter[31]_i_1/O
                         net (fo=31, routed)          0.804     9.317    sub_lab4_1_divider/sub_divider/clk_need_0
    SLICE_X88Y61         FDRE                                         r  sub_lab4_1_divider/sub_divider/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.609    15.032    sub_lab4_1_divider/sub_divider/clk_IBUF_BUFG
    SLICE_X88Y61         FDRE                                         r  sub_lab4_1_divider/sub_divider/counter_reg[29]/C
                         clock pessimism              0.275    15.307    
                         clock uncertainty           -0.035    15.271    
    SLICE_X88Y61         FDRE (Setup_fdre_C_R)       -0.524    14.747    sub_lab4_1_divider/sub_divider/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.747    
                         arrival time                          -9.317    
  -------------------------------------------------------------------
                         slack                                  5.430    

Slack (MET) :             5.430ns  (required time - arrival time)
  Source:                 sub_lab4_1_divider/sub_divider/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sub_lab4_1_divider/sub_divider/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.982ns  (logic 1.118ns (28.074%)  route 2.864ns (71.926%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.732     5.335    sub_lab4_1_divider/sub_divider/clk_IBUF_BUFG
    SLICE_X88Y54         FDRE                                         r  sub_lab4_1_divider/sub_divider/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y54         FDRE (Prop_fdre_C_Q)         0.518     5.853 r  sub_lab4_1_divider/sub_divider/counter_reg[4]/Q
                         net (fo=2, routed)           0.808     6.661    sub_lab4_1_divider/sub_divider/counter[4]
    SLICE_X89Y55         LUT4 (Prop_lut4_I1_O)        0.124     6.785 f  sub_lab4_1_divider/sub_divider/counter[31]_i_8/O
                         net (fo=1, routed)           0.433     7.218    sub_lab4_1_divider/sub_divider/counter[31]_i_8_n_0
    SLICE_X89Y55         LUT5 (Prop_lut5_I4_O)        0.150     7.368 f  sub_lab4_1_divider/sub_divider/counter[31]_i_4/O
                         net (fo=2, routed)           0.819     8.187    sub_lab4_1_divider/sub_divider/counter[31]_i_4_n_0
    SLICE_X89Y56         LUT4 (Prop_lut4_I2_O)        0.326     8.513 r  sub_lab4_1_divider/sub_divider/counter[31]_i_1/O
                         net (fo=31, routed)          0.804     9.317    sub_lab4_1_divider/sub_divider/clk_need_0
    SLICE_X88Y61         FDRE                                         r  sub_lab4_1_divider/sub_divider/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.609    15.032    sub_lab4_1_divider/sub_divider/clk_IBUF_BUFG
    SLICE_X88Y61         FDRE                                         r  sub_lab4_1_divider/sub_divider/counter_reg[30]/C
                         clock pessimism              0.275    15.307    
                         clock uncertainty           -0.035    15.271    
    SLICE_X88Y61         FDRE (Setup_fdre_C_R)       -0.524    14.747    sub_lab4_1_divider/sub_divider/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.747    
                         arrival time                          -9.317    
  -------------------------------------------------------------------
                         slack                                  5.430    

Slack (MET) :             5.430ns  (required time - arrival time)
  Source:                 sub_lab4_1_divider/sub_divider/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sub_lab4_1_divider/sub_divider/counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.982ns  (logic 1.118ns (28.074%)  route 2.864ns (71.926%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.732     5.335    sub_lab4_1_divider/sub_divider/clk_IBUF_BUFG
    SLICE_X88Y54         FDRE                                         r  sub_lab4_1_divider/sub_divider/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y54         FDRE (Prop_fdre_C_Q)         0.518     5.853 r  sub_lab4_1_divider/sub_divider/counter_reg[4]/Q
                         net (fo=2, routed)           0.808     6.661    sub_lab4_1_divider/sub_divider/counter[4]
    SLICE_X89Y55         LUT4 (Prop_lut4_I1_O)        0.124     6.785 f  sub_lab4_1_divider/sub_divider/counter[31]_i_8/O
                         net (fo=1, routed)           0.433     7.218    sub_lab4_1_divider/sub_divider/counter[31]_i_8_n_0
    SLICE_X89Y55         LUT5 (Prop_lut5_I4_O)        0.150     7.368 f  sub_lab4_1_divider/sub_divider/counter[31]_i_4/O
                         net (fo=2, routed)           0.819     8.187    sub_lab4_1_divider/sub_divider/counter[31]_i_4_n_0
    SLICE_X89Y56         LUT4 (Prop_lut4_I2_O)        0.326     8.513 r  sub_lab4_1_divider/sub_divider/counter[31]_i_1/O
                         net (fo=31, routed)          0.804     9.317    sub_lab4_1_divider/sub_divider/clk_need_0
    SLICE_X88Y61         FDRE                                         r  sub_lab4_1_divider/sub_divider/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.609    15.032    sub_lab4_1_divider/sub_divider/clk_IBUF_BUFG
    SLICE_X88Y61         FDRE                                         r  sub_lab4_1_divider/sub_divider/counter_reg[31]/C
                         clock pessimism              0.275    15.307    
                         clock uncertainty           -0.035    15.271    
    SLICE_X88Y61         FDRE (Setup_fdre_C_R)       -0.524    14.747    sub_lab4_1_divider/sub_divider/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         14.747    
                         arrival time                          -9.317    
  -------------------------------------------------------------------
                         slack                                  5.430    

Slack (MET) :             5.570ns  (required time - arrival time)
  Source:                 sub_lab4_1_divider/sub_divider/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sub_lab4_1_divider/sub_divider/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.844ns  (logic 1.118ns (29.085%)  route 2.726ns (70.915%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.732     5.335    sub_lab4_1_divider/sub_divider/clk_IBUF_BUFG
    SLICE_X88Y54         FDRE                                         r  sub_lab4_1_divider/sub_divider/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y54         FDRE (Prop_fdre_C_Q)         0.518     5.853 r  sub_lab4_1_divider/sub_divider/counter_reg[4]/Q
                         net (fo=2, routed)           0.808     6.661    sub_lab4_1_divider/sub_divider/counter[4]
    SLICE_X89Y55         LUT4 (Prop_lut4_I1_O)        0.124     6.785 f  sub_lab4_1_divider/sub_divider/counter[31]_i_8/O
                         net (fo=1, routed)           0.433     7.218    sub_lab4_1_divider/sub_divider/counter[31]_i_8_n_0
    SLICE_X89Y55         LUT5 (Prop_lut5_I4_O)        0.150     7.368 f  sub_lab4_1_divider/sub_divider/counter[31]_i_4/O
                         net (fo=2, routed)           0.819     8.187    sub_lab4_1_divider/sub_divider/counter[31]_i_4_n_0
    SLICE_X89Y56         LUT4 (Prop_lut4_I2_O)        0.326     8.513 r  sub_lab4_1_divider/sub_divider/counter[31]_i_1/O
                         net (fo=31, routed)          0.666     9.179    sub_lab4_1_divider/sub_divider/clk_need_0
    SLICE_X88Y60         FDRE                                         r  sub_lab4_1_divider/sub_divider/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.610    15.033    sub_lab4_1_divider/sub_divider/clk_IBUF_BUFG
    SLICE_X88Y60         FDRE                                         r  sub_lab4_1_divider/sub_divider/counter_reg[25]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X88Y60         FDRE (Setup_fdre_C_R)       -0.524    14.748    sub_lab4_1_divider/sub_divider/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.748    
                         arrival time                          -9.179    
  -------------------------------------------------------------------
                         slack                                  5.570    

Slack (MET) :             5.570ns  (required time - arrival time)
  Source:                 sub_lab4_1_divider/sub_divider/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sub_lab4_1_divider/sub_divider/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.844ns  (logic 1.118ns (29.085%)  route 2.726ns (70.915%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.732     5.335    sub_lab4_1_divider/sub_divider/clk_IBUF_BUFG
    SLICE_X88Y54         FDRE                                         r  sub_lab4_1_divider/sub_divider/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y54         FDRE (Prop_fdre_C_Q)         0.518     5.853 r  sub_lab4_1_divider/sub_divider/counter_reg[4]/Q
                         net (fo=2, routed)           0.808     6.661    sub_lab4_1_divider/sub_divider/counter[4]
    SLICE_X89Y55         LUT4 (Prop_lut4_I1_O)        0.124     6.785 f  sub_lab4_1_divider/sub_divider/counter[31]_i_8/O
                         net (fo=1, routed)           0.433     7.218    sub_lab4_1_divider/sub_divider/counter[31]_i_8_n_0
    SLICE_X89Y55         LUT5 (Prop_lut5_I4_O)        0.150     7.368 f  sub_lab4_1_divider/sub_divider/counter[31]_i_4/O
                         net (fo=2, routed)           0.819     8.187    sub_lab4_1_divider/sub_divider/counter[31]_i_4_n_0
    SLICE_X89Y56         LUT4 (Prop_lut4_I2_O)        0.326     8.513 r  sub_lab4_1_divider/sub_divider/counter[31]_i_1/O
                         net (fo=31, routed)          0.666     9.179    sub_lab4_1_divider/sub_divider/clk_need_0
    SLICE_X88Y60         FDRE                                         r  sub_lab4_1_divider/sub_divider/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.610    15.033    sub_lab4_1_divider/sub_divider/clk_IBUF_BUFG
    SLICE_X88Y60         FDRE                                         r  sub_lab4_1_divider/sub_divider/counter_reg[26]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X88Y60         FDRE (Setup_fdre_C_R)       -0.524    14.748    sub_lab4_1_divider/sub_divider/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.748    
                         arrival time                          -9.179    
  -------------------------------------------------------------------
                         slack                                  5.570    

Slack (MET) :             5.570ns  (required time - arrival time)
  Source:                 sub_lab4_1_divider/sub_divider/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sub_lab4_1_divider/sub_divider/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.844ns  (logic 1.118ns (29.085%)  route 2.726ns (70.915%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.732     5.335    sub_lab4_1_divider/sub_divider/clk_IBUF_BUFG
    SLICE_X88Y54         FDRE                                         r  sub_lab4_1_divider/sub_divider/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y54         FDRE (Prop_fdre_C_Q)         0.518     5.853 r  sub_lab4_1_divider/sub_divider/counter_reg[4]/Q
                         net (fo=2, routed)           0.808     6.661    sub_lab4_1_divider/sub_divider/counter[4]
    SLICE_X89Y55         LUT4 (Prop_lut4_I1_O)        0.124     6.785 f  sub_lab4_1_divider/sub_divider/counter[31]_i_8/O
                         net (fo=1, routed)           0.433     7.218    sub_lab4_1_divider/sub_divider/counter[31]_i_8_n_0
    SLICE_X89Y55         LUT5 (Prop_lut5_I4_O)        0.150     7.368 f  sub_lab4_1_divider/sub_divider/counter[31]_i_4/O
                         net (fo=2, routed)           0.819     8.187    sub_lab4_1_divider/sub_divider/counter[31]_i_4_n_0
    SLICE_X89Y56         LUT4 (Prop_lut4_I2_O)        0.326     8.513 r  sub_lab4_1_divider/sub_divider/counter[31]_i_1/O
                         net (fo=31, routed)          0.666     9.179    sub_lab4_1_divider/sub_divider/clk_need_0
    SLICE_X88Y60         FDRE                                         r  sub_lab4_1_divider/sub_divider/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.610    15.033    sub_lab4_1_divider/sub_divider/clk_IBUF_BUFG
    SLICE_X88Y60         FDRE                                         r  sub_lab4_1_divider/sub_divider/counter_reg[27]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X88Y60         FDRE (Setup_fdre_C_R)       -0.524    14.748    sub_lab4_1_divider/sub_divider/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         14.748    
                         arrival time                          -9.179    
  -------------------------------------------------------------------
                         slack                                  5.570    

Slack (MET) :             5.570ns  (required time - arrival time)
  Source:                 sub_lab4_1_divider/sub_divider/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sub_lab4_1_divider/sub_divider/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.844ns  (logic 1.118ns (29.085%)  route 2.726ns (70.915%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.732     5.335    sub_lab4_1_divider/sub_divider/clk_IBUF_BUFG
    SLICE_X88Y54         FDRE                                         r  sub_lab4_1_divider/sub_divider/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y54         FDRE (Prop_fdre_C_Q)         0.518     5.853 r  sub_lab4_1_divider/sub_divider/counter_reg[4]/Q
                         net (fo=2, routed)           0.808     6.661    sub_lab4_1_divider/sub_divider/counter[4]
    SLICE_X89Y55         LUT4 (Prop_lut4_I1_O)        0.124     6.785 f  sub_lab4_1_divider/sub_divider/counter[31]_i_8/O
                         net (fo=1, routed)           0.433     7.218    sub_lab4_1_divider/sub_divider/counter[31]_i_8_n_0
    SLICE_X89Y55         LUT5 (Prop_lut5_I4_O)        0.150     7.368 f  sub_lab4_1_divider/sub_divider/counter[31]_i_4/O
                         net (fo=2, routed)           0.819     8.187    sub_lab4_1_divider/sub_divider/counter[31]_i_4_n_0
    SLICE_X89Y56         LUT4 (Prop_lut4_I2_O)        0.326     8.513 r  sub_lab4_1_divider/sub_divider/counter[31]_i_1/O
                         net (fo=31, routed)          0.666     9.179    sub_lab4_1_divider/sub_divider/clk_need_0
    SLICE_X88Y60         FDRE                                         r  sub_lab4_1_divider/sub_divider/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.610    15.033    sub_lab4_1_divider/sub_divider/clk_IBUF_BUFG
    SLICE_X88Y60         FDRE                                         r  sub_lab4_1_divider/sub_divider/counter_reg[28]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X88Y60         FDRE (Setup_fdre_C_R)       -0.524    14.748    sub_lab4_1_divider/sub_divider/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.748    
                         arrival time                          -9.179    
  -------------------------------------------------------------------
                         slack                                  5.570    

Slack (MET) :             5.572ns  (required time - arrival time)
  Source:                 sub_lab4_1_divider/sub_divider/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sub_lab4_1_divider/sub_divider/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.843ns  (logic 1.118ns (29.091%)  route 2.725ns (70.909%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.732     5.335    sub_lab4_1_divider/sub_divider/clk_IBUF_BUFG
    SLICE_X88Y54         FDRE                                         r  sub_lab4_1_divider/sub_divider/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y54         FDRE (Prop_fdre_C_Q)         0.518     5.853 r  sub_lab4_1_divider/sub_divider/counter_reg[4]/Q
                         net (fo=2, routed)           0.808     6.661    sub_lab4_1_divider/sub_divider/counter[4]
    SLICE_X89Y55         LUT4 (Prop_lut4_I1_O)        0.124     6.785 f  sub_lab4_1_divider/sub_divider/counter[31]_i_8/O
                         net (fo=1, routed)           0.433     7.218    sub_lab4_1_divider/sub_divider/counter[31]_i_8_n_0
    SLICE_X89Y55         LUT5 (Prop_lut5_I4_O)        0.150     7.368 f  sub_lab4_1_divider/sub_divider/counter[31]_i_4/O
                         net (fo=2, routed)           0.819     8.187    sub_lab4_1_divider/sub_divider/counter[31]_i_4_n_0
    SLICE_X89Y56         LUT4 (Prop_lut4_I2_O)        0.326     8.513 r  sub_lab4_1_divider/sub_divider/counter[31]_i_1/O
                         net (fo=31, routed)          0.665     9.178    sub_lab4_1_divider/sub_divider/clk_need_0
    SLICE_X88Y58         FDRE                                         r  sub_lab4_1_divider/sub_divider/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.611    15.034    sub_lab4_1_divider/sub_divider/clk_IBUF_BUFG
    SLICE_X88Y58         FDRE                                         r  sub_lab4_1_divider/sub_divider/counter_reg[17]/C
                         clock pessimism              0.275    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X88Y58         FDRE (Setup_fdre_C_R)       -0.524    14.749    sub_lab4_1_divider/sub_divider/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.749    
                         arrival time                          -9.178    
  -------------------------------------------------------------------
                         slack                                  5.572    

Slack (MET) :             5.572ns  (required time - arrival time)
  Source:                 sub_lab4_1_divider/sub_divider/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sub_lab4_1_divider/sub_divider/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.843ns  (logic 1.118ns (29.091%)  route 2.725ns (70.909%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.732     5.335    sub_lab4_1_divider/sub_divider/clk_IBUF_BUFG
    SLICE_X88Y54         FDRE                                         r  sub_lab4_1_divider/sub_divider/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y54         FDRE (Prop_fdre_C_Q)         0.518     5.853 r  sub_lab4_1_divider/sub_divider/counter_reg[4]/Q
                         net (fo=2, routed)           0.808     6.661    sub_lab4_1_divider/sub_divider/counter[4]
    SLICE_X89Y55         LUT4 (Prop_lut4_I1_O)        0.124     6.785 f  sub_lab4_1_divider/sub_divider/counter[31]_i_8/O
                         net (fo=1, routed)           0.433     7.218    sub_lab4_1_divider/sub_divider/counter[31]_i_8_n_0
    SLICE_X89Y55         LUT5 (Prop_lut5_I4_O)        0.150     7.368 f  sub_lab4_1_divider/sub_divider/counter[31]_i_4/O
                         net (fo=2, routed)           0.819     8.187    sub_lab4_1_divider/sub_divider/counter[31]_i_4_n_0
    SLICE_X89Y56         LUT4 (Prop_lut4_I2_O)        0.326     8.513 r  sub_lab4_1_divider/sub_divider/counter[31]_i_1/O
                         net (fo=31, routed)          0.665     9.178    sub_lab4_1_divider/sub_divider/clk_need_0
    SLICE_X88Y58         FDRE                                         r  sub_lab4_1_divider/sub_divider/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.611    15.034    sub_lab4_1_divider/sub_divider/clk_IBUF_BUFG
    SLICE_X88Y58         FDRE                                         r  sub_lab4_1_divider/sub_divider/counter_reg[18]/C
                         clock pessimism              0.275    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X88Y58         FDRE (Setup_fdre_C_R)       -0.524    14.749    sub_lab4_1_divider/sub_divider/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.749    
                         arrival time                          -9.178    
  -------------------------------------------------------------------
                         slack                                  5.572    

Slack (MET) :             5.572ns  (required time - arrival time)
  Source:                 sub_lab4_1_divider/sub_divider/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sub_lab4_1_divider/sub_divider/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.843ns  (logic 1.118ns (29.091%)  route 2.725ns (70.909%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.732     5.335    sub_lab4_1_divider/sub_divider/clk_IBUF_BUFG
    SLICE_X88Y54         FDRE                                         r  sub_lab4_1_divider/sub_divider/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y54         FDRE (Prop_fdre_C_Q)         0.518     5.853 r  sub_lab4_1_divider/sub_divider/counter_reg[4]/Q
                         net (fo=2, routed)           0.808     6.661    sub_lab4_1_divider/sub_divider/counter[4]
    SLICE_X89Y55         LUT4 (Prop_lut4_I1_O)        0.124     6.785 f  sub_lab4_1_divider/sub_divider/counter[31]_i_8/O
                         net (fo=1, routed)           0.433     7.218    sub_lab4_1_divider/sub_divider/counter[31]_i_8_n_0
    SLICE_X89Y55         LUT5 (Prop_lut5_I4_O)        0.150     7.368 f  sub_lab4_1_divider/sub_divider/counter[31]_i_4/O
                         net (fo=2, routed)           0.819     8.187    sub_lab4_1_divider/sub_divider/counter[31]_i_4_n_0
    SLICE_X89Y56         LUT4 (Prop_lut4_I2_O)        0.326     8.513 r  sub_lab4_1_divider/sub_divider/counter[31]_i_1/O
                         net (fo=31, routed)          0.665     9.178    sub_lab4_1_divider/sub_divider/clk_need_0
    SLICE_X88Y58         FDRE                                         r  sub_lab4_1_divider/sub_divider/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.611    15.034    sub_lab4_1_divider/sub_divider/clk_IBUF_BUFG
    SLICE_X88Y58         FDRE                                         r  sub_lab4_1_divider/sub_divider/counter_reg[19]/C
                         clock pessimism              0.275    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X88Y58         FDRE (Setup_fdre_C_R)       -0.524    14.749    sub_lab4_1_divider/sub_divider/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.749    
                         arrival time                          -9.178    
  -------------------------------------------------------------------
                         slack                                  5.572    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 sub_lab4_1_divider/sub_divider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sub_lab4_1_divider/sub_divider/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.299ns (73.104%)  route 0.110ns (26.896%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.607     1.526    sub_lab4_1_divider/sub_divider/clk_IBUF_BUFG
    SLICE_X89Y55         FDRE                                         r  sub_lab4_1_divider/sub_divider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y55         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  sub_lab4_1_divider/sub_divider/counter_reg[0]/Q
                         net (fo=3, routed)           0.110     1.777    sub_lab4_1_divider/sub_divider/counter[0]
    SLICE_X88Y54         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158     1.935 r  sub_lab4_1_divider/sub_divider/counter0_carry/O[0]
                         net (fo=1, routed)           0.000     1.935    sub_lab4_1_divider/sub_divider/data0[1]
    SLICE_X88Y54         FDRE                                         r  sub_lab4_1_divider/sub_divider/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.879     2.044    sub_lab4_1_divider/sub_divider/clk_IBUF_BUFG
    SLICE_X88Y54         FDRE                                         r  sub_lab4_1_divider/sub_divider/counter_reg[1]/C
                         clock pessimism             -0.501     1.542    
    SLICE_X88Y54         FDRE (Hold_fdre_C_D)         0.134     1.676    sub_lab4_1_divider/sub_divider/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 sub_lab4_1_divider/sub_divider/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sub_lab4_1_divider/sub_divider/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.607     1.526    sub_lab4_1_divider/sub_divider/clk_IBUF_BUFG
    SLICE_X88Y56         FDRE                                         r  sub_lab4_1_divider/sub_divider/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y56         FDRE (Prop_fdre_C_Q)         0.164     1.690 r  sub_lab4_1_divider/sub_divider/counter_reg[11]/Q
                         net (fo=2, routed)           0.125     1.816    sub_lab4_1_divider/sub_divider/counter[11]
    SLICE_X88Y56         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.926 r  sub_lab4_1_divider/sub_divider/counter0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.926    sub_lab4_1_divider/sub_divider/data0[11]
    SLICE_X88Y56         FDRE                                         r  sub_lab4_1_divider/sub_divider/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.879     2.044    sub_lab4_1_divider/sub_divider/clk_IBUF_BUFG
    SLICE_X88Y56         FDRE                                         r  sub_lab4_1_divider/sub_divider/counter_reg[11]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X88Y56         FDRE (Hold_fdre_C_D)         0.134     1.660    sub_lab4_1_divider/sub_divider/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 sub_lab4_1_divider/sub_divider/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sub_lab4_1_divider/sub_divider/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.606     1.525    sub_lab4_1_divider/sub_divider/clk_IBUF_BUFG
    SLICE_X88Y59         FDRE                                         r  sub_lab4_1_divider/sub_divider/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y59         FDRE (Prop_fdre_C_Q)         0.164     1.689 r  sub_lab4_1_divider/sub_divider/counter_reg[23]/Q
                         net (fo=2, routed)           0.125     1.815    sub_lab4_1_divider/sub_divider/counter[23]
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.925 r  sub_lab4_1_divider/sub_divider/counter0_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.925    sub_lab4_1_divider/sub_divider/data0[23]
    SLICE_X88Y59         FDRE                                         r  sub_lab4_1_divider/sub_divider/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.878     2.043    sub_lab4_1_divider/sub_divider/clk_IBUF_BUFG
    SLICE_X88Y59         FDRE                                         r  sub_lab4_1_divider/sub_divider/counter_reg[23]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X88Y59         FDRE (Hold_fdre_C_D)         0.134     1.659    sub_lab4_1_divider/sub_divider/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 sub_lab4_1_divider/sub_divider/counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sub_lab4_1_divider/sub_divider/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.605     1.524    sub_lab4_1_divider/sub_divider/clk_IBUF_BUFG
    SLICE_X88Y61         FDRE                                         r  sub_lab4_1_divider/sub_divider/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y61         FDRE (Prop_fdre_C_Q)         0.164     1.688 r  sub_lab4_1_divider/sub_divider/counter_reg[31]/Q
                         net (fo=2, routed)           0.125     1.814    sub_lab4_1_divider/sub_divider/counter[31]
    SLICE_X88Y61         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.924 r  sub_lab4_1_divider/sub_divider/counter0_carry__6/O[2]
                         net (fo=1, routed)           0.000     1.924    sub_lab4_1_divider/sub_divider/data0[31]
    SLICE_X88Y61         FDRE                                         r  sub_lab4_1_divider/sub_divider/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.877     2.042    sub_lab4_1_divider/sub_divider/clk_IBUF_BUFG
    SLICE_X88Y61         FDRE                                         r  sub_lab4_1_divider/sub_divider/counter_reg[31]/C
                         clock pessimism             -0.517     1.524    
    SLICE_X88Y61         FDRE (Hold_fdre_C_D)         0.134     1.658    sub_lab4_1_divider/sub_divider/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 sub_lab4_1_divider/sub_divider/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sub_lab4_1_divider/sub_divider/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.607     1.526    sub_lab4_1_divider/sub_divider/clk_IBUF_BUFG
    SLICE_X88Y55         FDRE                                         r  sub_lab4_1_divider/sub_divider/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y55         FDRE (Prop_fdre_C_Q)         0.164     1.690 r  sub_lab4_1_divider/sub_divider/counter_reg[7]/Q
                         net (fo=2, routed)           0.125     1.816    sub_lab4_1_divider/sub_divider/counter[7]
    SLICE_X88Y55         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.926 r  sub_lab4_1_divider/sub_divider/counter0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.926    sub_lab4_1_divider/sub_divider/data0[7]
    SLICE_X88Y55         FDRE                                         r  sub_lab4_1_divider/sub_divider/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.879     2.044    sub_lab4_1_divider/sub_divider/clk_IBUF_BUFG
    SLICE_X88Y55         FDRE                                         r  sub_lab4_1_divider/sub_divider/counter_reg[7]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X88Y55         FDRE (Hold_fdre_C_D)         0.134     1.660    sub_lab4_1_divider/sub_divider/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 sub_lab4_1_divider/sub_divider/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sub_lab4_1_divider/sub_divider/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.605     1.524    sub_lab4_1_divider/sub_divider/clk_IBUF_BUFG
    SLICE_X88Y60         FDRE                                         r  sub_lab4_1_divider/sub_divider/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y60         FDRE (Prop_fdre_C_Q)         0.164     1.688 r  sub_lab4_1_divider/sub_divider/counter_reg[27]/Q
                         net (fo=2, routed)           0.126     1.814    sub_lab4_1_divider/sub_divider/counter[27]
    SLICE_X88Y60         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.924 r  sub_lab4_1_divider/sub_divider/counter0_carry__5/O[2]
                         net (fo=1, routed)           0.000     1.924    sub_lab4_1_divider/sub_divider/data0[27]
    SLICE_X88Y60         FDRE                                         r  sub_lab4_1_divider/sub_divider/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.877     2.042    sub_lab4_1_divider/sub_divider/clk_IBUF_BUFG
    SLICE_X88Y60         FDRE                                         r  sub_lab4_1_divider/sub_divider/counter_reg[27]/C
                         clock pessimism             -0.517     1.524    
    SLICE_X88Y60         FDRE (Hold_fdre_C_D)         0.134     1.658    sub_lab4_1_divider/sub_divider/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 sub_lab4_1_divider/sub_divider/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sub_lab4_1_divider/sub_divider/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.606     1.525    sub_lab4_1_divider/sub_divider/clk_IBUF_BUFG
    SLICE_X88Y57         FDRE                                         r  sub_lab4_1_divider/sub_divider/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y57         FDRE (Prop_fdre_C_Q)         0.164     1.689 r  sub_lab4_1_divider/sub_divider/counter_reg[15]/Q
                         net (fo=2, routed)           0.127     1.816    sub_lab4_1_divider/sub_divider/counter[15]
    SLICE_X88Y57         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.926 r  sub_lab4_1_divider/sub_divider/counter0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.926    sub_lab4_1_divider/sub_divider/data0[15]
    SLICE_X88Y57         FDRE                                         r  sub_lab4_1_divider/sub_divider/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.878     2.043    sub_lab4_1_divider/sub_divider/clk_IBUF_BUFG
    SLICE_X88Y57         FDRE                                         r  sub_lab4_1_divider/sub_divider/counter_reg[15]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X88Y57         FDRE (Hold_fdre_C_D)         0.134     1.659    sub_lab4_1_divider/sub_divider/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 sub_lab4_1_divider/sub_divider/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sub_lab4_1_divider/sub_divider/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.607     1.526    sub_lab4_1_divider/sub_divider/clk_IBUF_BUFG
    SLICE_X88Y54         FDRE                                         r  sub_lab4_1_divider/sub_divider/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y54         FDRE (Prop_fdre_C_Q)         0.164     1.690 r  sub_lab4_1_divider/sub_divider/counter_reg[3]/Q
                         net (fo=2, routed)           0.127     1.817    sub_lab4_1_divider/sub_divider/counter[3]
    SLICE_X88Y54         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.927 r  sub_lab4_1_divider/sub_divider/counter0_carry/O[2]
                         net (fo=1, routed)           0.000     1.927    sub_lab4_1_divider/sub_divider/data0[3]
    SLICE_X88Y54         FDRE                                         r  sub_lab4_1_divider/sub_divider/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.879     2.044    sub_lab4_1_divider/sub_divider/clk_IBUF_BUFG
    SLICE_X88Y54         FDRE                                         r  sub_lab4_1_divider/sub_divider/counter_reg[3]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X88Y54         FDRE (Hold_fdre_C_D)         0.134     1.660    sub_lab4_1_divider/sub_divider/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 sub_lab4_1_divider/sub_divider/clk_need_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sub_lab4_1_divider/sub_divider/clk_need_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.750%)  route 0.181ns (49.250%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.607     1.526    sub_lab4_1_divider/sub_divider/clk_IBUF_BUFG
    SLICE_X89Y56         FDRE                                         r  sub_lab4_1_divider/sub_divider/clk_need_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y56         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  sub_lab4_1_divider/sub_divider/clk_need_reg/Q
                         net (fo=6, routed)           0.181     1.848    sub_lab4_1_divider/sub_divider/clk_need
    SLICE_X89Y56         LUT5 (Prop_lut5_I4_O)        0.045     1.893 r  sub_lab4_1_divider/sub_divider/clk_need_i_1/O
                         net (fo=1, routed)           0.000     1.893    sub_lab4_1_divider/sub_divider/clk_need_i_1_n_0
    SLICE_X89Y56         FDRE                                         r  sub_lab4_1_divider/sub_divider/clk_need_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.879     2.044    sub_lab4_1_divider/sub_divider/clk_IBUF_BUFG
    SLICE_X89Y56         FDRE                                         r  sub_lab4_1_divider/sub_divider/clk_need_reg/C
                         clock pessimism             -0.517     1.526    
    SLICE_X89Y56         FDRE (Hold_fdre_C_D)         0.091     1.617    sub_lab4_1_divider/sub_divider/clk_need_reg
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 sub_lab4_1_divider/sub_divider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sub_lab4_1_divider/sub_divider/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.325ns (74.712%)  route 0.110ns (25.288%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.607     1.526    sub_lab4_1_divider/sub_divider/clk_IBUF_BUFG
    SLICE_X89Y55         FDRE                                         r  sub_lab4_1_divider/sub_divider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y55         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  sub_lab4_1_divider/sub_divider/counter_reg[0]/Q
                         net (fo=3, routed)           0.110     1.777    sub_lab4_1_divider/sub_divider/counter[0]
    SLICE_X88Y54         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.184     1.961 r  sub_lab4_1_divider/sub_divider/counter0_carry/O[1]
                         net (fo=1, routed)           0.000     1.961    sub_lab4_1_divider/sub_divider/data0[2]
    SLICE_X88Y54         FDRE                                         r  sub_lab4_1_divider/sub_divider/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.879     2.044    sub_lab4_1_divider/sub_divider/clk_IBUF_BUFG
    SLICE_X88Y54         FDRE                                         r  sub_lab4_1_divider/sub_divider/counter_reg[2]/C
                         clock pessimism             -0.501     1.542    
    SLICE_X88Y54         FDRE (Hold_fdre_C_D)         0.134     1.676    sub_lab4_1_divider/sub_divider/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.285    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y56    sub_lab4_1_divider/sub_divider/clk_need_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y55    sub_lab4_1_divider/sub_divider/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y56    sub_lab4_1_divider/sub_divider/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y56    sub_lab4_1_divider/sub_divider/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y56    sub_lab4_1_divider/sub_divider/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y57    sub_lab4_1_divider/sub_divider/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y57    sub_lab4_1_divider/sub_divider/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y57    sub_lab4_1_divider/sub_divider/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y57    sub_lab4_1_divider/sub_divider/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y61    sub_lab4_1_divider/sub_divider/counter_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y61    sub_lab4_1_divider/sub_divider/counter_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y61    sub_lab4_1_divider/sub_divider/counter_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y57    sub_lab4_1_divider/sub_divider/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y57    sub_lab4_1_divider/sub_divider/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y57    sub_lab4_1_divider/sub_divider/counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y57    sub_lab4_1_divider/sub_divider/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y58    sub_lab4_1_divider/sub_divider/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y58    sub_lab4_1_divider/sub_divider/counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y58    sub_lab4_1_divider/sub_divider/counter_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y56    sub_lab4_1_divider/sub_divider/clk_need_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y56    sub_lab4_1_divider/sub_divider/clk_need_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y55    sub_lab4_1_divider/sub_divider/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y55    sub_lab4_1_divider/sub_divider/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y56    sub_lab4_1_divider/sub_divider/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y56    sub_lab4_1_divider/sub_divider/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y56    sub_lab4_1_divider/sub_divider/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y56    sub_lab4_1_divider/sub_divider/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y56    sub_lab4_1_divider/sub_divider/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y56    sub_lab4_1_divider/sub_divider/counter_reg[12]/C



