

================================================================
== Vivado HLS Report for 'AddLast_3600u_s'
================================================================
* Date:           Tue May 10 21:15:31 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        ultra_core
* Solution:       ultracore_125
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 2.960 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        ?|        ?|         1|          -|          -|     ?|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.75>
ST_1 : Operation 6 [1/1] (1.75ns)   --->   "%reps_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %reps)" [./src/stream_tools.h:17]   --->   Operation 6 'read' 'reps_read' <Predicate = true> <Delay = 1.75> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 2.96>
ST_2 : Operation 7 [2/2] (2.96ns)   --->   "%mul_ln21 = mul i32 %reps_read, 3600" [./src/stream_tools.h:21->./src/ultranet.cpp:90]   --->   Operation 7 'mul' 'mul_ln21' <Predicate = true> <Delay = 2.96> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.96> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.96>
ST_3 : Operation 8 [1/2] (2.96ns)   --->   "%mul_ln21 = mul i32 %reps_read, 3600" [./src/stream_tools.h:21->./src/ultranet.cpp:90]   --->   Operation 8 'mul' 'mul_ln21' <Predicate = true> <Delay = 2.96> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.96> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.20>
ST_4 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %out_V_data_V, i1* %out_V_last_V, i8* %out_V_keep_V, [5 x i8]* @p_str49961, i32 0, i32 0, [5 x i8]* @p_str49962, i32 0, i32 0, [1 x i8]* @p_str49942, [1 x i8]* @p_str49942, [1 x i8]* @p_str49942, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str49942, [1 x i8]* @p_str49942) nounwind"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %out_V_data_V, i1* %out_V_last_V, i8* %out_V_keep_V, [5 x i8]* @p_str49961, i32 0, i32 0, [5 x i8]* @p_str49962, i32 0, i32 0, [1 x i8]* @p_str49942, [1 x i8]* @p_str49942, [1 x i8]* @p_str49942, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str49942, [1 x i8]* @p_str49942) nounwind"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %out_V_data_V, i1* %out_V_last_V, i8* %out_V_keep_V, [5 x i8]* @p_str49961, i32 0, i32 0, [5 x i8]* @p_str49962, i32 0, i32 0, [1 x i8]* @p_str49942, [1 x i8]* @p_str49942, [1 x i8]* @p_str49942, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str49942, [1 x i8]* @p_str49942) nounwind"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %reps, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %out_V_data_V, i1* %out_V_last_V, i8* %out_V_keep_V, [5 x i8]* @p_str49961, i32 0, i32 0, [5 x i8]* @p_str49962, i32 0, i32 0, [1 x i8]* @p_str49942, [1 x i8]* @p_str49942, [1 x i8]* @p_str49942, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str49942, [1 x i8]* @p_str49942) nounwind"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 15 [1/1] (1.20ns)   --->   "%add_ln21 = add i32 %mul_ln21, -1" [./src/stream_tools.h:21->./src/ultranet.cpp:90]   --->   Operation 15 'add' 'add_ln21' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 16 [1/1] (0.75ns)   --->   "br label %0" [./src/stream_tools.h:21->./src/ultranet.cpp:90]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.75>

State 5 <SV = 4> <Delay = 1.75>
ST_5 : Operation 17 [1/1] (0.00ns)   --->   "%i_0_i = phi i32 [ 0, %entry ], [ %i, %1 ]"   --->   Operation 17 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 18 [1/1] (1.11ns)   --->   "%icmp_ln21 = icmp eq i32 %i_0_i, %add_ln21" [./src/stream_tools.h:21->./src/ultranet.cpp:90]   --->   Operation 18 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 19 [1/1] (1.20ns)   --->   "%i = add i32 %i_0_i, 1" [./src/stream_tools.h:21->./src/ultranet.cpp:90]   --->   Operation 19 'add' 'i' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21, label %.exit, label %1" [./src/stream_tools.h:21->./src/ultranet.cpp:90]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 21 [1/1] (1.75ns)   --->   "%tmp_V = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* %in_V_V)" [./src/stream_tools.h:22->./src/ultranet.cpp:90]   --->   Operation 21 'read' 'tmp_V' <Predicate = (!icmp_ln21)> <Delay = 1.75> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_5 : Operation 22 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i1P.i8P(i64* %out_V_data_V, i1* %out_V_last_V, i8* %out_V_keep_V, i64 %tmp_V, i1 false, i8 -1)" [./src/stream_tools.h:24->./src/ultranet.cpp:90]   --->   Operation 22 'write' <Predicate = (!icmp_ln21)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 23 [1/1] (0.00ns)   --->   "br label %0" [./src/stream_tools.h:21->./src/ultranet.cpp:90]   --->   Operation 23 'br' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 24 [1/1] (1.75ns)   --->   "%tmp_V_10 = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* %in_V_V)" [./src/stream_tools.h:27->./src/ultranet.cpp:90]   --->   Operation 24 'read' 'tmp_V_10' <Predicate = (icmp_ln21)> <Delay = 1.75> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_5 : Operation 25 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i1P.i8P(i64* %out_V_data_V, i1* %out_V_last_V, i8* %out_V_keep_V, i64 %tmp_V_10, i1 true, i8 -1)" [./src/stream_tools.h:29->./src/ultranet.cpp:90]   --->   Operation 25 'write' <Predicate = (icmp_ln21)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 26 [1/1] (0.00ns)   --->   "ret void" [./src/ultranet.cpp:90]   --->   Operation 26 'ret' <Predicate = (icmp_ln21)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 0.5ns.

 <State 1>: 1.75ns
The critical path consists of the following:
	fifo read on port 'reps' (./src/stream_tools.h:17) [11]  (1.75 ns)

 <State 2>: 2.96ns
The critical path consists of the following:
	'mul' operation ('mul_ln21', ./src/stream_tools.h:21->./src/ultranet.cpp:90) [13]  (2.96 ns)

 <State 3>: 2.96ns
The critical path consists of the following:
	'mul' operation ('mul_ln21', ./src/stream_tools.h:21->./src/ultranet.cpp:90) [13]  (2.96 ns)

 <State 4>: 1.2ns
The critical path consists of the following:
	'add' operation ('add_ln21', ./src/stream_tools.h:21->./src/ultranet.cpp:90) [14]  (1.2 ns)

 <State 5>: 1.75ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (./src/stream_tools.h:22->./src/ultranet.cpp:90) [22]  (1.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
