# Zynq SoC Tutorial

## GPIO control
1) GPIO control example (https://github.com/CastleFirstKR/tutorial_for_Zynq_SoC/tree/main/GPIO)

## AXI_DMA with AXI4-STREAM FIFO
1) Axi_stream FIFO buffer example (https://github.com/CastleFirstKR/tutorial_for_Zynq_SoC/tree/main/axi_dma_example/axi_example)

## AXI_DMA with Custom IP 
1) accumulator_example (https://github.com/CastleFirstKR/tutorial_for_Zynq_SoC/tree/main/axi_dma_example/Systolic_4x4_example)
2) Systolic array example (https://github.com/CastleFirstKR/tutorial_for_Zynq_SoC/tree/main/axi_dma_example/accumulator)
3) Custom axi4-stream fifo (https://github.com/sjo99-kr/tutorial_for_Zynq_SoC/tree/main/axi_dma_example/custom_axi_fifo)

## AXI_interface with BRAM 
1) axi_bram example (https://github.com/CastleFirstKR/tutorial_for_Zynq_SoC/tree/main/axi_bram)
2) axi_bram module_example (https://github.com/sjo99-kr/tutorial_for_Zynq_SoC/tree/main/axi_bram/bram_ex)
3) axi_bram_dual_port example (https://github.com/sjo99-kr/tutorial_for_Zynq_SoC/tree/main/axi_bram/dual_port) 
