<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>STM32F103xB HAL User Manual: LL_ADC_REG_InitTypeDef Struct Reference</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">STM32F103xB HAL User Manual
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="classes.html"><span>Data&#160;Structure&#160;Index</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">LL_ADC_REG_InitTypeDef Struct Reference<div class="ingroups"><a class="el" href="group__ADC__LL__ES__INIT.html">ADC Exported Init structure</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<!-- doxytag: class="LL_ADC_REG_InitTypeDef" -->
<p>Structure definition of some features of ADC group regular.  
 <a href="structLL__ADC__REG__InitTypeDef.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="stm32f1xx__ll__adc_8h_source.html">stm32f1xx_ll_adc.h</a>&gt;</code></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLL__ADC__REG__InitTypeDef.html#ad539e2b84507b0f7c0cb803fcf884170">TriggerSource</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLL__ADC__REG__InitTypeDef.html#ada5eb1d3b28199bc3a2589daf2bdfe70">SequencerLength</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLL__ADC__REG__InitTypeDef.html#a2d0fd4a5a3b34cbad8bb4eed9613208b">SequencerDiscont</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLL__ADC__REG__InitTypeDef.html#abd2a88978c9930d333bf558b9b0a6c1d">ContinuousMode</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLL__ADC__REG__InitTypeDef.html#ae373a0e46f197e84113f7f1a68e05345">DMATransfer</a></td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock"><p>Structure definition of some features of ADC group regular. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>These parameters have an impact on ADC scope: ADC group regular. Refer to corresponding unitary functions into <a class="el" href="group__ADC__LL__EF__Configuration__ADC__Group__Regular.html">Configuration of ADC hierarchical scope: group regular</a> (functions with prefix "REG"). </dd>
<dd>
The setting of these parameters by function <a class="el" href="group__ADC__LL__EF__Init.html#ga842216ce3c54aca39aac803a5f005c94">LL_ADC_REG_Init()</a> is conditioned to ADC state: ADC instance must be disabled. This condition is applied to all ADC features, for efficiency and compatibility over all STM32 families. However, the different features can be set under different ADC state conditions (setting possible with ADC enabled without conversion on going, ADC enabled with conversion on going, ...) Each feature can be updated afterwards with a unitary function and potentially with ADC in a different state than disabled, refer to description of each function for setting conditioned to ADC state. </dd></dl>

<p>Definition at line <a class="el" href="stm32f1xx__ll__adc_8h_source.html#l00312">312</a> of file <a class="el" href="stm32f1xx__ll__adc_8h_source.html">stm32f1xx_ll_adc.h</a>.</p>
</div><hr/><h2>Field Documentation</h2>
<a class="anchor" id="abd2a88978c9930d333bf558b9b0a6c1d"></a><!-- doxytag: member="LL_ADC_REG_InitTypeDef::ContinuousMode" ref="abd2a88978c9930d333bf558b9b0a6c1d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structLL__ADC__REG__InitTypeDef.html#abd2a88978c9930d333bf558b9b0a6c1d">LL_ADC_REG_InitTypeDef::ContinuousMode</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Set ADC continuous conversion mode on ADC group regular, whether ADC conversions are performed in single mode (one conversion per trigger) or in continuous mode (after the first trigger, following conversions launched successively automatically). This parameter can be a value of <a class="el" href="group__ADC__LL__EC__REG__CONTINUOUS__MODE.html">ADC group regular - Continuous mode</a> Note: It is not possible to enable both ADC group regular continuous mode and discontinuous mode.</p>
<p>This feature can be modified afterwards using unitary function <a class="el" href="group__ADC__LL__EF__Configuration__ADC__Group__Regular.html#ga1f66e2c13cc70fec9584f58baf136f34">LL_ADC_REG_SetContinuousMode()</a>. </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__adc_8h_source.html#l00334">334</a> of file <a class="el" href="stm32f1xx__ll__adc_8h_source.html">stm32f1xx_ll_adc.h</a>.</p>

<p>Referenced by <a class="el" href="stm32f1xx__ll__adc_8c_source.html#l00641">LL_ADC_REG_Init()</a>, and <a class="el" href="stm32f1xx__ll__adc_8c_source.html#l00729">LL_ADC_REG_StructInit()</a>.</p>

</div>
</div>
<a class="anchor" id="ae373a0e46f197e84113f7f1a68e05345"></a><!-- doxytag: member="LL_ADC_REG_InitTypeDef::DMATransfer" ref="ae373a0e46f197e84113f7f1a68e05345" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structLL__ADC__REG__InitTypeDef.html#ae373a0e46f197e84113f7f1a68e05345">LL_ADC_REG_InitTypeDef::DMATransfer</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Set ADC group regular conversion data transfer: no transfer or transfer by DMA, and DMA requests mode. This parameter can be a value of <a class="el" href="group__ADC__LL__EC__REG__DMA__TRANSFER.html">ADC group regular - DMA transfer of ADC conversion data</a></p>
<p>This feature can be modified afterwards using unitary function <a class="el" href="group__ADC__LL__EF__Configuration__ADC__Group__Regular.html#ga9b37d974442ef9d415338c3174a7b8e2">LL_ADC_REG_SetDMATransfer()</a>. </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__adc_8h_source.html#l00340">340</a> of file <a class="el" href="stm32f1xx__ll__adc_8h_source.html">stm32f1xx_ll_adc.h</a>.</p>

<p>Referenced by <a class="el" href="stm32f1xx__ll__adc_8c_source.html#l00641">LL_ADC_REG_Init()</a>, and <a class="el" href="stm32f1xx__ll__adc_8c_source.html#l00729">LL_ADC_REG_StructInit()</a>.</p>

</div>
</div>
<a class="anchor" id="a2d0fd4a5a3b34cbad8bb4eed9613208b"></a><!-- doxytag: member="LL_ADC_REG_InitTypeDef::SequencerDiscont" ref="a2d0fd4a5a3b34cbad8bb4eed9613208b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structLL__ADC__REG__InitTypeDef.html#a2d0fd4a5a3b34cbad8bb4eed9613208b">LL_ADC_REG_InitTypeDef::SequencerDiscont</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Set ADC group regular sequencer discontinuous mode: sequence subdivided and scan conversions interrupted every selected number of ranks. This parameter can be a value of <a class="el" href="group__ADC__LL__EC__REG__SEQ__DISCONT__MODE.html">ADC group regular - Sequencer discontinuous mode</a> </p>
<dl class="note"><dt><b>Note:</b></dt><dd>This parameter has an effect only if group regular sequencer is enabled (scan length of 2 ranks or more).</dd></dl>
<p>This feature can be modified afterwards using unitary function <a class="el" href="group__ADC__LL__EF__Configuration__ADC__Group__Regular.html#ga12a6e0ce4a5f8cf96c02307bbfa32e48">LL_ADC_REG_SetSequencerDiscont()</a>. </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__adc_8h_source.html#l00327">327</a> of file <a class="el" href="stm32f1xx__ll__adc_8h_source.html">stm32f1xx_ll_adc.h</a>.</p>

<p>Referenced by <a class="el" href="stm32f1xx__ll__adc_8c_source.html#l00641">LL_ADC_REG_Init()</a>, and <a class="el" href="stm32f1xx__ll__adc_8c_source.html#l00729">LL_ADC_REG_StructInit()</a>.</p>

</div>
</div>
<a class="anchor" id="ada5eb1d3b28199bc3a2589daf2bdfe70"></a><!-- doxytag: member="LL_ADC_REG_InitTypeDef::SequencerLength" ref="ada5eb1d3b28199bc3a2589daf2bdfe70" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structLL__ADC__REG__InitTypeDef.html#ada5eb1d3b28199bc3a2589daf2bdfe70">LL_ADC_REG_InitTypeDef::SequencerLength</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Set ADC group regular sequencer length. This parameter can be a value of <a class="el" href="group__ADC__LL__EC__REG__SEQ__SCAN__LENGTH.html">ADC group regular - Sequencer scan length</a> </p>
<dl class="note"><dt><b>Note:</b></dt><dd>This parameter is discarded if scan mode is disabled (refer to parameter 'ADC_SequencersScanMode').</dd></dl>
<p>This feature can be modified afterwards using unitary function <a class="el" href="group__ADC__LL__EF__Configuration__ADC__Group__Regular.html#gaad2d56f5d16468ef4672cc9d24883a64">LL_ADC_REG_SetSequencerLength()</a>. </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__adc_8h_source.html#l00321">321</a> of file <a class="el" href="stm32f1xx__ll__adc_8h_source.html">stm32f1xx_ll_adc.h</a>.</p>

<p>Referenced by <a class="el" href="stm32f1xx__ll__adc_8c_source.html#l00641">LL_ADC_REG_Init()</a>, and <a class="el" href="stm32f1xx__ll__adc_8c_source.html#l00729">LL_ADC_REG_StructInit()</a>.</p>

</div>
</div>
<a class="anchor" id="ad539e2b84507b0f7c0cb803fcf884170"></a><!-- doxytag: member="LL_ADC_REG_InitTypeDef::TriggerSource" ref="ad539e2b84507b0f7c0cb803fcf884170" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structLL__ADC__REG__InitTypeDef.html#ad539e2b84507b0f7c0cb803fcf884170">LL_ADC_REG_InitTypeDef::TriggerSource</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Set ADC group regular conversion trigger source: internal (SW start) or from external IP (timer event, external interrupt line). This parameter can be a value of <a class="el" href="group__ADC__LL__EC__REG__TRIGGER__SOURCE.html">ADC group regular - Trigger source</a> </p>
<dl class="note"><dt><b>Note:</b></dt><dd>On this STM32 serie, external trigger is set with trigger polarity: rising edge (only trigger polarity available on this STM32 serie).</dd></dl>
<p>This feature can be modified afterwards using unitary function <a class="el" href="group__ADC__LL__EF__Configuration__ADC__Group__Regular.html#ga46331bb05afe971e9ad6b54efd5f07ee">LL_ADC_REG_SetTriggerSource()</a>. </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__adc_8h_source.html#l00314">314</a> of file <a class="el" href="stm32f1xx__ll__adc_8h_source.html">stm32f1xx_ll_adc.h</a>.</p>

<p>Referenced by <a class="el" href="stm32f1xx__ll__adc_8c_source.html#l00641">LL_ADC_REG_Init()</a>, and <a class="el" href="stm32f1xx__ll__adc_8c_source.html#l00729">LL_ADC_REG_StructInit()</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="stm32f1xx__ll__adc_8h_source.html">stm32f1xx_ll_adc.h</a></li>
</ul>
</div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Tue May 14 2019 08:55:29 for STM32F103xB HAL User Manual by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
