#! /usr/local/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0-130-gaf2b95276)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x56185d8d3730 .scope module, "alu" "alu" 2 12;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 64 "inA";
    .port_info 3 /INPUT 64 "inB";
    .port_info 4 /INPUT 4 "opr";
    .port_info 5 /INPUT 1 "start";
    .port_info 6 /OUTPUT 64 "out_alu";
    .port_info 7 /OUTPUT 1 "done";
L_0x56185d936250 .functor BUFZ 1, v0x56185d952900_0, C4<0>, C4<0>, C4<0>;
o0x7f2ec2a8a018 .functor BUFZ 1, C4<z>; HiZ drive
v0x56185d9526f0_0 .net "clock", 0 0, o0x7f2ec2a8a018;  0 drivers
v0x56185d952840_0 .net "done", 0 0, L_0x56185d936250;  1 drivers
v0x56185d952900_0 .var "done_alux", 0 0;
v0x56185d9529d0_0 .var "enable", 0 0;
o0x7f2ec2a8ac78 .functor BUFZ 64, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x56185d952a70_0 .net "inA", 63 0, o0x7f2ec2a8ac78;  0 drivers
o0x7f2ec2a8aca8 .functor BUFZ 64, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x56185d952b50_0 .net "inB", 63 0, o0x7f2ec2a8aca8;  0 drivers
v0x56185d952c30_0 .var "in_A", 63 0;
v0x56185d952d40_0 .var "in_B", 63 0;
o0x7f2ec2a8acd8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x56185d952e50_0 .net "opr", 3 0, o0x7f2ec2a8acd8;  0 drivers
v0x56185d952fc0_0 .var "out_alu", 63 0;
v0x56185d9530a0_0 .net "out_div", 63 0, L_0x56185d925e70;  1 drivers
v0x56185d953160_0 .net "out_mult", 63 0, L_0x56185d924310;  1 drivers
v0x56185d953200_0 .net "polAngle", 31 0, L_0x56185d8d8bc0;  1 drivers
v0x56185d9532a0_0 .net "polMod", 31 0, L_0x56185d966ad0;  1 drivers
o0x7f2ec2a8a1c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x56185d953340_0 .net "reset", 0 0, o0x7f2ec2a8a1c8;  0 drivers
o0x7f2ec2a8a678 .functor BUFZ 1, C4<z>; HiZ drive
v0x56185d953470_0 .net "start", 0 0, o0x7f2ec2a8a678;  0 drivers
v0x56185d953510_0 .var "x0", 31 0;
v0x56185d9535d0_0 .var "y0", 31 0;
S_0x56185d8d44d0 .scope module, "cmplx_Div" "cmplxDiv" 2 73, 3 12 0, S_0x56185d8d3730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 64 "inA";
    .port_info 3 /INPUT 64 "inB";
    .port_info 4 /OUTPUT 64 "out";
L_0x56185d925170 .functor BUFZ 1, v0x56185d8d8d20_0, C4<0>, C4<0>, C4<0>;
L_0x56185d925e70 .functor BUFZ 64, v0x56185d94ed30_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x56185d9363b0_0 .net "clock", 0 0, o0x7f2ec2a8a018;  alias, 0 drivers
v0x56185d928470_0 .net "done", 0 0, L_0x56185d925170;  1 drivers
v0x56185d9244b0_0 .net "inA", 63 0, v0x56185d952c30_0;  1 drivers
v0x56185d925310_0 .net "inB", 63 0, v0x56185d952d40_0;  1 drivers
v0x56185d925fd0_0 .var "in_A", 63 0;
v0x56185d91faf0_0 .var "in_B", 63 0;
v0x56185d8d8d20_0 .var "isdone", 0 0;
v0x56185d94ed30_0 .var "letout", 63 0;
v0x56185d94ee10_0 .net "out", 63 0, L_0x56185d925e70;  alias, 1 drivers
v0x56185d94eef0_0 .net "reset", 0 0, o0x7f2ec2a8a1c8;  alias, 0 drivers
E_0x56185d90bbe0 .event posedge, v0x56185d9363b0_0;
S_0x56185d94f050 .scope module, "cmplx_Mult" "cmplxMult" 2 64, 4 14 0, S_0x56185d8d3730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 64 "inA";
    .port_info 3 /INPUT 64 "inB";
    .port_info 4 /OUTPUT 64 "out";
L_0x56185d927fb0 .functor BUFZ 1, v0x56185d94f700_0, C4<0>, C4<0>, C4<0>;
L_0x56185d924310 .functor BUFZ 64, v0x56185d94f7c0_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x56185d94f200_0 .net "clock", 0 0, o0x7f2ec2a8a018;  alias, 0 drivers
v0x56185d94f2a0_0 .net "done", 0 0, L_0x56185d927fb0;  1 drivers
v0x56185d94f340_0 .net "inA", 63 0, v0x56185d952c30_0;  alias, 1 drivers
v0x56185d94f440_0 .net "inB", 63 0, v0x56185d952d40_0;  alias, 1 drivers
v0x56185d94f510_0 .var "in_A", 63 0;
v0x56185d94f620_0 .var "in_B", 63 0;
v0x56185d94f700_0 .var "isdone", 0 0;
v0x56185d94f7c0_0 .var "letout", 63 0;
v0x56185d94f8a0_0 .net "out", 63 0, L_0x56185d924310;  alias, 1 drivers
v0x56185d94fa10_0 .net "reset", 0 0, o0x7f2ec2a8a1c8;  alias, 0 drivers
S_0x56185d94fb60 .scope module, "uut" "rec2pol" 2 82, 5 12 0, S_0x56185d8d3730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "start";
    .port_info 4 /INPUT 32 "x";
    .port_info 5 /INPUT 32 "y";
    .port_info 6 /OUTPUT 32 "mod";
    .port_info 7 /OUTPUT 32 "angle";
L_0x56185d8d8bc0 .functor BUFZ 32, v0x56185d952510_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56185d951b60_0 .net/s "ATAN_data", 31 0, L_0x56185d91f950;  1 drivers
v0x56185d951c20_0 .net/s "angle", 31 0, L_0x56185d8d8bc0;  alias, 1 drivers
v0x56185d951ce0_0 .net "clock", 0 0, o0x7f2ec2a8a018;  alias, 0 drivers
v0x56185d951db0_0 .net/s "count_out", 5 0, v0x56185d950b70_0;  1 drivers
v0x56185d951e50_0 .net "enable", 0 0, v0x56185d9529d0_0;  1 drivers
v0x56185d951f40_0 .net/s "mod", 31 0, L_0x56185d966ad0;  alias, 1 drivers
v0x56185d951fe0_0 .net "reset", 0 0, o0x7f2ec2a8a1c8;  alias, 0 drivers
v0x56185d952080_0 .net "start", 0 0, o0x7f2ec2a8a678;  alias, 0 drivers
v0x56185d952150_0 .net/s "x", 31 0, v0x56185d953510_0;  1 drivers
v0x56185d952280_0 .var/s "xr", 33 0;
v0x56185d952370_0 .net/s "y", 31 0, v0x56185d9535d0_0;  1 drivers
v0x56185d952430_0 .var/s "yr", 33 0;
v0x56185d952510_0 .var/s "zr", 31 0;
S_0x56185d94fe10 .scope module, "ATAN_ROM_1" "ATAN_ROM" 5 49, 6 36 0, S_0x56185d94fb60;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "addr";
    .port_info 1 /OUTPUT 32 "data";
P_0x56185d94fff0 .param/str "ATANLUT_FILENAME" 0 6 42, "../simdata/atanLUTd.hex";
P_0x56185d950030 .param/l "ROMSIZE" 0 6 41, +C4<00000000000000000000000000100000>;
L_0x56185d91f950 .functor BUFZ 32, L_0x56185d966bc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56185d950250_0 .net *"_ivl_0", 31 0, L_0x56185d966bc0;  1 drivers
v0x56185d950350_0 .net *"_ivl_2", 6 0, L_0x56185d966c60;  1 drivers
L_0x7f2ec2a41060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56185d950430_0 .net *"_ivl_5", 0 0, L_0x7f2ec2a41060;  1 drivers
v0x56185d9504f0_0 .net "addr", 5 0, v0x56185d950b70_0;  alias, 1 drivers
v0x56185d9505d0 .array "atanLUT", 31 0, 31 0;
v0x56185d9506e0_0 .net "data", 31 0, L_0x56185d91f950;  alias, 1 drivers
L_0x56185d966bc0 .array/port v0x56185d9505d0, L_0x56185d966c60;
L_0x56185d966c60 .concat [ 6 1 0 0], v0x56185d950b70_0, L_0x7f2ec2a41060;
S_0x56185d950820 .scope module, "ITERCOUNTER_1" "ITERCOUNTER" 5 33, 7 28 0, S_0x56185d94fb60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 6 "count";
v0x56185d950a80_0 .net "clock", 0 0, o0x7f2ec2a8a018;  alias, 0 drivers
v0x56185d950b70_0 .var "count", 5 0;
v0x56185d950c30_0 .net "enable", 0 0, v0x56185d9529d0_0;  alias, 1 drivers
v0x56185d950d00_0 .net "reset", 0 0, o0x7f2ec2a8a1c8;  alias, 0 drivers
v0x56185d950df0_0 .net "start", 0 0, o0x7f2ec2a8a678;  alias, 0 drivers
S_0x56185d950f80 .scope module, "MODSCALE_1" "MODSCALE" 5 42, 8 29 0, S_0x56185d94fb60;
 .timescale 0 0;
    .port_info 0 /INPUT 34 "XF";
    .port_info 1 /OUTPUT 32 "MODUL";
P_0x56185d951160 .param/l "CORDIC_SCALE_FACTOR" 0 8 34, C4<00000000000000000000000000000000100110110111010100>;
v0x56185d9512d0_0 .net "MODUL", 31 0, L_0x56185d966ad0;  alias, 1 drivers
v0x56185d9513d0_0 .net "XF", 33 0, v0x56185d952280_0;  1 drivers
v0x56185d9514b0_0 .net *"_ivl_1", 0 0, L_0x56185d956060;  1 drivers
v0x56185d951570_0 .net *"_ivl_10", 49 0, L_0x56185d9669a0;  1 drivers
v0x56185d951650_0 .net *"_ivl_12", 31 0, L_0x56185d9668b0;  1 drivers
v0x56185d951780_0 .net *"_ivl_2", 15 0, L_0x56185d956180;  1 drivers
v0x56185d951860_0 .net *"_ivl_4", 49 0, L_0x56185d956620;  1 drivers
L_0x7f2ec2a41018 .functor BUFT 1, C4<00000000000000000000000000000000100110110111010100>, C4<0>, C4<0>, C4<0>;
v0x56185d951940_0 .net/2s *"_ivl_6", 49 0, L_0x7f2ec2a41018;  1 drivers
v0x56185d951a20_0 .net/s *"_ivl_9", 49 0, L_0x56185d966710;  1 drivers
L_0x56185d956060 .part v0x56185d952280_0, 33, 1;
LS_0x56185d956180_0_0 .concat [ 1 1 1 1], L_0x56185d956060, L_0x56185d956060, L_0x56185d956060, L_0x56185d956060;
LS_0x56185d956180_0_4 .concat [ 1 1 1 1], L_0x56185d956060, L_0x56185d956060, L_0x56185d956060, L_0x56185d956060;
LS_0x56185d956180_0_8 .concat [ 1 1 1 1], L_0x56185d956060, L_0x56185d956060, L_0x56185d956060, L_0x56185d956060;
LS_0x56185d956180_0_12 .concat [ 1 1 1 1], L_0x56185d956060, L_0x56185d956060, L_0x56185d956060, L_0x56185d956060;
L_0x56185d956180 .concat [ 4 4 4 4], LS_0x56185d956180_0_0, LS_0x56185d956180_0_4, LS_0x56185d956180_0_8, LS_0x56185d956180_0_12;
L_0x56185d956620 .concat [ 34 16 0 0], v0x56185d952280_0, L_0x56185d956180;
L_0x56185d966710 .arith/mult 50, L_0x56185d956620, L_0x7f2ec2a41018;
L_0x56185d9668b0 .part L_0x56185d966710, 18, 32;
L_0x56185d9669a0 .extend/s 50, L_0x56185d9668b0;
L_0x56185d966ad0 .part L_0x56185d9669a0, 0, 32;
S_0x56185d8d31b0 .scope module, "testbench" "testbench" 9 13;
 .timescale -9 -12;
P_0x56185d934ef0 .param/l "CLOCK_PERIOD" 0 9 22, +C4<00000000000000000000000000001010>;
P_0x56185d934f30 .param/l "MAX_SIM_TIME" 0 9 23, +C4<00000101111101011110000100000000>;
v0x56185d954d70_0 .var "Im", 31 0;
v0x56185d954e70_0 .var "Real", 31 0;
v0x56185d954f50_0 .var "clock", 0 0;
v0x56185d955020_0 .var "cnstA", 0 0;
v0x56185d9550f0_0 .var "cnstB", 0 0;
v0x56185d955190_0 .var "endwreg", 1 0;
v0x56185d955260_0 .var "enrregA", 0 0;
v0x56185d955330_0 .var "enrregB", 0 0;
v0x56185d955400_0 .var "in", 63 0;
v0x56185d9554d0_0 .var "in_aux", 63 0;
v0x56185d955570_0 .var/i "j", 31 0;
v0x56185d955610_0 .var "maxclock", 0 0;
v0x56185d9556b0_0 .var "opr", 3 0;
v0x56185d955770_0 .net "outA", 63 0, v0x56185d954490_0;  1 drivers
v0x56185d955860_0 .net "outB", 63 0, v0x56185d954570_0;  1 drivers
v0x56185d955930_0 .var "regwen", 0 0;
v0x56185d955a00_0 .var "reset", 0 0;
v0x56185d955be0_0 .var "seloutA", 3 0;
v0x56185d955cb0_0 .var "seloutB", 3 0;
v0x56185d955d80_0 .var "selwreg", 3 0;
v0x56185d955e50_0 .var "start", 0 0;
E_0x56185d90b920 .event negedge, v0x56185d953bb0_0;
S_0x56185d9537e0 .scope module, "reg_bank_tb" "reg_bank" 9 61, 10 11 0, S_0x56185d8d31b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "regwen";
    .port_info 3 /INPUT 64 "inA";
    .port_info 4 /INPUT 4 "selwreg";
    .port_info 5 /INPUT 2 "endwreg";
    .port_info 6 /OUTPUT 64 "outA";
    .port_info 7 /OUTPUT 64 "outB";
    .port_info 8 /INPUT 4 "seloutA";
    .port_info 9 /INPUT 4 "seloutB";
    .port_info 10 /INPUT 1 "cnstA";
    .port_info 11 /INPUT 1 "cnstB";
    .port_info 12 /INPUT 1 "enrregA";
    .port_info 13 /INPUT 1 "enrregB";
v0x56185d953bb0_0 .net "clock", 0 0, v0x56185d954f50_0;  1 drivers
v0x56185d953c90_0 .net "cnstA", 0 0, v0x56185d955020_0;  1 drivers
v0x56185d953d50_0 .net "cnstB", 0 0, v0x56185d9550f0_0;  1 drivers
L_0x7f2ec2a410a8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56185d953df0 .array "const", 0 8;
v0x56185d953df0_0 .net v0x56185d953df0 0, 0 63, L_0x7f2ec2a410a8; 1 drivers
L_0x7f2ec2a410f0 .functor BUFT 1, C4<0000000000000000000000000000000100000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56185d953df0_1 .net v0x56185d953df0 1, 0 63, L_0x7f2ec2a410f0; 1 drivers
L_0x7f2ec2a41138 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x56185d953df0_2 .net v0x56185d953df0 2, 0 63, L_0x7f2ec2a41138; 1 drivers
L_0x7f2ec2a41180 .functor BUFT 1, C4<0000000000000000000000000000000100000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x56185d953df0_3 .net v0x56185d953df0 3, 0 63, L_0x7f2ec2a41180; 1 drivers
L_0x7f2ec2a411c8 .functor BUFT 1, C4<1111111111111111111111111111111100000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56185d953df0_4 .net v0x56185d953df0 4, 0 63, L_0x7f2ec2a411c8; 1 drivers
L_0x7f2ec2a41210 .functor BUFT 1, C4<0000000000000000000000000000000011111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x56185d953df0_5 .net v0x56185d953df0 5, 0 63, L_0x7f2ec2a41210; 1 drivers
L_0x7f2ec2a41258 .functor BUFT 1, C4<1111111111111111111111111111111111111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x56185d953df0_6 .net v0x56185d953df0 6, 0 63, L_0x7f2ec2a41258; 1 drivers
L_0x7f2ec2a412a0 .functor BUFT 1, C4<1111111111111111111111111111111100000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x56185d953df0_7 .net v0x56185d953df0 7, 0 63, L_0x7f2ec2a412a0; 1 drivers
L_0x7f2ec2a412e8 .functor BUFT 1, C4<0000000000000000000000000000000111111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x56185d953df0_8 .net v0x56185d953df0 8, 0 63, L_0x7f2ec2a412e8; 1 drivers
v0x56185d954020_0 .net "endwreg", 1 0, v0x56185d955190_0;  1 drivers
v0x56185d954150_0 .net "enrregA", 0 0, v0x56185d955260_0;  1 drivers
v0x56185d954210_0 .net "enrregB", 0 0, v0x56185d955330_0;  1 drivers
v0x56185d9542d0_0 .var/i "i", 31 0;
v0x56185d9543b0_0 .net "inA", 63 0, v0x56185d955400_0;  1 drivers
v0x56185d954490_0 .var "outA", 63 0;
v0x56185d954570_0 .var "outB", 63 0;
v0x56185d954650 .array "regs_vec", 0 15, 0 63;
v0x56185d954710_0 .net "regwen", 0 0, v0x56185d955930_0;  1 drivers
v0x56185d9547d0_0 .net "reset", 0 0, v0x56185d955a00_0;  1 drivers
v0x56185d954890_0 .net "seloutA", 3 0, v0x56185d955be0_0;  1 drivers
v0x56185d954970_0 .net "seloutB", 3 0, v0x56185d955cb0_0;  1 drivers
v0x56185d954a50_0 .net "selwreg", 3 0, v0x56185d955d80_0;  1 drivers
E_0x56185d8c5d20 .event posedge, v0x56185d953bb0_0;
    .scope S_0x56185d94f050;
T_0 ;
    %wait E_0x56185d90bbe0;
    %load/vec4 v0x56185d94fa10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x56185d94f510_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x56185d94f620_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x56185d94f340_0;
    %assign/vec4 v0x56185d94f510_0, 0;
    %load/vec4 v0x56185d94f440_0;
    %assign/vec4 v0x56185d94f620_0, 0;
    %load/vec4 v0x56185d94f510_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x56185d94f620_0;
    %parti/s 32, 32, 7;
    %mul;
    %load/vec4 v0x56185d94f510_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x56185d94f620_0;
    %parti/s 32, 0, 2;
    %mul;
    %sub;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56185d94f7c0_0, 4, 5;
    %load/vec4 v0x56185d94f510_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x56185d94f620_0;
    %parti/s 32, 0, 2;
    %mul;
    %load/vec4 v0x56185d94f510_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x56185d94f620_0;
    %parti/s 32, 32, 7;
    %mul;
    %add;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56185d94f7c0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56185d94f700_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x56185d8d44d0;
T_1 ;
    %wait E_0x56185d90bbe0;
    %load/vec4 v0x56185d94eef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x56185d925fd0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x56185d91faf0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x56185d9244b0_0;
    %assign/vec4 v0x56185d925fd0_0, 0;
    %load/vec4 v0x56185d925310_0;
    %assign/vec4 v0x56185d91faf0_0, 0;
    %load/vec4 v0x56185d925fd0_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x56185d91faf0_0;
    %parti/s 32, 32, 7;
    %mul;
    %load/vec4 v0x56185d925fd0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x56185d91faf0_0;
    %parti/s 32, 0, 2;
    %mul;
    %add;
    %load/vec4 v0x56185d91faf0_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x56185d91faf0_0;
    %parti/s 32, 32, 7;
    %mul;
    %load/vec4 v0x56185d91faf0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x56185d91faf0_0;
    %parti/s 32, 0, 2;
    %mul;
    %add;
    %div;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56185d94ed30_0, 4, 5;
    %load/vec4 v0x56185d925fd0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x56185d91faf0_0;
    %parti/s 32, 32, 7;
    %mul;
    %load/vec4 v0x56185d925fd0_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x56185d91faf0_0;
    %parti/s 32, 0, 2;
    %mul;
    %sub;
    %load/vec4 v0x56185d91faf0_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x56185d91faf0_0;
    %parti/s 32, 32, 7;
    %mul;
    %load/vec4 v0x56185d91faf0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x56185d91faf0_0;
    %parti/s 32, 0, 2;
    %mul;
    %add;
    %div;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56185d94ed30_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56185d8d8d20_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x56185d950820;
T_2 ;
    %wait E_0x56185d90bbe0;
    %load/vec4 v0x56185d950d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x56185d950b70_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x56185d950c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x56185d950df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x56185d950b70_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x56185d950b70_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x56185d950b70_0, 0;
T_2.5 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x56185d94fe10;
T_3 ;
    %vpi_call 6 47 "$readmemh", P_0x56185d94fff0, v0x56185d9505d0 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x56185d94fb60;
T_4 ;
    %wait E_0x56185d90bbe0;
    %load/vec4 v0x56185d951fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 34;
    %assign/vec4 v0x56185d952280_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x56185d951e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x56185d952080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x56185d952150_0;
    %pad/s 34;
    %assign/vec4 v0x56185d952280_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x56185d952430_0;
    %parti/s 1, 33, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %load/vec4 v0x56185d952280_0;
    %load/vec4 v0x56185d952430_0;
    %load/vec4 v0x56185d951db0_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %sub;
    %assign/vec4 v0x56185d952280_0, 0;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v0x56185d952280_0;
    %load/vec4 v0x56185d952430_0;
    %load/vec4 v0x56185d951db0_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %add;
    %assign/vec4 v0x56185d952280_0, 0;
T_4.7 ;
T_4.5 ;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x56185d94fb60;
T_5 ;
    %wait E_0x56185d90bbe0;
    %load/vec4 v0x56185d951fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 34;
    %assign/vec4 v0x56185d952430_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x56185d951e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x56185d952080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x56185d952370_0;
    %pad/s 34;
    %assign/vec4 v0x56185d952430_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x56185d952430_0;
    %parti/s 1, 33, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %load/vec4 v0x56185d952430_0;
    %load/vec4 v0x56185d952280_0;
    %load/vec4 v0x56185d951db0_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %add;
    %assign/vec4 v0x56185d952430_0, 0;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v0x56185d952430_0;
    %load/vec4 v0x56185d952280_0;
    %load/vec4 v0x56185d951db0_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %sub;
    %assign/vec4 v0x56185d952430_0, 0;
T_5.7 ;
T_5.5 ;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x56185d94fb60;
T_6 ;
    %wait E_0x56185d90bbe0;
    %load/vec4 v0x56185d951fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56185d952510_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x56185d951e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x56185d952080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56185d952510_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x56185d952430_0;
    %parti/s 1, 33, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %load/vec4 v0x56185d952510_0;
    %load/vec4 v0x56185d951b60_0;
    %sub;
    %assign/vec4 v0x56185d952510_0, 0;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v0x56185d952510_0;
    %load/vec4 v0x56185d951b60_0;
    %add;
    %assign/vec4 v0x56185d952510_0, 0;
T_6.7 ;
T_6.5 ;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x56185d8d3730;
T_7 ;
    %wait E_0x56185d90bbe0;
    %load/vec4 v0x56185d953340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x56185d952c30_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x56185d952d40_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x56185d952fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56185d9529d0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x56185d952a70_0;
    %assign/vec4 v0x56185d952c30_0, 0;
    %load/vec4 v0x56185d952b50_0;
    %assign/vec4 v0x56185d952d40_0, 0;
    %load/vec4 v0x56185d953470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x56185d952e50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x56185d952fc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56185d952900_0, 0;
    %jmp T_7.15;
T_7.4 ;
    %load/vec4 v0x56185d952c30_0;
    %assign/vec4 v0x56185d952fc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56185d952900_0, 0;
    %jmp T_7.15;
T_7.5 ;
    %load/vec4 v0x56185d952d40_0;
    %assign/vec4 v0x56185d952fc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56185d952900_0, 0;
    %jmp T_7.15;
T_7.6 ;
    %load/vec4 v0x56185d952c30_0;
    %load/vec4 v0x56185d952d40_0;
    %add;
    %assign/vec4 v0x56185d952fc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56185d952900_0, 0;
    %jmp T_7.15;
T_7.7 ;
    %load/vec4 v0x56185d952c30_0;
    %load/vec4 v0x56185d952d40_0;
    %sub;
    %assign/vec4 v0x56185d952fc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56185d952900_0, 0;
    %jmp T_7.15;
T_7.8 ;
    %load/vec4 v0x56185d953160_0;
    %assign/vec4 v0x56185d952fc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56185d952900_0, 0;
    %jmp T_7.15;
T_7.9 ;
    %load/vec4 v0x56185d9530a0_0;
    %assign/vec4 v0x56185d952fc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56185d952900_0, 0;
    %jmp T_7.15;
T_7.10 ;
    %load/vec4 v0x56185d952c30_0;
    %parti/s 32, 32, 7;
    %pad/u 64;
    %load/vec4 v0x56185d952d40_0;
    %parti/s 32, 32, 7;
    %pad/u 64;
    %mul;
    %assign/vec4 v0x56185d952fc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56185d952900_0, 0;
    %jmp T_7.15;
T_7.11 ;
    %load/vec4 v0x56185d952c30_0;
    %parti/s 32, 32, 7;
    %pad/u 64;
    %load/vec4 v0x56185d952d40_0;
    %parti/s 32, 32, 7;
    %pad/u 64;
    %div;
    %assign/vec4 v0x56185d952fc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56185d952900_0, 0;
    %jmp T_7.15;
T_7.12 ;
    %load/vec4 v0x56185d952c30_0;
    %load/vec4 v0x56185d952d40_0;
    %cmp/e;
    %jmp/0xz  T_7.16, 4;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v0x56185d952fc0_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56185d952900_0, 0;
T_7.16 ;
    %jmp T_7.15;
T_7.13 ;
    %load/vec4 v0x56185d952c30_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x56185d953510_0, 0, 32;
    %load/vec4 v0x56185d952c30_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x56185d9535d0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56185d9529d0_0, 0;
    %load/vec4 v0x56185d9532a0_0;
    %load/vec4 v0x56185d953200_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56185d952fc0_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56185d952900_0, 0;
    %jmp T_7.15;
T_7.15 ;
    %pop/vec4 1;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x56185d9537e0;
T_8 ;
    %wait E_0x56185d8c5d20;
    %load/vec4 v0x56185d9547d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56185d9542d0_0, 0, 32;
T_8.2 ;
    %load/vec4 v0x56185d9542d0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_8.3, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 3, v0x56185d9542d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56185d954650, 0, 4;
    %load/vec4 v0x56185d9542d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56185d9542d0_0, 0, 32;
    %jmp T_8.2;
T_8.3 ;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x56185d954710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x56185d954020_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %jmp T_8.10;
T_8.6 ;
    %load/vec4 v0x56185d9543b0_0;
    %load/vec4 v0x56185d954a50_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56185d954650, 0, 4;
    %jmp T_8.10;
T_8.7 ;
    %load/vec4 v0x56185d9543b0_0;
    %parti/s 32, 32, 7;
    %concati/vec4 0, 0, 32;
    %load/vec4 v0x56185d954a50_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56185d954650, 0, 4;
    %jmp T_8.10;
T_8.8 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x56185d9543b0_0;
    %parti/s 32, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56185d954a50_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56185d954650, 0, 4;
    %jmp T_8.10;
T_8.9 ;
    %load/vec4 v0x56185d9543b0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x56185d9543b0_0;
    %parti/s 32, 32, 7;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56185d954a50_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56185d954650, 0, 4;
    %jmp T_8.10;
T_8.10 ;
    %pop/vec4 1;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x56185d954150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.11, 8;
    %load/vec4 v0x56185d953c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.13, 8;
    %load/vec4 v0x56185d954890_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x56185d953df0, 4;
    %assign/vec4 v0x56185d954490_0, 0;
    %jmp T_8.14;
T_8.13 ;
    %load/vec4 v0x56185d954890_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.15, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.16, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.17, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.18, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.19, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.20, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.21, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.22, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_8.23, 6;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x56185d954490_0, 0;
    %jmp T_8.25;
T_8.15 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56185d954650, 4;
    %assign/vec4 v0x56185d954490_0, 0;
    %jmp T_8.25;
T_8.16 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56185d954650, 4;
    %assign/vec4 v0x56185d954490_0, 0;
    %jmp T_8.25;
T_8.17 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56185d954650, 4;
    %assign/vec4 v0x56185d954490_0, 0;
    %jmp T_8.25;
T_8.18 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56185d954650, 4;
    %assign/vec4 v0x56185d954490_0, 0;
    %jmp T_8.25;
T_8.19 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56185d954650, 4;
    %assign/vec4 v0x56185d954490_0, 0;
    %jmp T_8.25;
T_8.20 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56185d954650, 4;
    %assign/vec4 v0x56185d954490_0, 0;
    %jmp T_8.25;
T_8.21 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56185d954650, 4;
    %assign/vec4 v0x56185d954490_0, 0;
    %jmp T_8.25;
T_8.22 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56185d954650, 4;
    %assign/vec4 v0x56185d954490_0, 0;
    %jmp T_8.25;
T_8.23 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56185d954650, 4;
    %assign/vec4 v0x56185d954490_0, 0;
    %jmp T_8.25;
T_8.25 ;
    %pop/vec4 1;
T_8.14 ;
T_8.11 ;
    %load/vec4 v0x56185d954210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.26, 8;
    %load/vec4 v0x56185d953d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.28, 8;
    %load/vec4 v0x56185d954970_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x56185d953df0, 4;
    %assign/vec4 v0x56185d954570_0, 0;
    %jmp T_8.29;
T_8.28 ;
    %load/vec4 v0x56185d954970_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.31, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.32, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.33, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.34, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.35, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.36, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.37, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_8.38, 6;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x56185d954570_0, 0;
    %jmp T_8.40;
T_8.30 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56185d954650, 4;
    %assign/vec4 v0x56185d954570_0, 0;
    %jmp T_8.40;
T_8.31 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56185d954650, 4;
    %assign/vec4 v0x56185d954570_0, 0;
    %jmp T_8.40;
T_8.32 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56185d954650, 4;
    %assign/vec4 v0x56185d954570_0, 0;
    %jmp T_8.40;
T_8.33 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56185d954650, 4;
    %assign/vec4 v0x56185d954570_0, 0;
    %jmp T_8.40;
T_8.34 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56185d954650, 4;
    %assign/vec4 v0x56185d954570_0, 0;
    %jmp T_8.40;
T_8.35 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56185d954650, 4;
    %assign/vec4 v0x56185d954570_0, 0;
    %jmp T_8.40;
T_8.36 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56185d954650, 4;
    %assign/vec4 v0x56185d954570_0, 0;
    %jmp T_8.40;
T_8.37 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56185d954650, 4;
    %assign/vec4 v0x56185d954570_0, 0;
    %jmp T_8.40;
T_8.38 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56185d954650, 4;
    %assign/vec4 v0x56185d954570_0, 0;
    %jmp T_8.40;
T_8.40 ;
    %pop/vec4 1;
T_8.29 ;
T_8.26 ;
T_8.5 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x56185d8d31b0;
T_9 ;
    %vpi_call 9 17 "$dumpfile", "mysimdata.vcd" {0 0 0};
    %vpi_call 9 18 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x56185d8d31b0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x56185d8d31b0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56185d954f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56185d955a00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56185d955e50_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x56185d9554d0_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56185d955930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56185d955020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56185d9550f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56185d955260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56185d955330_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x56185d9556b0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56185d955610_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0x56185d8d31b0;
T_11 ;
T_11.0 ;
    %delay 5000, 0;
    %load/vec4 v0x56185d954f50_0;
    %inv;
    %store/vec4 v0x56185d954f50_0, 0, 1;
    %jmp T_11.0;
    %end;
    .thread T_11;
    .scope S_0x56185d8d31b0;
T_12 ;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56185d955a00_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x56185d8d31b0;
T_13 ;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0x56185d954e70_0, 0, 32;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0x56185d954d70_0, 0, 32;
    %load/vec4 v0x56185d954e70_0;
    %load/vec4 v0x56185d954d70_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56185d9554d0_0, 0, 64;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56185d955570_0, 0, 32;
T_13.0 ;
    %load/vec4 v0x56185d955570_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_13.1, 5;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56185d955190_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56185d955260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56185d955330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56185d955020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56185d9550f0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x56185d9556b0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56185d955610_0, 0, 1;
    %wait E_0x56185d8c5d20;
    %load/vec4 v0x56185d9554d0_0;
    %store/vec4 v0x56185d955400_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56185d955930_0, 0, 1;
    %load/vec4 v0x56185d955570_0;
    %pad/s 4;
    %store/vec4 v0x56185d955d80_0, 0, 4;
    %delay 10000, 0;
    %wait E_0x56185d90b920;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56185d955930_0, 0, 1;
    %load/vec4 v0x56185d955570_0;
    %pad/s 4;
    %store/vec4 v0x56185d955be0_0, 0, 4;
    %load/vec4 v0x56185d955570_0;
    %pad/s 4;
    %store/vec4 v0x56185d955cb0_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 9 149 "$display", "%d: %h", v0x56185d955570_0, v0x56185d955770_0 {0 0 0};
    %load/vec4 v0x56185d955570_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56185d955570_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %vpi_call 9 153 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "../src/rtl/alu.v";
    "../src/rtl/cmplxDiv.v";
    "../src/rtl/cmplxMult.v";
    "../src/rtl/rec2pol.v";
    "../src/ip/ATAN_ROM.v";
    "../src/ip/ITERCOUNTER.v";
    "../src/ip/MODSCALE.v";
    "../src/testbench/tb_reg.v";
    "../src/rtl/reg_bank.v";
