<stg><name>gpio_bram_hls</name>


<trans_list>

<trans id="50" from="1" to="2">
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="51" from="2" to="3">
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="52" from="3" to="4">
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="53" from="4" to="5">
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="54" from="5" to="6">
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="6" to="7">
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="56" from="7" to="8">
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="8" to="10">
<condition id="30">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="8" to="9">
<condition id="32">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="9" to="8">
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %inc_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %inc) nounwind

]]></node>
<StgValue><ssdm name="inc_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %rep_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %rep) nounwind

]]></node>
<StgValue><ssdm name="rep_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %C0_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %C0) nounwind

]]></node>
<StgValue><ssdm name="C0_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp = icmp sgt i32 %rep_read, 0

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="31" op_0_bw="32">
<![CDATA[
:16  %tmp_4 = trunc i32 %rep_read to i31

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
:17  %smax = select i1 %tmp, i31 %tmp_4, i31 0

]]></node>
<StgValue><ssdm name="smax"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="32" op_0_bw="31">
<![CDATA[
:18  %smax_cast = zext i31 %smax to i32

]]></node>
<StgValue><ssdm name="smax_cast"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_1 = mul i32 %inc_read, %smax_cast

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="19" st_id="3" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_1 = mul i32 %inc_read, %smax_cast

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="20" st_id="4" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_1 = mul i32 %inc_read, %smax_cast

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="21" st_id="5" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_1 = mul i32 %inc_read, %smax_cast

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="22" st_id="6" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_1 = mul i32 %inc_read, %smax_cast

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="23" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32 %C0) nounwind, !map !0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 %rep) nounwind, !map !6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 %inc) nounwind, !map !10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32* %index) nounwind, !map !14

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32* %counter) nounwind, !map !20

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @gpio_bram_hls_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecInterface(i32 %C0, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [11 x i8]* @p_str1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecInterface(i32 %rep, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [11 x i8]* @p_str1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecInterface(i32 %inc, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [11 x i8]* @p_str1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecInterface(i32* %index, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [11 x i8]* @p_str1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecInterface(i32* %counter, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [11 x i8]* @p_str1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [11 x i8]* @p_str1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="7" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_1 = mul i32 %inc_read, %smax_cast

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="36" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %c = add i32 %C0_read, %tmp_1

]]></node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="37" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="0" op_0_bw="0">
<![CDATA[
:21  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="38" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
:0  %i = phi i31 [ 0, %0 ], [ %i_1, %2 ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="39" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="31">
<![CDATA[
:1  %i_cast = zext i31 %i to i32

]]></node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="40" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_3 = icmp slt i32 %i_cast, %rep_read

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="41" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:3  %i_1 = add i31 %i, 1

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="42" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_3, label %2, label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="43" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:0  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="44" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="9" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2  call void @_ssdm_op_Write.s_axilite.volatile.i32P(i32* %index, i32 %i_cast) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:3  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_2) nounwind

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="47" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="48" st_id="10" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.s_axilite.volatile.i32P(i32* %counter, i32 %c) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="0">
<![CDATA[
:1  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
