#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xc2eba0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xc2ed30 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0xc26c90 .functor NOT 1, L_0xc5fb00, C4<0>, C4<0>, C4<0>;
L_0xc5f890 .functor XOR 1, L_0xc5f730, L_0xc5f7f0, C4<0>, C4<0>;
L_0xc5f9f0 .functor XOR 1, L_0xc5f890, L_0xc5f950, C4<0>, C4<0>;
v0xc5cde0_0 .net *"_ivl_10", 0 0, L_0xc5f950;  1 drivers
v0xc5cee0_0 .net *"_ivl_12", 0 0, L_0xc5f9f0;  1 drivers
v0xc5cfc0_0 .net *"_ivl_2", 0 0, L_0xc5f690;  1 drivers
v0xc5d080_0 .net *"_ivl_4", 0 0, L_0xc5f730;  1 drivers
v0xc5d160_0 .net *"_ivl_6", 0 0, L_0xc5f7f0;  1 drivers
v0xc5d290_0 .net *"_ivl_8", 0 0, L_0xc5f890;  1 drivers
v0xc5d370_0 .net "a", 0 0, v0xc5b190_0;  1 drivers
v0xc5d410_0 .net "b", 0 0, v0xc5b230_0;  1 drivers
v0xc5d4b0_0 .net "c", 0 0, v0xc5b2d0_0;  1 drivers
v0xc5d550_0 .var "clk", 0 0;
v0xc5d5f0_0 .net "d", 0 0, v0xc5b440_0;  1 drivers
v0xc5d690_0 .net "out_dut", 0 0, L_0xc5f550;  1 drivers
v0xc5d730_0 .net "out_ref", 0 0, L_0xc5e700;  1 drivers
v0xc5d7d0_0 .var/2u "stats1", 159 0;
v0xc5d870_0 .var/2u "strobe", 0 0;
v0xc5d910_0 .net "tb_match", 0 0, L_0xc5fb00;  1 drivers
v0xc5d9d0_0 .net "tb_mismatch", 0 0, L_0xc26c90;  1 drivers
v0xc5dba0_0 .net "wavedrom_enable", 0 0, v0xc5b530_0;  1 drivers
v0xc5dc40_0 .net "wavedrom_title", 511 0, v0xc5b5d0_0;  1 drivers
L_0xc5f690 .concat [ 1 0 0 0], L_0xc5e700;
L_0xc5f730 .concat [ 1 0 0 0], L_0xc5e700;
L_0xc5f7f0 .concat [ 1 0 0 0], L_0xc5f550;
L_0xc5f950 .concat [ 1 0 0 0], L_0xc5e700;
L_0xc5fb00 .cmp/eeq 1, L_0xc5f690, L_0xc5f9f0;
S_0xc2eec0 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0xc2ed30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0xc2f640 .functor NOT 1, v0xc5b2d0_0, C4<0>, C4<0>, C4<0>;
L_0xc27550 .functor NOT 1, v0xc5b230_0, C4<0>, C4<0>, C4<0>;
L_0xc5de50 .functor AND 1, L_0xc2f640, L_0xc27550, C4<1>, C4<1>;
L_0xc5def0 .functor NOT 1, v0xc5b440_0, C4<0>, C4<0>, C4<0>;
L_0xc5e020 .functor NOT 1, v0xc5b190_0, C4<0>, C4<0>, C4<0>;
L_0xc5e120 .functor AND 1, L_0xc5def0, L_0xc5e020, C4<1>, C4<1>;
L_0xc5e200 .functor OR 1, L_0xc5de50, L_0xc5e120, C4<0>, C4<0>;
L_0xc5e2c0 .functor AND 1, v0xc5b190_0, v0xc5b2d0_0, C4<1>, C4<1>;
L_0xc5e380 .functor AND 1, L_0xc5e2c0, v0xc5b440_0, C4<1>, C4<1>;
L_0xc5e440 .functor OR 1, L_0xc5e200, L_0xc5e380, C4<0>, C4<0>;
L_0xc5e5b0 .functor AND 1, v0xc5b230_0, v0xc5b2d0_0, C4<1>, C4<1>;
L_0xc5e620 .functor AND 1, L_0xc5e5b0, v0xc5b440_0, C4<1>, C4<1>;
L_0xc5e700 .functor OR 1, L_0xc5e440, L_0xc5e620, C4<0>, C4<0>;
v0xc26f00_0 .net *"_ivl_0", 0 0, L_0xc2f640;  1 drivers
v0xc26fa0_0 .net *"_ivl_10", 0 0, L_0xc5e120;  1 drivers
v0xc59980_0 .net *"_ivl_12", 0 0, L_0xc5e200;  1 drivers
v0xc59a40_0 .net *"_ivl_14", 0 0, L_0xc5e2c0;  1 drivers
v0xc59b20_0 .net *"_ivl_16", 0 0, L_0xc5e380;  1 drivers
v0xc59c50_0 .net *"_ivl_18", 0 0, L_0xc5e440;  1 drivers
v0xc59d30_0 .net *"_ivl_2", 0 0, L_0xc27550;  1 drivers
v0xc59e10_0 .net *"_ivl_20", 0 0, L_0xc5e5b0;  1 drivers
v0xc59ef0_0 .net *"_ivl_22", 0 0, L_0xc5e620;  1 drivers
v0xc59fd0_0 .net *"_ivl_4", 0 0, L_0xc5de50;  1 drivers
v0xc5a0b0_0 .net *"_ivl_6", 0 0, L_0xc5def0;  1 drivers
v0xc5a190_0 .net *"_ivl_8", 0 0, L_0xc5e020;  1 drivers
v0xc5a270_0 .net "a", 0 0, v0xc5b190_0;  alias, 1 drivers
v0xc5a330_0 .net "b", 0 0, v0xc5b230_0;  alias, 1 drivers
v0xc5a3f0_0 .net "c", 0 0, v0xc5b2d0_0;  alias, 1 drivers
v0xc5a4b0_0 .net "d", 0 0, v0xc5b440_0;  alias, 1 drivers
v0xc5a570_0 .net "out", 0 0, L_0xc5e700;  alias, 1 drivers
S_0xc5a6d0 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0xc2ed30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0xc5b190_0 .var "a", 0 0;
v0xc5b230_0 .var "b", 0 0;
v0xc5b2d0_0 .var "c", 0 0;
v0xc5b3a0_0 .net "clk", 0 0, v0xc5d550_0;  1 drivers
v0xc5b440_0 .var "d", 0 0;
v0xc5b530_0 .var "wavedrom_enable", 0 0;
v0xc5b5d0_0 .var "wavedrom_title", 511 0;
S_0xc5a970 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0xc5a6d0;
 .timescale -12 -12;
v0xc5abd0_0 .var/2s "count", 31 0;
E_0xc29af0/0 .event negedge, v0xc5b3a0_0;
E_0xc29af0/1 .event posedge, v0xc5b3a0_0;
E_0xc29af0 .event/or E_0xc29af0/0, E_0xc29af0/1;
E_0xc29d40 .event negedge, v0xc5b3a0_0;
E_0xc149f0 .event posedge, v0xc5b3a0_0;
S_0xc5acd0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0xc5a6d0;
 .timescale -12 -12;
v0xc5aed0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xc5afb0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0xc5a6d0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xc5b730 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0xc2ed30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0xc5e860 .functor AND 1, v0xc5b2d0_0, v0xc5b230_0, C4<1>, C4<1>;
L_0xc5e8d0 .functor NOT 1, L_0xc5e860, C4<0>, C4<0>, C4<0>;
L_0xc5e9b0 .functor AND 1, v0xc5b440_0, v0xc5b190_0, C4<1>, C4<1>;
L_0xc5ea20 .functor NOT 1, L_0xc5e9b0, C4<0>, C4<0>, C4<0>;
L_0xc5eb10 .functor OR 1, L_0xc5e8d0, L_0xc5ea20, C4<0>, C4<0>;
L_0xc5ec20 .functor AND 1, v0xc5b190_0, v0xc5b2d0_0, C4<1>, C4<1>;
L_0xc5ede0 .functor AND 1, L_0xc5ec20, v0xc5b440_0, C4<1>, C4<1>;
L_0xc5efb0 .functor NOT 1, L_0xc5ede0, C4<0>, C4<0>, C4<0>;
L_0xc5f0c0 .functor OR 1, L_0xc5eb10, L_0xc5efb0, C4<0>, C4<0>;
L_0xc5f1d0 .functor AND 1, v0xc5b230_0, v0xc5b2d0_0, C4<1>, C4<1>;
L_0xc5f2a0 .functor AND 1, L_0xc5f1d0, v0xc5b440_0, C4<1>, C4<1>;
L_0xc5f310 .functor NOT 1, L_0xc5f2a0, C4<0>, C4<0>, C4<0>;
L_0xc5f440 .functor OR 1, L_0xc5f0c0, L_0xc5f310, C4<0>, C4<0>;
v0xc5ba20_0 .net *"_ivl_0", 0 0, L_0xc5e860;  1 drivers
v0xc5bb00_0 .net *"_ivl_10", 0 0, L_0xc5ec20;  1 drivers
v0xc5bbe0_0 .net *"_ivl_12", 0 0, L_0xc5ede0;  1 drivers
v0xc5bcd0_0 .net *"_ivl_14", 0 0, L_0xc5efb0;  1 drivers
v0xc5bdb0_0 .net *"_ivl_16", 0 0, L_0xc5f0c0;  1 drivers
v0xc5bee0_0 .net *"_ivl_18", 0 0, L_0xc5f1d0;  1 drivers
v0xc5bfc0_0 .net *"_ivl_2", 0 0, L_0xc5e8d0;  1 drivers
v0xc5c0a0_0 .net *"_ivl_20", 0 0, L_0xc5f2a0;  1 drivers
v0xc5c180_0 .net *"_ivl_22", 0 0, L_0xc5f310;  1 drivers
v0xc5c260_0 .net *"_ivl_24", 0 0, L_0xc5f440;  1 drivers
v0xc5c340_0 .net *"_ivl_4", 0 0, L_0xc5e9b0;  1 drivers
v0xc5c420_0 .net *"_ivl_6", 0 0, L_0xc5ea20;  1 drivers
v0xc5c500_0 .net *"_ivl_8", 0 0, L_0xc5eb10;  1 drivers
v0xc5c5e0_0 .net "a", 0 0, v0xc5b190_0;  alias, 1 drivers
v0xc5c680_0 .net "b", 0 0, v0xc5b230_0;  alias, 1 drivers
v0xc5c770_0 .net "c", 0 0, v0xc5b2d0_0;  alias, 1 drivers
v0xc5c860_0 .net "d", 0 0, v0xc5b440_0;  alias, 1 drivers
v0xc5ca60_0 .net "out", 0 0, L_0xc5f550;  alias, 1 drivers
L_0xc5f550 .reduce/nor L_0xc5f440;
S_0xc5cbc0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0xc2ed30;
 .timescale -12 -12;
E_0xc29890 .event anyedge, v0xc5d870_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xc5d870_0;
    %nor/r;
    %assign/vec4 v0xc5d870_0, 0;
    %wait E_0xc29890;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xc5a6d0;
T_3 ;
    %fork t_1, S_0xc5a970;
    %jmp t_0;
    .scope S_0xc5a970;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xc5abd0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc5b440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc5b2d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc5b230_0, 0;
    %assign/vec4 v0xc5b190_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xc149f0;
    %load/vec4 v0xc5abd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0xc5abd0_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xc5b440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc5b2d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc5b230_0, 0;
    %assign/vec4 v0xc5b190_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0xc29d40;
    %fork TD_tb.stim1.wavedrom_stop, S_0xc5afb0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xc29af0;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0xc5b190_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc5b230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc5b2d0_0, 0;
    %assign/vec4 v0xc5b440_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0xc5a6d0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0xc2ed30;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc5d550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc5d870_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0xc2ed30;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0xc5d550_0;
    %inv;
    %store/vec4 v0xc5d550_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0xc2ed30;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0xc5b3a0_0, v0xc5d9d0_0, v0xc5d370_0, v0xc5d410_0, v0xc5d4b0_0, v0xc5d5f0_0, v0xc5d730_0, v0xc5d690_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0xc2ed30;
T_7 ;
    %load/vec4 v0xc5d7d0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0xc5d7d0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xc5d7d0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0xc5d7d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xc5d7d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xc5d7d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xc5d7d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0xc2ed30;
T_8 ;
    %wait E_0xc29af0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xc5d7d0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc5d7d0_0, 4, 32;
    %load/vec4 v0xc5d910_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0xc5d7d0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc5d7d0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xc5d7d0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc5d7d0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0xc5d730_0;
    %load/vec4 v0xc5d730_0;
    %load/vec4 v0xc5d690_0;
    %xor;
    %load/vec4 v0xc5d730_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0xc5d7d0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc5d7d0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0xc5d7d0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc5d7d0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can25_depth0/machine/kmap2/iter0/response22/top_module.sv";
