Starting process: Module

Starting process: 

SCUBA, Version Diamond (64-bit) 3.6.0.83.4
Wed May 31 16:14:54 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : C:\lscc\diamond\3.6_x64\ispfpga\bin\nt64\scuba.exe -w -n regbank_lattice -lang verilog -synth synplify -bus_exp 7 -bb -arch xo2c00 -type ramdp -device LCMXO2-7000ZE -aaddr_width 11 -widtha 4 -baddr_width 11 -widthb 4 -anum_words 2048 -bnum_words 2048 -cascade -1 -mem_init0 -writemodeA READBEFOREWRITE -writemodeB READBEFOREWRITE 
    Circuit name     : regbank_lattice
    Module type      : RAM_DP_TRUE
    Module Version   : 7.5
    Ports            : 
	Inputs       : DataInA[3:0], DataInB[3:0], AddressA[10:0], AddressB[10:0], ClockA, ClockB, ClockEnA, ClockEnB, WrA, WrB, ResetA, ResetB
	Outputs      : QA[3:0], QB[3:0]
    I/O buffer       : not inserted
    Memory file      : INIT_ALL_0s
    EDIF output      : regbank_lattice.edn
    Verilog output   : regbank_lattice.v
    Verilog template : regbank_lattice_tmpl.v
    Verilog testbench: tb_regbank_lattice_tmpl.v
    Verilog purpose  : for synthesis and simulation
    Bus notation     : big endian
    Report output    : regbank_lattice.srp
    Estimated Resource Usage:
            EBR : 1

END   SCUBA Module Synthesis

File: regbank_lattice.lpc created.


End process: completed successfully.


Total Warnings:  0

Total Errors:  0


