{
  "module_name": "msm_drm.h",
  "hash_id": "f92436245fe73b522e3296c45f63698e68677a31b873417ef2a453efcf10bb7d",
  "original_prompt": "Ingested from linux-6.6.14/include/uapi/drm/msm_drm.h",
  "human_readable_source": " \n\n#ifndef __MSM_DRM_H__\n#define __MSM_DRM_H__\n\n#include \"drm.h\"\n\n#if defined(__cplusplus)\nextern \"C\" {\n#endif\n\n \n\n#define MSM_PIPE_NONE        0x00\n#define MSM_PIPE_2D0         0x01\n#define MSM_PIPE_2D1         0x02\n#define MSM_PIPE_3D0         0x10\n\n \n#define MSM_PIPE_ID_MASK     0xffff\n#define MSM_PIPE_ID(x)       ((x) & MSM_PIPE_ID_MASK)\n#define MSM_PIPE_FLAGS(x)    ((x) & ~MSM_PIPE_ID_MASK)\n\n \nstruct drm_msm_timespec {\n\t__s64 tv_sec;           \n\t__s64 tv_nsec;          \n};\n\n \n#define MSM_PARAM_GPU_ID     0x01   \n#define MSM_PARAM_GMEM_SIZE  0x02   \n#define MSM_PARAM_CHIP_ID    0x03   \n#define MSM_PARAM_MAX_FREQ   0x04   \n#define MSM_PARAM_TIMESTAMP  0x05   \n#define MSM_PARAM_GMEM_BASE  0x06   \n#define MSM_PARAM_PRIORITIES 0x07   \n#define MSM_PARAM_PP_PGTABLE 0x08   \n#define MSM_PARAM_FAULTS     0x09   \n#define MSM_PARAM_SUSPENDS   0x0a   \n#define MSM_PARAM_SYSPROF    0x0b   \n#define MSM_PARAM_COMM       0x0c   \n#define MSM_PARAM_CMDLINE    0x0d   \n#define MSM_PARAM_VA_START   0x0e   \n#define MSM_PARAM_VA_SIZE    0x0f   \n\n \n#define MSM_PARAM_NR_RINGS   MSM_PARAM_PRIORITIES\n\nstruct drm_msm_param {\n\t__u32 pipe;            \n\t__u32 param;           \n\t__u64 value;           \n\t__u32 len;             \n\t__u32 pad;             \n};\n\n \n\n#define MSM_BO_SCANOUT       0x00000001      \n#define MSM_BO_GPU_READONLY  0x00000002\n#define MSM_BO_CACHE_MASK    0x000f0000\n \n#define MSM_BO_CACHED        0x00010000\n#define MSM_BO_WC            0x00020000\n#define MSM_BO_UNCACHED      0x00040000  \n#define MSM_BO_CACHED_COHERENT 0x080000\n\n#define MSM_BO_FLAGS         (MSM_BO_SCANOUT | \\\n                              MSM_BO_GPU_READONLY | \\\n                              MSM_BO_CACHE_MASK)\n\nstruct drm_msm_gem_new {\n\t__u64 size;            \n\t__u32 flags;           \n\t__u32 handle;          \n};\n\n \n#define MSM_INFO_GET_OFFSET\t0x00    \n#define MSM_INFO_GET_IOVA\t0x01    \n#define MSM_INFO_SET_NAME\t0x02    \n#define MSM_INFO_GET_NAME\t0x03    \n#define MSM_INFO_SET_IOVA\t0x04    \n#define MSM_INFO_GET_FLAGS\t0x05    \n\nstruct drm_msm_gem_info {\n\t__u32 handle;          \n\t__u32 info;            \n\t__u64 value;           \n\t__u32 len;             \n\t__u32 pad;\n};\n\n#define MSM_PREP_READ        0x01\n#define MSM_PREP_WRITE       0x02\n#define MSM_PREP_NOSYNC      0x04\n#define MSM_PREP_BOOST       0x08\n\n#define MSM_PREP_FLAGS       (MSM_PREP_READ | \\\n\t\t\t      MSM_PREP_WRITE | \\\n\t\t\t      MSM_PREP_NOSYNC | \\\n\t\t\t      MSM_PREP_BOOST | \\\n\t\t\t      0)\n\nstruct drm_msm_gem_cpu_prep {\n\t__u32 handle;          \n\t__u32 op;              \n\tstruct drm_msm_timespec timeout;    \n};\n\nstruct drm_msm_gem_cpu_fini {\n\t__u32 handle;          \n};\n\n \n\n \nstruct drm_msm_gem_submit_reloc {\n\t__u32 submit_offset;   \n#ifdef __cplusplus\n\t__u32 _or;             \n#else\n\t__u32 or;              \n#endif\n\t__s32 shift;           \n\t__u32 reloc_idx;       \n\t__u64 reloc_offset;    \n};\n\n \n#define MSM_SUBMIT_CMD_BUF             0x0001\n#define MSM_SUBMIT_CMD_IB_TARGET_BUF   0x0002\n#define MSM_SUBMIT_CMD_CTX_RESTORE_BUF 0x0003\nstruct drm_msm_gem_submit_cmd {\n\t__u32 type;            \n\t__u32 submit_idx;      \n\t__u32 submit_offset;   \n\t__u32 size;            \n\t__u32 pad;\n\t__u32 nr_relocs;       \n\t__u64 relocs;          \n};\n\n \n#define MSM_SUBMIT_BO_READ             0x0001\n#define MSM_SUBMIT_BO_WRITE            0x0002\n#define MSM_SUBMIT_BO_DUMP             0x0004\n#define MSM_SUBMIT_BO_NO_IMPLICIT      0x0008\n\n#define MSM_SUBMIT_BO_FLAGS            (MSM_SUBMIT_BO_READ | \\\n\t\t\t\t\tMSM_SUBMIT_BO_WRITE | \\\n\t\t\t\t\tMSM_SUBMIT_BO_DUMP | \\\n\t\t\t\t\tMSM_SUBMIT_BO_NO_IMPLICIT)\n\nstruct drm_msm_gem_submit_bo {\n\t__u32 flags;           \n\t__u32 handle;          \n\t__u64 presumed;        \n};\n\n \n#define MSM_SUBMIT_NO_IMPLICIT   0x80000000  \n#define MSM_SUBMIT_FENCE_FD_IN   0x40000000  \n#define MSM_SUBMIT_FENCE_FD_OUT  0x20000000  \n#define MSM_SUBMIT_SUDO          0x10000000  \n#define MSM_SUBMIT_SYNCOBJ_IN    0x08000000  \n#define MSM_SUBMIT_SYNCOBJ_OUT   0x04000000  \n#define MSM_SUBMIT_FENCE_SN_IN   0x02000000  \n#define MSM_SUBMIT_FLAGS                ( \\\n\t\tMSM_SUBMIT_NO_IMPLICIT   | \\\n\t\tMSM_SUBMIT_FENCE_FD_IN   | \\\n\t\tMSM_SUBMIT_FENCE_FD_OUT  | \\\n\t\tMSM_SUBMIT_SUDO          | \\\n\t\tMSM_SUBMIT_SYNCOBJ_IN    | \\\n\t\tMSM_SUBMIT_SYNCOBJ_OUT   | \\\n\t\tMSM_SUBMIT_FENCE_SN_IN   | \\\n\t\t0)\n\n#define MSM_SUBMIT_SYNCOBJ_RESET 0x00000001  \n#define MSM_SUBMIT_SYNCOBJ_FLAGS        ( \\\n\t\tMSM_SUBMIT_SYNCOBJ_RESET | \\\n\t\t0)\n\nstruct drm_msm_gem_submit_syncobj {\n\t__u32 handle;      \n\t__u32 flags;       \n\t__u64 point;       \n};\n\n \nstruct drm_msm_gem_submit {\n\t__u32 flags;           \n\t__u32 fence;           \n\t__u32 nr_bos;          \n\t__u32 nr_cmds;         \n\t__u64 bos;             \n\t__u64 cmds;            \n\t__s32 fence_fd;        \n\t__u32 queueid;         \n\t__u64 in_syncobjs;     \n\t__u64 out_syncobjs;    \n\t__u32 nr_in_syncobjs;  \n\t__u32 nr_out_syncobjs;  \n\t__u32 syncobj_stride;  \n\t__u32 pad;             \n\n};\n\n#define MSM_WAIT_FENCE_BOOST\t0x00000001\n#define MSM_WAIT_FENCE_FLAGS\t( \\\n\t\tMSM_WAIT_FENCE_BOOST | \\\n\t\t0)\n\n \nstruct drm_msm_wait_fence {\n\t__u32 fence;           \n\t__u32 flags;           \n\tstruct drm_msm_timespec timeout;    \n\t__u32 queueid;          \n};\n\n \n#define MSM_MADV_WILLNEED 0        \n#define MSM_MADV_DONTNEED 1        \n#define __MSM_MADV_PURGED 2        \n\nstruct drm_msm_gem_madvise {\n\t__u32 handle;          \n\t__u32 madv;            \n\t__u32 retained;        \n};\n\n \n\n#define MSM_SUBMITQUEUE_FLAGS (0)\n\n \nstruct drm_msm_submitqueue {\n\t__u32 flags;    \n\t__u32 prio;     \n\t__u32 id;       \n};\n\n#define MSM_SUBMITQUEUE_PARAM_FAULTS   0\n\nstruct drm_msm_submitqueue_query {\n\t__u64 data;\n\t__u32 id;\n\t__u32 param;\n\t__u32 len;\n\t__u32 pad;\n};\n\n#define DRM_MSM_GET_PARAM              0x00\n#define DRM_MSM_SET_PARAM              0x01\n#define DRM_MSM_GEM_NEW                0x02\n#define DRM_MSM_GEM_INFO               0x03\n#define DRM_MSM_GEM_CPU_PREP           0x04\n#define DRM_MSM_GEM_CPU_FINI           0x05\n#define DRM_MSM_GEM_SUBMIT             0x06\n#define DRM_MSM_WAIT_FENCE             0x07\n#define DRM_MSM_GEM_MADVISE            0x08\n \n#define DRM_MSM_SUBMITQUEUE_NEW        0x0A\n#define DRM_MSM_SUBMITQUEUE_CLOSE      0x0B\n#define DRM_MSM_SUBMITQUEUE_QUERY      0x0C\n\n#define DRM_IOCTL_MSM_GET_PARAM        DRM_IOWR(DRM_COMMAND_BASE + DRM_MSM_GET_PARAM, struct drm_msm_param)\n#define DRM_IOCTL_MSM_SET_PARAM        DRM_IOW (DRM_COMMAND_BASE + DRM_MSM_SET_PARAM, struct drm_msm_param)\n#define DRM_IOCTL_MSM_GEM_NEW          DRM_IOWR(DRM_COMMAND_BASE + DRM_MSM_GEM_NEW, struct drm_msm_gem_new)\n#define DRM_IOCTL_MSM_GEM_INFO         DRM_IOWR(DRM_COMMAND_BASE + DRM_MSM_GEM_INFO, struct drm_msm_gem_info)\n#define DRM_IOCTL_MSM_GEM_CPU_PREP     DRM_IOW (DRM_COMMAND_BASE + DRM_MSM_GEM_CPU_PREP, struct drm_msm_gem_cpu_prep)\n#define DRM_IOCTL_MSM_GEM_CPU_FINI     DRM_IOW (DRM_COMMAND_BASE + DRM_MSM_GEM_CPU_FINI, struct drm_msm_gem_cpu_fini)\n#define DRM_IOCTL_MSM_GEM_SUBMIT       DRM_IOWR(DRM_COMMAND_BASE + DRM_MSM_GEM_SUBMIT, struct drm_msm_gem_submit)\n#define DRM_IOCTL_MSM_WAIT_FENCE       DRM_IOW (DRM_COMMAND_BASE + DRM_MSM_WAIT_FENCE, struct drm_msm_wait_fence)\n#define DRM_IOCTL_MSM_GEM_MADVISE      DRM_IOWR(DRM_COMMAND_BASE + DRM_MSM_GEM_MADVISE, struct drm_msm_gem_madvise)\n#define DRM_IOCTL_MSM_SUBMITQUEUE_NEW    DRM_IOWR(DRM_COMMAND_BASE + DRM_MSM_SUBMITQUEUE_NEW, struct drm_msm_submitqueue)\n#define DRM_IOCTL_MSM_SUBMITQUEUE_CLOSE  DRM_IOW (DRM_COMMAND_BASE + DRM_MSM_SUBMITQUEUE_CLOSE, __u32)\n#define DRM_IOCTL_MSM_SUBMITQUEUE_QUERY  DRM_IOW (DRM_COMMAND_BASE + DRM_MSM_SUBMITQUEUE_QUERY, struct drm_msm_submitqueue_query)\n\n#if defined(__cplusplus)\n}\n#endif\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}