m255
K4
z2
!s11f vlog 2021.1 2021.01, Jan 19 2021
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/questasim64_2021.1/examples
vDSP48A1
Z0 !s110 1722464753
!i10b 1
!s100 [2NH;4PSGhG[c7YVY<e8_0
IDK^@n[>:0g@:]m;>?T4?j1
Z1 dD:/Digital IC design/-Digital-Design-using-Verilog-FPGA-flow-using-Vivado/DSP48A1
Z2 w1722464746
Z3 8D:/Digital IC design/-Digital-Design-using-Verilog-FPGA-flow-using-Vivado/DSP48A1/DSP48A1.v
Z4 FD:/Digital IC design/-Digital-Design-using-Verilog-FPGA-flow-using-Vivado/DSP48A1/DSP48A1.v
!i122 2
L0 1 56
Z5 VDg1SIo80bB@j0V0VzS_@n1
Z6 OL;L;2021.1;73
r1
!s85 0
31
Z7 !s108 1722464753.000000
!s107 D:/Digital IC design/-Digital-Design-using-Verilog-FPGA-flow-using-Vivado/DSP48A1/DSP48A1.v|
Z8 !s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Digital IC design/-Digital-Design-using-Verilog-FPGA-flow-using-Vivado/DSP48A1/DSP48A1.v|
!i113 0
Z9 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z10 tCvgOpt 0
n@d@s@p48@a1
vVAL_REG_MUX
R0
!i10b 1
!s100 iQP0nAK9Ac:2zBI1:H3:82
I87Ni60hYXP8JOE=omkLfm3
R1
R2
R3
R4
!i122 2
L0 60 15
R5
R6
r1
!s85 0
31
R7
Z11 !s107 D:/Digital IC design/-Digital-Design-using-Verilog-FPGA-flow-using-Vivado/DSP48A1/DSP48A1.v|
R8
!i113 0
R9
R10
n@v@a@l_@r@e@g_@m@u@x
