# IEEE-Sessions-Digital-Design-
IEEE-Sessions and assignments (Covering Digital Design)
ğŸ§­ Overview
This repository documents my work and learning from the IEEE-led Digital Integrated Circuit (IC) Design Sessions. It includes RTL (Register-Transfer Level) designs, synthesis results, schematic analyses, and layout references, where applicable. The purpose is to build a strong foundation in CMOS digital design, HDL coding (primarily Verilog), and ASIC design flow fundamentals.

ğŸ“š Key Learning Objectives
Understand and implement combinational and sequential digital circuits at the RTL level.

Explore the ASIC design flow, including:

RTL design using Verilog

Functional simulation

Logic synthesis

Timing and area analysis

Gain exposure to EDA tools used in the industry.

ğŸ§  Topics Covered
âœ… Verilog HDL Syntax & Semantics

ğŸ” FSM Design (Mealy/Moore)

âŒ› Pipelining & Timing Optimization

ğŸ” Functional vs Structural Modeling

ğŸ“ RTL-to-Gates Synthesis

ğŸ› ï¸ Gate-level Simulation & Netlist Analysis

ğŸ§® Adders, Multipliers, Counters, ALUs

ğŸ› ï¸ Tools and Environments
Design Language: Verilog HDL

Simulation: ModelSim / QuestaSim

Synthesis: Synopsys Design Compiler 

Platform: Windows 

