{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1603225291293 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1603225291298 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 20 16:21:31 2020 " "Processing started: Tue Oct 20 16:21:31 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1603225291298 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1603225291298 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab_3 -c lab_3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab_3 -c lab_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1603225291298 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1603225295234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logiccircuit1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file logiccircuit1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 logiccircuit1bit " "Found entity 1: logiccircuit1bit" {  } { { "logiccircuit1bit.bdf" "" { Schematic "H:/CEG2136/lab_3/logiccircuit1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603225295569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603225295569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logiccircuit4bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file logiccircuit4bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 logiccircuit4bit " "Found entity 1: logiccircuit4bit" {  } { { "logiccircuit4bit.bdf" "" { Schematic "H:/CEG2136/lab_3/logiccircuit4bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603225295599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603225295599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fulladder1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder1bit " "Found entity 1: fulladder1bit" {  } { { "fulladder1bit.bdf" "" { Schematic "H:/CEG2136/lab_3/fulladder1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603225295629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603225295629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithcircuit4bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithcircuit4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 arithcircuit4bits " "Found entity 1: arithcircuit4bits" {  } { { "arithcircuit4bits.bdf" "" { Schematic "H:/CEG2136/lab_3/arithcircuit4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603225295664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603225295664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state4bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file state4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 state4bits " "Found entity 1: state4bits" {  } { { "state4bits.bdf" "" { Schematic "H:/CEG2136/lab_3/state4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603225295694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603225295694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register4bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register4bits " "Found entity 1: register4bits" {  } { { "register4bits.bdf" "" { Schematic "H:/CEG2136/lab_3/register4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603225295724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603225295724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab3top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab3top " "Found entity 1: Lab3top" {  } { { "Lab3top.bdf" "" { Schematic "H:/CEG2136/lab_3/Lab3top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603225295764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603225295764 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab3top " "Elaborating entity \"Lab3top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1603225296209 ""}
{ "Warning" "WSGN_SEARCH_FILE" "input_generator_low_freq.vhd 2 1 " "Using design file input_generator_low_freq.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 input_generator_low_freq-behavioral " "Found design unit 1: input_generator_low_freq-behavioral" {  } { { "input_generator_low_freq.vhd" "" { Text "H:/CEG2136/lab_3/input_generator_low_freq.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603225297141 ""} { "Info" "ISGN_ENTITY_NAME" "1 input_generator_low_freq " "Found entity 1: input_generator_low_freq" {  } { { "input_generator_low_freq.vhd" "" { Text "H:/CEG2136/lab_3/input_generator_low_freq.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603225297141 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1603225297141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_generator_low_freq input_generator_low_freq:inst1 " "Elaborating entity \"input_generator_low_freq\" for hierarchy \"input_generator_low_freq:inst1\"" {  } { { "Lab3top.bdf" "inst1" { Schematic "H:/CEG2136/lab_3/Lab3top.bdf" { { 80 112 248 320 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603225297166 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "code0 input_generator_low_freq.vhd(56) " "VHDL Process Statement warning at input_generator_low_freq.vhd(56): signal \"code0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "input_generator_low_freq.vhd" "" { Text "H:/CEG2136/lab_3/input_generator_low_freq.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1603225297171 "|Lab3top|input_generator_low_freq:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "code1 input_generator_low_freq.vhd(56) " "VHDL Process Statement warning at input_generator_low_freq.vhd(56): signal \"code1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "input_generator_low_freq.vhd" "" { Text "H:/CEG2136/lab_3/input_generator_low_freq.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1603225297171 "|Lab3top|input_generator_low_freq:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "code2 input_generator_low_freq.vhd(56) " "VHDL Process Statement warning at input_generator_low_freq.vhd(56): signal \"code2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "input_generator_low_freq.vhd" "" { Text "H:/CEG2136/lab_3/input_generator_low_freq.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1603225297171 "|Lab3top|input_generator_low_freq:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "code0 input_generator_low_freq.vhd(283) " "VHDL Process Statement warning at input_generator_low_freq.vhd(283): signal \"code0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "input_generator_low_freq.vhd" "" { Text "H:/CEG2136/lab_3/input_generator_low_freq.vhd" 283 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1603225297171 "|Lab3top|input_generator_low_freq:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "code1 input_generator_low_freq.vhd(283) " "VHDL Process Statement warning at input_generator_low_freq.vhd(283): signal \"code1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "input_generator_low_freq.vhd" "" { Text "H:/CEG2136/lab_3/input_generator_low_freq.vhd" 283 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1603225297171 "|Lab3top|input_generator_low_freq:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "code2 input_generator_low_freq.vhd(283) " "VHDL Process Statement warning at input_generator_low_freq.vhd(283): signal \"code2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "input_generator_low_freq.vhd" "" { Text "H:/CEG2136/lab_3/input_generator_low_freq.vhd" 283 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1603225297171 "|Lab3top|input_generator_low_freq:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "code0 input_generator_low_freq.vhd(510) " "VHDL Process Statement warning at input_generator_low_freq.vhd(510): signal \"code0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "input_generator_low_freq.vhd" "" { Text "H:/CEG2136/lab_3/input_generator_low_freq.vhd" 510 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1603225297171 "|Lab3top|input_generator_low_freq:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "code1 input_generator_low_freq.vhd(510) " "VHDL Process Statement warning at input_generator_low_freq.vhd(510): signal \"code1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "input_generator_low_freq.vhd" "" { Text "H:/CEG2136/lab_3/input_generator_low_freq.vhd" 510 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1603225297171 "|Lab3top|input_generator_low_freq:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "code2 input_generator_low_freq.vhd(510) " "VHDL Process Statement warning at input_generator_low_freq.vhd(510): signal \"code2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "input_generator_low_freq.vhd" "" { Text "H:/CEG2136/lab_3/input_generator_low_freq.vhd" 510 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1603225297171 "|Lab3top|input_generator_low_freq:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "code0 input_generator_low_freq.vhd(737) " "VHDL Process Statement warning at input_generator_low_freq.vhd(737): signal \"code0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "input_generator_low_freq.vhd" "" { Text "H:/CEG2136/lab_3/input_generator_low_freq.vhd" 737 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1603225297171 "|Lab3top|input_generator_low_freq:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "code1 input_generator_low_freq.vhd(737) " "VHDL Process Statement warning at input_generator_low_freq.vhd(737): signal \"code1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "input_generator_low_freq.vhd" "" { Text "H:/CEG2136/lab_3/input_generator_low_freq.vhd" 737 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1603225297171 "|Lab3top|input_generator_low_freq:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "code2 input_generator_low_freq.vhd(737) " "VHDL Process Statement warning at input_generator_low_freq.vhd(737): signal \"code2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "input_generator_low_freq.vhd" "" { Text "H:/CEG2136/lab_3/input_generator_low_freq.vhd" 737 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1603225297171 "|Lab3top|input_generator_low_freq:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "code0 input_generator_low_freq.vhd(964) " "VHDL Process Statement warning at input_generator_low_freq.vhd(964): signal \"code0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "input_generator_low_freq.vhd" "" { Text "H:/CEG2136/lab_3/input_generator_low_freq.vhd" 964 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1603225297171 "|Lab3top|input_generator_low_freq:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "code1 input_generator_low_freq.vhd(964) " "VHDL Process Statement warning at input_generator_low_freq.vhd(964): signal \"code1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "input_generator_low_freq.vhd" "" { Text "H:/CEG2136/lab_3/input_generator_low_freq.vhd" 964 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1603225297171 "|Lab3top|input_generator_low_freq:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "code2 input_generator_low_freq.vhd(964) " "VHDL Process Statement warning at input_generator_low_freq.vhd(964): signal \"code2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "input_generator_low_freq.vhd" "" { Text "H:/CEG2136/lab_3/input_generator_low_freq.vhd" 964 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1603225297171 "|Lab3top|input_generator_low_freq:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nx_state input_generator_low_freq.vhd(49) " "VHDL Process Statement warning at input_generator_low_freq.vhd(49): inferring latch(es) for signal or variable \"nx_state\", which holds its previous value in one or more paths through the process" {  } { { "input_generator_low_freq.vhd" "" { Text "H:/CEG2136/lab_3/input_generator_low_freq.vhd" 49 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1603225297176 "|Lab3top|input_generator_low_freq:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reset input_generator_low_freq.vhd(49) " "VHDL Process Statement warning at input_generator_low_freq.vhd(49): inferring latch(es) for signal or variable \"reset\", which holds its previous value in one or more paths through the process" {  } { { "input_generator_low_freq.vhd" "" { Text "H:/CEG2136/lab_3/input_generator_low_freq.vhd" 49 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1603225297176 "|Lab3top|input_generator_low_freq:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S0 input_generator_low_freq.vhd(49) " "VHDL Process Statement warning at input_generator_low_freq.vhd(49): inferring latch(es) for signal or variable \"S0\", which holds its previous value in one or more paths through the process" {  } { { "input_generator_low_freq.vhd" "" { Text "H:/CEG2136/lab_3/input_generator_low_freq.vhd" 49 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1603225297176 "|Lab3top|input_generator_low_freq:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S1 input_generator_low_freq.vhd(49) " "VHDL Process Statement warning at input_generator_low_freq.vhd(49): inferring latch(es) for signal or variable \"S1\", which holds its previous value in one or more paths through the process" {  } { { "input_generator_low_freq.vhd" "" { Text "H:/CEG2136/lab_3/input_generator_low_freq.vhd" 49 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1603225297176 "|Lab3top|input_generator_low_freq:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S2 input_generator_low_freq.vhd(49) " "VHDL Process Statement warning at input_generator_low_freq.vhd(49): inferring latch(es) for signal or variable \"S2\", which holds its previous value in one or more paths through the process" {  } { { "input_generator_low_freq.vhd" "" { Text "H:/CEG2136/lab_3/input_generator_low_freq.vhd" 49 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1603225297176 "|Lab3top|input_generator_low_freq:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S3 input_generator_low_freq.vhd(49) " "VHDL Process Statement warning at input_generator_low_freq.vhd(49): inferring latch(es) for signal or variable \"S3\", which holds its previous value in one or more paths through the process" {  } { { "input_generator_low_freq.vhd" "" { Text "H:/CEG2136/lab_3/input_generator_low_freq.vhd" 49 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1603225297176 "|Lab3top|input_generator_low_freq:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "A0 input_generator_low_freq.vhd(49) " "VHDL Process Statement warning at input_generator_low_freq.vhd(49): inferring latch(es) for signal or variable \"A0\", which holds its previous value in one or more paths through the process" {  } { { "input_generator_low_freq.vhd" "" { Text "H:/CEG2136/lab_3/input_generator_low_freq.vhd" 49 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1603225297176 "|Lab3top|input_generator_low_freq:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "A1 input_generator_low_freq.vhd(49) " "VHDL Process Statement warning at input_generator_low_freq.vhd(49): inferring latch(es) for signal or variable \"A1\", which holds its previous value in one or more paths through the process" {  } { { "input_generator_low_freq.vhd" "" { Text "H:/CEG2136/lab_3/input_generator_low_freq.vhd" 49 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1603225297176 "|Lab3top|input_generator_low_freq:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "A2 input_generator_low_freq.vhd(49) " "VHDL Process Statement warning at input_generator_low_freq.vhd(49): inferring latch(es) for signal or variable \"A2\", which holds its previous value in one or more paths through the process" {  } { { "input_generator_low_freq.vhd" "" { Text "H:/CEG2136/lab_3/input_generator_low_freq.vhd" 49 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1603225297176 "|Lab3top|input_generator_low_freq:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "A3 input_generator_low_freq.vhd(49) " "VHDL Process Statement warning at input_generator_low_freq.vhd(49): inferring latch(es) for signal or variable \"A3\", which holds its previous value in one or more paths through the process" {  } { { "input_generator_low_freq.vhd" "" { Text "H:/CEG2136/lab_3/input_generator_low_freq.vhd" 49 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1603225297176 "|Lab3top|input_generator_low_freq:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B0 input_generator_low_freq.vhd(49) " "VHDL Process Statement warning at input_generator_low_freq.vhd(49): inferring latch(es) for signal or variable \"B0\", which holds its previous value in one or more paths through the process" {  } { { "input_generator_low_freq.vhd" "" { Text "H:/CEG2136/lab_3/input_generator_low_freq.vhd" 49 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1603225297176 "|Lab3top|input_generator_low_freq:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B1 input_generator_low_freq.vhd(49) " "VHDL Process Statement warning at input_generator_low_freq.vhd(49): inferring latch(es) for signal or variable \"B1\", which holds its previous value in one or more paths through the process" {  } { { "input_generator_low_freq.vhd" "" { Text "H:/CEG2136/lab_3/input_generator_low_freq.vhd" 49 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1603225297176 "|Lab3top|input_generator_low_freq:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B2 input_generator_low_freq.vhd(49) " "VHDL Process Statement warning at input_generator_low_freq.vhd(49): inferring latch(es) for signal or variable \"B2\", which holds its previous value in one or more paths through the process" {  } { { "input_generator_low_freq.vhd" "" { Text "H:/CEG2136/lab_3/input_generator_low_freq.vhd" 49 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1603225297176 "|Lab3top|input_generator_low_freq:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B3 input_generator_low_freq.vhd(49) " "VHDL Process Statement warning at input_generator_low_freq.vhd(49): inferring latch(es) for signal or variable \"B3\", which holds its previous value in one or more paths through the process" {  } { { "input_generator_low_freq.vhd" "" { Text "H:/CEG2136/lab_3/input_generator_low_freq.vhd" 49 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1603225297176 "|Lab3top|input_generator_low_freq:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B3 input_generator_low_freq.vhd(49) " "Inferred latch for \"B3\" at input_generator_low_freq.vhd(49)" {  } { { "input_generator_low_freq.vhd" "" { Text "H:/CEG2136/lab_3/input_generator_low_freq.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1603225297181 "|Lab3top|input_generator_low_freq:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B2 input_generator_low_freq.vhd(49) " "Inferred latch for \"B2\" at input_generator_low_freq.vhd(49)" {  } { { "input_generator_low_freq.vhd" "" { Text "H:/CEG2136/lab_3/input_generator_low_freq.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1603225297181 "|Lab3top|input_generator_low_freq:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B1 input_generator_low_freq.vhd(49) " "Inferred latch for \"B1\" at input_generator_low_freq.vhd(49)" {  } { { "input_generator_low_freq.vhd" "" { Text "H:/CEG2136/lab_3/input_generator_low_freq.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1603225297181 "|Lab3top|input_generator_low_freq:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B0 input_generator_low_freq.vhd(49) " "Inferred latch for \"B0\" at input_generator_low_freq.vhd(49)" {  } { { "input_generator_low_freq.vhd" "" { Text "H:/CEG2136/lab_3/input_generator_low_freq.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1603225297181 "|Lab3top|input_generator_low_freq:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A3 input_generator_low_freq.vhd(49) " "Inferred latch for \"A3\" at input_generator_low_freq.vhd(49)" {  } { { "input_generator_low_freq.vhd" "" { Text "H:/CEG2136/lab_3/input_generator_low_freq.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1603225297181 "|Lab3top|input_generator_low_freq:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A2 input_generator_low_freq.vhd(49) " "Inferred latch for \"A2\" at input_generator_low_freq.vhd(49)" {  } { { "input_generator_low_freq.vhd" "" { Text "H:/CEG2136/lab_3/input_generator_low_freq.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1603225297181 "|Lab3top|input_generator_low_freq:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A1 input_generator_low_freq.vhd(49) " "Inferred latch for \"A1\" at input_generator_low_freq.vhd(49)" {  } { { "input_generator_low_freq.vhd" "" { Text "H:/CEG2136/lab_3/input_generator_low_freq.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1603225297181 "|Lab3top|input_generator_low_freq:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A0 input_generator_low_freq.vhd(49) " "Inferred latch for \"A0\" at input_generator_low_freq.vhd(49)" {  } { { "input_generator_low_freq.vhd" "" { Text "H:/CEG2136/lab_3/input_generator_low_freq.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1603225297181 "|Lab3top|input_generator_low_freq:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S3 input_generator_low_freq.vhd(49) " "Inferred latch for \"S3\" at input_generator_low_freq.vhd(49)" {  } { { "input_generator_low_freq.vhd" "" { Text "H:/CEG2136/lab_3/input_generator_low_freq.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1603225297181 "|Lab3top|input_generator_low_freq:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S2 input_generator_low_freq.vhd(49) " "Inferred latch for \"S2\" at input_generator_low_freq.vhd(49)" {  } { { "input_generator_low_freq.vhd" "" { Text "H:/CEG2136/lab_3/input_generator_low_freq.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1603225297181 "|Lab3top|input_generator_low_freq:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1 input_generator_low_freq.vhd(49) " "Inferred latch for \"S1\" at input_generator_low_freq.vhd(49)" {  } { { "input_generator_low_freq.vhd" "" { Text "H:/CEG2136/lab_3/input_generator_low_freq.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1603225297181 "|Lab3top|input_generator_low_freq:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0 input_generator_low_freq.vhd(49) " "Inferred latch for \"S0\" at input_generator_low_freq.vhd(49)" {  } { { "input_generator_low_freq.vhd" "" { Text "H:/CEG2136/lab_3/input_generator_low_freq.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1603225297181 "|Lab3top|input_generator_low_freq:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.state15 input_generator_low_freq.vhd(49) " "Inferred latch for \"nx_state.state15\" at input_generator_low_freq.vhd(49)" {  } { { "input_generator_low_freq.vhd" "" { Text "H:/CEG2136/lab_3/input_generator_low_freq.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1603225297181 "|Lab3top|input_generator_low_freq:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.state14 input_generator_low_freq.vhd(49) " "Inferred latch for \"nx_state.state14\" at input_generator_low_freq.vhd(49)" {  } { { "input_generator_low_freq.vhd" "" { Text "H:/CEG2136/lab_3/input_generator_low_freq.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1603225297181 "|Lab3top|input_generator_low_freq:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.state13 input_generator_low_freq.vhd(49) " "Inferred latch for \"nx_state.state13\" at input_generator_low_freq.vhd(49)" {  } { { "input_generator_low_freq.vhd" "" { Text "H:/CEG2136/lab_3/input_generator_low_freq.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1603225297181 "|Lab3top|input_generator_low_freq:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.state12 input_generator_low_freq.vhd(49) " "Inferred latch for \"nx_state.state12\" at input_generator_low_freq.vhd(49)" {  } { { "input_generator_low_freq.vhd" "" { Text "H:/CEG2136/lab_3/input_generator_low_freq.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1603225297181 "|Lab3top|input_generator_low_freq:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.state11 input_generator_low_freq.vhd(49) " "Inferred latch for \"nx_state.state11\" at input_generator_low_freq.vhd(49)" {  } { { "input_generator_low_freq.vhd" "" { Text "H:/CEG2136/lab_3/input_generator_low_freq.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1603225297181 "|Lab3top|input_generator_low_freq:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.state10 input_generator_low_freq.vhd(49) " "Inferred latch for \"nx_state.state10\" at input_generator_low_freq.vhd(49)" {  } { { "input_generator_low_freq.vhd" "" { Text "H:/CEG2136/lab_3/input_generator_low_freq.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1603225297181 "|Lab3top|input_generator_low_freq:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.state9 input_generator_low_freq.vhd(49) " "Inferred latch for \"nx_state.state9\" at input_generator_low_freq.vhd(49)" {  } { { "input_generator_low_freq.vhd" "" { Text "H:/CEG2136/lab_3/input_generator_low_freq.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1603225297181 "|Lab3top|input_generator_low_freq:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.state8 input_generator_low_freq.vhd(49) " "Inferred latch for \"nx_state.state8\" at input_generator_low_freq.vhd(49)" {  } { { "input_generator_low_freq.vhd" "" { Text "H:/CEG2136/lab_3/input_generator_low_freq.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1603225297181 "|Lab3top|input_generator_low_freq:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.state7 input_generator_low_freq.vhd(49) " "Inferred latch for \"nx_state.state7\" at input_generator_low_freq.vhd(49)" {  } { { "input_generator_low_freq.vhd" "" { Text "H:/CEG2136/lab_3/input_generator_low_freq.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1603225297181 "|Lab3top|input_generator_low_freq:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.state6 input_generator_low_freq.vhd(49) " "Inferred latch for \"nx_state.state6\" at input_generator_low_freq.vhd(49)" {  } { { "input_generator_low_freq.vhd" "" { Text "H:/CEG2136/lab_3/input_generator_low_freq.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1603225297181 "|Lab3top|input_generator_low_freq:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.state5 input_generator_low_freq.vhd(49) " "Inferred latch for \"nx_state.state5\" at input_generator_low_freq.vhd(49)" {  } { { "input_generator_low_freq.vhd" "" { Text "H:/CEG2136/lab_3/input_generator_low_freq.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1603225297181 "|Lab3top|input_generator_low_freq:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.state4 input_generator_low_freq.vhd(49) " "Inferred latch for \"nx_state.state4\" at input_generator_low_freq.vhd(49)" {  } { { "input_generator_low_freq.vhd" "" { Text "H:/CEG2136/lab_3/input_generator_low_freq.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1603225297181 "|Lab3top|input_generator_low_freq:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.state3 input_generator_low_freq.vhd(49) " "Inferred latch for \"nx_state.state3\" at input_generator_low_freq.vhd(49)" {  } { { "input_generator_low_freq.vhd" "" { Text "H:/CEG2136/lab_3/input_generator_low_freq.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1603225297181 "|Lab3top|input_generator_low_freq:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.state2 input_generator_low_freq.vhd(49) " "Inferred latch for \"nx_state.state2\" at input_generator_low_freq.vhd(49)" {  } { { "input_generator_low_freq.vhd" "" { Text "H:/CEG2136/lab_3/input_generator_low_freq.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1603225297181 "|Lab3top|input_generator_low_freq:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.state1 input_generator_low_freq.vhd(49) " "Inferred latch for \"nx_state.state1\" at input_generator_low_freq.vhd(49)" {  } { { "input_generator_low_freq.vhd" "" { Text "H:/CEG2136/lab_3/input_generator_low_freq.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1603225297181 "|Lab3top|input_generator_low_freq:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.state0 input_generator_low_freq.vhd(49) " "Inferred latch for \"nx_state.state0\" at input_generator_low_freq.vhd(49)" {  } { { "input_generator_low_freq.vhd" "" { Text "H:/CEG2136/lab_3/input_generator_low_freq.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1603225297181 "|Lab3top|input_generator_low_freq:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reset input_generator_low_freq.vhd(52) " "Inferred latch for \"reset\" at input_generator_low_freq.vhd(52)" {  } { { "input_generator_low_freq.vhd" "" { Text "H:/CEG2136/lab_3/input_generator_low_freq.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1603225297181 "|Lab3top|input_generator_low_freq:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register4bits register4bits:inst10 " "Elaborating entity \"register4bits\" for hierarchy \"register4bits:inst10\"" {  } { { "Lab3top.bdf" "inst10" { Schematic "H:/CEG2136/lab_3/Lab3top.bdf" { { 112 1168 1264 240 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603225297295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74257 74257:insty " "Elaborating entity \"74257\" for hierarchy \"74257:insty\"" {  } { { "Lab3top.bdf" "insty" { Schematic "H:/CEG2136/lab_3/Lab3top.bdf" { { 72 888 992 264 "insty" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603225297540 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74257:insty " "Elaborated megafunction instantiation \"74257:insty\"" {  } { { "Lab3top.bdf" "" { Schematic "H:/CEG2136/lab_3/Lab3top.bdf" { { 72 888 992 264 "insty" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603225297555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arithcircuit4bits arithcircuit4bits:inst6 " "Elaborating entity \"arithcircuit4bits\" for hierarchy \"arithcircuit4bits:inst6\"" {  } { { "Lab3top.bdf" "inst6" { Schematic "H:/CEG2136/lab_3/Lab3top.bdf" { { 168 712 832 392 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603225297565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder1bit arithcircuit4bits:inst6\|fulladder1bit:inst " "Elaborating entity \"fulladder1bit\" for hierarchy \"arithcircuit4bits:inst6\|fulladder1bit:inst\"" {  } { { "arithcircuit4bits.bdf" "inst" { Schematic "H:/CEG2136/lab_3/arithcircuit4bits.bdf" { { 120 816 992 216 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603225297575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74153 arithcircuit4bits:inst6\|74153:MUX0 " "Elaborating entity \"74153\" for hierarchy \"arithcircuit4bits:inst6\|74153:MUX0\"" {  } { { "arithcircuit4bits.bdf" "MUX0" { Schematic "H:/CEG2136/lab_3/arithcircuit4bits.bdf" { { 48 528 648 272 "MUX0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603225297820 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arithcircuit4bits:inst6\|74153:MUX0 " "Elaborated megafunction instantiation \"arithcircuit4bits:inst6\|74153:MUX0\"" {  } { { "arithcircuit4bits.bdf" "" { Schematic "H:/CEG2136/lab_3/arithcircuit4bits.bdf" { { 48 528 648 272 "MUX0" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603225297825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logiccircuit4bit logiccircuit4bit:inst9 " "Elaborating entity \"logiccircuit4bit\" for hierarchy \"logiccircuit4bit:inst9\"" {  } { { "Lab3top.bdf" "inst9" { Schematic "H:/CEG2136/lab_3/Lab3top.bdf" { { -56 712 808 168 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603225297895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logiccircuit1bit logiccircuit4bit:inst9\|logiccircuit1bit:LSC3 " "Elaborating entity \"logiccircuit1bit\" for hierarchy \"logiccircuit4bit:inst9\|logiccircuit1bit:LSC3\"" {  } { { "logiccircuit4bit.bdf" "LSC3" { Schematic "H:/CEG2136/lab_3/logiccircuit4bit.bdf" { { 0 496 624 160 "LSC3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603225297905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74151 logiccircuit4bit:inst9\|logiccircuit1bit:LSC3\|74151:inst " "Elaborating entity \"74151\" for hierarchy \"logiccircuit4bit:inst9\|logiccircuit1bit:LSC3\|74151:inst\"" {  } { { "logiccircuit1bit.bdf" "inst" { Schematic "H:/CEG2136/lab_3/logiccircuit1bit.bdf" { { 136 576 696 360 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603225298155 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "logiccircuit4bit:inst9\|logiccircuit1bit:LSC3\|74151:inst " "Elaborated megafunction instantiation \"logiccircuit4bit:inst9\|logiccircuit1bit:LSC3\|74151:inst\"" {  } { { "logiccircuit1bit.bdf" "" { Schematic "H:/CEG2136/lab_3/logiccircuit1bit.bdf" { { 136 576 696 360 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603225298170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74151 logiccircuit4bit:inst9\|logiccircuit1bit:LSC3\|74151:inst\|f74151:sub " "Elaborating entity \"f74151\" for hierarchy \"logiccircuit4bit:inst9\|logiccircuit1bit:LSC3\|74151:inst\|f74151:sub\"" {  } { { "74151.tdf" "sub" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/others/maxplus2/74151.tdf" 24 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603225298415 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "logiccircuit4bit:inst9\|logiccircuit1bit:LSC3\|74151:inst\|f74151:sub logiccircuit4bit:inst9\|logiccircuit1bit:LSC3\|74151:inst " "Elaborated megafunction instantiation \"logiccircuit4bit:inst9\|logiccircuit1bit:LSC3\|74151:inst\|f74151:sub\", which is child of megafunction instantiation \"logiccircuit4bit:inst9\|logiccircuit1bit:LSC3\|74151:inst\"" {  } { { "74151.tdf" "" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/others/maxplus2/74151.tdf" 24 3 0 } } { "logiccircuit1bit.bdf" "" { Schematic "H:/CEG2136/lab_3/logiccircuit1bit.bdf" { { 136 576 696 360 "inst" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603225298441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state4bits state4bits:inst8 " "Elaborating entity \"state4bits\" for hierarchy \"state4bits:inst8\"" {  } { { "Lab3top.bdf" "inst8" { Schematic "H:/CEG2136/lab_3/Lab3top.bdf" { { 240 1040 1152 400 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603225298540 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "input_generator_low_freq:inst1\|nx_state.state3_858 " "LATCH primitive \"input_generator_low_freq:inst1\|nx_state.state3_858\" is permanently enabled" {  } { { "input_generator_low_freq.vhd" "" { Text "H:/CEG2136/lab_3/input_generator_low_freq.vhd" 49 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1603225299081 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "input_generator_low_freq:inst1\|nx_state.state4_846 " "LATCH primitive \"input_generator_low_freq:inst1\|nx_state.state4_846\" is permanently enabled" {  } { { "input_generator_low_freq.vhd" "" { Text "H:/CEG2136/lab_3/input_generator_low_freq.vhd" 49 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1603225299081 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "input_generator_low_freq:inst1\|nx_state.state5_834 " "LATCH primitive \"input_generator_low_freq:inst1\|nx_state.state5_834\" is permanently enabled" {  } { { "input_generator_low_freq.vhd" "" { Text "H:/CEG2136/lab_3/input_generator_low_freq.vhd" 49 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1603225299081 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "input_generator_low_freq:inst1\|nx_state.state6_822 " "LATCH primitive \"input_generator_low_freq:inst1\|nx_state.state6_822\" is permanently enabled" {  } { { "input_generator_low_freq.vhd" "" { Text "H:/CEG2136/lab_3/input_generator_low_freq.vhd" 49 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1603225299081 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "input_generator_low_freq:inst1\|nx_state.state7_810 " "LATCH primitive \"input_generator_low_freq:inst1\|nx_state.state7_810\" is permanently enabled" {  } { { "input_generator_low_freq.vhd" "" { Text "H:/CEG2136/lab_3/input_generator_low_freq.vhd" 49 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1603225299081 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "input_generator_low_freq:inst1\|nx_state.state8_798 " "LATCH primitive \"input_generator_low_freq:inst1\|nx_state.state8_798\" is permanently enabled" {  } { { "input_generator_low_freq.vhd" "" { Text "H:/CEG2136/lab_3/input_generator_low_freq.vhd" 49 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1603225299081 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "input_generator_low_freq:inst1\|nx_state.state9_786 " "LATCH primitive \"input_generator_low_freq:inst1\|nx_state.state9_786\" is permanently enabled" {  } { { "input_generator_low_freq.vhd" "" { Text "H:/CEG2136/lab_3/input_generator_low_freq.vhd" 49 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1603225299081 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "input_generator_low_freq:inst1\|nx_state.state10_774 " "LATCH primitive \"input_generator_low_freq:inst1\|nx_state.state10_774\" is permanently enabled" {  } { { "input_generator_low_freq.vhd" "" { Text "H:/CEG2136/lab_3/input_generator_low_freq.vhd" 49 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1603225299081 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "input_generator_low_freq:inst1\|nx_state.state11_762 " "LATCH primitive \"input_generator_low_freq:inst1\|nx_state.state11_762\" is permanently enabled" {  } { { "input_generator_low_freq.vhd" "" { Text "H:/CEG2136/lab_3/input_generator_low_freq.vhd" 49 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1603225299081 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "input_generator_low_freq:inst1\|nx_state.state12_750 " "LATCH primitive \"input_generator_low_freq:inst1\|nx_state.state12_750\" is permanently enabled" {  } { { "input_generator_low_freq.vhd" "" { Text "H:/CEG2136/lab_3/input_generator_low_freq.vhd" 49 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1603225299081 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "input_generator_low_freq:inst1\|nx_state.state13_738 " "LATCH primitive \"input_generator_low_freq:inst1\|nx_state.state13_738\" is permanently enabled" {  } { { "input_generator_low_freq.vhd" "" { Text "H:/CEG2136/lab_3/input_generator_low_freq.vhd" 49 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1603225299081 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "input_generator_low_freq:inst1\|nx_state.state14_726 " "LATCH primitive \"input_generator_low_freq:inst1\|nx_state.state14_726\" is permanently enabled" {  } { { "input_generator_low_freq.vhd" "" { Text "H:/CEG2136/lab_3/input_generator_low_freq.vhd" 49 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1603225299081 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "input_generator_low_freq:inst1\|nx_state.state15_714 " "LATCH primitive \"input_generator_low_freq:inst1\|nx_state.state15_714\" is permanently enabled" {  } { { "input_generator_low_freq.vhd" "" { Text "H:/CEG2136/lab_3/input_generator_low_freq.vhd" 49 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1603225299081 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "input_generator_low_freq:inst1\|nx_state.state0_894 " "LATCH primitive \"input_generator_low_freq:inst1\|nx_state.state0_894\" is permanently enabled" {  } { { "input_generator_low_freq.vhd" "" { Text "H:/CEG2136/lab_3/input_generator_low_freq.vhd" 49 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1603225299081 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "input_generator_low_freq:inst1\|nx_state.state1_882 " "LATCH primitive \"input_generator_low_freq:inst1\|nx_state.state1_882\" is permanently enabled" {  } { { "input_generator_low_freq.vhd" "" { Text "H:/CEG2136/lab_3/input_generator_low_freq.vhd" 49 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1603225299081 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "input_generator_low_freq:inst1\|nx_state.state2_870 " "LATCH primitive \"input_generator_low_freq:inst1\|nx_state.state2_870\" is permanently enabled" {  } { { "input_generator_low_freq.vhd" "" { Text "H:/CEG2136/lab_3/input_generator_low_freq.vhd" 49 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1603225299081 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "7 " "Ignored 7 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CASCADE" "7 " "Ignored 7 CASCADE buffer(s)" {  } {  } 0 13017 "Ignored %1!d! CASCADE buffer(s)" 0 0 "Quartus II" 0 -1 1603225299241 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1603225299241 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74257:insty\|29 " "Converted tri-state buffer \"74257:insty\|29\" feeding internal logic into a wire" {  } { { "74257.bdf" "" { Schematic "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/others/maxplus2/74257.bdf" { { 392 448 496 424 "29" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1603225299241 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74257:insty\|26 " "Converted tri-state buffer \"74257:insty\|26\" feeding internal logic into a wire" {  } { { "74257.bdf" "" { Schematic "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/others/maxplus2/74257.bdf" { { 312 448 496 344 "26" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1603225299241 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74257:insty\|22 " "Converted tri-state buffer \"74257:insty\|22\" feeding internal logic into a wire" {  } { { "74257.bdf" "" { Schematic "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/others/maxplus2/74257.bdf" { { 232 448 496 264 "22" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1603225299241 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74257:insty\|20 " "Converted tri-state buffer \"74257:insty\|20\" feeding internal logic into a wire" {  } { { "74257.bdf" "" { Schematic "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/others/maxplus2/74257.bdf" { { 152 448 496 184 "20" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1603225299241 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1603225299241 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "B3 VCC " "Pin \"B3\" is stuck at VCC" {  } { { "Lab3top.bdf" "" { Schematic "H:/CEG2136/lab_3/Lab3top.bdf" { { -120 440 456 56 "B3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1603225300026 "|Lab3top|B3"} { "Warning" "WMLS_MLS_STUCK_PIN" "A0 GND " "Pin \"A0\" is stuck at GND" {  } { { "Lab3top.bdf" "" { Schematic "H:/CEG2136/lab_3/Lab3top.bdf" { { -120 320 336 56 "A0" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1603225300026 "|Lab3top|A0"} { "Warning" "WMLS_MLS_STUCK_PIN" "A1 VCC " "Pin \"A1\" is stuck at VCC" {  } { { "Lab3top.bdf" "" { Schematic "H:/CEG2136/lab_3/Lab3top.bdf" { { -120 336 352 56 "A1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1603225300026 "|Lab3top|A1"} { "Warning" "WMLS_MLS_STUCK_PIN" "A2 GND " "Pin \"A2\" is stuck at GND" {  } { { "Lab3top.bdf" "" { Schematic "H:/CEG2136/lab_3/Lab3top.bdf" { { -120 352 368 56 "A2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1603225300026 "|Lab3top|A2"} { "Warning" "WMLS_MLS_STUCK_PIN" "A3 VCC " "Pin \"A3\" is stuck at VCC" {  } { { "Lab3top.bdf" "" { Schematic "H:/CEG2136/lab_3/Lab3top.bdf" { { -120 368 384 56 "A3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1603225300026 "|Lab3top|A3"} { "Warning" "WMLS_MLS_STUCK_PIN" "B0 GND " "Pin \"B0\" is stuck at GND" {  } { { "Lab3top.bdf" "" { Schematic "H:/CEG2136/lab_3/Lab3top.bdf" { { -120 392 408 56 "B0" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1603225300026 "|Lab3top|B0"} { "Warning" "WMLS_MLS_STUCK_PIN" "B1 GND " "Pin \"B1\" is stuck at GND" {  } { { "Lab3top.bdf" "" { Schematic "H:/CEG2136/lab_3/Lab3top.bdf" { { -120 408 424 56 "B1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1603225300026 "|Lab3top|B1"} { "Warning" "WMLS_MLS_STUCK_PIN" "B2 VCC " "Pin \"B2\" is stuck at VCC" {  } { { "Lab3top.bdf" "" { Schematic "H:/CEG2136/lab_3/Lab3top.bdf" { { -120 424 440 56 "B2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1603225300026 "|Lab3top|B2"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1603225300026 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1603225300176 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1603225301483 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603225301483 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "110 " "Implemented 110 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1603225302004 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1603225302004 ""} { "Info" "ICUT_CUT_TM_LCELLS" "89 " "Implemented 89 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1603225302004 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1603225302004 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 61 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "551 " "Peak virtual memory: 551 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1603225302244 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 20 16:21:42 2020 " "Processing ended: Tue Oct 20 16:21:42 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1603225302244 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1603225302244 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1603225302244 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1603225302244 ""}
