INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ramdas/Vidyaleap/Assignment7/Assignment7.srcs/sources_1/new/D_ff_async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_ff_async
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ramdas/Vidyaleap/Assignment7/Assignment7.srcs/sim_1/new/tb_D_ff_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_D_ff_sync
