QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axis_dwidth_converter_v1_1_26 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axis_dwidth_converter_v1_1_26 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:34:27 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work axis_dwidth_converter_v1_1_26 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axis_dwidth_converter_v1_1_26/.cxl.verilog.axis_dwidth_converter_v1_1_26.axis_dwidth_converter_v1_1_26.lin64.cmf 
-- Compiling module axis_dwidth_converter_v1_1_26_axisc_downsizer
-- Compiling module axis_dwidth_converter_v1_1_26_axisc_upsizer
-- Compiling module axis_dwidth_converter_v1_1_26_axis_dwidth_converter

Top level modules:
	axis_dwidth_converter_v1_1_26_axis_dwidth_converter
End time: 11:34:28 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
