{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1700822295222 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1700822295222 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 24 18:38:15 2023 " "Processing started: Fri Nov 24 18:38:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1700822295222 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1700822295222 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FIFO_sum -c FIFO_sum " "Command: quartus_map --read_settings_files=on --write_settings_files=off FIFO_sum -c FIFO_sum" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1700822295222 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1700822295557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/fpga/examples/18.fifo_sum/rtl/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/fpga/examples/18.fifo_sum/rtl/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_TX " "Found entity 1: UART_TX" {  } { { "../RTL/UART_TX.v" "" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/RTL/UART_TX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700822295604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700822295604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/fpga/examples/18.fifo_sum/rtl/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/fpga/examples/18.fifo_sum/rtl/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "../RTL/UART_RX.v" "" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/RTL/UART_RX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700822295606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700822295606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/fpga/examples/18.fifo_sum/rtl/fifo_sum.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/fpga/examples/18.fifo_sum/rtl/fifo_sum.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO_sum " "Found entity 1: FIFO_sum" {  } { { "../RTL/FIFO_sum.v" "" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/RTL/FIFO_sum.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700822295608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700822295608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/fpga/examples/18.fifo_sum/rtl/fifo_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/fpga/examples/18.fifo_sum/rtl/fifo_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO_ctrl " "Found entity 1: FIFO_ctrl" {  } { { "../RTL/FIFO_ctrl.v" "" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/RTL/FIFO_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700822295610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700822295610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/fifo1/fifo1.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/fifo1/fifo1.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO1 " "Found entity 1: FIFO1" {  } { { "IP_core/fifo1/FIFO1.v" "" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/Project/IP_core/fifo1/FIFO1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700822295612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700822295612 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FIFO_sum " "Elaborating entity \"FIFO_sum\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1700822295645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TX UART_TX:UART_TX_inst " "Elaborating entity \"UART_TX\" for hierarchy \"UART_TX:UART_TX_inst\"" {  } { { "../RTL/FIFO_sum.v" "UART_TX_inst" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/RTL/FIFO_sum.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700822295653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_RX UART_RX:UART_RX_inst " "Elaborating entity \"UART_RX\" for hierarchy \"UART_RX:UART_RX_inst\"" {  } { { "../RTL/FIFO_sum.v" "UART_RX_inst" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/RTL/FIFO_sum.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700822295655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO_ctrl FIFO_ctrl:FIFO_ctrl_inst " "Elaborating entity \"FIFO_ctrl\" for hierarchy \"FIFO_ctrl:FIFO_ctrl_inst\"" {  } { { "../RTL/FIFO_sum.v" "FIFO_ctrl_inst" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/RTL/FIFO_sum.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700822295657 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "valid_rise FIFO_ctrl.v(27) " "Verilog HDL or VHDL warning at FIFO_ctrl.v(27): object \"valid_rise\" assigned a value but never read" {  } { { "../RTL/FIFO_ctrl.v" "" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/RTL/FIFO_ctrl.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1700822295657 "|FIFO_sum|FIFO_ctrl:FIFO_ctrl_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "tx_data FIFO_ctrl.v(7) " "Output port \"tx_data\" at FIFO_ctrl.v(7) has no driver" {  } { { "../RTL/FIFO_ctrl.v" "" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/RTL/FIFO_ctrl.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1700822295658 "|FIFO_sum|FIFO_ctrl:FIFO_ctrl_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "tx_en FIFO_ctrl.v(9) " "Output port \"tx_en\" at FIFO_ctrl.v(9) has no driver" {  } { { "../RTL/FIFO_ctrl.v" "" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/RTL/FIFO_ctrl.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1700822295658 "|FIFO_sum|FIFO_ctrl:FIFO_ctrl_inst"}
{ "Warning" "WSGN_EMPTY_SHELL" "FIFO_ctrl " "Entity \"FIFO_ctrl\" contains only dangling pins" {  } { { "../RTL/FIFO_sum.v" "FIFO_ctrl_inst" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/RTL/FIFO_sum.v" 39 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1700822295658 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "busy_flag GND " "Pin \"busy_flag\" is stuck at GND" {  } { { "../RTL/FIFO_sum.v" "" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/RTL/FIFO_sum.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700822295918 "|FIFO_sum|busy_flag"} { "Warning" "WMLS_MLS_STUCK_PIN" "tx VCC " "Pin \"tx\" is stuck at VCC" {  } { { "../RTL/FIFO_sum.v" "" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/RTL/FIFO_sum.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700822295918 "|FIFO_sum|tx"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1700822295918 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1700822295923 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1700822295995 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700822295995 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sys_clk " "No output dependent on input pin \"sys_clk\"" {  } { { "../RTL/FIFO_sum.v" "" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/RTL/FIFO_sum.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700822296016 "|FIFO_sum|sys_clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst_n " "No output dependent on input pin \"rst_n\"" {  } { { "../RTL/FIFO_sum.v" "" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/RTL/FIFO_sum.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700822296016 "|FIFO_sum|rst_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx " "No output dependent on input pin \"rx\"" {  } { { "../RTL/FIFO_sum.v" "" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/RTL/FIFO_sum.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700822296016 "|FIFO_sum|rx"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1700822296016 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5 " "Implemented 5 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1700822296017 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1700822296017 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1700822296017 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4625 " "Peak virtual memory: 4625 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1700822296042 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 24 18:38:16 2023 " "Processing ended: Fri Nov 24 18:38:16 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1700822296042 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1700822296042 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1700822296042 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1700822296042 ""}
