verilog xil_defaultlib --include "E:/FPGATOOL/Xilinx2020/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../cordic_vivado_prj.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../cordic_vivado_prj.gen/sources_1/bd/design_1/ipshared/34f8/hdl" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../../cordic_vivado_prj.gen/sources_1/bd/design_1/ipshared/4dc7/hdl/verilog/cordiccart2pol_angles.v" \
"../../../../cordic_vivado_prj.gen/sources_1/bd/design_1/ipshared/4dc7/hdl/verilog/cordiccart2pol_control_s_axi.v" \
"../../../../cordic_vivado_prj.gen/sources_1/bd/design_1/ipshared/4dc7/hdl/verilog/cordiccart2pol_dmul_64ns_64ns_64_7_max_dsp_1.v" \
"../../../../cordic_vivado_prj.gen/sources_1/bd/design_1/ipshared/4dc7/hdl/verilog/cordiccart2pol_fadd_32ns_32ns_32_5_full_dsp_1.v" \
"../../../../cordic_vivado_prj.gen/sources_1/bd/design_1/ipshared/4dc7/hdl/verilog/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1.v" \
"../../../../cordic_vivado_prj.gen/sources_1/bd/design_1/ipshared/4dc7/hdl/verilog/cordiccart2pol_fcmp_32ns_32ns_1_2_no_dsp_1.v" \
"../../../../cordic_vivado_prj.gen/sources_1/bd/design_1/ipshared/4dc7/hdl/verilog/cordiccart2pol_fmul_32ns_32ns_32_4_max_dsp_1.v" \
"../../../../cordic_vivado_prj.gen/sources_1/bd/design_1/ipshared/4dc7/hdl/verilog/cordiccart2pol_fpext_32ns_64_2_no_dsp_1.v" \
"../../../../cordic_vivado_prj.gen/sources_1/bd/design_1/ipshared/4dc7/hdl/verilog/cordiccart2pol_fptrunc_64ns_32_2_no_dsp_1.v" \
"../../../../cordic_vivado_prj.gen/sources_1/bd/design_1/ipshared/4dc7/hdl/verilog/cordiccart2pol_Kvalues.v" \
"../../../../cordic_vivado_prj.gen/sources_1/bd/design_1/ipshared/4dc7/hdl/verilog/cordiccart2pol.v" \
"../../../../cordic_vivado_prj.gen/sources_1/bd/design_1/ipshared/4dc7/hdl/ip/cordiccart2pol_ap_dmul_5_max_dsp_64.v" \
"../../../../cordic_vivado_prj.gen/sources_1/bd/design_1/ipshared/4dc7/hdl/ip/cordiccart2pol_ap_faddfsub_3_full_dsp_32.v" \
"../../../../cordic_vivado_prj.gen/sources_1/bd/design_1/ipshared/4dc7/hdl/ip/cordiccart2pol_ap_fadd_3_full_dsp_32.v" \
"../../../../cordic_vivado_prj.gen/sources_1/bd/design_1/ipshared/4dc7/hdl/ip/cordiccart2pol_ap_fcmp_0_no_dsp_32.v" \
"../../../../cordic_vivado_prj.gen/sources_1/bd/design_1/ipshared/4dc7/hdl/ip/cordiccart2pol_ap_fmul_2_max_dsp_32.v" \
"../../../../cordic_vivado_prj.gen/sources_1/bd/design_1/ipshared/4dc7/hdl/ip/cordiccart2pol_ap_fpext_0_no_dsp_32.v" \
"../../../../cordic_vivado_prj.gen/sources_1/bd/design_1/ipshared/4dc7/hdl/ip/cordiccart2pol_ap_fptrunc_0_no_dsp_64.v" \
"../../../bd/design_1/ip/design_1_cordiccart2pol_0_0/sim/design_1_cordiccart2pol_0_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
