{
    "line_num": [
        [
            18,
            18
        ],
        [
            9,
            17
        ]
    ],
    "blocks": [
        " assign data_out = shift_acc_reg;",
        " always @(posedge Sclk or clear)\n  begin\n   if (clear ==1'b1) \n     shift_acc_reg = 40'b0;\n   else if(load && shift_enable)\n     shift_acc_reg = {data_in[39],data_in[39:1]};\n   else if (load && !shift_enable)\n     shift_acc_reg = data_in;\n  end"
    ]
}