$date
	Sun Oct 23 08:15:59 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#562128
b10100 !
1"
#562130
b10100 &
b10100 %
1$
#562131
0"
#562134
b1010 &
b1010 %
#562138
b101 &
b101 %
#562142
b10000 &
b10000 %
#562146
b1000 &
b1000 %
#562150
b100 &
b100 %
#562154
b10 &
b10 %
#562158
b1 &
1#
b1 %
#562162
b0 &
b0 %
0#
0$
#1492567
b1 !
1"
#1492570
b1 &
b1 %
1$
#1492571
0"
#1492574
1#
#1492578
b0 &
b0 %
0#
0$
#2581682
b1011 &
b1011 %
1$
b1011 !
1"
#2581683
0"
#2581686
b100010 &
b100010 %
#2581690
b10001 &
b10001 %
#2581694
b110100 &
b110100 %
#2581698
b11010 &
b11010 %
#2581702
b1101 &
b1101 %
#2581706
b101000 &
b101000 %
#2581710
b10100 &
b10100 %
#2581714
b1010 &
b1010 %
#2581718
b101 &
b101 %
#2581722
b10000 &
b10000 %
#2581726
b1000 &
b1000 %
#2581730
b100 &
b100 %
#2581734
b10 &
b10 %
#2581738
b1 &
b1 %
1#
#2581742
b0 &
0#
b0 %
0$
#4500012
