{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697501873470 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697501873470 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 16 20:17:53 2023 " "Processing started: Mon Oct 16 20:17:53 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697501873470 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697501873470 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab5_p2 -c lab5_p2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab5_p2 -c lab5_p2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697501873471 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1697501873829 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1697501873829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/steve/git_repos/school/eel4712/lab5/83190817/genericcomponents/genericsubtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/steve/git_repos/school/eel4712/lab5/83190817/genericcomponents/genericsubtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 genericsubtractor-arch " "Found design unit 1: genericsubtractor-arch" {  } { { "../genericcomponents/genericsubtractor.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/lab5/83190817/genericcomponents/genericsubtractor.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697501882077 ""} { "Info" "ISGN_ENTITY_NAME" "1 genericsubtractor " "Found entity 1: genericsubtractor" {  } { { "../genericcomponents/genericsubtractor.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/lab5/83190817/genericcomponents/genericsubtractor.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697501882077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697501882077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/steve/git_repos/school/eel4712/lab5/83190817/genericcomponents/genericregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/steve/git_repos/school/eel4712/lab5/83190817/genericcomponents/genericregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 genericregister-arch " "Found design unit 1: genericregister-arch" {  } { { "../genericcomponents/genericregister.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/lab5/83190817/genericcomponents/genericregister.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697501882078 ""} { "Info" "ISGN_ENTITY_NAME" "1 genericregister " "Found entity 1: genericregister" {  } { { "../genericcomponents/genericregister.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/lab5/83190817/genericcomponents/genericregister.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697501882078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697501882078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/steve/git_repos/school/eel4712/lab5/83190817/genericcomponents/genericcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/steve/git_repos/school/eel4712/lab5/83190817/genericcomponents/genericcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 genericcomparator-arch " "Found design unit 1: genericcomparator-arch" {  } { { "../genericcomponents/genericcomparator.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/lab5/83190817/genericcomponents/genericcomparator.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697501882079 ""} { "Info" "ISGN_ENTITY_NAME" "1 genericcomparator " "Found entity 1: genericcomparator" {  } { { "../genericcomponents/genericcomparator.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/lab5/83190817/genericcomponents/genericcomparator.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697501882079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697501882079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/steve/git_repos/school/eel4712/lab5/83190817/genericcomponents/generic2x1mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/steve/git_repos/school/eel4712/lab5/83190817/genericcomponents/generic2x1mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 generic2x1mux-arch " "Found design unit 1: generic2x1mux-arch" {  } { { "../genericcomponents/generic2x1mux.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/lab5/83190817/genericcomponents/generic2x1mux.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697501882080 ""} { "Info" "ISGN_ENTITY_NAME" "1 generic2x1mux " "Found entity 1: generic2x1mux" {  } { { "../genericcomponents/generic2x1mux.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/lab5/83190817/genericcomponents/generic2x1mux.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697501882080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697501882080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gcd_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gcd_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gcd_tb-TB " "Found design unit 1: gcd_tb-TB" {  } { { "gcd_tb.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/lab5/83190817/p2/gcd_tb.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697501882081 ""} { "Info" "ISGN_ENTITY_NAME" "1 gcd_tb " "Found entity 1: gcd_tb" {  } { { "gcd_tb.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/lab5/83190817/p2/gcd_tb.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697501882081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697501882081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gcd-FSM_D2 " "Found design unit 1: gcd-FSM_D2" {  } { { "gcd.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/lab5/83190817/p2/gcd.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697501882082 ""} { "Info" "ISGN_ENTITY_NAME" "1 gcd " "Found entity 1: gcd" {  } { { "gcd.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/lab5/83190817/p2/gcd.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697501882082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697501882082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath2-arch " "Found design unit 1: datapath2-arch" {  } { { "datapath2.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/lab5/83190817/p2/datapath2.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697501882084 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath2 " "Found entity 1: datapath2" {  } { { "datapath2.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/lab5/83190817/p2/datapath2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697501882084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697501882084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ctrl2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctrl2-arch " "Found design unit 1: ctrl2-arch" {  } { { "ctrl2.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/lab5/83190817/p2/ctrl2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697501882085 ""} { "Info" "ISGN_ENTITY_NAME" "1 ctrl2 " "Found entity 1: ctrl2" {  } { { "ctrl2.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/lab5/83190817/p2/ctrl2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697501882085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697501882085 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "gcd " "Elaborating entity \"gcd\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1697501882173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl2 ctrl2:controller " "Elaborating entity \"ctrl2\" for hierarchy \"ctrl2:controller\"" {  } { { "gcd.vhd" "controller" { Text "C:/Users/steve/git_repos/school/EEL4712/lab5/83190817/p2/gcd.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697501882189 ""}
{ "Error" "EVRFX_VHDL_INCOMPLETE_CASE" "ctrl2.vhd(32) " "VHDL Case Statement error at ctrl2.vhd(32): Case Statement choices must cover all possible values of expression" {  } { { "ctrl2.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/lab5/83190817/p2/ctrl2.vhd" 32 0 0 } }  } 0 10313 "VHDL Case Statement error at %1!s!: Case Statement choices must cover all possible values of expression" 0 0 "Analysis & Synthesis" 0 -1 1697501882191 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "ctrl2:controller " "Can't elaborate user hierarchy \"ctrl2:controller\"" {  } { { "gcd.vhd" "controller" { Text "C:/Users/steve/git_repos/school/EEL4712/lab5/83190817/p2/gcd.vhd" 63 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697501882191 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4768 " "Peak virtual memory: 4768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697501882304 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct 16 20:18:02 2023 " "Processing ended: Mon Oct 16 20:18:02 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697501882304 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697501882304 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697501882304 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1697501882304 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1697501882915 ""}
