Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (lin64) Build 3900603 Fri Jun 16 19:30:25 MDT 2023
| Date         : Fri Nov 10 08:47:57 2023
| Host         : Mikkel-laptop running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TEST_HARNESS_timing_summary_routed.rpt -pb TEST_HARNESS_timing_summary_routed.pb -rpx TEST_HARNESS_timing_summary_routed.rpx -warn_on_violation
| Design       : TEST_HARNESS
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1586)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3186)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1586)
---------------------------
 There are 1586 register/latch pins with no clock driven by root clock pin: MCLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3186)
---------------------------------------------------
 There are 3186 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 3187          inf        0.000                      0                 3187           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          3187 Endpoints
Min Delay          3187 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 II/BUFFER_8_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            II/BUFFER_32_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.628ns  (logic 1.169ns (12.142%)  route 8.459ns (87.858%))
  Logic Levels:           4  (FDRE=1 LUT6=2 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y58         FDRE                         0.000     0.000 r  II/BUFFER_8_reg[2]/C
    SLICE_X57Y58         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  II/BUFFER_8_reg[2]/Q
                         net (fo=115, routed)         6.167     6.623    II/BUFFER_8_reg_n_0_[2]
    SLICE_X42Y54         MUXF7 (Prop_muxf7_S_O)       0.292     6.915 r  II/BUFFER_32_reg[22]_i_9/O
                         net (fo=1, routed)           0.950     7.865    II/BUFFER_32_reg[22]_i_9_n_0
    SLICE_X41Y51         LUT6 (Prop_lut6_I1_O)        0.297     8.162 r  II/BUFFER_32[22]_i_3/O
                         net (fo=1, routed)           1.342     9.504    II/I_I2CITF/BUFFER_32_reg[22]_0
    SLICE_X52Y52         LUT6 (Prop_lut6_I2_O)        0.124     9.628 r  II/I_I2CITF/BUFFER_32[22]_i_1/O
                         net (fo=1, routed)           0.000     9.628    II/p_1_in[22]
    SLICE_X52Y52         FDRE                                         r  II/BUFFER_32_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 II/BUFFER_8_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            II/BUFFER_32_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.364ns  (logic 1.155ns (12.335%)  route 8.209ns (87.665%))
  Logic Levels:           4  (FDRE=1 LUT6=2 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y58         FDRE                         0.000     0.000 r  II/BUFFER_8_reg[2]/C
    SLICE_X57Y58         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  II/BUFFER_8_reg[2]/Q
                         net (fo=115, routed)         6.579     7.035    II/BUFFER_8_reg_n_0_[2]
    SLICE_X45Y55         MUXF7 (Prop_muxf7_S_O)       0.276     7.311 r  II/BUFFER_32_reg[11]_i_11/O
                         net (fo=1, routed)           0.575     7.886    II/BUFFER_32_reg[11]_i_11_n_0
    SLICE_X45Y53         LUT6 (Prop_lut6_I5_O)        0.299     8.185 r  II/BUFFER_32[11]_i_3/O
                         net (fo=1, routed)           1.054     9.240    II/I_I2CITF/BUFFER_32_reg[11]_0
    SLICE_X52Y53         LUT6 (Prop_lut6_I2_O)        0.124     9.364 r  II/I_I2CITF/BUFFER_32[11]_i_1/O
                         net (fo=1, routed)           0.000     9.364    II/p_1_in[11]
    SLICE_X52Y53         FDRE                                         r  II/BUFFER_32_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 II/BUFFER_8_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            II/BUFFER_32_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.322ns  (logic 1.155ns (12.391%)  route 8.167ns (87.609%))
  Logic Levels:           4  (FDRE=1 LUT6=2 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y58         FDRE                         0.000     0.000 r  II/BUFFER_8_reg[2]/C
    SLICE_X57Y58         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  II/BUFFER_8_reg[2]/Q
                         net (fo=115, routed)         6.775     7.231    II/BUFFER_8_reg_n_0_[2]
    SLICE_X44Y55         MUXF7 (Prop_muxf7_S_O)       0.276     7.507 r  II/BUFFER_32_reg[23]_i_10/O
                         net (fo=1, routed)           0.659     8.166    II/BUFFER_32_reg[23]_i_10_n_0
    SLICE_X45Y55         LUT6 (Prop_lut6_I1_O)        0.299     8.465 r  II/BUFFER_32[23]_i_4/O
                         net (fo=1, routed)           0.733     9.198    II/I_I2CITF/BUFFER_32_reg[23]_0
    SLICE_X52Y52         LUT6 (Prop_lut6_I2_O)        0.124     9.322 r  II/I_I2CITF/BUFFER_32[23]_i_2/O
                         net (fo=1, routed)           0.000     9.322    II/p_1_in[23]
    SLICE_X52Y52         FDRE                                         r  II/BUFFER_32_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 II/BUFFER_8_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            II/BUFFER_32_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.237ns  (logic 1.174ns (12.709%)  route 8.063ns (87.291%))
  Logic Levels:           4  (FDRE=1 LUT6=2 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y58         FDRE                         0.000     0.000 r  II/BUFFER_8_reg[2]/C
    SLICE_X57Y58         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  II/BUFFER_8_reg[2]/Q
                         net (fo=115, routed)         6.390     6.846    II/BUFFER_8_reg_n_0_[2]
    SLICE_X44Y54         MUXF7 (Prop_muxf7_S_O)       0.296     7.142 r  II/BUFFER_32_reg[15]_i_10/O
                         net (fo=1, routed)           0.816     7.958    II/BUFFER_32_reg[15]_i_10_n_0
    SLICE_X45Y53         LUT6 (Prop_lut6_I1_O)        0.298     8.256 r  II/BUFFER_32[15]_i_4/O
                         net (fo=1, routed)           0.858     9.113    II/I_I2CITF/BUFFER_32_reg[15]_0
    SLICE_X52Y53         LUT6 (Prop_lut6_I2_O)        0.124     9.237 r  II/I_I2CITF/BUFFER_32[15]_i_2/O
                         net (fo=1, routed)           0.000     9.237    II/p_1_in[15]
    SLICE_X52Y53         FDRE                                         r  II/BUFFER_32_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 II/BUFFER_8_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            II/BUFFER_32_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.225ns  (logic 1.155ns (12.520%)  route 8.070ns (87.480%))
  Logic Levels:           4  (FDRE=1 LUT6=2 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y58         FDRE                         0.000     0.000 r  II/BUFFER_8_reg[2]/C
    SLICE_X57Y58         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  II/BUFFER_8_reg[2]/Q
                         net (fo=115, routed)         5.976     6.432    II/BUFFER_8_reg_n_0_[2]
    SLICE_X40Y49         MUXF7 (Prop_muxf7_S_O)       0.276     6.708 r  II/BUFFER_32_reg[12]_i_11/O
                         net (fo=1, routed)           0.935     7.643    II/BUFFER_32_reg[12]_i_11_n_0
    SLICE_X43Y48         LUT6 (Prop_lut6_I5_O)        0.299     7.942 r  II/BUFFER_32[12]_i_3/O
                         net (fo=1, routed)           1.160     9.101    II/I_I2CITF/BUFFER_32_reg[12]_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124     9.225 r  II/I_I2CITF/BUFFER_32[12]_i_1/O
                         net (fo=1, routed)           0.000     9.225    II/p_1_in[12]
    SLICE_X56Y48         FDRE                                         r  II/BUFFER_32_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 II/BUFFER_8_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            II/BUFFER_32_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.958ns  (logic 1.169ns (13.050%)  route 7.789ns (86.950%))
  Logic Levels:           4  (FDRE=1 LUT6=2 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y58         FDRE                         0.000     0.000 r  II/BUFFER_8_reg[2]/C
    SLICE_X57Y58         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  II/BUFFER_8_reg[2]/Q
                         net (fo=115, routed)         6.002     6.458    II/BUFFER_8_reg_n_0_[2]
    SLICE_X38Y55         MUXF7 (Prop_muxf7_S_O)       0.292     6.750 r  II/BUFFER_32_reg[19]_i_11/O
                         net (fo=1, routed)           0.445     7.195    II/BUFFER_32_reg[19]_i_11_n_0
    SLICE_X41Y53         LUT6 (Prop_lut6_I5_O)        0.297     7.492 r  II/BUFFER_32[19]_i_3/O
                         net (fo=1, routed)           1.342     8.834    II/I_I2CITF/BUFFER_32_reg[19]_0
    SLICE_X52Y52         LUT6 (Prop_lut6_I2_O)        0.124     8.958 r  II/I_I2CITF/BUFFER_32[19]_i_1/O
                         net (fo=1, routed)           0.000     8.958    II/p_1_in[19]
    SLICE_X52Y52         FDRE                                         r  II/BUFFER_32_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 II/BUFFER_8_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            II/BUFFER_32_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.888ns  (logic 1.174ns (13.208%)  route 7.714ns (86.792%))
  Logic Levels:           4  (FDRE=1 LUT6=2 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y58         FDRE                         0.000     0.000 r  II/BUFFER_8_reg[2]/C
    SLICE_X57Y58         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  II/BUFFER_8_reg[2]/Q
                         net (fo=115, routed)         5.781     6.237    II/BUFFER_8_reg_n_0_[2]
    SLICE_X40Y49         MUXF7 (Prop_muxf7_S_O)       0.296     6.533 r  II/BUFFER_32_reg[14]_i_11/O
                         net (fo=1, routed)           1.087     7.620    II/BUFFER_32_reg[14]_i_11_n_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I5_O)        0.298     7.918 r  II/BUFFER_32[14]_i_3/O
                         net (fo=1, routed)           0.846     8.764    II/I_I2CITF/BUFFER_32_reg[14]_0
    SLICE_X52Y53         LUT6 (Prop_lut6_I2_O)        0.124     8.888 r  II/I_I2CITF/BUFFER_32[14]_i_1/O
                         net (fo=1, routed)           0.000     8.888    II/p_1_in[14]
    SLICE_X52Y53         FDRE                                         r  II/BUFFER_32_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 II/BUFFER_8_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            II/BUFFER_32_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.834ns  (logic 1.155ns (13.074%)  route 7.679ns (86.926%))
  Logic Levels:           4  (FDRE=1 LUT6=2 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y58         FDRE                         0.000     0.000 r  II/BUFFER_8_reg[2]/C
    SLICE_X57Y58         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  II/BUFFER_8_reg[2]/Q
                         net (fo=115, routed)         5.256     5.712    II/BUFFER_8_reg_n_0_[2]
    SLICE_X40Y47         MUXF7 (Prop_muxf7_S_O)       0.276     5.988 r  II/BUFFER_32_reg[17]_i_11/O
                         net (fo=1, routed)           0.808     6.797    II/BUFFER_32_reg[17]_i_11_n_0
    SLICE_X40Y46         LUT6 (Prop_lut6_I5_O)        0.299     7.096 r  II/BUFFER_32[17]_i_3/O
                         net (fo=1, routed)           1.615     8.710    II/I_I2CITF/BUFFER_32_reg[17]_0
    SLICE_X59Y49         LUT6 (Prop_lut6_I2_O)        0.124     8.834 r  II/I_I2CITF/BUFFER_32[17]_i_1/O
                         net (fo=1, routed)           0.000     8.834    II/p_1_in[17]
    SLICE_X59Y49         FDRE                                         r  II/BUFFER_32_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 II/BUFFER_8_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            II/BUFFER_32_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.799ns  (logic 1.155ns (13.126%)  route 7.644ns (86.874%))
  Logic Levels:           4  (FDRE=1 LUT6=2 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y58         FDRE                         0.000     0.000 r  II/BUFFER_8_reg[2]/C
    SLICE_X57Y58         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  II/BUFFER_8_reg[2]/Q
                         net (fo=115, routed)         5.541     5.997    II/BUFFER_8_reg_n_0_[2]
    SLICE_X43Y56         MUXF7 (Prop_muxf7_S_O)       0.276     6.273 r  II/BUFFER_32_reg[13]_i_11/O
                         net (fo=1, routed)           1.116     7.389    II/BUFFER_32_reg[13]_i_11_n_0
    SLICE_X40Y53         LUT6 (Prop_lut6_I5_O)        0.299     7.688 r  II/BUFFER_32[13]_i_3/O
                         net (fo=1, routed)           0.988     8.675    II/I_I2CITF/BUFFER_32_reg[13]_0
    SLICE_X52Y53         LUT6 (Prop_lut6_I2_O)        0.124     8.799 r  II/I_I2CITF/BUFFER_32[13]_i_1/O
                         net (fo=1, routed)           0.000     8.799    II/p_1_in[13]
    SLICE_X52Y53         FDRE                                         r  II/BUFFER_32_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 II/BUFFER_8_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE)
  Destination:            II/DATA_IN_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.627ns  (logic 1.740ns (20.170%)  route 6.887ns (79.830%))
  Logic Levels:           6  (FDRE=1 LUT6=3 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y56         FDRE                         0.000     0.000 r  II/BUFFER_8_reg[1]_rep__1/C
    SLICE_X57Y56         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  II/BUFFER_8_reg[1]_rep__1/Q
                         net (fo=127, routed)         4.379     4.798    II/BUFFER_8_reg[1]_rep__1_n_0
    SLICE_X44Y50         LUT6 (Prop_lut6_I2_O)        0.299     5.097 r  II/BUFFER_32[27]_i_17/O
                         net (fo=1, routed)           0.000     5.097    II/BUFFER_32[27]_i_17_n_0
    SLICE_X44Y50         MUXF7 (Prop_muxf7_I0_O)      0.212     5.309 r  II/BUFFER_32_reg[27]_i_7/O
                         net (fo=1, routed)           1.012     6.321    II/BUFFER_32_reg[27]_i_7_n_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I3_O)        0.299     6.620 r  II/BUFFER_32[27]_i_3/O
                         net (fo=1, routed)           0.000     6.620    II/BUFFER_32[27]_i_3_n_0
    SLICE_X48Y49         MUXF7 (Prop_muxf7_I0_O)      0.212     6.832 r  II/BUFFER_32_reg[27]_i_2/O
                         net (fo=2, routed)           1.496     8.328    II/BUFFER_32_reg[27]_i_2_n_0
    SLICE_X55Y56         LUT6 (Prop_lut6_I1_O)        0.299     8.627 r  II/DATA_IN[3]_i_1/O
                         net (fo=1, routed)           0.000     8.627    II/DATA_IN[3]_i_1_n_0
    SLICE_X55Y56         FDRE                                         r  II/DATA_IN_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 II/I_I2CITF/ADDRESS_READY_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            II/ADDq_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y61         FDRE                         0.000     0.000 r  II/I_I2CITF/ADDRESS_READY_reg/C
    SLICE_X57Y61         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  II/I_I2CITF/ADDRESS_READY_reg/Q
                         net (fo=2, routed)           0.056     0.197    II/ADDRESS_READY
    SLICE_X57Y61         FDRE                                         r  II/ADDq_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 II/I_I2CITF/RD_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            II/RDq_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y60         FDRE                         0.000     0.000 r  II/I_I2CITF/RD_reg/C
    SLICE_X55Y60         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  II/I_I2CITF/RD_reg/Q
                         net (fo=1, routed)           0.119     0.247    II/RD
    SLICE_X55Y60         FDRE                                         r  II/RDq_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 II/I_I2CITF/shiftreg_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            II/I_I2CITF/shiftreg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.186ns (70.338%)  route 0.078ns (29.662%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y58         FDRE                         0.000     0.000 r  II/I_I2CITF/shiftreg_reg[4]/C
    SLICE_X55Y58         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  II/I_I2CITF/shiftreg_reg[4]/Q
                         net (fo=6, routed)           0.078     0.219    II/I_I2CITF/data2[5]
    SLICE_X54Y58         LUT6 (Prop_lut6_I5_O)        0.045     0.264 r  II/I_I2CITF/shiftreg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.264    II/I_I2CITF/p_0_out[5]
    SLICE_X54Y58         FDRE                                         r  II/I_I2CITF/shiftreg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 II/BUFFER_32_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            II/MEMORY_reg[44][26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.320%)  route 0.123ns (46.680%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE                         0.000     0.000 r  II/BUFFER_32_reg[26]/C
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  II/BUFFER_32_reg[26]/Q
                         net (fo=46, routed)          0.123     0.264    II/BUFFER_32_reg_n_0_[26]
    SLICE_X57Y48         FDRE                                         r  II/MEMORY_reg[44][26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 II/I_I2CITF/shiftreg_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            II/I_I2CITF/DATA_OUT_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (52.980%)  route 0.125ns (47.020%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y58         FDRE                         0.000     0.000 r  II/I_I2CITF/shiftreg_reg[7]/C
    SLICE_X55Y58         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  II/I_I2CITF/shiftreg_reg[7]/Q
                         net (fo=6, routed)           0.125     0.266    II/I_I2CITF/shiftreg_reg_n_0_[7]
    SLICE_X55Y57         FDRE                                         r  II/I_I2CITF/DATA_OUT_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 II/I_I2CITF/rd_d_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            II/I_I2CITF/RD_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.164ns (57.522%)  route 0.121ns (42.478%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y61         FDRE                         0.000     0.000 r  II/I_I2CITF/rd_d_reg/C
    SLICE_X54Y61         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  II/I_I2CITF/rd_d_reg/Q
                         net (fo=2, routed)           0.121     0.285    II/I_I2CITF/rd_d_reg_n_0
    SLICE_X55Y60         FDRE                                         r  II/I_I2CITF/RD_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 II/I_I2CITF/shiftreg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            II/I_I2CITF/DATA_OUT_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.164ns (56.472%)  route 0.126ns (43.528%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDRE                         0.000     0.000 r  II/I_I2CITF/shiftreg_reg[2]/C
    SLICE_X54Y58         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  II/I_I2CITF/shiftreg_reg[2]/Q
                         net (fo=7, routed)           0.126     0.290    II/I_I2CITF/data2[3]
    SLICE_X55Y57         FDRE                                         r  II/I_I2CITF/DATA_OUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 II/BUFFER_32_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            II/MEMORY_reg[35][23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.164ns (55.635%)  route 0.131ns (44.365%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y52         FDRE                         0.000     0.000 r  II/BUFFER_32_reg[23]/C
    SLICE_X52Y52         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  II/BUFFER_32_reg[23]/Q
                         net (fo=47, routed)          0.131     0.295    II/BUFFER_32_reg_n_0_[23]
    SLICE_X52Y51         FDRE                                         r  II/MEMORY_reg[35][23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 II/BUFFER_32_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            II/MEMORY_reg[21][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.141ns (47.708%)  route 0.155ns (52.292%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54         FDRE                         0.000     0.000 r  II/BUFFER_32_reg[1]/C
    SLICE_X59Y54         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  II/BUFFER_32_reg[1]/Q
                         net (fo=48, routed)          0.155     0.296    II/BUFFER_32_reg_n_0_[1]
    SLICE_X58Y53         FDRE                                         r  II/MEMORY_reg[21][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 II/BUFFER_32_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            II/MEMORY_reg[18][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.164ns (55.441%)  route 0.132ns (44.559%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y54         FDRE                         0.000     0.000 r  II/BUFFER_32_reg[0]/C
    SLICE_X60Y54         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  II/BUFFER_32_reg[0]/Q
                         net (fo=47, routed)          0.132     0.296    II/BUFFER_32_reg_n_0_[0]
    SLICE_X60Y55         FDRE                                         r  II/MEMORY_reg[18][0]/D
  -------------------------------------------------------------------    -------------------





