Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat Nov  2 11:49:57 2024
| Host         : DESKTOP-GAPP9NE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TopDatapath_Board_timing_summary_routed.rpt -pb TopDatapath_Board_timing_summary_routed.pb -rpx TopDatapath_Board_timing_summary_routed.rpx -warn_on_violation
| Design       : TopDatapath_Board
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    14          
TIMING-18  Warning           Missing input or output delay  13          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (14)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (28)
5. checking no_input_delay (1)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (14)
-------------------------
 There are 14 register/latch pins with no clock driven by root clock pin: m1/ClkOut_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (28)
-------------------------------------------------
 There are 28 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.746        0.000                      0                   47        0.252        0.000                      0                   47        4.500        0.000                       0                    48  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
Clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Clk                 5.746        0.000                      0                   47        0.252        0.000                      0                   47        4.500        0.000                       0                    48  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clk
  To Clock:  Clk

Setup :            0  Failing Endpoints,  Worst Slack        5.746ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.746ns  (required time - arrival time)
  Source:                 m1/DivCnt_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1/DivCnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.922ns  (logic 0.962ns (24.531%)  route 2.960ns (75.469%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.619     5.140    m1/Clk_IBUF_BUFG
    SLICE_X61Y26         FDCE                                         r  m1/DivCnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDCE (Prop_fdce_C_Q)         0.419     5.559 f  m1/DivCnt_reg[25]/Q
                         net (fo=2, routed)           0.865     6.424    m1/DivCnt[25]
    SLICE_X61Y24         LUT4 (Prop_lut4_I3_O)        0.299     6.723 f  m1/DivCnt[25]_i_5/O
                         net (fo=1, routed)           0.966     7.689    m1/DivCnt[25]_i_5_n_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I2_O)        0.124     7.813 f  m1/DivCnt[25]_i_2/O
                         net (fo=27, routed)          0.605     8.418    m1/DivCnt[25]_i_2_n_0
    SLICE_X61Y24         LUT2 (Prop_lut2_I1_O)        0.120     8.538 r  m1/DivCnt[0]_i_1/O
                         net (fo=1, routed)           0.524     9.062    m1/DivCnt_1[0]
    SLICE_X60Y24         FDCE                                         r  m1/DivCnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.501    14.842    m1/Clk_IBUF_BUFG
    SLICE_X60Y24         FDCE                                         r  m1/DivCnt_reg[0]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X60Y24         FDCE (Setup_fdce_C_D)       -0.259    14.808    m1/DivCnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                          -9.062    
  -------------------------------------------------------------------
                         slack                                  5.746    

Slack (MET) :             6.028ns  (required time - arrival time)
  Source:                 m1/DivCnt_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1/DivCnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.929ns  (logic 0.966ns (24.585%)  route 2.963ns (75.415%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.619     5.140    m1/Clk_IBUF_BUFG
    SLICE_X61Y26         FDCE                                         r  m1/DivCnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDCE (Prop_fdce_C_Q)         0.419     5.559 f  m1/DivCnt_reg[25]/Q
                         net (fo=2, routed)           0.865     6.424    m1/DivCnt[25]
    SLICE_X61Y24         LUT4 (Prop_lut4_I3_O)        0.299     6.723 f  m1/DivCnt[25]_i_5/O
                         net (fo=1, routed)           0.966     7.689    m1/DivCnt[25]_i_5_n_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I2_O)        0.124     7.813 f  m1/DivCnt[25]_i_2/O
                         net (fo=27, routed)          1.132     8.946    m1/DivCnt[25]_i_2_n_0
    SLICE_X59Y23         LUT2 (Prop_lut2_I1_O)        0.124     9.070 r  m1/DivCnt[10]_i_1/O
                         net (fo=1, routed)           0.000     9.070    m1/DivCnt_1[10]
    SLICE_X59Y23         FDCE                                         r  m1/DivCnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.503    14.844    m1/Clk_IBUF_BUFG
    SLICE_X59Y23         FDCE                                         r  m1/DivCnt_reg[10]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X59Y23         FDCE (Setup_fdce_C_D)        0.029    15.098    m1/DivCnt_reg[10]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                          -9.070    
  -------------------------------------------------------------------
                         slack                                  6.028    

Slack (MET) :             6.031ns  (required time - arrival time)
  Source:                 m1/DivCnt_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1/DivCnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.928ns  (logic 0.966ns (24.591%)  route 2.962ns (75.409%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.619     5.140    m1/Clk_IBUF_BUFG
    SLICE_X61Y26         FDCE                                         r  m1/DivCnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDCE (Prop_fdce_C_Q)         0.419     5.559 f  m1/DivCnt_reg[25]/Q
                         net (fo=2, routed)           0.865     6.424    m1/DivCnt[25]
    SLICE_X61Y24         LUT4 (Prop_lut4_I3_O)        0.299     6.723 f  m1/DivCnt[25]_i_5/O
                         net (fo=1, routed)           0.966     7.689    m1/DivCnt[25]_i_5_n_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I2_O)        0.124     7.813 f  m1/DivCnt[25]_i_2/O
                         net (fo=27, routed)          1.131     8.945    m1/DivCnt[25]_i_2_n_0
    SLICE_X59Y23         LUT2 (Prop_lut2_I1_O)        0.124     9.069 r  m1/DivCnt[11]_i_1/O
                         net (fo=1, routed)           0.000     9.069    m1/DivCnt_1[11]
    SLICE_X59Y23         FDCE                                         r  m1/DivCnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.503    14.844    m1/Clk_IBUF_BUFG
    SLICE_X59Y23         FDCE                                         r  m1/DivCnt_reg[11]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X59Y23         FDCE (Setup_fdce_C_D)        0.031    15.100    m1/DivCnt_reg[11]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                          -9.069    
  -------------------------------------------------------------------
                         slack                                  6.031    

Slack (MET) :             6.046ns  (required time - arrival time)
  Source:                 m1/DivCnt_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1/DivCnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.957ns  (logic 0.994ns (25.118%)  route 2.963ns (74.882%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.619     5.140    m1/Clk_IBUF_BUFG
    SLICE_X61Y26         FDCE                                         r  m1/DivCnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDCE (Prop_fdce_C_Q)         0.419     5.559 f  m1/DivCnt_reg[25]/Q
                         net (fo=2, routed)           0.865     6.424    m1/DivCnt[25]
    SLICE_X61Y24         LUT4 (Prop_lut4_I3_O)        0.299     6.723 f  m1/DivCnt[25]_i_5/O
                         net (fo=1, routed)           0.966     7.689    m1/DivCnt[25]_i_5_n_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I2_O)        0.124     7.813 f  m1/DivCnt[25]_i_2/O
                         net (fo=27, routed)          1.132     8.946    m1/DivCnt[25]_i_2_n_0
    SLICE_X59Y23         LUT2 (Prop_lut2_I1_O)        0.152     9.098 r  m1/DivCnt[13]_i_1/O
                         net (fo=1, routed)           0.000     9.098    m1/DivCnt_1[13]
    SLICE_X59Y23         FDCE                                         r  m1/DivCnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.503    14.844    m1/Clk_IBUF_BUFG
    SLICE_X59Y23         FDCE                                         r  m1/DivCnt_reg[13]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X59Y23         FDCE (Setup_fdce_C_D)        0.075    15.144    m1/DivCnt_reg[13]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                          -9.098    
  -------------------------------------------------------------------
                         slack                                  6.046    

Slack (MET) :             6.047ns  (required time - arrival time)
  Source:                 m1/DivCnt_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1/DivCnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.956ns  (logic 0.994ns (25.125%)  route 2.962ns (74.875%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.619     5.140    m1/Clk_IBUF_BUFG
    SLICE_X61Y26         FDCE                                         r  m1/DivCnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDCE (Prop_fdce_C_Q)         0.419     5.559 f  m1/DivCnt_reg[25]/Q
                         net (fo=2, routed)           0.865     6.424    m1/DivCnt[25]
    SLICE_X61Y24         LUT4 (Prop_lut4_I3_O)        0.299     6.723 f  m1/DivCnt[25]_i_5/O
                         net (fo=1, routed)           0.966     7.689    m1/DivCnt[25]_i_5_n_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I2_O)        0.124     7.813 f  m1/DivCnt[25]_i_2/O
                         net (fo=27, routed)          1.131     8.945    m1/DivCnt[25]_i_2_n_0
    SLICE_X59Y23         LUT2 (Prop_lut2_I1_O)        0.152     9.097 r  m1/DivCnt[12]_i_1/O
                         net (fo=1, routed)           0.000     9.097    m1/DivCnt_1[12]
    SLICE_X59Y23         FDCE                                         r  m1/DivCnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.503    14.844    m1/Clk_IBUF_BUFG
    SLICE_X59Y23         FDCE                                         r  m1/DivCnt_reg[12]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X59Y23         FDCE (Setup_fdce_C_D)        0.075    15.144    m1/DivCnt_reg[12]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                          -9.097    
  -------------------------------------------------------------------
                         slack                                  6.047    

Slack (MET) :             6.152ns  (required time - arrival time)
  Source:                 m1/DivCnt_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1/DivCnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.805ns  (logic 0.966ns (25.385%)  route 2.839ns (74.615%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.619     5.140    m1/Clk_IBUF_BUFG
    SLICE_X61Y26         FDCE                                         r  m1/DivCnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDCE (Prop_fdce_C_Q)         0.419     5.559 f  m1/DivCnt_reg[25]/Q
                         net (fo=2, routed)           0.865     6.424    m1/DivCnt[25]
    SLICE_X61Y24         LUT4 (Prop_lut4_I3_O)        0.299     6.723 f  m1/DivCnt[25]_i_5/O
                         net (fo=1, routed)           0.966     7.689    m1/DivCnt[25]_i_5_n_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I2_O)        0.124     7.813 f  m1/DivCnt[25]_i_2/O
                         net (fo=27, routed)          1.009     8.822    m1/DivCnt[25]_i_2_n_0
    SLICE_X61Y24         LUT2 (Prop_lut2_I1_O)        0.124     8.946 r  m1/DivCnt[15]_i_1/O
                         net (fo=1, routed)           0.000     8.946    m1/DivCnt_1[15]
    SLICE_X61Y24         FDCE                                         r  m1/DivCnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.501    14.842    m1/Clk_IBUF_BUFG
    SLICE_X61Y24         FDCE                                         r  m1/DivCnt_reg[15]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X61Y24         FDCE (Setup_fdce_C_D)        0.031    15.098    m1/DivCnt_reg[15]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                          -8.946    
  -------------------------------------------------------------------
                         slack                                  6.152    

Slack (MET) :             6.168ns  (required time - arrival time)
  Source:                 m1/DivCnt_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1/DivCnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.833ns  (logic 0.994ns (25.930%)  route 2.839ns (74.070%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.619     5.140    m1/Clk_IBUF_BUFG
    SLICE_X61Y26         FDCE                                         r  m1/DivCnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDCE (Prop_fdce_C_Q)         0.419     5.559 f  m1/DivCnt_reg[25]/Q
                         net (fo=2, routed)           0.865     6.424    m1/DivCnt[25]
    SLICE_X61Y24         LUT4 (Prop_lut4_I3_O)        0.299     6.723 f  m1/DivCnt[25]_i_5/O
                         net (fo=1, routed)           0.966     7.689    m1/DivCnt[25]_i_5_n_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I2_O)        0.124     7.813 f  m1/DivCnt[25]_i_2/O
                         net (fo=27, routed)          1.009     8.822    m1/DivCnt[25]_i_2_n_0
    SLICE_X61Y24         LUT2 (Prop_lut2_I1_O)        0.152     8.974 r  m1/DivCnt[16]_i_1/O
                         net (fo=1, routed)           0.000     8.974    m1/DivCnt_1[16]
    SLICE_X61Y24         FDCE                                         r  m1/DivCnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.501    14.842    m1/Clk_IBUF_BUFG
    SLICE_X61Y24         FDCE                                         r  m1/DivCnt_reg[16]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X61Y24         FDCE (Setup_fdce_C_D)        0.075    15.142    m1/DivCnt_reg[16]
  -------------------------------------------------------------------
                         required time                         15.142    
                         arrival time                          -8.974    
  -------------------------------------------------------------------
                         slack                                  6.168    

Slack (MET) :             6.172ns  (required time - arrival time)
  Source:                 m1/DivCnt_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1/DivCnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.821ns  (logic 0.966ns (25.278%)  route 2.855ns (74.722%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.619     5.140    m1/Clk_IBUF_BUFG
    SLICE_X61Y26         FDCE                                         r  m1/DivCnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDCE (Prop_fdce_C_Q)         0.419     5.559 f  m1/DivCnt_reg[25]/Q
                         net (fo=2, routed)           0.865     6.424    m1/DivCnt[25]
    SLICE_X61Y24         LUT4 (Prop_lut4_I3_O)        0.299     6.723 f  m1/DivCnt[25]_i_5/O
                         net (fo=1, routed)           0.966     7.689    m1/DivCnt[25]_i_5_n_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I2_O)        0.124     7.813 f  m1/DivCnt[25]_i_2/O
                         net (fo=27, routed)          1.025     8.838    m1/DivCnt[25]_i_2_n_0
    SLICE_X61Y26         LUT2 (Prop_lut2_I1_O)        0.124     8.962 r  m1/DivCnt[22]_i_1/O
                         net (fo=1, routed)           0.000     8.962    m1/DivCnt_1[22]
    SLICE_X61Y26         FDCE                                         r  m1/DivCnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.503    14.844    m1/Clk_IBUF_BUFG
    SLICE_X61Y26         FDCE                                         r  m1/DivCnt_reg[22]/C
                         clock pessimism              0.296    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X61Y26         FDCE (Setup_fdce_C_D)        0.029    15.134    m1/DivCnt_reg[22]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -8.962    
  -------------------------------------------------------------------
                         slack                                  6.172    

Slack (MET) :             6.176ns  (required time - arrival time)
  Source:                 m1/DivCnt_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1/ClkOut_reg/D
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.785ns  (logic 0.966ns (25.524%)  route 2.819ns (74.476%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.619     5.140    m1/Clk_IBUF_BUFG
    SLICE_X61Y26         FDCE                                         r  m1/DivCnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDCE (Prop_fdce_C_Q)         0.419     5.559 r  m1/DivCnt_reg[25]/Q
                         net (fo=2, routed)           0.865     6.424    m1/DivCnt[25]
    SLICE_X61Y24         LUT4 (Prop_lut4_I3_O)        0.299     6.723 r  m1/DivCnt[25]_i_5/O
                         net (fo=1, routed)           0.966     7.689    m1/DivCnt[25]_i_5_n_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I2_O)        0.124     7.813 r  m1/DivCnt[25]_i_2/O
                         net (fo=27, routed)          0.988     8.801    m1/DivCnt[25]_i_2_n_0
    SLICE_X61Y21         LUT2 (Prop_lut2_I1_O)        0.124     8.925 r  m1/ClkOut_i_1/O
                         net (fo=1, routed)           0.000     8.925    m1/ClkOut_0
    SLICE_X61Y21         FDCE                                         r  m1/ClkOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.506    14.847    m1/Clk_IBUF_BUFG
    SLICE_X61Y21         FDCE                                         r  m1/ClkOut_reg/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X61Y21         FDCE (Setup_fdce_C_D)        0.029    15.101    m1/ClkOut_reg
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                          -8.925    
  -------------------------------------------------------------------
                         slack                                  6.176    

Slack (MET) :             6.179ns  (required time - arrival time)
  Source:                 m1/DivCnt_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1/DivCnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.784ns  (logic 0.966ns (25.531%)  route 2.818ns (74.469%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.619     5.140    m1/Clk_IBUF_BUFG
    SLICE_X61Y26         FDCE                                         r  m1/DivCnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDCE (Prop_fdce_C_Q)         0.419     5.559 f  m1/DivCnt_reg[25]/Q
                         net (fo=2, routed)           0.865     6.424    m1/DivCnt[25]
    SLICE_X61Y24         LUT4 (Prop_lut4_I3_O)        0.299     6.723 f  m1/DivCnt[25]_i_5/O
                         net (fo=1, routed)           0.966     7.689    m1/DivCnt[25]_i_5_n_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I2_O)        0.124     7.813 f  m1/DivCnt[25]_i_2/O
                         net (fo=27, routed)          0.987     8.800    m1/DivCnt[25]_i_2_n_0
    SLICE_X61Y21         LUT2 (Prop_lut2_I1_O)        0.124     8.924 r  m1/DivCnt[2]_i_1/O
                         net (fo=1, routed)           0.000     8.924    m1/DivCnt_1[2]
    SLICE_X61Y21         FDCE                                         r  m1/DivCnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.506    14.847    m1/Clk_IBUF_BUFG
    SLICE_X61Y21         FDCE                                         r  m1/DivCnt_reg[2]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X61Y21         FDCE (Setup_fdce_C_D)        0.031    15.103    m1/DivCnt_reg[2]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                          -8.924    
  -------------------------------------------------------------------
                         slack                                  6.179    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 m2/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m2/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.587     1.470    m2/Clk_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  m2/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  m2/cnt_reg[11]/Q
                         net (fo=1, routed)           0.108     1.719    m2/cnt_reg_n_0_[11]
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.827 r  m2/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.827    m2/cnt_reg[8]_i_1_n_4
    SLICE_X63Y19         FDRE                                         r  m2/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.856     1.983    m2/Clk_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  m2/cnt_reg[11]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X63Y19         FDRE (Hold_fdre_C_D)         0.105     1.575    m2/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 m2/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m2/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.589     1.472    m2/Clk_IBUF_BUFG
    SLICE_X63Y17         FDRE                                         r  m2/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y17         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  m2/cnt_reg[3]/Q
                         net (fo=1, routed)           0.108     1.721    m2/cnt_reg_n_0_[3]
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.829 r  m2/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.829    m2/cnt_reg[0]_i_1_n_4
    SLICE_X63Y17         FDRE                                         r  m2/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.858     1.985    m2/Clk_IBUF_BUFG
    SLICE_X63Y17         FDRE                                         r  m2/cnt_reg[3]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X63Y17         FDRE (Hold_fdre_C_D)         0.105     1.577    m2/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 m2/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m2/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.588     1.471    m2/Clk_IBUF_BUFG
    SLICE_X63Y18         FDRE                                         r  m2/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  m2/cnt_reg[7]/Q
                         net (fo=1, routed)           0.108     1.720    m2/cnt_reg_n_0_[7]
    SLICE_X63Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.828 r  m2/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.828    m2/cnt_reg[4]_i_1_n_4
    SLICE_X63Y18         FDRE                                         r  m2/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.857     1.984    m2/Clk_IBUF_BUFG
    SLICE_X63Y18         FDRE                                         r  m2/cnt_reg[7]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X63Y18         FDRE (Hold_fdre_C_D)         0.105     1.576    m2/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 m2/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m2/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.586     1.469    m2/Clk_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  m2/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  m2/cnt_reg[15]/Q
                         net (fo=1, routed)           0.108     1.718    m2/cnt_reg_n_0_[15]
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.826 r  m2/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.826    m2/cnt_reg[12]_i_1_n_4
    SLICE_X63Y20         FDRE                                         r  m2/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.855     1.982    m2/Clk_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  m2/cnt_reg[15]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X63Y20         FDRE (Hold_fdre_C_D)         0.105     1.574    m2/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 m2/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m2/cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.585     1.468    m2/Clk_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  m2/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  m2/cnt_reg[16]/Q
                         net (fo=1, routed)           0.105     1.714    m2/cnt_reg_n_0_[16]
    SLICE_X63Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.829 r  m2/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.829    m2/cnt_reg[16]_i_1_n_7
    SLICE_X63Y21         FDRE                                         r  m2/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.854     1.981    m2/Clk_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  m2/cnt_reg[16]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X63Y21         FDRE (Hold_fdre_C_D)         0.105     1.573    m2/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 m2/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m2/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.588     1.471    m2/Clk_IBUF_BUFG
    SLICE_X63Y18         FDRE                                         r  m2/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  m2/cnt_reg[4]/Q
                         net (fo=1, routed)           0.105     1.717    m2/cnt_reg_n_0_[4]
    SLICE_X63Y18         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.832 r  m2/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.832    m2/cnt_reg[4]_i_1_n_7
    SLICE_X63Y18         FDRE                                         r  m2/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.857     1.984    m2/Clk_IBUF_BUFG
    SLICE_X63Y18         FDRE                                         r  m2/cnt_reg[4]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X63Y18         FDRE (Hold_fdre_C_D)         0.105     1.576    m2/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 m2/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m2/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.587     1.470    m2/Clk_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  m2/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  m2/cnt_reg[8]/Q
                         net (fo=1, routed)           0.105     1.716    m2/cnt_reg_n_0_[8]
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.831 r  m2/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.831    m2/cnt_reg[8]_i_1_n_7
    SLICE_X63Y19         FDRE                                         r  m2/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.856     1.983    m2/Clk_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  m2/cnt_reg[8]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X63Y19         FDRE (Hold_fdre_C_D)         0.105     1.575    m2/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 m2/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m2/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.586     1.469    m2/Clk_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  m2/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  m2/cnt_reg[12]/Q
                         net (fo=1, routed)           0.105     1.715    m2/cnt_reg_n_0_[12]
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.830 r  m2/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.830    m2/cnt_reg[12]_i_1_n_7
    SLICE_X63Y20         FDRE                                         r  m2/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.855     1.982    m2/Clk_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  m2/cnt_reg[12]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X63Y20         FDRE (Hold_fdre_C_D)         0.105     1.574    m2/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 m2/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m2/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.587     1.470    m2/Clk_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  m2/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  m2/cnt_reg[10]/Q
                         net (fo=1, routed)           0.109     1.721    m2/cnt_reg_n_0_[10]
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.832 r  m2/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.832    m2/cnt_reg[8]_i_1_n_5
    SLICE_X63Y19         FDRE                                         r  m2/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.856     1.983    m2/Clk_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  m2/cnt_reg[10]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X63Y19         FDRE (Hold_fdre_C_D)         0.105     1.575    m2/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 m2/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m2/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.588     1.471    m2/Clk_IBUF_BUFG
    SLICE_X63Y18         FDRE                                         r  m2/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  m2/cnt_reg[6]/Q
                         net (fo=1, routed)           0.109     1.722    m2/cnt_reg_n_0_[6]
    SLICE_X63Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.833 r  m2/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.833    m2/cnt_reg[4]_i_1_n_5
    SLICE_X63Y18         FDRE                                         r  m2/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.857     1.984    m2/Clk_IBUF_BUFG
    SLICE_X63Y18         FDRE                                         r  m2/cnt_reg[6]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X63Y18         FDRE (Hold_fdre_C_D)         0.105     1.576    m2/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y21   m1/ClkOut_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y24   m1/DivCnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y23   m1/DivCnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y23   m1/DivCnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y23   m1/DivCnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y23   m1/DivCnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y24   m1/DivCnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y24   m1/DivCnt_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y24   m1/DivCnt_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y21   m1/ClkOut_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y21   m1/ClkOut_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y24   m1/DivCnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y24   m1/DivCnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y23   m1/DivCnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y23   m1/DivCnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y23   m1/DivCnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y23   m1/DivCnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y23   m1/DivCnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y23   m1/DivCnt_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y21   m1/ClkOut_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y21   m1/ClkOut_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y24   m1/DivCnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y24   m1/DivCnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y23   m1/DivCnt_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y23   m1/DivCnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y23   m1/DivCnt_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y23   m1/DivCnt_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y23   m1/DivCnt_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y23   m1/DivCnt_reg[12]/C



