digraph "CFG for '_Z7addRowsPdPi' function" {
	label="CFG for '_Z7addRowsPdPi' function";

	Node0x6420ad0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%2:\l  %3 = load i32, i32 addrspace(1)* %1, align 4, !tbaa !4, !amdgpu.noclobber !8\l  %4 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %5 = getelementptr i8, i8 addrspace(4)* %4, i64 4\l  %6 = bitcast i8 addrspace(4)* %5 to i16 addrspace(4)*\l  %7 = load i16, i16 addrspace(4)* %6, align 4, !range !9, !invariant.load !8\l  %8 = zext i16 %7 to i32\l  %9 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %10 = add i32 %3, %8\l  %11 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !10\l  %12 = icmp eq i32 %11, 0\l  %13 = add i32 %9, 1\l  %14 = add i32 %13, %3\l  %15 = mul i32 %10, %14\l  br i1 %12, label %18, label %16\l|{<s0>T|<s1>F}}"];
	Node0x6420ad0:s0 -> Node0x6423390;
	Node0x6420ad0:s1 -> Node0x6423420;
	Node0x6423420 [shape=record,color="#b70d28ff", style=filled, fillcolor="#e8765c70",label="{%16:\l16:                                               \l  %17 = mul nsw i32 %10, %3\l  br label %29\l}"];
	Node0x6423420 -> Node0x6423670;
	Node0x6423390 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b39670",label="{%18:\l18:                                               \l  %19 = add i32 %15, %3\l  %20 = zext i32 %19 to i64\l  %21 = getelementptr inbounds double, double addrspace(1)* %0, i64 %20\l  %22 = load double, double addrspace(1)* %21, align 8, !tbaa !11,\l... !amdgpu.noclobber !8\l  %23 = mul nsw i32 %10, %3\l  %24 = add nsw i32 %23, %3\l  %25 = sext i32 %24 to i64\l  %26 = getelementptr inbounds double, double addrspace(1)* %0, i64 %25\l  %27 = load double, double addrspace(1)* %26, align 8, !tbaa !11,\l... !amdgpu.noclobber !8\l  %28 = fdiv contract double %22, %27\l  store double %28, double addrspace(3)* @_ZZ7addRowsPdPiE10multiplier, align\l... 8, !tbaa !11\l  br label %29\l}"];
	Node0x6423390 -> Node0x6423670;
	Node0x6423670 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%29:\l29:                                               \l  %30 = phi i32 [ %17, %16 ], [ %23, %18 ]\l  %31 = add i32 %3, %11\l  %32 = add i32 %31, %15\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %33 = add i32 %31, %30\l  %34 = zext i32 %33 to i64\l  %35 = getelementptr inbounds double, double addrspace(1)* %0, i64 %34\l  %36 = load double, double addrspace(1)* %35, align 8, !tbaa !11,\l... !amdgpu.noclobber !8\l  %37 = load double, double addrspace(3)* @_ZZ7addRowsPdPiE10multiplier, align\l... 8, !tbaa !11\l  %38 = fmul contract double %36, %37\l  %39 = sext i32 %32 to i64\l  %40 = getelementptr inbounds double, double addrspace(1)* %0, i64 %39\l  %41 = load double, double addrspace(1)* %40, align 8, !tbaa !11,\l... !amdgpu.noclobber !8\l  %42 = fsub contract double %41, %38\l  store double %42, double addrspace(1)* %40, align 8, !tbaa !11\l  ret void\l}"];
}
