$date
	Sun Oct 23 03:30:05 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#440113
b1 !
1"
#440114
b1 &
b1 %
1$
#440115
0"
#440118
1#
#440122
b0 &
b0 %
0#
0$
#1426968
b1111 !
1"
#1426970
b1111 &
b1111 %
1$
#1426971
0"
#1426974
b101110 &
b101110 %
#1426978
b10111 &
b10111 %
#1426982
b1000110 &
b1000110 %
#1426986
b100011 &
b100011 %
#1426990
b1101010 &
b1101010 %
#1426994
b110101 &
b110101 %
#1426998
b10100000 &
b10100000 %
#1427002
b1010000 &
b1010000 %
#1427006
b101000 &
b101000 %
#1427010
b10100 &
b10100 %
#1427014
b1010 &
b1010 %
#1427018
b101 &
b101 %
#1427022
b10000 &
b10000 %
#1427026
b1000 &
b1000 %
#1427030
b100 &
b100 %
#1427034
b10 &
b10 %
#1427038
b1 &
1#
b1 %
#1427042
b0 &
b0 %
0#
0$
#2365946
b1 &
b1 %
1$
b1 !
1"
#2365947
0"
#2365950
1#
#2365954
b0 &
b0 %
0#
0$
#4500012
