#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x134e208e0 .scope module, "ALU" "ALU" 2 2;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "ALUControl";
    .port_info 3 /OUTPUT 32 "Result";
    .port_info 4 /OUTPUT 1 "Zero";
o0x128008010 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x6000027cfe70_0 .net "A", 31 0, o0x128008010;  0 drivers
o0x128008040 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x6000027cff00_0 .net "ALUControl", 3 0, o0x128008040;  0 drivers
o0x128008070 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x6000027c4000_0 .net "B", 31 0, o0x128008070;  0 drivers
v0x6000027c4090_0 .var "Result", 31 0;
v0x6000027c4120_0 .net "Zero", 0 0, L_0x6000024cca00;  1 drivers
L_0x128040010 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000027c41b0_0 .net/2u *"_ivl_0", 31 0, L_0x128040010;  1 drivers
E_0x6000000d9300 .event anyedge, v0x6000027cff00_0, v0x6000027cfe70_0, v0x6000027c4000_0;
L_0x6000024cca00 .cmp/eq 32, v0x6000027c4090_0, L_0x128040010;
S_0x134e1cb30 .scope module, "ALU_Control" "ALU_Control" 3 2;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 4 "ALUControl";
v0x6000027c4240_0 .var "ALUControl", 3 0;
o0x128008250 .functor BUFZ 2, C4<zz>; HiZ drive
v0x6000027c42d0_0 .net "ALUOp", 1 0, o0x128008250;  0 drivers
o0x128008280 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x6000027c4360_0 .net "funct", 5 0, o0x128008280;  0 drivers
E_0x6000000d9380 .event anyedge, v0x6000027c42d0_0, v0x6000027c4360_0;
S_0x134e1d350 .scope module, "Control_Unit" "Control_Unit" 4 2;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /OUTPUT 1 "RegDst";
    .port_info 2 /OUTPUT 1 "ALUSrc";
    .port_info 3 /OUTPUT 1 "MemToReg";
    .port_info 4 /OUTPUT 1 "RegWrite";
    .port_info 5 /OUTPUT 1 "MemRead";
    .port_info 6 /OUTPUT 1 "MemWrite";
    .port_info 7 /OUTPUT 1 "Branch";
    .port_info 8 /OUTPUT 1 "Jump";
    .port_info 9 /OUTPUT 2 "ALUOp";
v0x6000027c43f0_0 .var "ALUOp", 1 0;
v0x6000027c4480_0 .var "ALUSrc", 0 0;
v0x6000027c4510_0 .var "Branch", 0 0;
v0x6000027c45a0_0 .var "Jump", 0 0;
v0x6000027c4630_0 .var "MemRead", 0 0;
v0x6000027c46c0_0 .var "MemToReg", 0 0;
v0x6000027c4750_0 .var "MemWrite", 0 0;
v0x6000027c47e0_0 .var "RegDst", 0 0;
v0x6000027c4870_0 .var "RegWrite", 0 0;
o0x1280084f0 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x6000027c4900_0 .net "opcode", 5 0, o0x1280084f0;  0 drivers
E_0x6000000d93c0 .event anyedge, v0x6000027c4900_0;
S_0x134e0e3e0 .scope module, "Register_File" "Register_File" 5 2;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "RegWrite";
    .port_info 2 /INPUT 5 "read_reg1";
    .port_info 3 /INPUT 5 "read_reg2";
    .port_info 4 /INPUT 5 "write_reg";
    .port_info 5 /INPUT 32 "write_data";
    .port_info 6 /OUTPUT 32 "read_data1";
    .port_info 7 /OUTPUT 32 "read_data2";
o0x128008700 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600003ec6060 .functor AND 1, o0x128008700, L_0x6000024ccaa0, C4<1>, C4<1>;
L_0x600003ec5b20 .functor AND 1, L_0x600003ec6060, L_0x6000024cc820, C4<1>, C4<1>;
L_0x600003ec5ea0 .functor AND 1, o0x128008700, L_0x6000024cc780, C4<1>, C4<1>;
L_0x600003ec5ab0 .functor AND 1, L_0x600003ec5ea0, L_0x6000024ccb40, C4<1>, C4<1>;
v0x6000027c4990_0 .net "RegWrite", 0 0, o0x128008700;  0 drivers
v0x6000027c4a20_0 .net *"_ivl_0", 0 0, L_0x6000024ccaa0;  1 drivers
v0x6000027c4ab0_0 .net *"_ivl_10", 0 0, L_0x6000024cc820;  1 drivers
v0x6000027c4b40_0 .net *"_ivl_13", 0 0, L_0x600003ec5b20;  1 drivers
v0x6000027c4bd0_0 .net *"_ivl_14", 31 0, L_0x6000024cc500;  1 drivers
v0x6000027c4c60_0 .net *"_ivl_16", 6 0, L_0x6000024cc6e0;  1 drivers
L_0x1280400e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000027c4cf0_0 .net *"_ivl_19", 1 0, L_0x1280400e8;  1 drivers
v0x6000027c4d80_0 .net *"_ivl_22", 0 0, L_0x6000024cc780;  1 drivers
v0x6000027c4e10_0 .net *"_ivl_25", 0 0, L_0x600003ec5ea0;  1 drivers
v0x6000027c4ea0_0 .net *"_ivl_26", 31 0, L_0x6000024cc8c0;  1 drivers
L_0x128040130 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000027c4f30_0 .net *"_ivl_29", 26 0, L_0x128040130;  1 drivers
v0x6000027c4fc0_0 .net *"_ivl_3", 0 0, L_0x600003ec6060;  1 drivers
L_0x128040178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000027c5050_0 .net/2u *"_ivl_30", 31 0, L_0x128040178;  1 drivers
v0x6000027c50e0_0 .net *"_ivl_32", 0 0, L_0x6000024ccb40;  1 drivers
v0x6000027c5170_0 .net *"_ivl_35", 0 0, L_0x600003ec5ab0;  1 drivers
v0x6000027c5200_0 .net *"_ivl_36", 31 0, L_0x6000024ccbe0;  1 drivers
v0x6000027c5290_0 .net *"_ivl_38", 6 0, L_0x6000024ccc80;  1 drivers
v0x6000027c5320_0 .net *"_ivl_4", 31 0, L_0x6000024cc5a0;  1 drivers
L_0x1280401c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000027c53b0_0 .net *"_ivl_41", 1 0, L_0x1280401c0;  1 drivers
L_0x128040058 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000027c5440_0 .net *"_ivl_7", 26 0, L_0x128040058;  1 drivers
L_0x1280400a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000027c54d0_0 .net/2u *"_ivl_8", 31 0, L_0x1280400a0;  1 drivers
o0x128008af0 .functor BUFZ 1, C4<z>; HiZ drive
v0x6000027c5560_0 .net "clk", 0 0, o0x128008af0;  0 drivers
v0x6000027c55f0_0 .var/i "i", 31 0;
v0x6000027c5680_0 .net "read_data1", 31 0, L_0x6000024cc640;  1 drivers
v0x6000027c5710_0 .net "read_data2", 31 0, L_0x6000024ccd20;  1 drivers
o0x128008bb0 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x6000027c57a0_0 .net "read_reg1", 4 0, o0x128008bb0;  0 drivers
o0x128008be0 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x6000027c5830_0 .net "read_reg2", 4 0, o0x128008be0;  0 drivers
v0x6000027c58c0 .array "registers", 0 31, 31 0;
o0x128008c10 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x6000027c5950_0 .net "write_data", 31 0, o0x128008c10;  0 drivers
o0x128008c40 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x6000027c59e0_0 .net "write_reg", 4 0, o0x128008c40;  0 drivers
E_0x6000000d9400 .event posedge, v0x6000027c5560_0;
L_0x6000024ccaa0 .cmp/eq 5, o0x128008bb0, o0x128008c40;
L_0x6000024cc5a0 .concat [ 5 27 0 0], o0x128008c40, L_0x128040058;
L_0x6000024cc820 .cmp/ne 32, L_0x6000024cc5a0, L_0x1280400a0;
L_0x6000024cc500 .array/port v0x6000027c58c0, L_0x6000024cc6e0;
L_0x6000024cc6e0 .concat [ 5 2 0 0], o0x128008bb0, L_0x1280400e8;
L_0x6000024cc640 .functor MUXZ 32, L_0x6000024cc500, o0x128008c10, L_0x600003ec5b20, C4<>;
L_0x6000024cc780 .cmp/eq 5, o0x128008be0, o0x128008c40;
L_0x6000024cc8c0 .concat [ 5 27 0 0], o0x128008c40, L_0x128040130;
L_0x6000024ccb40 .cmp/ne 32, L_0x6000024cc8c0, L_0x128040178;
L_0x6000024ccbe0 .array/port v0x6000027c58c0, L_0x6000024ccc80;
L_0x6000024ccc80 .concat [ 5 2 0 0], o0x128008be0, L_0x1280401c0;
L_0x6000024ccd20 .functor MUXZ 32, L_0x6000024ccbe0, o0x128008c10, L_0x600003ec5ab0, C4<>;
S_0x134e0e550 .scope module, "tb_MIPS_Processor_Superscalar" "tb_MIPS_Processor_Superscalar" 6 2;
 .timescale -9 -12;
v0x6000027c32a0_0 .var "clk", 0 0;
v0x6000027c3330_0 .var "reset", 0 0;
S_0x134e08240 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 35, 6 35 0, S_0x134e0e550;
 .timescale -9 -12;
v0x6000027c5a70_0 .var/i "i", 31 0;
S_0x134e083b0 .scope module, "uut" "MIPS_Processor_Superscalar" 6 6, 7 2 0, S_0x134e0e550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
P_0x6000000d9280 .param/l "PREDICTOR_TYPE" 0 7 2, +C4<00000000000000000000000000000001>;
L_0x1280405f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000027c2010_0 .net "MemRead_sig", 0 0, L_0x1280405f8;  1 drivers
v0x6000027c20a0_0 .net "MemWrite_sig", 0 0, L_0x6000024cdae0;  1 drivers
v0x6000027c2130_0 .var "PC", 31 0;
L_0x128040400 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x6000027c21c0_0 .net/2u *"_ivl_10", 31 0, L_0x128040400;  1 drivers
v0x6000027c2250_0 .net *"_ivl_12", 31 0, L_0x6000024cd040;  1 drivers
L_0x128040490 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x6000027c22e0_0 .net/2u *"_ivl_16", 31 0, L_0x128040490;  1 drivers
L_0x1280405b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000027c2370_0 .net/2u *"_ivl_20", 31 0, L_0x1280405b0;  1 drivers
L_0x128040298 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000027c2400_0 .net "actual_taken", 0 0, L_0x128040298;  1 drivers
v0x6000027c2490_0 .net "alu_result", 31 0, v0x6000027c7a80_0;  1 drivers
L_0x128040250 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000027c2520_0 .net "branch_pc", 31 0, L_0x128040250;  1 drivers
v0x6000027c25b0_0 .net "clk", 0 0, v0x6000027c32a0_0;  1 drivers
L_0x1280402e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000027c2640_0 .net "correct_target", 31 0, L_0x1280402e0;  1 drivers
v0x6000027c26d0_0 .net "decoded1", 31 0, v0x6000027c03f0_0;  1 drivers
v0x6000027c2760_0 .net "decoded2", 31 0, v0x6000027c0480_0;  1 drivers
v0x6000027c27f0_0 .net "ex_instr1", 31 0, v0x6000027c0e10_0;  1 drivers
v0x6000027c2880_0 .net "ex_instr2", 31 0, v0x6000027c0ea0_0;  1 drivers
v0x6000027c2910_0 .net "ex_pc", 31 0, v0x6000027c0fc0_0;  1 drivers
L_0x128040208 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000027c29a0_0 .net "flush", 0 0, L_0x128040208;  1 drivers
v0x6000027c2a30_0 .net "id_instr1", 31 0, v0x6000027c1cb0_0;  1 drivers
v0x6000027c2ac0_0 .net "id_instr2", 31 0, v0x6000027c1dd0_0;  1 drivers
v0x6000027c2b50_0 .net "id_pc", 31 0, v0x6000027c1ef0_0;  1 drivers
v0x6000027c2be0_0 .net "instr1", 31 0, L_0x600003ec5f10;  1 drivers
L_0x128040448 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000027c2c70_0 .net "instr2", 31 0, L_0x128040448;  1 drivers
v0x6000027c2d00_0 .net "nextPC", 31 0, L_0x6000024cd0e0;  1 drivers
v0x6000027c2d90_0 .net "pr_instr1", 31 0, v0x6000027c1200_0;  1 drivers
v0x6000027c2e20_0 .net "pr_instr2", 31 0, v0x6000027c1320_0;  1 drivers
v0x6000027c2eb0_0 .net "pr_pc", 31 0, v0x6000027c1440_0;  1 drivers
v0x6000027c2f40_0 .net "pred_taken", 0 0, v0x6000027c6d00_0;  1 drivers
v0x6000027c2fd0_0 .net "pred_target", 31 0, v0x6000027c6d90_0;  1 drivers
v0x6000027c3060_0 .net "reset", 0 0, v0x6000027c3330_0;  1 drivers
v0x6000027c30f0_0 .var "store_ptr", 31 0;
L_0x128040328 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000027c3180_0 .net "update_valid", 0 0, L_0x128040328;  1 drivers
v0x6000027c3210_0 .net "wb_data", 31 0, v0x6000027c1b00_0;  1 drivers
L_0x6000024cd040 .arith/sum 32, v0x6000027c2130_0, L_0x128040400;
L_0x6000024cd0e0 .functor MUXZ 32, L_0x6000024cd040, v0x6000027c6d90_0, v0x6000027c6d00_0, C4<>;
L_0x6000024cd2c0 .arith/sum 32, v0x6000027c2130_0, L_0x128040490;
L_0x6000024cdae0 .cmp/ne 32, v0x6000027c1b00_0, L_0x1280405b0;
S_0x134e0aea0 .scope module, "bp" "Branch_Predictor" 7 19, 8 2 0, S_0x134e083b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /OUTPUT 1 "pred_taken";
    .port_info 4 /OUTPUT 32 "pred_target";
    .port_info 5 /INPUT 32 "branch_pc";
    .port_info 6 /INPUT 1 "taken";
    .port_info 7 /INPUT 32 "actual_target";
    .port_info 8 /INPUT 1 "update_valid";
P_0x6000000d94c0 .param/l "PREDICTOR_TYPE" 0 8 5, +C4<00000000000000000000000000000001>;
L_0x600003ec5dc0 .functor XOR 4, v0x6000027c6760_0, L_0x6000024ccdc0, C4<0000>, C4<0000>;
L_0x600003ec5d50 .functor BUFZ 4, L_0x6000024ccdc0, C4<0000>, C4<0000>, C4<0000>;
L_0x600003ec5e30 .functor XOR 4, v0x6000027c6760_0, L_0x6000024ccf00, C4<0000>, C4<0000>;
L_0x1280403b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000027c5e60_0 .net/2u *"_ivl_14", 1 0, L_0x1280403b8;  1 drivers
L_0x128040370 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000027c5ef0_0 .net/2u *"_ivl_4", 1 0, L_0x128040370;  1 drivers
v0x6000027c5f80_0 .net "actual_target", 31 0, L_0x1280402e0;  alias, 1 drivers
v0x6000027c6010_0 .net "b_gshare_index", 3 0, L_0x600003ec5e30;  1 drivers
v0x6000027c60a0_0 .var "bim_guess", 0 0;
v0x6000027c6130_0 .var "bim_pred", 0 0;
v0x6000027c61c0 .array "bimodal", 15 0, 1 0;
v0x6000027c6250_0 .net "bpc_index", 3 0, L_0x6000024ccf00;  1 drivers
v0x6000027c62e0_0 .net "branch_pc", 31 0, L_0x128040250;  alias, 1 drivers
v0x6000027c6370 .array "btb", 15 0, 31 0;
v0x6000027c6400_0 .net "btb_index", 3 0, L_0x600003ec5d50;  1 drivers
v0x6000027c6490_0 .var "choice", 1 0;
v0x6000027c6520 .array "chooser", 15 0, 1 0;
v0x6000027c65b0_0 .net "clk", 0 0, v0x6000027c32a0_0;  alias, 1 drivers
v0x6000027c6640_0 .net "gas_idx", 5 0, L_0x6000024cce60;  1 drivers
v0x6000027c66d0_0 .net "gas_idx2", 5 0, L_0x6000024ccfa0;  1 drivers
v0x6000027c6760_0 .var "global_history", 3 0;
v0x6000027c67f0_0 .var "gsh_guess", 0 0;
v0x6000027c6880_0 .var "gsh_pred", 0 0;
v0x6000027c6910_0 .net "gshare_index", 3 0, L_0x600003ec5dc0;  1 drivers
v0x6000027c69a0_0 .var "guess_taken", 0 0;
v0x6000027c6a30_0 .var "guess_target", 31 0;
v0x6000027c6ac0_0 .var/i "i", 31 0;
v0x6000027c6b50_0 .net "pc_in", 31 0, v0x6000027c2130_0;  1 drivers
v0x6000027c6be0_0 .net "pc_index", 3 0, L_0x6000024ccdc0;  1 drivers
v0x6000027c6c70 .array "pht", 15 0, 1 0;
v0x6000027c6d00_0 .var "pred_taken", 0 0;
v0x6000027c6d90_0 .var "pred_target", 31 0;
v0x6000027c6e20_0 .net "reset", 0 0, v0x6000027c3330_0;  alias, 1 drivers
v0x6000027c6eb0_0 .net "taken", 0 0, L_0x128040298;  alias, 1 drivers
v0x6000027c6f40_0 .net "update_valid", 0 0, L_0x128040328;  alias, 1 drivers
v0x6000027c6fd0_0 .var "use_gshare", 0 0;
E_0x6000000d9540 .event posedge, v0x6000027c65b0_0;
E_0x6000000d9580 .event anyedge, v0x6000027c69a0_0, v0x6000027c6a30_0;
v0x6000027c6370_0 .array/port v0x6000027c6370, 0;
v0x6000027c6370_1 .array/port v0x6000027c6370, 1;
E_0x6000000d95c0/0 .event anyedge, v0x6000027c6b50_0, v0x6000027c6400_0, v0x6000027c6370_0, v0x6000027c6370_1;
v0x6000027c6370_2 .array/port v0x6000027c6370, 2;
v0x6000027c6370_3 .array/port v0x6000027c6370, 3;
v0x6000027c6370_4 .array/port v0x6000027c6370, 4;
v0x6000027c6370_5 .array/port v0x6000027c6370, 5;
E_0x6000000d95c0/1 .event anyedge, v0x6000027c6370_2, v0x6000027c6370_3, v0x6000027c6370_4, v0x6000027c6370_5;
v0x6000027c6370_6 .array/port v0x6000027c6370, 6;
v0x6000027c6370_7 .array/port v0x6000027c6370, 7;
v0x6000027c6370_8 .array/port v0x6000027c6370, 8;
v0x6000027c6370_9 .array/port v0x6000027c6370, 9;
E_0x6000000d95c0/2 .event anyedge, v0x6000027c6370_6, v0x6000027c6370_7, v0x6000027c6370_8, v0x6000027c6370_9;
v0x6000027c6370_10 .array/port v0x6000027c6370, 10;
v0x6000027c6370_11 .array/port v0x6000027c6370, 11;
v0x6000027c6370_12 .array/port v0x6000027c6370, 12;
v0x6000027c6370_13 .array/port v0x6000027c6370, 13;
E_0x6000000d95c0/3 .event anyedge, v0x6000027c6370_10, v0x6000027c6370_11, v0x6000027c6370_12, v0x6000027c6370_13;
v0x6000027c6370_14 .array/port v0x6000027c6370, 14;
v0x6000027c6370_15 .array/port v0x6000027c6370, 15;
v0x6000027c6c70_0 .array/port v0x6000027c6c70, 0;
E_0x6000000d95c0/4 .event anyedge, v0x6000027c6370_14, v0x6000027c6370_15, v0x6000027c6640_0, v0x6000027c6c70_0;
v0x6000027c6c70_1 .array/port v0x6000027c6c70, 1;
v0x6000027c6c70_2 .array/port v0x6000027c6c70, 2;
v0x6000027c6c70_3 .array/port v0x6000027c6c70, 3;
v0x6000027c6c70_4 .array/port v0x6000027c6c70, 4;
E_0x6000000d95c0/5 .event anyedge, v0x6000027c6c70_1, v0x6000027c6c70_2, v0x6000027c6c70_3, v0x6000027c6c70_4;
v0x6000027c6c70_5 .array/port v0x6000027c6c70, 5;
v0x6000027c6c70_6 .array/port v0x6000027c6c70, 6;
v0x6000027c6c70_7 .array/port v0x6000027c6c70, 7;
v0x6000027c6c70_8 .array/port v0x6000027c6c70, 8;
E_0x6000000d95c0/6 .event anyedge, v0x6000027c6c70_5, v0x6000027c6c70_6, v0x6000027c6c70_7, v0x6000027c6c70_8;
v0x6000027c6c70_9 .array/port v0x6000027c6c70, 9;
v0x6000027c6c70_10 .array/port v0x6000027c6c70, 10;
v0x6000027c6c70_11 .array/port v0x6000027c6c70, 11;
v0x6000027c6c70_12 .array/port v0x6000027c6c70, 12;
E_0x6000000d95c0/7 .event anyedge, v0x6000027c6c70_9, v0x6000027c6c70_10, v0x6000027c6c70_11, v0x6000027c6c70_12;
v0x6000027c6c70_13 .array/port v0x6000027c6c70, 13;
v0x6000027c6c70_14 .array/port v0x6000027c6c70, 14;
v0x6000027c6c70_15 .array/port v0x6000027c6c70, 15;
E_0x6000000d95c0/8 .event anyedge, v0x6000027c6c70_13, v0x6000027c6c70_14, v0x6000027c6c70_15, v0x6000027c69a0_0;
v0x6000027c6520_0 .array/port v0x6000027c6520, 0;
v0x6000027c6520_1 .array/port v0x6000027c6520, 1;
E_0x6000000d95c0/9 .event anyedge, v0x6000027c6910_0, v0x6000027c6be0_0, v0x6000027c6520_0, v0x6000027c6520_1;
v0x6000027c6520_2 .array/port v0x6000027c6520, 2;
v0x6000027c6520_3 .array/port v0x6000027c6520, 3;
v0x6000027c6520_4 .array/port v0x6000027c6520, 4;
v0x6000027c6520_5 .array/port v0x6000027c6520, 5;
E_0x6000000d95c0/10 .event anyedge, v0x6000027c6520_2, v0x6000027c6520_3, v0x6000027c6520_4, v0x6000027c6520_5;
v0x6000027c6520_6 .array/port v0x6000027c6520, 6;
v0x6000027c6520_7 .array/port v0x6000027c6520, 7;
v0x6000027c6520_8 .array/port v0x6000027c6520, 8;
v0x6000027c6520_9 .array/port v0x6000027c6520, 9;
E_0x6000000d95c0/11 .event anyedge, v0x6000027c6520_6, v0x6000027c6520_7, v0x6000027c6520_8, v0x6000027c6520_9;
v0x6000027c6520_10 .array/port v0x6000027c6520, 10;
v0x6000027c6520_11 .array/port v0x6000027c6520, 11;
v0x6000027c6520_12 .array/port v0x6000027c6520, 12;
v0x6000027c6520_13 .array/port v0x6000027c6520, 13;
E_0x6000000d95c0/12 .event anyedge, v0x6000027c6520_10, v0x6000027c6520_11, v0x6000027c6520_12, v0x6000027c6520_13;
v0x6000027c6520_14 .array/port v0x6000027c6520, 14;
v0x6000027c6520_15 .array/port v0x6000027c6520, 15;
v0x6000027c61c0_0 .array/port v0x6000027c61c0, 0;
E_0x6000000d95c0/13 .event anyedge, v0x6000027c6520_14, v0x6000027c6520_15, v0x6000027c6490_0, v0x6000027c61c0_0;
v0x6000027c61c0_1 .array/port v0x6000027c61c0, 1;
v0x6000027c61c0_2 .array/port v0x6000027c61c0, 2;
v0x6000027c61c0_3 .array/port v0x6000027c61c0, 3;
v0x6000027c61c0_4 .array/port v0x6000027c61c0, 4;
E_0x6000000d95c0/14 .event anyedge, v0x6000027c61c0_1, v0x6000027c61c0_2, v0x6000027c61c0_3, v0x6000027c61c0_4;
v0x6000027c61c0_5 .array/port v0x6000027c61c0, 5;
v0x6000027c61c0_6 .array/port v0x6000027c61c0, 6;
v0x6000027c61c0_7 .array/port v0x6000027c61c0, 7;
v0x6000027c61c0_8 .array/port v0x6000027c61c0, 8;
E_0x6000000d95c0/15 .event anyedge, v0x6000027c61c0_5, v0x6000027c61c0_6, v0x6000027c61c0_7, v0x6000027c61c0_8;
v0x6000027c61c0_9 .array/port v0x6000027c61c0, 9;
v0x6000027c61c0_10 .array/port v0x6000027c61c0, 10;
v0x6000027c61c0_11 .array/port v0x6000027c61c0, 11;
v0x6000027c61c0_12 .array/port v0x6000027c61c0, 12;
E_0x6000000d95c0/16 .event anyedge, v0x6000027c61c0_9, v0x6000027c61c0_10, v0x6000027c61c0_11, v0x6000027c61c0_12;
v0x6000027c61c0_13 .array/port v0x6000027c61c0, 13;
v0x6000027c61c0_14 .array/port v0x6000027c61c0, 14;
v0x6000027c61c0_15 .array/port v0x6000027c61c0, 15;
E_0x6000000d95c0/17 .event anyedge, v0x6000027c61c0_13, v0x6000027c61c0_14, v0x6000027c61c0_15, v0x6000027c6fd0_0;
E_0x6000000d95c0/18 .event anyedge, v0x6000027c67f0_0, v0x6000027c60a0_0;
E_0x6000000d95c0 .event/or E_0x6000000d95c0/0, E_0x6000000d95c0/1, E_0x6000000d95c0/2, E_0x6000000d95c0/3, E_0x6000000d95c0/4, E_0x6000000d95c0/5, E_0x6000000d95c0/6, E_0x6000000d95c0/7, E_0x6000000d95c0/8, E_0x6000000d95c0/9, E_0x6000000d95c0/10, E_0x6000000d95c0/11, E_0x6000000d95c0/12, E_0x6000000d95c0/13, E_0x6000000d95c0/14, E_0x6000000d95c0/15, E_0x6000000d95c0/16, E_0x6000000d95c0/17, E_0x6000000d95c0/18;
L_0x6000024ccdc0 .part v0x6000027c2130_0, 2, 4;
L_0x6000024cce60 .concat [ 2 4 0 0], L_0x128040370, v0x6000027c6760_0;
L_0x6000024ccf00 .part L_0x128040250, 2, 4;
L_0x6000024ccfa0 .concat [ 2 4 0 0], L_0x1280403b8, v0x6000027c6760_0;
S_0x134e0b010 .scope function.vec4.s2, "dec2b" "dec2b" 8 67, 8 67 0, S_0x134e0aea0;
 .timescale -9 -12;
v0x6000027c5b00_0 .var "c", 1 0;
; Variable dec2b is vec4 return value of scope S_0x134e0b010
TD_tb_MIPS_Processor_Superscalar.uut.bp.dec2b ;
    %load/vec4 v0x6000027c5b00_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to dec2b (store_vec4_to_lval)
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x6000027c5b00_0;
    %subi 1, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to dec2b (store_vec4_to_lval)
T_0.1 ;
    %end;
S_0x134e0d220 .scope function.vec4.s2, "inc2b" "inc2b" 8 57, 8 57 0, S_0x134e0aea0;
 .timescale -9 -12;
v0x6000027c5c20_0 .var "c", 1 0;
; Variable inc2b is vec4 return value of scope S_0x134e0d220
TD_tb_MIPS_Processor_Superscalar.uut.bp.inc2b ;
    %load/vec4 v0x6000027c5c20_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 3, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to inc2b (store_vec4_to_lval)
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x6000027c5c20_0;
    %addi 1, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to inc2b (store_vec4_to_lval)
T_1.3 ;
    %end;
S_0x134e0d390 .scope function.vec4.s1, "is_taken_2bit" "is_taken_2bit" 8 48, 8 48 0, S_0x134e0aea0;
 .timescale -9 -12;
v0x6000027c5d40_0 .var "c", 1 0;
; Variable is_taken_2bit is vec4 return value of scope S_0x134e0d390
TD_tb_MIPS_Processor_Superscalar.uut.bp.is_taken_2bit ;
    %load/vec4 v0x6000027c5d40_0;
    %parti/s 1, 1, 2;
    %ret/vec4 0, 0, 1;  Assign to is_taken_2bit (store_vec4_to_lval)
    %end;
S_0x134e07460 .scope module, "dmem" "Data_Memory" 7 136, 9 2 0, S_0x134e083b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "MemWrite";
    .port_info 2 /INPUT 1 "MemRead";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /INPUT 32 "write_data";
    .port_info 5 /OUTPUT 32 "read_data";
    .port_info 6 /OUTPUT 32 "fib2";
    .port_info 7 /OUTPUT 32 "fib3";
    .port_info 8 /OUTPUT 32 "fib4";
    .port_info 9 /OUTPUT 32 "fib5";
    .port_info 10 /OUTPUT 32 "fib6";
    .port_info 11 /OUTPUT 32 "fib7";
    .port_info 12 /OUTPUT 32 "fib8";
    .port_info 13 /OUTPUT 32 "fib9";
    .port_info 14 /OUTPUT 32 "fib10";
    .port_info 15 /OUTPUT 32 "fib11";
v0x6000027c78d0_2 .array/port v0x6000027c78d0, 2;
L_0x600003ec61b0 .functor BUFZ 32, v0x6000027c78d0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000027c78d0_3 .array/port v0x6000027c78d0, 3;
L_0x600003ec6220 .functor BUFZ 32, v0x6000027c78d0_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000027c78d0_4 .array/port v0x6000027c78d0, 4;
L_0x600003ec6290 .functor BUFZ 32, v0x6000027c78d0_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000027c78d0_5 .array/port v0x6000027c78d0, 5;
L_0x600003ec6300 .functor BUFZ 32, v0x6000027c78d0_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000027c78d0_6 .array/port v0x6000027c78d0, 6;
L_0x600003ec6370 .functor BUFZ 32, v0x6000027c78d0_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000027c78d0_7 .array/port v0x6000027c78d0, 7;
L_0x600003ec63e0 .functor BUFZ 32, v0x6000027c78d0_7, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000027c78d0_8 .array/port v0x6000027c78d0, 8;
L_0x600003ec6450 .functor BUFZ 32, v0x6000027c78d0_8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000027c78d0_9 .array/port v0x6000027c78d0, 9;
L_0x600003ec64c0 .functor BUFZ 32, v0x6000027c78d0_9, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000027c78d0_10 .array/port v0x6000027c78d0, 10;
L_0x600003ec6530 .functor BUFZ 32, v0x6000027c78d0_10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000027c78d0_11 .array/port v0x6000027c78d0, 11;
L_0x600003ec65a0 .functor BUFZ 32, v0x6000027c78d0_11, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000027c7060_0 .net "MemRead", 0 0, L_0x1280405f8;  alias, 1 drivers
v0x6000027c70f0_0 .net "MemWrite", 0 0, L_0x6000024cdae0;  alias, 1 drivers
v0x6000027c7180_0 .net "addr", 31 0, v0x6000027c30f0_0;  1 drivers
v0x6000027c7210_0 .net "clk", 0 0, v0x6000027c32a0_0;  alias, 1 drivers
v0x6000027c72a0_0 .net "fib10", 31 0, L_0x600003ec6530;  1 drivers
v0x6000027c7330_0 .net "fib11", 31 0, L_0x600003ec65a0;  1 drivers
v0x6000027c73c0_0 .net "fib2", 31 0, L_0x600003ec61b0;  1 drivers
v0x6000027c7450_0 .net "fib3", 31 0, L_0x600003ec6220;  1 drivers
v0x6000027c74e0_0 .net "fib4", 31 0, L_0x600003ec6290;  1 drivers
v0x6000027c7570_0 .net "fib5", 31 0, L_0x600003ec6300;  1 drivers
v0x6000027c7600_0 .net "fib6", 31 0, L_0x600003ec6370;  1 drivers
v0x6000027c7690_0 .net "fib7", 31 0, L_0x600003ec63e0;  1 drivers
v0x6000027c7720_0 .net "fib8", 31 0, L_0x600003ec6450;  1 drivers
v0x6000027c77b0_0 .net "fib9", 31 0, L_0x600003ec64c0;  1 drivers
v0x6000027c7840_0 .var/i "i", 31 0;
v0x6000027c78d0 .array "memory", 63 0, 31 0;
v0x6000027c7960_0 .var "read_data", 31 0;
v0x6000027c79f0_0 .net "write_data", 31 0, v0x6000027c1b00_0;  alias, 1 drivers
v0x6000027c78d0_0 .array/port v0x6000027c78d0, 0;
v0x6000027c78d0_1 .array/port v0x6000027c78d0, 1;
E_0x6000000d9600/0 .event anyedge, v0x6000027c7060_0, v0x6000027c7180_0, v0x6000027c78d0_0, v0x6000027c78d0_1;
E_0x6000000d9600/1 .event anyedge, v0x6000027c78d0_2, v0x6000027c78d0_3, v0x6000027c78d0_4, v0x6000027c78d0_5;
E_0x6000000d9600/2 .event anyedge, v0x6000027c78d0_6, v0x6000027c78d0_7, v0x6000027c78d0_8, v0x6000027c78d0_9;
v0x6000027c78d0_12 .array/port v0x6000027c78d0, 12;
v0x6000027c78d0_13 .array/port v0x6000027c78d0, 13;
E_0x6000000d9600/3 .event anyedge, v0x6000027c78d0_10, v0x6000027c78d0_11, v0x6000027c78d0_12, v0x6000027c78d0_13;
v0x6000027c78d0_14 .array/port v0x6000027c78d0, 14;
v0x6000027c78d0_15 .array/port v0x6000027c78d0, 15;
v0x6000027c78d0_16 .array/port v0x6000027c78d0, 16;
v0x6000027c78d0_17 .array/port v0x6000027c78d0, 17;
E_0x6000000d9600/4 .event anyedge, v0x6000027c78d0_14, v0x6000027c78d0_15, v0x6000027c78d0_16, v0x6000027c78d0_17;
v0x6000027c78d0_18 .array/port v0x6000027c78d0, 18;
v0x6000027c78d0_19 .array/port v0x6000027c78d0, 19;
v0x6000027c78d0_20 .array/port v0x6000027c78d0, 20;
v0x6000027c78d0_21 .array/port v0x6000027c78d0, 21;
E_0x6000000d9600/5 .event anyedge, v0x6000027c78d0_18, v0x6000027c78d0_19, v0x6000027c78d0_20, v0x6000027c78d0_21;
v0x6000027c78d0_22 .array/port v0x6000027c78d0, 22;
v0x6000027c78d0_23 .array/port v0x6000027c78d0, 23;
v0x6000027c78d0_24 .array/port v0x6000027c78d0, 24;
v0x6000027c78d0_25 .array/port v0x6000027c78d0, 25;
E_0x6000000d9600/6 .event anyedge, v0x6000027c78d0_22, v0x6000027c78d0_23, v0x6000027c78d0_24, v0x6000027c78d0_25;
v0x6000027c78d0_26 .array/port v0x6000027c78d0, 26;
v0x6000027c78d0_27 .array/port v0x6000027c78d0, 27;
v0x6000027c78d0_28 .array/port v0x6000027c78d0, 28;
v0x6000027c78d0_29 .array/port v0x6000027c78d0, 29;
E_0x6000000d9600/7 .event anyedge, v0x6000027c78d0_26, v0x6000027c78d0_27, v0x6000027c78d0_28, v0x6000027c78d0_29;
v0x6000027c78d0_30 .array/port v0x6000027c78d0, 30;
v0x6000027c78d0_31 .array/port v0x6000027c78d0, 31;
v0x6000027c78d0_32 .array/port v0x6000027c78d0, 32;
v0x6000027c78d0_33 .array/port v0x6000027c78d0, 33;
E_0x6000000d9600/8 .event anyedge, v0x6000027c78d0_30, v0x6000027c78d0_31, v0x6000027c78d0_32, v0x6000027c78d0_33;
v0x6000027c78d0_34 .array/port v0x6000027c78d0, 34;
v0x6000027c78d0_35 .array/port v0x6000027c78d0, 35;
v0x6000027c78d0_36 .array/port v0x6000027c78d0, 36;
v0x6000027c78d0_37 .array/port v0x6000027c78d0, 37;
E_0x6000000d9600/9 .event anyedge, v0x6000027c78d0_34, v0x6000027c78d0_35, v0x6000027c78d0_36, v0x6000027c78d0_37;
v0x6000027c78d0_38 .array/port v0x6000027c78d0, 38;
v0x6000027c78d0_39 .array/port v0x6000027c78d0, 39;
v0x6000027c78d0_40 .array/port v0x6000027c78d0, 40;
v0x6000027c78d0_41 .array/port v0x6000027c78d0, 41;
E_0x6000000d9600/10 .event anyedge, v0x6000027c78d0_38, v0x6000027c78d0_39, v0x6000027c78d0_40, v0x6000027c78d0_41;
v0x6000027c78d0_42 .array/port v0x6000027c78d0, 42;
v0x6000027c78d0_43 .array/port v0x6000027c78d0, 43;
v0x6000027c78d0_44 .array/port v0x6000027c78d0, 44;
v0x6000027c78d0_45 .array/port v0x6000027c78d0, 45;
E_0x6000000d9600/11 .event anyedge, v0x6000027c78d0_42, v0x6000027c78d0_43, v0x6000027c78d0_44, v0x6000027c78d0_45;
v0x6000027c78d0_46 .array/port v0x6000027c78d0, 46;
v0x6000027c78d0_47 .array/port v0x6000027c78d0, 47;
v0x6000027c78d0_48 .array/port v0x6000027c78d0, 48;
v0x6000027c78d0_49 .array/port v0x6000027c78d0, 49;
E_0x6000000d9600/12 .event anyedge, v0x6000027c78d0_46, v0x6000027c78d0_47, v0x6000027c78d0_48, v0x6000027c78d0_49;
v0x6000027c78d0_50 .array/port v0x6000027c78d0, 50;
v0x6000027c78d0_51 .array/port v0x6000027c78d0, 51;
v0x6000027c78d0_52 .array/port v0x6000027c78d0, 52;
v0x6000027c78d0_53 .array/port v0x6000027c78d0, 53;
E_0x6000000d9600/13 .event anyedge, v0x6000027c78d0_50, v0x6000027c78d0_51, v0x6000027c78d0_52, v0x6000027c78d0_53;
v0x6000027c78d0_54 .array/port v0x6000027c78d0, 54;
v0x6000027c78d0_55 .array/port v0x6000027c78d0, 55;
v0x6000027c78d0_56 .array/port v0x6000027c78d0, 56;
v0x6000027c78d0_57 .array/port v0x6000027c78d0, 57;
E_0x6000000d9600/14 .event anyedge, v0x6000027c78d0_54, v0x6000027c78d0_55, v0x6000027c78d0_56, v0x6000027c78d0_57;
v0x6000027c78d0_58 .array/port v0x6000027c78d0, 58;
v0x6000027c78d0_59 .array/port v0x6000027c78d0, 59;
v0x6000027c78d0_60 .array/port v0x6000027c78d0, 60;
v0x6000027c78d0_61 .array/port v0x6000027c78d0, 61;
E_0x6000000d9600/15 .event anyedge, v0x6000027c78d0_58, v0x6000027c78d0_59, v0x6000027c78d0_60, v0x6000027c78d0_61;
v0x6000027c78d0_62 .array/port v0x6000027c78d0, 62;
v0x6000027c78d0_63 .array/port v0x6000027c78d0, 63;
E_0x6000000d9600/16 .event anyedge, v0x6000027c78d0_62, v0x6000027c78d0_63;
E_0x6000000d9600 .event/or E_0x6000000d9600/0, E_0x6000000d9600/1, E_0x6000000d9600/2, E_0x6000000d9600/3, E_0x6000000d9600/4, E_0x6000000d9600/5, E_0x6000000d9600/6, E_0x6000000d9600/7, E_0x6000000d9600/8, E_0x6000000d9600/9, E_0x6000000d9600/10, E_0x6000000d9600/11, E_0x6000000d9600/12, E_0x6000000d9600/13, E_0x6000000d9600/14, E_0x6000000d9600/15, E_0x6000000d9600/16;
S_0x134e0b780 .scope module, "ex_stage" "EX" 7 103, 10 2 0, S_0x134e083b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "instr";
    .port_info 3 /OUTPUT 32 "alu_result";
v0x6000027c7a80_0 .var "alu_result", 31 0;
v0x6000027c7b10_0 .net "clk", 0 0, v0x6000027c32a0_0;  alias, 1 drivers
v0x6000027c7ba0_0 .var "fib_reg1", 31 0;
v0x6000027c7c30_0 .var "fib_reg2", 31 0;
v0x6000027c7cc0_0 .net "instr", 31 0, v0x6000027c0e10_0;  alias, 1 drivers
v0x6000027c7d50_0 .net "reset", 0 0, v0x6000027c3330_0;  alias, 1 drivers
S_0x134e0b8f0 .scope module, "id_dual" "ID_Dual" 7 78, 11 5 0, S_0x134e083b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /INPUT 32 "instr1_in";
    .port_info 4 /INPUT 32 "instr2_in";
    .port_info 5 /OUTPUT 32 "pc_out";
    .port_info 6 /OUTPUT 32 "decoded1";
    .port_info 7 /OUTPUT 32 "decoded2";
L_0x600003ec60d0 .functor OR 1, L_0x6000024cd860, L_0x6000024cd900, C4<0>, C4<0>;
L_0x600003ec6140 .functor AND 1, L_0x600003ec60d0, L_0x6000024cda40, C4<1>, C4<1>;
v0x6000027c7de0_0 .net *"_ivl_10", 0 0, L_0x6000024cd5e0;  1 drivers
v0x6000027c7e70_0 .net *"_ivl_18", 0 0, L_0x6000024cd860;  1 drivers
v0x6000027c7f00_0 .net *"_ivl_20", 0 0, L_0x6000024cd900;  1 drivers
v0x6000027c0000_0 .net *"_ivl_23", 0 0, L_0x600003ec60d0;  1 drivers
v0x6000027c0090_0 .net *"_ivl_24", 31 0, L_0x6000024cd9a0;  1 drivers
L_0x128040520 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000027c0120_0 .net *"_ivl_27", 26 0, L_0x128040520;  1 drivers
L_0x128040568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000027c01b0_0 .net/2u *"_ivl_28", 31 0, L_0x128040568;  1 drivers
v0x6000027c0240_0 .net *"_ivl_30", 0 0, L_0x6000024cda40;  1 drivers
L_0x1280404d8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x6000027c02d0_0 .net/2u *"_ivl_8", 5 0, L_0x1280404d8;  1 drivers
v0x6000027c0360_0 .net "clk", 0 0, v0x6000027c32a0_0;  alias, 1 drivers
v0x6000027c03f0_0 .var "decoded1", 31 0;
v0x6000027c0480_0 .var "decoded2", 31 0;
v0x6000027c0510_0 .net "dependency", 0 0, L_0x600003ec6140;  1 drivers
v0x6000027c05a0_0 .net "dest1", 4 0, L_0x6000024cd680;  1 drivers
v0x6000027c0630_0 .net "instr1_in", 31 0, v0x6000027c1cb0_0;  alias, 1 drivers
v0x6000027c06c0_0 .net "instr2_in", 31 0, v0x6000027c1dd0_0;  alias, 1 drivers
v0x6000027c0750_0 .net "opcode1", 5 0, L_0x6000024cd360;  1 drivers
v0x6000027c07e0_0 .net "pc_in", 31 0, v0x6000027c1ef0_0;  alias, 1 drivers
v0x6000027c0870_0 .var "pc_out", 31 0;
v0x6000027c0900_0 .net "rd1", 4 0, L_0x6000024cd540;  1 drivers
v0x6000027c0990_0 .net "reset", 0 0, v0x6000027c3330_0;  alias, 1 drivers
v0x6000027c0a20_0 .net "rs1", 4 0, L_0x6000024cd400;  1 drivers
v0x6000027c0ab0_0 .net "rs2", 4 0, L_0x6000024cd720;  1 drivers
v0x6000027c0b40_0 .net "rt1", 4 0, L_0x6000024cd4a0;  1 drivers
v0x6000027c0bd0_0 .net "rt2", 4 0, L_0x6000024cd7c0;  1 drivers
L_0x6000024cd360 .part v0x6000027c1cb0_0, 26, 6;
L_0x6000024cd400 .part v0x6000027c1cb0_0, 21, 5;
L_0x6000024cd4a0 .part v0x6000027c1cb0_0, 16, 5;
L_0x6000024cd540 .part v0x6000027c1cb0_0, 11, 5;
L_0x6000024cd5e0 .cmp/eq 6, L_0x6000024cd360, L_0x1280404d8;
L_0x6000024cd680 .functor MUXZ 5, L_0x6000024cd4a0, L_0x6000024cd540, L_0x6000024cd5e0, C4<>;
L_0x6000024cd720 .part v0x6000027c1dd0_0, 21, 5;
L_0x6000024cd7c0 .part v0x6000027c1dd0_0, 16, 5;
L_0x6000024cd860 .cmp/eq 5, L_0x6000024cd720, L_0x6000024cd680;
L_0x6000024cd900 .cmp/eq 5, L_0x6000024cd7c0, L_0x6000024cd680;
L_0x6000024cd9a0 .concat [ 5 27 0 0], L_0x6000024cd680, L_0x128040520;
L_0x6000024cda40 .cmp/ne 32, L_0x6000024cd9a0, L_0x128040568;
S_0x134e0c940 .scope module, "id_ex_dual" "ID_EX_Dual" 7 91, 12 2 0, S_0x134e083b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /INPUT 32 "decoded1";
    .port_info 4 /INPUT 32 "decoded2";
    .port_info 5 /OUTPUT 32 "pc_out";
    .port_info 6 /OUTPUT 32 "ex_instr1";
    .port_info 7 /OUTPUT 32 "ex_instr2";
v0x6000027c0c60_0 .net "clk", 0 0, v0x6000027c32a0_0;  alias, 1 drivers
v0x6000027c0cf0_0 .net "decoded1", 31 0, v0x6000027c03f0_0;  alias, 1 drivers
v0x6000027c0d80_0 .net "decoded2", 31 0, v0x6000027c0480_0;  alias, 1 drivers
v0x6000027c0e10_0 .var "ex_instr1", 31 0;
v0x6000027c0ea0_0 .var "ex_instr2", 31 0;
v0x6000027c0f30_0 .net "pc_in", 31 0, v0x6000027c1ef0_0;  alias, 1 drivers
v0x6000027c0fc0_0 .var "pc_out", 31 0;
v0x6000027c1050_0 .net "reset", 0 0, v0x6000027c3330_0;  alias, 1 drivers
S_0x134e0cab0 .scope module, "if_pr_dual" "IF_PR_Dual" 7 53, 13 2 0, S_0x134e083b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /INPUT 32 "instr1_in";
    .port_info 4 /INPUT 32 "instr2_in";
    .port_info 5 /OUTPUT 32 "pc_out";
    .port_info 6 /OUTPUT 32 "instr1_out";
    .port_info 7 /OUTPUT 32 "instr2_out";
v0x6000027c10e0_0 .net "clk", 0 0, v0x6000027c32a0_0;  alias, 1 drivers
v0x6000027c1170_0 .net "instr1_in", 31 0, L_0x600003ec5f10;  alias, 1 drivers
v0x6000027c1200_0 .var "instr1_out", 31 0;
v0x6000027c1290_0 .net "instr2_in", 31 0, L_0x128040448;  alias, 1 drivers
v0x6000027c1320_0 .var "instr2_out", 31 0;
v0x6000027c13b0_0 .net "pc_in", 31 0, L_0x6000024cd2c0;  1 drivers
v0x6000027c1440_0 .var "pc_out", 31 0;
v0x6000027c14d0_0 .net "reset", 0 0, v0x6000027c3330_0;  alias, 1 drivers
S_0x134e07960 .scope module, "imem_dual" "Instruction_Memory_Dual" 7 45, 14 2 0, S_0x134e083b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "instr1";
    .port_info 2 /OUTPUT 32 "instr2";
L_0x600003ec5f10 .functor BUFZ 32, L_0x6000024cd180, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000027c1560_0 .net *"_ivl_0", 31 0, L_0x6000024cd180;  1 drivers
v0x6000027c15f0_0 .net *"_ivl_3", 29 0, L_0x6000024cd220;  1 drivers
v0x6000027c1680_0 .net "addr", 31 0, v0x6000027c2130_0;  alias, 1 drivers
v0x6000027c1710_0 .var/i "i", 31 0;
v0x6000027c17a0_0 .net "instr1", 31 0, L_0x600003ec5f10;  alias, 1 drivers
v0x6000027c1830_0 .net "instr2", 31 0, L_0x128040448;  alias, 1 drivers
v0x6000027c18c0 .array "memory", 63 0, 31 0;
L_0x6000024cd180 .array/port v0x6000027c18c0, L_0x6000024cd220;
L_0x6000024cd220 .part v0x6000027c2130_0, 2, 30;
S_0x134e07ad0 .scope module, "mem_wb" "MEM_WB" 7 111, 15 2 0, S_0x134e083b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "alu_result";
    .port_info 3 /OUTPUT 32 "wb_data";
v0x6000027c1950_0 .net "alu_result", 31 0, v0x6000027c7a80_0;  alias, 1 drivers
v0x6000027c19e0_0 .net "clk", 0 0, v0x6000027c32a0_0;  alias, 1 drivers
v0x6000027c1a70_0 .net "reset", 0 0, v0x6000027c3330_0;  alias, 1 drivers
v0x6000027c1b00_0 .var "wb_data", 31 0;
S_0x134e09520 .scope module, "pr_id_dual" "PR_ID_Dual" 7 66, 16 2 0, S_0x134e083b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /INPUT 32 "instr1_in";
    .port_info 4 /INPUT 32 "instr2_in";
    .port_info 5 /OUTPUT 32 "pc_out";
    .port_info 6 /OUTPUT 32 "instr1_out";
    .port_info 7 /OUTPUT 32 "instr2_out";
v0x6000027c1b90_0 .net "clk", 0 0, v0x6000027c32a0_0;  alias, 1 drivers
v0x6000027c1c20_0 .net "instr1_in", 31 0, v0x6000027c1200_0;  alias, 1 drivers
v0x6000027c1cb0_0 .var "instr1_out", 31 0;
v0x6000027c1d40_0 .net "instr2_in", 31 0, v0x6000027c1320_0;  alias, 1 drivers
v0x6000027c1dd0_0 .var "instr2_out", 31 0;
v0x6000027c1e60_0 .net "pc_in", 31 0, v0x6000027c1440_0;  alias, 1 drivers
v0x6000027c1ef0_0 .var "pc_out", 31 0;
v0x6000027c1f80_0 .net "reset", 0 0, v0x6000027c3330_0;  alias, 1 drivers
    .scope S_0x134e208e0;
T_3 ;
    %wait E_0x6000000d9300;
    %load/vec4 v0x6000027cff00_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000027c4090_0, 0, 32;
    %jmp T_3.5;
T_3.0 ;
    %load/vec4 v0x6000027cfe70_0;
    %load/vec4 v0x6000027c4000_0;
    %add;
    %store/vec4 v0x6000027c4090_0, 0, 32;
    %jmp T_3.5;
T_3.1 ;
    %load/vec4 v0x6000027cfe70_0;
    %load/vec4 v0x6000027c4000_0;
    %sub;
    %store/vec4 v0x6000027c4090_0, 0, 32;
    %jmp T_3.5;
T_3.2 ;
    %load/vec4 v0x6000027cfe70_0;
    %load/vec4 v0x6000027c4000_0;
    %and;
    %store/vec4 v0x6000027c4090_0, 0, 32;
    %jmp T_3.5;
T_3.3 ;
    %load/vec4 v0x6000027cfe70_0;
    %load/vec4 v0x6000027c4000_0;
    %or;
    %store/vec4 v0x6000027c4090_0, 0, 32;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x134e1cb30;
T_4 ;
    %wait E_0x6000000d9380;
    %load/vec4 v0x6000027c42d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000027c4240_0, 0, 4;
    %jmp T_4.4;
T_4.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x6000027c4240_0, 0, 4;
    %jmp T_4.4;
T_4.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x6000027c4240_0, 0, 4;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v0x6000027c4360_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000027c4240_0, 0, 4;
    %jmp T_4.10;
T_4.5 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x6000027c4240_0, 0, 4;
    %jmp T_4.10;
T_4.6 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x6000027c4240_0, 0, 4;
    %jmp T_4.10;
T_4.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000027c4240_0, 0, 4;
    %jmp T_4.10;
T_4.8 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x6000027c4240_0, 0, 4;
    %jmp T_4.10;
T_4.10 ;
    %pop/vec4 1;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x134e1d350;
T_5 ;
    %wait E_0x6000000d93c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000027c47e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000027c4480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000027c46c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000027c4870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000027c4630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000027c4750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000027c4510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000027c45a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6000027c43f0_0, 0, 2;
    %load/vec4 v0x6000027c4900_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %jmp T_5.7;
T_5.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000027c47e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000027c4870_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x6000027c43f0_0, 0, 2;
    %jmp T_5.7;
T_5.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000027c4480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000027c46c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000027c4870_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000027c4630_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6000027c43f0_0, 0, 2;
    %jmp T_5.7;
T_5.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000027c4480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000027c4750_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6000027c43f0_0, 0, 2;
    %jmp T_5.7;
T_5.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000027c4510_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x6000027c43f0_0, 0, 2;
    %jmp T_5.7;
T_5.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000027c4480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000027c4870_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6000027c43f0_0, 0, 2;
    %jmp T_5.7;
T_5.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000027c45a0_0, 0, 1;
    %jmp T_5.7;
T_5.7 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x134e0e3e0;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000027c55f0_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x6000027c55f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x6000027c55f0_0;
    %store/vec4a v0x6000027c58c0, 4, 0;
    %load/vec4 v0x6000027c55f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000027c55f0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0x134e0e3e0;
T_7 ;
    %wait E_0x6000000d9400;
    %load/vec4 v0x6000027c4990_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.2, 9;
    %load/vec4 v0x6000027c59e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x6000027c5950_0;
    %load/vec4 v0x6000027c59e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000027c58c0, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x134e0aea0;
T_8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000027c6760_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000027c6ac0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x6000027c6ac0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x6000027c6ac0_0;
    %store/vec4a v0x6000027c6c70, 4, 0;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x6000027c6ac0_0;
    %store/vec4a v0x6000027c61c0, 4, 0;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x6000027c6ac0_0;
    %store/vec4a v0x6000027c6520, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x6000027c6ac0_0;
    %store/vec4a v0x6000027c6370, 4, 0;
    %load/vec4 v0x6000027c6ac0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000027c6ac0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x134e0aea0;
T_9 ;
    %wait E_0x6000000d95c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000027c69a0_0, 0, 1;
    %load/vec4 v0x6000027c6b50_0;
    %addi 4, 0, 32;
    %store/vec4 v0x6000027c6a30_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000027c69a0_0, 0, 1;
    %load/vec4 v0x6000027c6b50_0;
    %addi 4, 0, 32;
    %store/vec4 v0x6000027c6a30_0, 0, 32;
    %jmp T_9.6;
T_9.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000027c69a0_0, 0, 1;
    %load/vec4 v0x6000027c6400_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x6000027c6370, 4;
    %store/vec4 v0x6000027c6a30_0, 0, 32;
    %jmp T_9.6;
T_9.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000027c69a0_0, 0, 1;
    %load/vec4 v0x6000027c6b50_0;
    %addi 4, 0, 32;
    %store/vec4 v0x6000027c6a30_0, 0, 32;
    %jmp T_9.6;
T_9.2 ;
    %ix/getv 4, v0x6000027c6640_0;
    %load/vec4a v0x6000027c6c70, 4;
    %store/vec4 v0x6000027c5d40_0, 0, 2;
    %callf/vec4 TD_tb_MIPS_Processor_Superscalar.uut.bp.is_taken_2bit, S_0x134e0d390;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.7, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000027c69a0_0, 0, 1;
    %jmp T_9.8;
T_9.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000027c69a0_0, 0, 1;
T_9.8 ;
    %load/vec4 v0x6000027c69a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.9, 8;
    %load/vec4 v0x6000027c6400_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x6000027c6370, 4;
    %store/vec4 v0x6000027c6a30_0, 0, 32;
    %jmp T_9.10;
T_9.9 ;
    %load/vec4 v0x6000027c6b50_0;
    %addi 4, 0, 32;
    %store/vec4 v0x6000027c6a30_0, 0, 32;
T_9.10 ;
    %jmp T_9.6;
T_9.3 ;
    %load/vec4 v0x6000027c6910_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x6000027c6c70, 4;
    %store/vec4 v0x6000027c5d40_0, 0, 2;
    %callf/vec4 TD_tb_MIPS_Processor_Superscalar.uut.bp.is_taken_2bit, S_0x134e0d390;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.11, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000027c69a0_0, 0, 1;
    %jmp T_9.12;
T_9.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000027c69a0_0, 0, 1;
T_9.12 ;
    %load/vec4 v0x6000027c69a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.13, 8;
    %load/vec4 v0x6000027c6400_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x6000027c6370, 4;
    %store/vec4 v0x6000027c6a30_0, 0, 32;
    %jmp T_9.14;
T_9.13 ;
    %load/vec4 v0x6000027c6b50_0;
    %addi 4, 0, 32;
    %store/vec4 v0x6000027c6a30_0, 0, 32;
T_9.14 ;
    %jmp T_9.6;
T_9.4 ;
    %load/vec4 v0x6000027c6be0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x6000027c6520, 4;
    %store/vec4 v0x6000027c6490_0, 0, 2;
    %load/vec4 v0x6000027c6490_0;
    %parti/s 1, 1, 2;
    %store/vec4 v0x6000027c6fd0_0, 0, 1;
    %load/vec4 v0x6000027c6910_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x6000027c6c70, 4;
    %store/vec4 v0x6000027c5d40_0, 0, 2;
    %callf/vec4 TD_tb_MIPS_Processor_Superscalar.uut.bp.is_taken_2bit, S_0x134e0d390;
    %store/vec4 v0x6000027c67f0_0, 0, 1;
    %load/vec4 v0x6000027c6be0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x6000027c61c0, 4;
    %store/vec4 v0x6000027c5d40_0, 0, 2;
    %callf/vec4 TD_tb_MIPS_Processor_Superscalar.uut.bp.is_taken_2bit, S_0x134e0d390;
    %store/vec4 v0x6000027c60a0_0, 0, 1;
    %load/vec4 v0x6000027c6fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.15, 8;
    %load/vec4 v0x6000027c67f0_0;
    %store/vec4 v0x6000027c69a0_0, 0, 1;
    %jmp T_9.16;
T_9.15 ;
    %load/vec4 v0x6000027c60a0_0;
    %store/vec4 v0x6000027c69a0_0, 0, 1;
T_9.16 ;
    %load/vec4 v0x6000027c69a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.17, 8;
    %load/vec4 v0x6000027c6400_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x6000027c6370, 4;
    %store/vec4 v0x6000027c6a30_0, 0, 32;
    %jmp T_9.18;
T_9.17 ;
    %load/vec4 v0x6000027c6b50_0;
    %addi 4, 0, 32;
    %store/vec4 v0x6000027c6a30_0, 0, 32;
T_9.18 ;
    %jmp T_9.6;
T_9.6 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x134e0aea0;
T_10 ;
    %wait E_0x6000000d9580;
    %load/vec4 v0x6000027c69a0_0;
    %store/vec4 v0x6000027c6d00_0, 0, 1;
    %load/vec4 v0x6000027c6a30_0;
    %store/vec4 v0x6000027c6d90_0, 0, 32;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x134e0aea0;
T_11 ;
    %wait E_0x6000000d9540;
    %load/vec4 v0x6000027c6e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000027c6760_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x6000027c6f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x6000027c5f80_0;
    %load/vec4 v0x6000027c6250_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000027c6370, 0, 4;
    %pushi/vec4 1, 0, 32;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %jmp T_11.10;
T_11.4 ;
    %jmp T_11.10;
T_11.5 ;
    %jmp T_11.10;
T_11.6 ;
    %load/vec4 v0x6000027c6eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.11, 8;
    %ix/getv 4, v0x6000027c66d0_0;
    %load/vec4a v0x6000027c6c70, 4;
    %store/vec4 v0x6000027c5c20_0, 0, 2;
    %callf/vec4 TD_tb_MIPS_Processor_Superscalar.uut.bp.inc2b, S_0x134e0d220;
    %ix/getv 3, v0x6000027c66d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000027c6c70, 0, 4;
    %jmp T_11.12;
T_11.11 ;
    %ix/getv 4, v0x6000027c66d0_0;
    %load/vec4a v0x6000027c6c70, 4;
    %store/vec4 v0x6000027c5b00_0, 0, 2;
    %callf/vec4 TD_tb_MIPS_Processor_Superscalar.uut.bp.dec2b, S_0x134e0b010;
    %ix/getv 3, v0x6000027c66d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000027c6c70, 0, 4;
T_11.12 ;
    %load/vec4 v0x6000027c6760_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0x6000027c6eb0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x6000027c6760_0, 0;
    %jmp T_11.10;
T_11.7 ;
    %load/vec4 v0x6000027c6eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.13, 8;
    %load/vec4 v0x6000027c6010_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x6000027c6c70, 4;
    %store/vec4 v0x6000027c5c20_0, 0, 2;
    %callf/vec4 TD_tb_MIPS_Processor_Superscalar.uut.bp.inc2b, S_0x134e0d220;
    %load/vec4 v0x6000027c6010_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000027c6c70, 0, 4;
    %jmp T_11.14;
T_11.13 ;
    %load/vec4 v0x6000027c6010_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x6000027c6c70, 4;
    %store/vec4 v0x6000027c5b00_0, 0, 2;
    %callf/vec4 TD_tb_MIPS_Processor_Superscalar.uut.bp.dec2b, S_0x134e0b010;
    %load/vec4 v0x6000027c6010_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000027c6c70, 0, 4;
T_11.14 ;
    %load/vec4 v0x6000027c6760_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0x6000027c6eb0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x6000027c6760_0, 0;
    %jmp T_11.10;
T_11.8 ;
    %load/vec4 v0x6000027c6eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.15, 8;
    %load/vec4 v0x6000027c6010_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x6000027c6c70, 4;
    %store/vec4 v0x6000027c5c20_0, 0, 2;
    %callf/vec4 TD_tb_MIPS_Processor_Superscalar.uut.bp.inc2b, S_0x134e0d220;
    %load/vec4 v0x6000027c6010_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000027c6c70, 0, 4;
    %jmp T_11.16;
T_11.15 ;
    %load/vec4 v0x6000027c6010_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x6000027c6c70, 4;
    %store/vec4 v0x6000027c5b00_0, 0, 2;
    %callf/vec4 TD_tb_MIPS_Processor_Superscalar.uut.bp.dec2b, S_0x134e0b010;
    %load/vec4 v0x6000027c6010_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000027c6c70, 0, 4;
T_11.16 ;
    %load/vec4 v0x6000027c6eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.17, 8;
    %load/vec4 v0x6000027c6250_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x6000027c61c0, 4;
    %store/vec4 v0x6000027c5c20_0, 0, 2;
    %callf/vec4 TD_tb_MIPS_Processor_Superscalar.uut.bp.inc2b, S_0x134e0d220;
    %load/vec4 v0x6000027c6250_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000027c61c0, 0, 4;
    %jmp T_11.18;
T_11.17 ;
    %load/vec4 v0x6000027c6250_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x6000027c61c0, 4;
    %store/vec4 v0x6000027c5b00_0, 0, 2;
    %callf/vec4 TD_tb_MIPS_Processor_Superscalar.uut.bp.dec2b, S_0x134e0b010;
    %load/vec4 v0x6000027c6250_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000027c61c0, 0, 4;
T_11.18 ;
    %load/vec4 v0x6000027c6010_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x6000027c6c70, 4;
    %store/vec4 v0x6000027c5d40_0, 0, 2;
    %callf/vec4 TD_tb_MIPS_Processor_Superscalar.uut.bp.is_taken_2bit, S_0x134e0d390;
    %store/vec4 v0x6000027c6880_0, 0, 1;
    %load/vec4 v0x6000027c6250_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x6000027c61c0, 4;
    %store/vec4 v0x6000027c5d40_0, 0, 2;
    %callf/vec4 TD_tb_MIPS_Processor_Superscalar.uut.bp.is_taken_2bit, S_0x134e0d390;
    %store/vec4 v0x6000027c6130_0, 0, 1;
    %load/vec4 v0x6000027c6880_0;
    %load/vec4 v0x6000027c6eb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_11.21, 4;
    %load/vec4 v0x6000027c6130_0;
    %load/vec4 v0x6000027c6eb0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_11.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.19, 8;
    %load/vec4 v0x6000027c6250_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x6000027c6520, 4;
    %store/vec4 v0x6000027c5c20_0, 0, 2;
    %callf/vec4 TD_tb_MIPS_Processor_Superscalar.uut.bp.inc2b, S_0x134e0d220;
    %load/vec4 v0x6000027c6250_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000027c6520, 0, 4;
    %jmp T_11.20;
T_11.19 ;
    %load/vec4 v0x6000027c6130_0;
    %load/vec4 v0x6000027c6eb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_11.24, 4;
    %load/vec4 v0x6000027c6880_0;
    %load/vec4 v0x6000027c6eb0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_11.24;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.22, 8;
    %load/vec4 v0x6000027c6250_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x6000027c6520, 4;
    %store/vec4 v0x6000027c5b00_0, 0, 2;
    %callf/vec4 TD_tb_MIPS_Processor_Superscalar.uut.bp.dec2b, S_0x134e0b010;
    %load/vec4 v0x6000027c6250_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000027c6520, 0, 4;
T_11.22 ;
T_11.20 ;
    %load/vec4 v0x6000027c6760_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0x6000027c6eb0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x6000027c6760_0, 0;
    %jmp T_11.10;
T_11.10 ;
    %pop/vec4 1;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x134e07960;
T_12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000027c1710_0, 0, 32;
T_12.0 ;
    %load/vec4 v0x6000027c1710_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_12.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x6000027c1710_0;
    %store/vec4a v0x6000027c18c0, 4, 0;
    %load/vec4 v0x6000027c1710_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000027c1710_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %pushi/vec4 2348875776, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027c18c0, 4, 0;
    %pushi/vec4 2348941316, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027c18c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027c18c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027c18c0, 4, 0;
    %pushi/vec4 8224, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027c18c0, 4, 0;
    %pushi/vec4 537198600, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027c18c0, 4, 0;
    %pushi/vec4 2234400, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027c18c0, 4, 0;
    %pushi/vec4 2896363520, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027c18c0, 4, 0;
    %pushi/vec4 4196384, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027c18c0, 4, 0;
    %pushi/vec4 6295584, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027c18c0, 4, 0;
    %pushi/vec4 547684356, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027c18c0, 4, 0;
    %pushi/vec4 545521665, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027c18c0, 4, 0;
    %pushi/vec4 537329674, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027c18c0, 4, 0;
    %pushi/vec4 277282817, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027c18c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027c18c0, 4, 0;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027c18c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027c18c0, 4, 0;
    %pushi/vec4 17, 0, 32;
    %store/vec4 v0x6000027c1710_0, 0, 32;
T_12.2 ;
    %load/vec4 v0x6000027c1710_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_12.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x6000027c1710_0;
    %store/vec4a v0x6000027c18c0, 4, 0;
    %load/vec4 v0x6000027c1710_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000027c1710_0, 0, 32;
    %jmp T_12.2;
T_12.3 ;
    %end;
    .thread T_12;
    .scope S_0x134e0cab0;
T_13 ;
    %wait E_0x6000000d9540;
    %load/vec4 v0x6000027c14d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000027c1440_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000027c1200_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000027c1320_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x6000027c13b0_0;
    %assign/vec4 v0x6000027c1440_0, 0;
    %load/vec4 v0x6000027c1170_0;
    %assign/vec4 v0x6000027c1200_0, 0;
    %load/vec4 v0x6000027c1290_0;
    %assign/vec4 v0x6000027c1320_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x134e09520;
T_14 ;
    %wait E_0x6000000d9540;
    %load/vec4 v0x6000027c1f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000027c1ef0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000027c1cb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000027c1dd0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x6000027c1e60_0;
    %assign/vec4 v0x6000027c1ef0_0, 0;
    %load/vec4 v0x6000027c1c20_0;
    %assign/vec4 v0x6000027c1cb0_0, 0;
    %load/vec4 v0x6000027c1d40_0;
    %assign/vec4 v0x6000027c1dd0_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x134e0b8f0;
T_15 ;
    %wait E_0x6000000d9540;
    %load/vec4 v0x6000027c0990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000027c0870_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000027c03f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000027c0480_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x6000027c07e0_0;
    %assign/vec4 v0x6000027c0870_0, 0;
    %load/vec4 v0x6000027c0630_0;
    %assign/vec4 v0x6000027c03f0_0, 0;
    %load/vec4 v0x6000027c0510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000027c0480_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x6000027c06c0_0;
    %assign/vec4 v0x6000027c0480_0, 0;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x134e0c940;
T_16 ;
    %wait E_0x6000000d9540;
    %load/vec4 v0x6000027c1050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000027c0fc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000027c0e10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000027c0ea0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x6000027c0f30_0;
    %assign/vec4 v0x6000027c0fc0_0, 0;
    %load/vec4 v0x6000027c0cf0_0;
    %assign/vec4 v0x6000027c0e10_0, 0;
    %load/vec4 v0x6000027c0d80_0;
    %assign/vec4 v0x6000027c0ea0_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x134e0b780;
T_17 ;
    %wait E_0x6000000d9540;
    %load/vec4 v0x6000027c7d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000027c7ba0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x6000027c7c30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000027c7a80_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x6000027c7ba0_0;
    %load/vec4 v0x6000027c7c30_0;
    %add;
    %assign/vec4 v0x6000027c7a80_0, 0;
    %load/vec4 v0x6000027c7c30_0;
    %assign/vec4 v0x6000027c7ba0_0, 0;
    %load/vec4 v0x6000027c7ba0_0;
    %load/vec4 v0x6000027c7c30_0;
    %add;
    %assign/vec4 v0x6000027c7c30_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x134e07ad0;
T_18 ;
    %wait E_0x6000000d9540;
    %load/vec4 v0x6000027c1a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000027c1b00_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x6000027c1950_0;
    %assign/vec4 v0x6000027c1b00_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x134e07460;
T_19 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027c78d0, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027c78d0, 4, 0;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x6000027c7840_0, 0, 32;
T_19.0 ;
    %load/vec4 v0x6000027c7840_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_19.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x6000027c7840_0;
    %store/vec4a v0x6000027c78d0, 4, 0;
    %load/vec4 v0x6000027c7840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000027c7840_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_0x134e07460;
T_20 ;
    %wait E_0x6000000d9540;
    %load/vec4 v0x6000027c70f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x6000027c79f0_0;
    %load/vec4 v0x6000027c7180_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000027c78d0, 0, 4;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x134e07460;
T_21 ;
    %wait E_0x6000000d9600;
    %load/vec4 v0x6000027c7060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x6000027c7180_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v0x6000027c78d0, 4;
    %store/vec4 v0x6000027c7960_0, 0, 32;
    %jmp T_21.1;
T_21.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000027c7960_0, 0, 32;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x134e083b0;
T_22 ;
    %wait E_0x6000000d9540;
    %load/vec4 v0x6000027c3060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000027c2130_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x6000027c29a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x6000027c2640_0;
    %assign/vec4 v0x6000027c2130_0, 0;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v0x6000027c2d00_0;
    %assign/vec4 v0x6000027c2130_0, 0;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x134e083b0;
T_23 ;
    %wait E_0x6000000d9540;
    %load/vec4 v0x6000027c3060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 8, 0, 32;
    %assign/vec4 v0x6000027c30f0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x6000027c3210_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_23.2, 4;
    %load/vec4 v0x6000027c30f0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x6000027c30f0_0, 0;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x134e0e550;
T_24 ;
    %vpi_call 6 12 "$dumpfile", "wave_super.vcd" {0 0 0};
    %vpi_call 6 13 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x134e0e550 {0 0 0};
    %end;
    .thread T_24;
    .scope S_0x134e0e550;
T_25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000027c32a0_0, 0, 1;
T_25.0 ;
    %delay 5000, 0;
    %load/vec4 v0x6000027c32a0_0;
    %inv;
    %store/vec4 v0x6000027c32a0_0, 0, 1;
    %jmp T_25.0;
    %end;
    .thread T_25;
    .scope S_0x134e0e550;
T_26 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000027c3330_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000027c3330_0, 0, 1;
    %end;
    .thread T_26;
    .scope S_0x134e0e550;
T_27 ;
    %delay 3000000, 0;
    %vpi_call 6 34 "$display", "Computed Fibonacci Terms (next 10 terms):" {0 0 0};
    %fork t_1, S_0x134e08240;
    %jmp t_0;
    .scope S_0x134e08240;
t_1 ;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x6000027c5a70_0, 0, 32;
T_27.0 ;
    %load/vec4 v0x6000027c5a70_0;
    %cmpi/s 12, 0, 32;
    %jmp/0xz T_27.1, 5;
    %load/vec4 v0x6000027c5a70_0;
    %addi 1, 0, 32;
    %vpi_call 6 36 "$display", "Term %0d: %0d", S<0,vec4,s32>, &A<v0x6000027c78d0, v0x6000027c5a70_0 > {1 0 0};
    %load/vec4 v0x6000027c5a70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000027c5a70_0, 0, 32;
    %jmp T_27.0;
T_27.1 ;
    %end;
    .scope S_0x134e0e550;
t_0 %join;
    %vpi_call 6 38 "$finish" {0 0 0};
    %end;
    .thread T_27;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "ALU.v";
    "ALU_Control.v";
    "Control_Unit.v";
    "Register_File.v";
    "tb_MIPS_Processor_Superscalar.v";
    "MIPS_Processor_Superscalar.v";
    "Branch_Predictor.v";
    "Data_Memory.v";
    "EX.v";
    "ID_Dual.v";
    "ID_EX_Dual.v";
    "IF_PR_Dual.v";
    "Instruction_Memory_Dual.v";
    "MEM_WB.v";
    "PR_ID_Dual.v";
