Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 16:47:16 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode1_max_tree/post_place_timing_summary.rpt
| Design       : mode1_max_tree
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 133 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.040        0.000                      0                   80        0.273        0.000                      0                   80        4.500        0.000                       0                   128  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 3.040        0.000                      0                   80        0.273        0.000                      0                   80        4.500        0.000                       0                   128  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.040ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.273ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.040ns  (required time - arrival time)
  Source:                 cmp0_out_stage1_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outp_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.739ns  (logic 2.187ns (32.453%)  route 4.552ns (67.547%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=127, unset)          0.704     0.704    clk
    SLICE_X43Y63         FDRE                                         r  cmp0_out_stage1_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.341     1.045 r  cmp0_out_stage1_reg_reg[6]/Q
                         net (fo=9, estimated)        0.739     1.784    cmp0_stage0/compare/Q[6]
    SLICE_X44Y64         LUT4 (Prop_lut4_I2_O)        0.097     1.881 r  cmp0_stage0/compare/outp[15]_i_30/O
                         net (fo=7, estimated)        0.425     2.306    cmp0_stage0/compare/cmp0_out_stage1_reg_reg[9]
    SLICE_X46Y63         LUT5 (Prop_lut5_I0_O)        0.239     2.545 f  cmp0_stage0/compare/outp[15]_i_28/O
                         net (fo=6, estimated)        0.479     3.024    cmp0_stage0/compare/cmp0_out_stage1_reg_reg[3]_1
    SLICE_X47Y64         LUT4 (Prop_lut4_I0_O)        0.111     3.135 r  cmp0_stage0/compare/common_ltMags1_carry_i_42__6/O
                         net (fo=2, estimated)        0.404     3.539    cmp0_stage0/compare/common_ltMags1_carry_i_42__6_n_0
    SLICE_X47Y64         LUT5 (Prop_lut5_I0_O)        0.239     3.778 r  cmp0_stage0/compare/common_ltMags1_carry_i_19__6/O
                         net (fo=2, estimated)        0.533     4.311    cmp0_stage0/compare/common_ltMags1_carry_i_19__6_n_0
    SLICE_X51Y65         LUT2 (Prop_lut2_I0_O)        0.097     4.408 f  cmp0_stage0/compare/common_ltMags1_carry_i_25__6/O
                         net (fo=2, estimated)        0.397     4.805    cmp0_stage0/compare/common_ltMags1_carry_i_25__6_n_0
    SLICE_X50Y64         LUT3 (Prop_lut3_I2_O)        0.097     4.902 r  cmp0_stage0/compare/common_ltMags1_carry_i_7__6/O
                         net (fo=1, routed)           0.000     4.902    cmp0_stage0/compare/common_ltMags1_carry_i_7__6_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     5.304 r  cmp0_stage0/compare/common_ltMags1_carry/CO[3]
                         net (fo=1, estimated)        0.000     5.304    cmp0_stage0/compare/common_ltMags1_carry_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119     5.423 r  cmp0_stage0/compare/common_ltMags1_carry__0/CO[1]
                         net (fo=1, estimated)        0.312     5.735    cmp0_stage0/compare/common_ltMags1
    SLICE_X48Y66         LUT6 (Prop_lut6_I5_O)        0.251     5.986 f  cmp0_stage0/compare/outp[15]_i_6/O
                         net (fo=2, estimated)        0.306     6.292    cmp0_stage0/compare/outp[15]_i_6_n_0
    SLICE_X48Y67         LUT6 (Prop_lut6_I0_O)        0.097     6.389 r  cmp0_stage0/compare/outp[15]_i_2/O
                         net (fo=1, estimated)        0.469     6.858    cmp0_stage0/compare/outp[15]_i_2_n_0
    SLICE_X48Y67         LUT6 (Prop_lut6_I0_O)        0.097     6.955 r  cmp0_stage0/compare/outp[15]_i_1/O
                         net (fo=16, estimated)       0.488     7.443    cmp0_stage0_n_20
    SLICE_X51Y64         FDRE                                         r  outp_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=127, unset)          0.669    10.669    clk
    SLICE_X51Y64         FDRE                                         r  outp_reg[0]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
    SLICE_X51Y64         FDRE (Setup_fdre_C_CE)      -0.150    10.483    outp_reg[0]
  -------------------------------------------------------------------
                         required time                         10.483    
                         arrival time                          -7.443    
  -------------------------------------------------------------------
                         slack                                  3.040    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 cmp0_out_stage1_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outp_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.688%)  route 0.223ns (61.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.411ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=127, unset)          0.411     0.411    clk
    SLICE_X41Y66         FDRE                                         r  cmp0_out_stage1_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.141     0.552 r  cmp0_out_stage1_reg_reg[10]/Q
                         net (fo=8, estimated)        0.223     0.775    cmp0_out_stage1_reg_reg_n_0_[10]
    SLICE_X48Y65         FDRE                                         r  outp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=127, unset)          0.432     0.432    clk
    SLICE_X48Y65         FDRE                                         r  outp_reg[10]/C
                         clock pessimism              0.000     0.432    
    SLICE_X48Y65         FDRE (Hold_fdre_C_D)         0.070     0.502    outp_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.775    
  -------------------------------------------------------------------
                         slack                                  0.273    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y61  cmp0_out_stage2_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y61  cmp0_out_stage2_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y61  cmp0_out_stage2_reg_reg[0]/C



