\hypertarget{structALT__SDR__CTL__DRAMTIMING1__s}{}\section{A\+L\+T\+\_\+\+S\+D\+R\+\_\+\+C\+T\+L\+\_\+\+D\+R\+A\+M\+T\+I\+M\+I\+N\+G1\+\_\+s Struct Reference}
\label{structALT__SDR__CTL__DRAMTIMING1__s}\index{ALT\_SDR\_CTL\_DRAMTIMING1\_s@{ALT\_SDR\_CTL\_DRAMTIMING1\_s}}
\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{structALT__SDR__CTL__DRAMTIMING1__s_a9e5b921a32e351b0f6303e2183b8d6df}\label{structALT__SDR__CTL__DRAMTIMING1__s_a9e5b921a32e351b0f6303e2183b8d6df}} 
uint32\+\_\+t {\bfseries tcwl}\+: 4
\item 
\mbox{\Hypertarget{structALT__SDR__CTL__DRAMTIMING1__s_a61699bc6df9cd96e0b8468f13a86f37f}\label{structALT__SDR__CTL__DRAMTIMING1__s_a61699bc6df9cd96e0b8468f13a86f37f}} 
uint32\+\_\+t {\bfseries tal}\+: 5
\item 
\mbox{\Hypertarget{structALT__SDR__CTL__DRAMTIMING1__s_a85b5ec79c1bfc801e690f8fe92d6f911}\label{structALT__SDR__CTL__DRAMTIMING1__s_a85b5ec79c1bfc801e690f8fe92d6f911}} 
uint32\+\_\+t {\bfseries tcl}\+: 5
\item 
\mbox{\Hypertarget{structALT__SDR__CTL__DRAMTIMING1__s_a141339317030e33e5e1f3008b94460ac}\label{structALT__SDR__CTL__DRAMTIMING1__s_a141339317030e33e5e1f3008b94460ac}} 
uint32\+\_\+t {\bfseries trrd}\+: 4
\item 
\mbox{\Hypertarget{structALT__SDR__CTL__DRAMTIMING1__s_a7e0e52ff93e766785db0ddc81b093829}\label{structALT__SDR__CTL__DRAMTIMING1__s_a7e0e52ff93e766785db0ddc81b093829}} 
uint32\+\_\+t {\bfseries tfaw}\+: 6
\item 
\mbox{\Hypertarget{structALT__SDR__CTL__DRAMTIMING1__s_ae4c2c89875c47f45ad84891700cc0888}\label{structALT__SDR__CTL__DRAMTIMING1__s_ae4c2c89875c47f45ad84891700cc0888}} 
uint32\+\_\+t {\bfseries trfc}\+: 8
\end{DoxyCompactItemize}


The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
bsps/arm/altera-\/cyclone-\/v/include/bsp/socal/\mbox{\hyperlink{alt__sdr_8h}{alt\+\_\+sdr.\+h}}\end{DoxyCompactItemize}
