#-----------------------------------------------------------
# Vivado v2013.3 (64-bit)
# SW Build 329390 on Wed Oct 16 18:26:55 MDT 2013
# IP Build 192953 on Wed Oct 16 08:44:02 MDT 2013
# Start of session at: Tue Dec  3 11:41:38 2013
# Process ID: 31450
# Log file: /home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/PR_modules/PR_module_A_video_black_and_white/vivado_hd_flow_batch/vivado.log
# Journal file: /home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/PR_modules/PR_module_A_video_black_and_white/vivado_hd_flow_batch/vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: Implementation
INFO: [Common 17-81] Feature available: Implementation
INFO: [Device 21-36] Loading parts and site information from /home/applications/Xilinx/Vivado/2013.3/data/parts/arch.xml
Parsing RTL primitives file [/home/applications/Xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/home/applications/Xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source vivado_batch.tcl
# set DEVICE xc7k325tffg900-2
# create_project -in_memory -part $DEVICE
# read_vhdl -verbose {
# ../src/video_filter_PR.vhd
# }
# read_xdc ../../../src/xdc/U_PR_A_ooc_optimize.xdc
# set_property USED_IN {implementation out_of_context} [get_files ../../../src/xdc/U_PR_A_ooc_optimize.xdc]
# read_xdc ../../../src/xdc/U_PR_A_ooc_timing.xdc
# set_property USED_IN {implementation out_of_context} [get_files ../../../src/xdc/U_PR_A_ooc_timing.xdc]
# read_xdc ../../../src/xdc/U_PR_A_phys.xdc
# synth_design -mode out_of_context -top video_filter_PR -fanout_limit 100000 -part $DEVICE
Command: synth_design -mode out_of_context -top video_filter_PR -fanout_limit 100000 -part xc7k325tffg900-2

Starting synthesis...

INFO: [Common 17-347] Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
Starting RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 4554.504 ; gain = 3857.727
INFO: [Synth 8-638] synthesizing module 'video_filter_PR' [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/PR_modules/PR_module_A_video_black_and_white/src/video_filter_PR.vhd:23]
INFO: [Synth 8-4471] merging register 'g_in_reg_reg[7:0]' into 'r_in_reg_reg[7:0]' [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/PR_modules/PR_module_A_video_black_and_white/src/video_filter_PR.vhd:43]
INFO: [Synth 8-4471] merging register 'b_in_reg_reg[7:0]' into 'r_in_reg_reg[7:0]' [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/PR_modules/PR_module_A_video_black_and_white/src/video_filter_PR.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'video_filter_PR' (1#1) [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/PR_modules/PR_module_A_video_black_and_white/src/video_filter_PR.vhd:23]
WARNING: [Synth 8-3331] design video_filter_PR has unconnected port hsync_in
WARNING: [Synth 8-3331] design video_filter_PR has unconnected port vsync_in
WARNING: [Synth 8-3331] design video_filter_PR has unconnected port r_in[7]
WARNING: [Synth 8-3331] design video_filter_PR has unconnected port r_in[6]
WARNING: [Synth 8-3331] design video_filter_PR has unconnected port r_in[5]
WARNING: [Synth 8-3331] design video_filter_PR has unconnected port r_in[4]
WARNING: [Synth 8-3331] design video_filter_PR has unconnected port r_in[3]
WARNING: [Synth 8-3331] design video_filter_PR has unconnected port r_in[2]
WARNING: [Synth 8-3331] design video_filter_PR has unconnected port r_in[1]
WARNING: [Synth 8-3331] design video_filter_PR has unconnected port r_in[0]
WARNING: [Synth 8-3331] design video_filter_PR has unconnected port b_in[7]
WARNING: [Synth 8-3331] design video_filter_PR has unconnected port b_in[6]
WARNING: [Synth 8-3331] design video_filter_PR has unconnected port b_in[5]
WARNING: [Synth 8-3331] design video_filter_PR has unconnected port b_in[4]
WARNING: [Synth 8-3331] design video_filter_PR has unconnected port b_in[3]
WARNING: [Synth 8-3331] design video_filter_PR has unconnected port b_in[2]
WARNING: [Synth 8-3331] design video_filter_PR has unconnected port b_in[1]
WARNING: [Synth 8-3331] design video_filter_PR has unconnected port b_in[0]
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 4554.512 ; gain = 3857.734
Start RTL Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 4554.512 ; gain = 3857.734

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
Loading clock regions from /home/applications/Xilinx/Vivado/2013.3/data/parts/xilinx/kintex7/kintex7/xc7k325t/ClockRegion.xml
Loading clock buffers from /home/applications/Xilinx/Vivado/2013.3/data/parts/xilinx/kintex7/kintex7/xc7k325t/ClockBuffers.xml
Loading clock placement rules from /home/applications/Xilinx/Vivado/2013.3/data/parts/xilinx/kintex7/ClockPlacerRules.xml
Loading package pin functions from /home/applications/Xilinx/Vivado/2013.3/data/parts/xilinx/kintex7/PinFunctions.xml...
Loading package from /home/applications/Xilinx/Vivado/2013.3/data/parts/xilinx/kintex7/kintex7/xc7k325t/ffg900/Package.xml
Loading io standards from /home/applications/Xilinx/Vivado/2013.3/data/./parts/xilinx/kintex7/IOStandards.xml
Loading device configuration modes from /home/applications/Xilinx/Vivado/2013.3/data/parts/xilinx/kintex7/ConfigModes.xml
INFO: [Common 17-78] Attempting to get a license: Internal_bitstream
WARNING: [Common 17-301] Failed to get a license: Internal_bitstream

Processing XDC Constraints
Parsing XDC File [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/src/xdc/U_PR_A_phys.xdc]
WARNING: [Vivado 12-2274] Port hsync_in does not connect to any net. [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/src/xdc/U_PR_A_phys.xdc:18]
WARNING: [Vivado 12-2274] Port vsync_in does not connect to any net. [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/src/xdc/U_PR_A_phys.xdc:19]
CRITICAL WARNING: [Vivado 12-2274] Port b_in[0] does not connect to any net. [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/src/xdc/U_PR_A_phys.xdc:25]
CRITICAL WARNING: [Vivado 12-2274] Port b_in[1] does not connect to any net. [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/src/xdc/U_PR_A_phys.xdc:26]
CRITICAL WARNING: [Vivado 12-2274] Port b_in[2] does not connect to any net. [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/src/xdc/U_PR_A_phys.xdc:27]
CRITICAL WARNING: [Vivado 12-2274] Port b_in[3] does not connect to any net. [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/src/xdc/U_PR_A_phys.xdc:28]
CRITICAL WARNING: [Vivado 12-2274] Port b_in[4] does not connect to any net. [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/src/xdc/U_PR_A_phys.xdc:29]
CRITICAL WARNING: [Vivado 12-2274] Port b_in[5] does not connect to any net. [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/src/xdc/U_PR_A_phys.xdc:30]
CRITICAL WARNING: [Vivado 12-2274] Port b_in[6] does not connect to any net. [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/src/xdc/U_PR_A_phys.xdc:31]
CRITICAL WARNING: [Vivado 12-2274] Port b_in[7] does not connect to any net. [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/src/xdc/U_PR_A_phys.xdc:32]
CRITICAL WARNING: [Vivado 12-2274] Port r_in[0] does not connect to any net. [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/src/xdc/U_PR_A_phys.xdc:57]
CRITICAL WARNING: [Vivado 12-2274] Port r_in[1] does not connect to any net. [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/src/xdc/U_PR_A_phys.xdc:58]
CRITICAL WARNING: [Vivado 12-2274] Port r_in[2] does not connect to any net. [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/src/xdc/U_PR_A_phys.xdc:59]
CRITICAL WARNING: [Vivado 12-2274] Port r_in[3] does not connect to any net. [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/src/xdc/U_PR_A_phys.xdc:60]
CRITICAL WARNING: [Vivado 12-2274] Port r_in[4] does not connect to any net. [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/src/xdc/U_PR_A_phys.xdc:61]
CRITICAL WARNING: [Vivado 12-2274] Port r_in[5] does not connect to any net. [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/src/xdc/U_PR_A_phys.xdc:62]
CRITICAL WARNING: [Vivado 12-2274] Port r_in[6] does not connect to any net. [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/src/xdc/U_PR_A_phys.xdc:63]
CRITICAL WARNING: [Vivado 12-2274] Port r_in[7] does not connect to any net. [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/src/xdc/U_PR_A_phys.xdc:64]
Finished Parsing XDC File [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/src/xdc/U_PR_A_phys.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/src/xdc/U_PR_A_phys.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/PR_modules/PR_module_A_video_black_and_white/vivado_hd_flow_batch/.Xil/video_filter_PR_propImpl.xdc].
Resolution: To avoid this warning, exclude constraints listed in [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/PR_modules/PR_module_A_video_black_and_white/vivado_hd_flow_batch/.Xil/video_filter_PR_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Start RTL Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:00:25 . Memory (MB): peak = 5226.215 ; gain = 4529.438

---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:51 ; elapsed = 00:00:25 . Memory (MB): peak = 5226.219 ; gain = 4529.441
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:00:25 . Memory (MB): peak = 5226.219 ; gain = 4529.441
---------------------------------------------------------------------------------

INFO: [Synth 8-4471] merging register 'g_out_reg_reg[7:0]' into 'r_out_reg_reg[7:0]' [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/PR_modules/PR_module_A_video_black_and_white/src/video_filter_PR.vhd:56]
INFO: [Synth 8-4471] merging register 'b_out_reg_reg[7:0]' into 'r_out_reg_reg[7:0]' [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/PR_modules/PR_module_A_video_black_and_white/src/video_filter_PR.vhd:57]
INFO: [Synth 8-4471] merging register 'g_out_reg[7:0]' into 'r_out_reg[7:0]' [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/PR_modules/PR_module_A_video_black_and_white/src/video_filter_PR.vhd:75]
INFO: [Synth 8-4471] merging register 'b_out_reg[7:0]' into 'r_out_reg[7:0]' [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/PR_modules/PR_module_A_video_black_and_white/src/video_filter_PR.vhd:76]

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB8 0 RAMB16 0 RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:58 ; elapsed = 00:00:31 . Memory (MB): peak = 5226.219 ; gain = 4529.441
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     

---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module video_filter_PR 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     

---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design video_filter_PR has unconnected port hsync_in
WARNING: [Synth 8-3331] design video_filter_PR has unconnected port vsync_in
WARNING: [Synth 8-3331] design video_filter_PR has unconnected port r_in[7]
WARNING: [Synth 8-3331] design video_filter_PR has unconnected port r_in[6]
WARNING: [Synth 8-3331] design video_filter_PR has unconnected port r_in[5]
WARNING: [Synth 8-3331] design video_filter_PR has unconnected port r_in[4]
WARNING: [Synth 8-3331] design video_filter_PR has unconnected port r_in[3]
WARNING: [Synth 8-3331] design video_filter_PR has unconnected port r_in[2]
WARNING: [Synth 8-3331] design video_filter_PR has unconnected port r_in[1]
WARNING: [Synth 8-3331] design video_filter_PR has unconnected port r_in[0]
WARNING: [Synth 8-3331] design video_filter_PR has unconnected port b_in[7]
WARNING: [Synth 8-3331] design video_filter_PR has unconnected port b_in[6]
WARNING: [Synth 8-3331] design video_filter_PR has unconnected port b_in[5]
WARNING: [Synth 8-3331] design video_filter_PR has unconnected port b_in[4]
WARNING: [Synth 8-3331] design video_filter_PR has unconnected port b_in[3]
WARNING: [Synth 8-3331] design video_filter_PR has unconnected port b_in[2]
WARNING: [Synth 8-3331] design video_filter_PR has unconnected port b_in[1]
WARNING: [Synth 8-3331] design video_filter_PR has unconnected port b_in[0]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:58 ; elapsed = 00:00:31 . Memory (MB): peak = 5226.219 ; gain = 4529.441
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:58 ; elapsed = 00:00:32 . Memory (MB): peak = 5226.219 ; gain = 4529.441
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:58 ; elapsed = 00:00:32 . Memory (MB): peak = 5226.219 ; gain = 4529.441
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:58 ; elapsed = 00:00:32 . Memory (MB): peak = 5226.219 ; gain = 4529.441
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:58 ; elapsed = 00:00:32 . Memory (MB): peak = 5226.219 ; gain = 4529.441
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:58 ; elapsed = 00:00:32 . Memory (MB): peak = 5226.219 ; gain = 4529.441
---------------------------------------------------------------------------------


Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+

---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:58 ; elapsed = 00:00:32 . Memory (MB): peak = 5226.219 ; gain = 4529.441
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:58 ; elapsed = 00:00:32 . Memory (MB): peak = 5226.219 ; gain = 4529.441
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |FDRE |    24|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    24|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:58 ; elapsed = 00:00:32 . Memory (MB): peak = 5226.219 ; gain = 4529.441
---------------------------------------------------------------------------------

Synthesis finished with 0 errors, 0 critical warnings and 18 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:00:58 ; elapsed = 00:00:32 . Memory (MB): peak = 5226.219 ; gain = 4529.441
INFO: [Opt 31-138] Pushed 0 inverter(s).
Parsing XDC File [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/src/xdc/U_PR_A_ooc_optimize.xdc]
Finished Parsing XDC File [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/src/xdc/U_PR_A_ooc_optimize.xdc]
Parsing XDC File [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/src/xdc/U_PR_A_ooc_timing.xdc]
Finished Parsing XDC File [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/src/xdc/U_PR_A_ooc_timing.xdc]
Parsing XDC File [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/src/xdc/U_PR_A_phys.xdc]
WARNING: [Vivado 12-2274] Port hsync_in does not connect to any net. [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/src/xdc/U_PR_A_phys.xdc:18]
WARNING: [Vivado 12-2274] Port vsync_in does not connect to any net. [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/src/xdc/U_PR_A_phys.xdc:19]
CRITICAL WARNING: [Vivado 12-2274] Port b_in[0] does not connect to any net. [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/src/xdc/U_PR_A_phys.xdc:25]
CRITICAL WARNING: [Vivado 12-2274] Port b_in[1] does not connect to any net. [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/src/xdc/U_PR_A_phys.xdc:26]
CRITICAL WARNING: [Vivado 12-2274] Port b_in[2] does not connect to any net. [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/src/xdc/U_PR_A_phys.xdc:27]
CRITICAL WARNING: [Vivado 12-2274] Port b_in[3] does not connect to any net. [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/src/xdc/U_PR_A_phys.xdc:28]
CRITICAL WARNING: [Vivado 12-2274] Port b_in[4] does not connect to any net. [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/src/xdc/U_PR_A_phys.xdc:29]
CRITICAL WARNING: [Vivado 12-2274] Port b_in[5] does not connect to any net. [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/src/xdc/U_PR_A_phys.xdc:30]
CRITICAL WARNING: [Vivado 12-2274] Port b_in[6] does not connect to any net. [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/src/xdc/U_PR_A_phys.xdc:31]
CRITICAL WARNING: [Vivado 12-2274] Port b_in[7] does not connect to any net. [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/src/xdc/U_PR_A_phys.xdc:32]
CRITICAL WARNING: [Vivado 12-2274] Port r_in[0] does not connect to any net. [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/src/xdc/U_PR_A_phys.xdc:57]
CRITICAL WARNING: [Vivado 12-2274] Port r_in[1] does not connect to any net. [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/src/xdc/U_PR_A_phys.xdc:58]
CRITICAL WARNING: [Vivado 12-2274] Port r_in[2] does not connect to any net. [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/src/xdc/U_PR_A_phys.xdc:59]
CRITICAL WARNING: [Vivado 12-2274] Port r_in[3] does not connect to any net. [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/src/xdc/U_PR_A_phys.xdc:60]
CRITICAL WARNING: [Vivado 12-2274] Port r_in[4] does not connect to any net. [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/src/xdc/U_PR_A_phys.xdc:61]
CRITICAL WARNING: [Vivado 12-2274] Port r_in[5] does not connect to any net. [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/src/xdc/U_PR_A_phys.xdc:62]
CRITICAL WARNING: [Vivado 12-2274] Port r_in[6] does not connect to any net. [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/src/xdc/U_PR_A_phys.xdc:63]
CRITICAL WARNING: [Vivado 12-2274] Port r_in[7] does not connect to any net. [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/src/xdc/U_PR_A_phys.xdc:64]
Finished Parsing XDC File [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/src/xdc/U_PR_A_phys.xdc]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 41 Warnings, 32 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:05 ; elapsed = 00:00:38 . Memory (MB): peak = 5430.711 ; gain = 884.203
# set_property HD.PARTITION 1 [current_design]
# ::debug::gen_hd_timing_constraints -percent 50 -file ../src/xdc/U_PR_A_ooc_budget.xdc
INFO: [Timing 38-35] Done setting XDC timing constraints.
# read_xdc -mode out_of_context ../src/xdc/U_PR_A_ooc_budget.xdc
Parsing XDC File [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/PR_modules/PR_module_A_video_black_and_white/src/xdc/U_PR_A_ooc_budget.xdc]
Finished Parsing XDC File [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/PR_modules/PR_module_A_video_black_and_white/src/xdc/U_PR_A_ooc_budget.xdc]
# opt_design
Command: opt_design
INFO: [Common 17-347] Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.09 . Memory (MB): peak = 5511.746 ; gain = 1.000

Starting Logic Optimization Task
Logic Optimization | Checksum: bfe2c312
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: bfe2c312

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.06 . Memory (MB): peak = 5511.746 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant Propagation | Checksum: bfe2c312

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.06 . Memory (MB): peak = 5511.746 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: bfe2c312

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.06 . Memory (MB): peak = 5511.746 ; gain = 0.000
Ending Logic Optimization Task | Checksum: bfe2c312

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.06 . Memory (MB): peak = 5511.746 ; gain = 0.000
Implement Debug Cores | Checksum: bfe2c312

Starting Power Optimization Task
Ending Power Optimization Task | Checksum: bfe2c312

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5511.746 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
INFO: [Common 17-347] Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5511.746 ; gain = 0.000

Phase 1.1 Mandatory Logic Optimization
INFO: [Opt 31-138] Pushed 0 inverter(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5511.746 ; gain = 0.000
Phase 1.1 Mandatory Logic Optimization | Checksum: 99f8b879

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5511.746 ; gain = 0.000

Phase 1.2 Build Super Logic Region (SLR) Database
Phase 1.2 Build Super Logic Region (SLR) Database | Checksum: 99f8b879

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5511.746 ; gain = 0.000

Phase 1.3 Add Constraints
Phase 1.3 Add Constraints | Checksum: 2c95f3d7

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5511.746 ; gain = 0.000

Phase 1.4 Build Macros
Phase 1.4 Build Macros | Checksum: 2c95f3d7

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 5511.746 ; gain = 0.000

Phase 1.5 Routing Based Site Exclusion
Phase 1.5 Routing Based Site Exclusion | Checksum: 2c95f3d7

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 5511.746 ; gain = 0.000

Phase 1.6 Implementation Feasibility check
Phase 1.6 Implementation Feasibility check | Checksum: 2c95f3d7

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.07 . Memory (MB): peak = 5511.746 ; gain = 0.000

Phase 1.7 Pre-Place Cells
Phase 1.7 Pre-Place Cells | Checksum: 2c95f3d7

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.08 . Memory (MB): peak = 5511.746 ; gain = 0.000

Phase 1.8 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.8 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 2c95f3d7

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.48 . Memory (MB): peak = 5541.754 ; gain = 30.008

Phase 1.9 Build Placer Netlist Model

Phase 1.9.1 Place Init Design

Phase 1.9.1.1 Build Clock Data
Phase 1.9.1.1 Build Clock Data | Checksum: a20d3e9a

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.54 . Memory (MB): peak = 5541.754 ; gain = 30.008
Phase 1.9.1 Place Init Design | Checksum: 06556311

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.55 . Memory (MB): peak = 5541.754 ; gain = 30.008
Phase 1.9 Build Placer Netlist Model | Checksum: 06556311

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.55 . Memory (MB): peak = 5541.754 ; gain = 30.008

Phase 1.10 Constrain Clocks/Macros

Phase 1.10.1 Constrain Global/Regional Clocks
Phase 1.10.1 Constrain Global/Regional Clocks | Checksum: 06556311

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.56 . Memory (MB): peak = 5541.754 ; gain = 30.008
Phase 1.10 Constrain Clocks/Macros | Checksum: 06556311

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.56 . Memory (MB): peak = 5541.754 ; gain = 30.008

Phase 1.11 Place HD PartPins

Phase 1.11.1 Place OOC PartPins
Phase 1.11.1 Place OOC PartPins | Checksum: 84381dab

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.56 . Memory (MB): peak = 5541.754 ; gain = 30.008

Phase 1.11.2 Constrain UC2 PartPins
Phase 1.11.2 Constrain UC2 PartPins | Checksum: 84381dab

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.56 . Memory (MB): peak = 5541.754 ; gain = 30.008
Phase 1.11 Place HD PartPins | Checksum: 84381dab

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.56 . Memory (MB): peak = 5541.754 ; gain = 30.008
Phase 1 Placer Initialization | Checksum: 84381dab

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.56 . Memory (MB): peak = 5541.754 ; gain = 30.008

Phase 2 Global Placement

Phase 2.1 Run Budgeter
Phase 2.1 Run Budgeter | Checksum: 17bf0e30

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.99 . Memory (MB): peak = 5541.754 ; gain = 30.008
Phase 2 Global Placement | Checksum: 596e520f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 5541.754 ; gain = 30.008

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 596e520f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 5541.754 ; gain = 30.008

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 0c2702d0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 5541.754 ; gain = 30.008

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 5895b0bf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 5541.754 ; gain = 30.008

Phase 3.4 Timing Path Optimizer
Phase 3.4 Timing Path Optimizer | Checksum: ffffffffee3a152c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 5541.754 ; gain = 30.008

Phase 3.5 Commit Small Macros & Core Logic
Phase 3.5 Commit Small Macros & Core Logic | Checksum: bfba4471

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 5580.852 ; gain = 69.105

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: bfba4471

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 5580.852 ; gain = 69.105
Phase 3 Detail Placement | Checksum: bfba4471

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 5580.852 ; gain = 69.105

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Placement Timing Optimization
Phase 4.1 Post Placement Timing Optimization | Checksum: 5669862d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 5580.852 ; gain = 69.105

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 5669862d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 5580.852 ; gain = 69.105

Phase 4.3 Placer Reporting

Phase 4.3.1 Congestion Reporting
Phase 4.3.1 Congestion Reporting | Checksum: 5669862d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 5580.852 ; gain = 69.105

Phase 4.3.2 updateTiming final
Phase 4.3.2 updateTiming final | Checksum: 3db32af4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 5580.852 ; gain = 69.105

Phase 4.3.3 Dump Critical Paths 
Phase 4.3.3 Dump Critical Paths  | Checksum: 3db32af4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 5580.852 ; gain = 69.105

Phase 4.3.4 Restore STA
Phase 4.3.4 Restore STA | Checksum: 3db32af4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 5580.852 ; gain = 69.105

Phase 4.3.5 Print Final WNS
INFO: [Place 30-100] Post Placement Timing Summary | WNS=2.030  | TNS=0.000  |

Phase 4.3.5 Print Final WNS | Checksum: 3db32af4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 5580.852 ; gain = 69.105
Phase 4.3 Placer Reporting | Checksum: 3db32af4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 5580.852 ; gain = 69.105

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 3db32af4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 5580.852 ; gain = 69.105
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 3db32af4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 5580.852 ; gain = 69.105
Ending Placer Task | Checksum: 4fb13915

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 5580.852 ; gain = 69.105
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
INFO: [Common 17-347] Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Starting Route Task

Phase 1 Build RT Design

Phase 1.1 Build Netlist & NodeGraph (MT)
Phase 1.1 Build Netlist & NodeGraph (MT) | Checksum: bd13fdb7

Time (s): cpu = 00:00:48 ; elapsed = 00:00:33 . Memory (MB): peak = 5737.234 ; gain = 156.375
Phase 1 Build RT Design | Checksum: 16042e721

Time (s): cpu = 00:00:48 ; elapsed = 00:00:33 . Memory (MB): peak = 5737.234 ; gain = 156.375

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 16042e721

Time (s): cpu = 00:00:48 ; elapsed = 00:00:33 . Memory (MB): peak = 5737.238 ; gain = 156.379

Phase 2.2 Restore Routing
Phase 2.2 Restore Routing | Checksum: 16042e721

Time (s): cpu = 00:00:48 ; elapsed = 00:00:34 . Memory (MB): peak = 5746.234 ; gain = 165.375

Phase 2.3 Special Net Routing
Phase 2.3 Special Net Routing | Checksum: 16042e721

Time (s): cpu = 00:00:48 ; elapsed = 00:00:34 . Memory (MB): peak = 5748.234 ; gain = 167.375

Phase 2.4 Local Clock Net Routing
Phase 2.4 Local Clock Net Routing | Checksum: 16042e721

Time (s): cpu = 00:00:48 ; elapsed = 00:00:34 . Memory (MB): peak = 5748.234 ; gain = 167.375

Phase 2.5 Update Timing

Phase 2.5.1 Update timing with NCN CRPR

Phase 2.5.1.1 Hold Budgeting
Phase 2.5.1.1 Hold Budgeting | Checksum: 16042e721

Time (s): cpu = 00:00:48 ; elapsed = 00:00:34 . Memory (MB): peak = 5748.234 ; gain = 167.375
Phase 2.5.1 Update timing with NCN CRPR | Checksum: 16042e721

Time (s): cpu = 00:00:48 ; elapsed = 00:00:34 . Memory (MB): peak = 5748.234 ; gain = 167.375
Phase 2.5 Update Timing | Checksum: 16042e721

Time (s): cpu = 00:00:48 ; elapsed = 00:00:34 . Memory (MB): peak = 5748.234 ; gain = 167.375
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.08   | TNS=0      | WHS=-0.109 | THS=-1.28  |


Phase 2.6 Budgeting
Phase 2.6 Budgeting | Checksum: 16042e721

Time (s): cpu = 00:00:48 ; elapsed = 00:00:34 . Memory (MB): peak = 5749.234 ; gain = 168.375
Phase 2 Router Initialization | Checksum: 16042e721

Time (s): cpu = 00:00:48 ; elapsed = 00:00:34 . Memory (MB): peak = 5749.234 ; gain = 168.375

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 11451ae06

Time (s): cpu = 00:00:48 ; elapsed = 00:00:34 . Memory (MB): peak = 5751.234 ; gain = 170.375

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Remove Overlaps
 Number of Nodes with overlaps = 0
Phase 4.1.1 Remove Overlaps | Checksum: e57dc6f3

Time (s): cpu = 00:00:48 ; elapsed = 00:00:34 . Memory (MB): peak = 5751.234 ; gain = 170.375

Phase 4.1.2 Update Timing
Phase 4.1.2 Update Timing | Checksum: e57dc6f3

Time (s): cpu = 00:00:48 ; elapsed = 00:00:34 . Memory (MB): peak = 5752.234 ; gain = 171.375
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.08   | TNS=0      | WHS=N/A    | THS=N/A    |


Phase 4.1.3 collectNewHoldAndFix
Phase 4.1.3 collectNewHoldAndFix | Checksum: e57dc6f3

Time (s): cpu = 00:00:48 ; elapsed = 00:00:34 . Memory (MB): peak = 5752.234 ; gain = 171.375
Phase 4.1 Global Iteration 0 | Checksum: e57dc6f3

Time (s): cpu = 00:00:48 ; elapsed = 00:00:34 . Memory (MB): peak = 5752.234 ; gain = 171.375
Phase 4 Rip-up And Reroute | Checksum: e57dc6f3

Time (s): cpu = 00:00:48 ; elapsed = 00:00:34 . Memory (MB): peak = 5752.234 ; gain = 171.375

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: e57dc6f3

Time (s): cpu = 00:00:48 ; elapsed = 00:00:34 . Memory (MB): peak = 5752.234 ; gain = 171.375
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.08   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: e57dc6f3

Time (s): cpu = 00:00:48 ; elapsed = 00:00:34 . Memory (MB): peak = 5752.234 ; gain = 171.375

Phase 6 Post Hold Fix

Phase 6.1 Full Hold Analysis

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: e57dc6f3

Time (s): cpu = 00:00:48 ; elapsed = 00:00:34 . Memory (MB): peak = 5752.234 ; gain = 171.375
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.08   | TNS=0      | WHS=0.147  | THS=0      |

Phase 6.1 Full Hold Analysis | Checksum: e57dc6f3

Time (s): cpu = 00:00:48 ; elapsed = 00:00:34 . Memory (MB): peak = 5752.234 ; gain = 171.375
Phase 6 Post Hold Fix | Checksum: e57dc6f3

Time (s): cpu = 00:00:48 ; elapsed = 00:00:34 . Memory (MB): peak = 5752.234 ; gain = 171.375

Router Utilization Summary
  Global Vertical Wire Utilization    = 0.00185855 %
  Global Horizontal Wire Utilization  = 0.0012969 %
  Total Num Pips                      = 289
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 7 Verifying routed nets

 Verification completed successfully
Phase 7 Verifying routed nets | Checksum: e57dc6f3

Time (s): cpu = 00:00:48 ; elapsed = 00:00:34 . Memory (MB): peak = 5754.234 ; gain = 173.375

Phase 8 Depositing Routes
Phase 8 Depositing Routes | Checksum: e57dc6f3

Time (s): cpu = 00:00:48 ; elapsed = 00:00:34 . Memory (MB): peak = 5754.234 ; gain = 173.375

Phase 9 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=2.076  | TNS=0.000  | WHS=0.147  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 9 Post Router Timing | Checksum: e57dc6f3

Time (s): cpu = 00:00:49 ; elapsed = 00:00:34 . Memory (MB): peak = 5754.234 ; gain = 173.375
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: e57dc6f3

Time (s): cpu = 00:00:49 ; elapsed = 00:00:34 . Memory (MB): peak = 5754.234 ; gain = 173.375

Routing Is Done.

Time (s): cpu = 00:00:49 ; elapsed = 00:00:34 . Memory (MB): peak = 5754.234 ; gain = 173.375
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:34 . Memory (MB): peak = 5754.234 ; gain = 173.379
# write_checkpoint -force ./U_PR_A_route_design.dcp
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5754.238 ; gain = 0.000
# report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1 -file ./U_PR_A_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_timing -delay_type min_max -max_paths 10 -sort_by group -input_pins -name timing_2 -file ./U_PR_A_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type min_max -sort_by group.
# close_project
# create_project -in_memory -part $DEVICE
# read_vhdl -verbose {
# ../src/video_filter_PR.vhd
# }
# read_xdc ../../../src/xdc/U_PR_B_ooc_optimize.xdc
# set_property USED_IN {implementation out_of_context} [get_files ../../../src/xdc/U_PR_B_ooc_optimize.xdc]
# read_xdc ../../../src/xdc/U_PR_B_ooc_timing.xdc
# set_property USED_IN {implementation out_of_context} [get_files ../../../src/xdc/U_PR_B_ooc_timing.xdc]
# read_xdc ../../../src/xdc/U_PR_B_phys.xdc
# synth_design -mode out_of_context -top video_filter_PR -fanout_limit 100000 -part $DEVICE
Command: synth_design -mode out_of_context -top video_filter_PR -fanout_limit 100000 -part xc7k325tffg900-2

Starting synthesis...

INFO: [Common 17-347] Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
Starting RTL Elaboration : Time (s): cpu = 00:02:32 ; elapsed = 00:01:26 . Memory (MB): peak = 5754.238 ; gain = 5057.461
INFO: [Synth 8-638] synthesizing module 'video_filter_PR' [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/PR_modules/PR_module_A_video_black_and_white/src/video_filter_PR.vhd:23]
INFO: [Synth 8-4471] merging register 'g_in_reg_reg[7:0]' into 'r_in_reg_reg[7:0]' [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/PR_modules/PR_module_A_video_black_and_white/src/video_filter_PR.vhd:43]
INFO: [Synth 8-4471] merging register 'b_in_reg_reg[7:0]' into 'r_in_reg_reg[7:0]' [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/PR_modules/PR_module_A_video_black_and_white/src/video_filter_PR.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'video_filter_PR' (1#1) [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/PR_modules/PR_module_A_video_black_and_white/src/video_filter_PR.vhd:23]
WARNING: [Synth 8-3331] design video_filter_PR has unconnected port hsync_in
WARNING: [Synth 8-3331] design video_filter_PR has unconnected port vsync_in
WARNING: [Synth 8-3331] design video_filter_PR has unconnected port r_in[7]
WARNING: [Synth 8-3331] design video_filter_PR has unconnected port r_in[6]
WARNING: [Synth 8-3331] design video_filter_PR has unconnected port r_in[5]
WARNING: [Synth 8-3331] design video_filter_PR has unconnected port r_in[4]
WARNING: [Synth 8-3331] design video_filter_PR has unconnected port r_in[3]
WARNING: [Synth 8-3331] design video_filter_PR has unconnected port r_in[2]
WARNING: [Synth 8-3331] design video_filter_PR has unconnected port r_in[1]
WARNING: [Synth 8-3331] design video_filter_PR has unconnected port r_in[0]
WARNING: [Synth 8-3331] design video_filter_PR has unconnected port b_in[7]
WARNING: [Synth 8-3331] design video_filter_PR has unconnected port b_in[6]
WARNING: [Synth 8-3331] design video_filter_PR has unconnected port b_in[5]
WARNING: [Synth 8-3331] design video_filter_PR has unconnected port b_in[4]
WARNING: [Synth 8-3331] design video_filter_PR has unconnected port b_in[3]
WARNING: [Synth 8-3331] design video_filter_PR has unconnected port b_in[2]
WARNING: [Synth 8-3331] design video_filter_PR has unconnected port b_in[1]
WARNING: [Synth 8-3331] design video_filter_PR has unconnected port b_in[0]
Finished RTL Elaboration : Time (s): cpu = 00:02:33 ; elapsed = 00:01:27 . Memory (MB): peak = 5754.238 ; gain = 5057.461
Start RTL Optimization : Time (s): cpu = 00:02:33 ; elapsed = 00:01:27 . Memory (MB): peak = 5754.238 ; gain = 5057.461

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+

Processing XDC Constraints
Parsing XDC File [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/src/xdc/U_PR_B_phys.xdc]
WARNING: [Vivado 12-2274] Port hsync_in does not connect to any net. [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/src/xdc/U_PR_B_phys.xdc:18]
WARNING: [Vivado 12-2274] Port vsync_in does not connect to any net. [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/src/xdc/U_PR_B_phys.xdc:19]
CRITICAL WARNING: [Vivado 12-2274] Port b_in[0] does not connect to any net. [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/src/xdc/U_PR_B_phys.xdc:25]
CRITICAL WARNING: [Vivado 12-2274] Port b_in[1] does not connect to any net. [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/src/xdc/U_PR_B_phys.xdc:26]
CRITICAL WARNING: [Vivado 12-2274] Port b_in[2] does not connect to any net. [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/src/xdc/U_PR_B_phys.xdc:27]
CRITICAL WARNING: [Vivado 12-2274] Port b_in[3] does not connect to any net. [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/src/xdc/U_PR_B_phys.xdc:28]
CRITICAL WARNING: [Vivado 12-2274] Port b_in[4] does not connect to any net. [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/src/xdc/U_PR_B_phys.xdc:29]
CRITICAL WARNING: [Vivado 12-2274] Port b_in[5] does not connect to any net. [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/src/xdc/U_PR_B_phys.xdc:30]
CRITICAL WARNING: [Vivado 12-2274] Port b_in[6] does not connect to any net. [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/src/xdc/U_PR_B_phys.xdc:31]
CRITICAL WARNING: [Vivado 12-2274] Port b_in[7] does not connect to any net. [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/src/xdc/U_PR_B_phys.xdc:32]
CRITICAL WARNING: [Vivado 12-2274] Port r_in[0] does not connect to any net. [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/src/xdc/U_PR_B_phys.xdc:57]
CRITICAL WARNING: [Vivado 12-2274] Port r_in[1] does not connect to any net. [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/src/xdc/U_PR_B_phys.xdc:58]
CRITICAL WARNING: [Vivado 12-2274] Port r_in[2] does not connect to any net. [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/src/xdc/U_PR_B_phys.xdc:59]
CRITICAL WARNING: [Vivado 12-2274] Port r_in[3] does not connect to any net. [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/src/xdc/U_PR_B_phys.xdc:60]
CRITICAL WARNING: [Vivado 12-2274] Port r_in[4] does not connect to any net. [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/src/xdc/U_PR_B_phys.xdc:61]
CRITICAL WARNING: [Vivado 12-2274] Port r_in[5] does not connect to any net. [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/src/xdc/U_PR_B_phys.xdc:62]
CRITICAL WARNING: [Vivado 12-2274] Port r_in[6] does not connect to any net. [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/src/xdc/U_PR_B_phys.xdc:63]
CRITICAL WARNING: [Vivado 12-2274] Port r_in[7] does not connect to any net. [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/src/xdc/U_PR_B_phys.xdc:64]
Finished Parsing XDC File [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/src/xdc/U_PR_B_phys.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/src/xdc/U_PR_B_phys.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/PR_modules/PR_module_A_video_black_and_white/vivado_hd_flow_batch/.Xil/video_filter_PR_propImpl.xdc].
Resolution: To avoid this warning, exclude constraints listed in [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/PR_modules/PR_module_A_video_black_and_white/vivado_hd_flow_batch/.Xil/video_filter_PR_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Start RTL Optimization : Time (s): cpu = 00:02:44 ; elapsed = 00:01:32 . Memory (MB): peak = 5754.238 ; gain = 5057.461

---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:44 ; elapsed = 00:01:32 . Memory (MB): peak = 5754.238 ; gain = 5057.461
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:02:44 ; elapsed = 00:01:32 . Memory (MB): peak = 5754.238 ; gain = 5057.461
---------------------------------------------------------------------------------

INFO: [Synth 8-4471] merging register 'g_out_reg_reg[7:0]' into 'r_out_reg_reg[7:0]' [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/PR_modules/PR_module_A_video_black_and_white/src/video_filter_PR.vhd:56]
INFO: [Synth 8-4471] merging register 'b_out_reg_reg[7:0]' into 'r_out_reg_reg[7:0]' [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/PR_modules/PR_module_A_video_black_and_white/src/video_filter_PR.vhd:57]
INFO: [Synth 8-4471] merging register 'g_out_reg[7:0]' into 'r_out_reg[7:0]' [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/PR_modules/PR_module_A_video_black_and_white/src/video_filter_PR.vhd:75]
INFO: [Synth 8-4471] merging register 'b_out_reg[7:0]' into 'r_out_reg[7:0]' [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/PR_modules/PR_module_A_video_black_and_white/src/video_filter_PR.vhd:76]

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB8 0 RAMB16 0 RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:51 ; elapsed = 00:01:39 . Memory (MB): peak = 5754.238 ; gain = 5057.461
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     

---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module video_filter_PR 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     

---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design video_filter_PR has unconnected port hsync_in
WARNING: [Synth 8-3331] design video_filter_PR has unconnected port vsync_in
WARNING: [Synth 8-3331] design video_filter_PR has unconnected port r_in[7]
WARNING: [Synth 8-3331] design video_filter_PR has unconnected port r_in[6]
WARNING: [Synth 8-3331] design video_filter_PR has unconnected port r_in[5]
WARNING: [Synth 8-3331] design video_filter_PR has unconnected port r_in[4]
WARNING: [Synth 8-3331] design video_filter_PR has unconnected port r_in[3]
WARNING: [Synth 8-3331] design video_filter_PR has unconnected port r_in[2]
WARNING: [Synth 8-3331] design video_filter_PR has unconnected port r_in[1]
WARNING: [Synth 8-3331] design video_filter_PR has unconnected port r_in[0]
WARNING: [Synth 8-3331] design video_filter_PR has unconnected port b_in[7]
WARNING: [Synth 8-3331] design video_filter_PR has unconnected port b_in[6]
WARNING: [Synth 8-3331] design video_filter_PR has unconnected port b_in[5]
WARNING: [Synth 8-3331] design video_filter_PR has unconnected port b_in[4]
WARNING: [Synth 8-3331] design video_filter_PR has unconnected port b_in[3]
WARNING: [Synth 8-3331] design video_filter_PR has unconnected port b_in[2]
WARNING: [Synth 8-3331] design video_filter_PR has unconnected port b_in[1]
WARNING: [Synth 8-3331] design video_filter_PR has unconnected port b_in[0]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:02:51 ; elapsed = 00:01:39 . Memory (MB): peak = 5754.238 ; gain = 5057.461
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:02:51 ; elapsed = 00:01:39 . Memory (MB): peak = 5754.238 ; gain = 5057.461
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:51 ; elapsed = 00:01:39 . Memory (MB): peak = 5754.238 ; gain = 5057.461
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:51 ; elapsed = 00:01:39 . Memory (MB): peak = 5754.238 ; gain = 5057.461
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:51 ; elapsed = 00:01:39 . Memory (MB): peak = 5754.238 ; gain = 5057.461
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:51 ; elapsed = 00:01:39 . Memory (MB): peak = 5754.238 ; gain = 5057.461
---------------------------------------------------------------------------------


Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+

---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:51 ; elapsed = 00:01:39 . Memory (MB): peak = 5754.238 ; gain = 5057.461
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:51 ; elapsed = 00:01:39 . Memory (MB): peak = 5754.238 ; gain = 5057.461
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |FDRE |    24|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    24|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:51 ; elapsed = 00:01:39 . Memory (MB): peak = 5754.238 ; gain = 5057.461
---------------------------------------------------------------------------------

Synthesis finished with 0 errors, 0 critical warnings and 18 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:02:51 ; elapsed = 00:01:39 . Memory (MB): peak = 5754.238 ; gain = 5057.461
INFO: [Opt 31-138] Pushed 0 inverter(s).
Parsing XDC File [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/src/xdc/U_PR_B_ooc_optimize.xdc]
Finished Parsing XDC File [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/src/xdc/U_PR_B_ooc_optimize.xdc]
Parsing XDC File [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/src/xdc/U_PR_B_ooc_timing.xdc]
Finished Parsing XDC File [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/src/xdc/U_PR_B_ooc_timing.xdc]
Parsing XDC File [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/src/xdc/U_PR_B_phys.xdc]
WARNING: [Vivado 12-2274] Port hsync_in does not connect to any net. [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/src/xdc/U_PR_B_phys.xdc:18]
WARNING: [Vivado 12-2274] Port vsync_in does not connect to any net. [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/src/xdc/U_PR_B_phys.xdc:19]
CRITICAL WARNING: [Vivado 12-2274] Port b_in[0] does not connect to any net. [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/src/xdc/U_PR_B_phys.xdc:25]
CRITICAL WARNING: [Vivado 12-2274] Port b_in[1] does not connect to any net. [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/src/xdc/U_PR_B_phys.xdc:26]
CRITICAL WARNING: [Vivado 12-2274] Port b_in[2] does not connect to any net. [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/src/xdc/U_PR_B_phys.xdc:27]
CRITICAL WARNING: [Vivado 12-2274] Port b_in[3] does not connect to any net. [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/src/xdc/U_PR_B_phys.xdc:28]
CRITICAL WARNING: [Vivado 12-2274] Port b_in[4] does not connect to any net. [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/src/xdc/U_PR_B_phys.xdc:29]
CRITICAL WARNING: [Vivado 12-2274] Port b_in[5] does not connect to any net. [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/src/xdc/U_PR_B_phys.xdc:30]
CRITICAL WARNING: [Vivado 12-2274] Port b_in[6] does not connect to any net. [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/src/xdc/U_PR_B_phys.xdc:31]
CRITICAL WARNING: [Vivado 12-2274] Port b_in[7] does not connect to any net. [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/src/xdc/U_PR_B_phys.xdc:32]
CRITICAL WARNING: [Vivado 12-2274] Port r_in[0] does not connect to any net. [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/src/xdc/U_PR_B_phys.xdc:57]
CRITICAL WARNING: [Vivado 12-2274] Port r_in[1] does not connect to any net. [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/src/xdc/U_PR_B_phys.xdc:58]
CRITICAL WARNING: [Vivado 12-2274] Port r_in[2] does not connect to any net. [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/src/xdc/U_PR_B_phys.xdc:59]
CRITICAL WARNING: [Vivado 12-2274] Port r_in[3] does not connect to any net. [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/src/xdc/U_PR_B_phys.xdc:60]
CRITICAL WARNING: [Vivado 12-2274] Port r_in[4] does not connect to any net. [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/src/xdc/U_PR_B_phys.xdc:61]
CRITICAL WARNING: [Vivado 12-2274] Port r_in[5] does not connect to any net. [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/src/xdc/U_PR_B_phys.xdc:62]
CRITICAL WARNING: [Vivado 12-2274] Port r_in[6] does not connect to any net. [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/src/xdc/U_PR_B_phys.xdc:63]
CRITICAL WARNING: [Vivado 12-2274] Port r_in[7] does not connect to any net. [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/src/xdc/U_PR_B_phys.xdc:64]
Finished Parsing XDC File [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/src/xdc/U_PR_B_phys.xdc]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 40 Warnings, 32 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:25 . Memory (MB): peak = 5754.238 ; gain = 0.000
# set_property HD.PARTITION 1 [current_design]
# ::debug::gen_hd_timing_constraints -percent 50 -file ../src/xdc/U_PR_B_ooc_budget.xdc
INFO: [Timing 38-35] Done setting XDC timing constraints.
# read_xdc -mode out_of_context ../src/xdc/U_PR_B_ooc_budget.xdc
Parsing XDC File [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/PR_modules/PR_module_A_video_black_and_white/src/xdc/U_PR_B_ooc_budget.xdc]
Finished Parsing XDC File [/home/sanjayr/projects/KC705/git_test/HD_flow_vivado/dvi_video_KV705_LPC_FMC_Vivado_2013_3/PR_modules/PR_module_A_video_black_and_white/src/xdc/U_PR_B_ooc_budget.xdc]
# opt_design
Command: opt_design
INFO: [Common 17-347] Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.05 . Memory (MB): peak = 5754.242 ; gain = 0.000

Starting Logic Optimization Task
Logic Optimization | Checksum: bfe2c312
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: bfe2c312

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5754.242 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant Propagation | Checksum: bfe2c312

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5754.242 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: bfe2c312

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5754.242 ; gain = 0.000
Ending Logic Optimization Task | Checksum: bfe2c312

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5754.242 ; gain = 0.000
Implement Debug Cores | Checksum: bfe2c312

Starting Power Optimization Task
Ending Power Optimization Task | Checksum: bfe2c312

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5754.242 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
INFO: [Common 17-347] Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5754.242 ; gain = 0.000

Phase 1.1 Mandatory Logic Optimization
INFO: [Opt 31-138] Pushed 0 inverter(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5754.242 ; gain = 0.000
Phase 1.1 Mandatory Logic Optimization | Checksum: 99f8b879

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5754.242 ; gain = 0.000

Phase 1.2 Build Super Logic Region (SLR) Database
Phase 1.2 Build Super Logic Region (SLR) Database | Checksum: 99f8b879

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5754.242 ; gain = 0.000

Phase 1.3 Add Constraints
Phase 1.3 Add Constraints | Checksum: 1244fd12

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5754.242 ; gain = 0.000

Phase 1.4 Build Macros
Phase 1.4 Build Macros | Checksum: 1244fd12

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.05 . Memory (MB): peak = 5754.242 ; gain = 0.000

Phase 1.5 Routing Based Site Exclusion
Phase 1.5 Routing Based Site Exclusion | Checksum: 1244fd12

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.05 . Memory (MB): peak = 5754.242 ; gain = 0.000

Phase 1.6 Implementation Feasibility check
Phase 1.6 Implementation Feasibility check | Checksum: 1244fd12

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.07 . Memory (MB): peak = 5754.242 ; gain = 0.000

Phase 1.7 Pre-Place Cells
Phase 1.7 Pre-Place Cells | Checksum: 1244fd12

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.08 . Memory (MB): peak = 5754.242 ; gain = 0.000

Phase 1.8 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.8 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1244fd12

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 5754.242 ; gain = 0.000

Phase 1.9 Build Placer Netlist Model

Phase 1.9.1 Place Init Design

Phase 1.9.1.1 Build Clock Data
Phase 1.9.1.1 Build Clock Data | Checksum: ffffffffd42954de

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 5754.242 ; gain = 0.000
Phase 1.9.1 Place Init Design | Checksum: ffffffffa7ed6f52

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 5754.242 ; gain = 0.000
Phase 1.9 Build Placer Netlist Model | Checksum: ffffffffa7ed6f52

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 5754.242 ; gain = 0.000

Phase 1.10 Constrain Clocks/Macros

Phase 1.10.1 Constrain Global/Regional Clocks
Phase 1.10.1 Constrain Global/Regional Clocks | Checksum: ffffffffa7ed6f52

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.55 . Memory (MB): peak = 5754.242 ; gain = 0.000
Phase 1.10 Constrain Clocks/Macros | Checksum: ffffffffa7ed6f52

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.55 . Memory (MB): peak = 5754.242 ; gain = 0.000

Phase 1.11 Place HD PartPins

Phase 1.11.1 Place OOC PartPins
Phase 1.11.1 Place OOC PartPins | Checksum: ffffffff99d0d298

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.55 . Memory (MB): peak = 5754.242 ; gain = 0.000

Phase 1.11.2 Constrain UC2 PartPins
Phase 1.11.2 Constrain UC2 PartPins | Checksum: ffffffff99d0d298

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.55 . Memory (MB): peak = 5754.242 ; gain = 0.000
Phase 1.11 Place HD PartPins | Checksum: ffffffff99d0d298

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.55 . Memory (MB): peak = 5754.242 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: ffffffff99d0d298

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.56 . Memory (MB): peak = 5754.242 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Run Budgeter
Phase 2.1 Run Budgeter | Checksum: 1a047813

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.99 . Memory (MB): peak = 5754.242 ; gain = 0.000
Phase 2 Global Placement | Checksum: ffffffffd6e5de26

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 5764.238 ; gain = 9.996

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: ffffffffd6e5de26

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 5764.238 ; gain = 9.996

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 75789977

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 5764.238 ; gain = 9.996

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 3acfb2a6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 5764.238 ; gain = 9.996

Phase 3.4 Timing Path Optimizer
Phase 3.4 Timing Path Optimizer | Checksum: 7709fa1f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 5764.238 ; gain = 9.996

Phase 3.5 Commit Small Macros & Core Logic
Phase 3.5 Commit Small Macros & Core Logic | Checksum: 2d663d03

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 5784.246 ; gain = 30.004

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2d663d03

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 5784.246 ; gain = 30.004
Phase 3 Detail Placement | Checksum: 2d663d03

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 5784.246 ; gain = 30.004

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Placement Timing Optimization
Phase 4.1 Post Placement Timing Optimization | Checksum: ffffffffdeb702c7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 5784.246 ; gain = 30.004

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: ffffffffdeb702c7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 5784.246 ; gain = 30.004

Phase 4.3 Placer Reporting

Phase 4.3.1 Congestion Reporting
Phase 4.3.1 Congestion Reporting | Checksum: ffffffffdeb702c7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 5784.246 ; gain = 30.004

Phase 4.3.2 updateTiming final
Phase 4.3.2 updateTiming final | Checksum: 1f4089ea

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 5784.246 ; gain = 30.004

Phase 4.3.3 Dump Critical Paths 
Phase 4.3.3 Dump Critical Paths  | Checksum: 1f4089ea

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 5784.246 ; gain = 30.004

Phase 4.3.4 Restore STA
Phase 4.3.4 Restore STA | Checksum: 1f4089ea

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 5784.246 ; gain = 30.004

Phase 4.3.5 Print Final WNS
INFO: [Place 30-100] Post Placement Timing Summary | WNS=2.028  | TNS=0.000  |

Phase 4.3.5 Print Final WNS | Checksum: 1f4089ea

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 5784.246 ; gain = 30.004
Phase 4.3 Placer Reporting | Checksum: 1f4089ea

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 5784.246 ; gain = 30.004

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1f4089ea

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 5784.246 ; gain = 30.004
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1f4089ea

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 5784.246 ; gain = 30.004
Ending Placer Task | Checksum: 49a9eb33

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 5784.246 ; gain = 30.004
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
INFO: [Common 17-347] Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Starting Route Task

Phase 1 Build RT Design

Phase 1.1 Build Netlist & NodeGraph (MT)
Phase 1.1 Build Netlist & NodeGraph (MT) | Checksum: d15da69a

Time (s): cpu = 00:00:47 ; elapsed = 00:00:33 . Memory (MB): peak = 5897.992 ; gain = 113.746
Phase 1 Build RT Design | Checksum: f7c9d31f

Time (s): cpu = 00:00:47 ; elapsed = 00:00:33 . Memory (MB): peak = 5897.992 ; gain = 113.746

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f7c9d31f

Time (s): cpu = 00:00:47 ; elapsed = 00:00:33 . Memory (MB): peak = 5897.992 ; gain = 113.746

Phase 2.2 Restore Routing
Phase 2.2 Restore Routing | Checksum: f7c9d31f

Time (s): cpu = 00:00:47 ; elapsed = 00:00:33 . Memory (MB): peak = 5903.988 ; gain = 119.742

Phase 2.3 Special Net Routing
Phase 2.3 Special Net Routing | Checksum: f7c9d31f

Time (s): cpu = 00:00:47 ; elapsed = 00:00:33 . Memory (MB): peak = 5905.988 ; gain = 121.742

Phase 2.4 Local Clock Net Routing
Phase 2.4 Local Clock Net Routing | Checksum: f7c9d31f

Time (s): cpu = 00:00:47 ; elapsed = 00:00:33 . Memory (MB): peak = 5905.988 ; gain = 121.742

Phase 2.5 Update Timing

Phase 2.5.1 Update timing with NCN CRPR

Phase 2.5.1.1 Hold Budgeting
Phase 2.5.1.1 Hold Budgeting | Checksum: f7c9d31f

Time (s): cpu = 00:00:47 ; elapsed = 00:00:33 . Memory (MB): peak = 5905.988 ; gain = 121.742
Phase 2.5.1 Update timing with NCN CRPR | Checksum: f7c9d31f

Time (s): cpu = 00:00:47 ; elapsed = 00:00:33 . Memory (MB): peak = 5905.988 ; gain = 121.742
Phase 2.5 Update Timing | Checksum: f7c9d31f

Time (s): cpu = 00:00:47 ; elapsed = 00:00:33 . Memory (MB): peak = 5905.988 ; gain = 121.742
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.07   | TNS=0      | WHS=-0.125 | THS=-1.38  |


Phase 2.6 Budgeting
Phase 2.6 Budgeting | Checksum: f7c9d31f

Time (s): cpu = 00:00:47 ; elapsed = 00:00:33 . Memory (MB): peak = 5905.988 ; gain = 121.742
Phase 2 Router Initialization | Checksum: f7c9d31f

Time (s): cpu = 00:00:47 ; elapsed = 00:00:33 . Memory (MB): peak = 5905.988 ; gain = 121.742

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 6967d830

Time (s): cpu = 00:00:47 ; elapsed = 00:00:34 . Memory (MB): peak = 5907.988 ; gain = 123.742

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Remove Overlaps
 Number of Nodes with overlaps = 0
Phase 4.1.1 Remove Overlaps | Checksum: 17e42b75a

Time (s): cpu = 00:00:47 ; elapsed = 00:00:34 . Memory (MB): peak = 5907.988 ; gain = 123.742

Phase 4.1.2 Update Timing
Phase 4.1.2 Update Timing | Checksum: 17e42b75a

Time (s): cpu = 00:00:47 ; elapsed = 00:00:34 . Memory (MB): peak = 5908.988 ; gain = 124.742
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.07   | TNS=0      | WHS=N/A    | THS=N/A    |


Phase 4.1.3 collectNewHoldAndFix
Phase 4.1.3 collectNewHoldAndFix | Checksum: 17e42b75a

Time (s): cpu = 00:00:47 ; elapsed = 00:00:34 . Memory (MB): peak = 5908.988 ; gain = 124.742
Phase 4.1 Global Iteration 0 | Checksum: 17e42b75a

Time (s): cpu = 00:00:47 ; elapsed = 00:00:34 . Memory (MB): peak = 5908.988 ; gain = 124.742
Phase 4 Rip-up And Reroute | Checksum: 17e42b75a

Time (s): cpu = 00:00:47 ; elapsed = 00:00:34 . Memory (MB): peak = 5908.988 ; gain = 124.742

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 17e42b75a

Time (s): cpu = 00:00:47 ; elapsed = 00:00:34 . Memory (MB): peak = 5908.988 ; gain = 124.742
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.07   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 17e42b75a

Time (s): cpu = 00:00:47 ; elapsed = 00:00:34 . Memory (MB): peak = 5908.988 ; gain = 124.742

Phase 6 Post Hold Fix

Phase 6.1 Full Hold Analysis

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 17e42b75a

Time (s): cpu = 00:00:47 ; elapsed = 00:00:34 . Memory (MB): peak = 5908.988 ; gain = 124.742
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.07   | TNS=0      | WHS=0.149  | THS=0      |

Phase 6.1 Full Hold Analysis | Checksum: 17e42b75a

Time (s): cpu = 00:00:47 ; elapsed = 00:00:34 . Memory (MB): peak = 5908.988 ; gain = 124.742
Phase 6 Post Hold Fix | Checksum: 17e42b75a

Time (s): cpu = 00:00:47 ; elapsed = 00:00:34 . Memory (MB): peak = 5908.988 ; gain = 124.742

Router Utilization Summary
  Global Vertical Wire Utilization    = 0.0015748 %
  Global Horizontal Wire Utilization  = 0.00113478 %
  Total Num Pips                      = 266
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 7 Verifying routed nets

 Verification completed successfully
Phase 7 Verifying routed nets | Checksum: 17e42b75a

Time (s): cpu = 00:00:48 ; elapsed = 00:00:34 . Memory (MB): peak = 5910.988 ; gain = 126.742

Phase 8 Depositing Routes
Phase 8 Depositing Routes | Checksum: 17e42b75a

Time (s): cpu = 00:00:48 ; elapsed = 00:00:34 . Memory (MB): peak = 5910.988 ; gain = 126.742

Phase 9 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=2.074  | TNS=0.000  | WHS=0.150  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 9 Post Router Timing | Checksum: 17e42b75a

Time (s): cpu = 00:00:48 ; elapsed = 00:00:34 . Memory (MB): peak = 5910.988 ; gain = 126.742
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: 17e42b75a

Time (s): cpu = 00:00:48 ; elapsed = 00:00:34 . Memory (MB): peak = 5910.988 ; gain = 126.742

Routing Is Done.

Time (s): cpu = 00:00:48 ; elapsed = 00:00:34 . Memory (MB): peak = 5910.988 ; gain = 126.742
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:34 . Memory (MB): peak = 5910.988 ; gain = 126.742
# write_checkpoint -force ./U_PR_B_route_design.dcp
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5910.992 ; gain = 0.000
# report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1 -file ./U_PR_B_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_timing -delay_type min_max -max_paths 10 -sort_by group -input_pins -name timing_2 -file ./U_PR_B_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type min_max -sort_by group.
# close_project
exit
INFO: [Common 17-206] Exiting Vivado at Tue Dec  3 11:44:21 2013...
