Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: Top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Top"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : Top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\imana\OneDrive\Documents\GitHub\Assignment4_TextDisplay\VGA_SignalGen.v" into library work
Parsing module <VGA_SignalGen>.
Analyzing Verilog file "C:\Users\imana\OneDrive\Documents\GitHub\Assignment4_TextDisplay\VGA_Dispatch.v" into library work
Parsing module <VGA_Dispatch>.
Analyzing Verilog file "C:\Users\imana\OneDrive\Documents\GitHub\Assignment4_TextDisplay\ipcore_dir\ram.v" into library work
Parsing module <ram>.
Analyzing Verilog file "C:\Users\imana\OneDrive\Documents\GitHub\Assignment4_TextDisplay\VGA_Controller.v" into library work
Parsing module <VGA_Controller>.
Analyzing Verilog file "C:\Users\imana\OneDrive\Documents\GitHub\Assignment4_TextDisplay\DispatchAndRam.v" into library work
Parsing module <DispatchAndRam>.
Analyzing Verilog file "C:\Users\imana\OneDrive\Documents\GitHub\Assignment4_TextDisplay\Top.v" into library work
Parsing module <Top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Top>.

Elaborating module <IBUFG>.

Elaborating module <BUFG>.

Elaborating module <VGA_Controller>.

Elaborating module <VGA_SignalGen>.

Elaborating module <DispatchAndRam>.

Elaborating module <VGA_Dispatch>.

Elaborating module <ram>.
WARNING:HDLCompiler:1499 - "C:\Users\imana\OneDrive\Documents\GitHub\Assignment4_TextDisplay\ipcore_dir\ram.v" Line 39: Empty module <ram> remains a black box.
WARNING:HDLCompiler:1127 - "C:\Users\imana\OneDrive\Documents\GitHub\Assignment4_TextDisplay\Top.v" Line 40: Assignment to readDataB ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "C:\Users\imana\OneDrive\Documents\GitHub\Assignment4_TextDisplay\Top.v" Line 30: Net <writeDataB[15]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\imana\OneDrive\Documents\GitHub\Assignment4_TextDisplay\Top.v" Line 31: Net <writeEnableB> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\imana\OneDrive\Documents\GitHub\Assignment4_TextDisplay\Top.v" Line 32: Net <addressB[15]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Top>.
    Related source file is "C:\Users\imana\OneDrive\Documents\GitHub\Assignment4_TextDisplay\Top.v".
INFO:Xst:3210 - "C:\Users\imana\OneDrive\Documents\GitHub\Assignment4_TextDisplay\Top.v" line 39: Output port <readDataB> of the instance <DAR> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <writeDataB> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <addressB> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <writeEnableB> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <Top> synthesized.

Synthesizing Unit <VGA_Controller>.
    Related source file is "C:\Users\imana\OneDrive\Documents\GitHub\Assignment4_TextDisplay\VGA_Controller.v".
WARNING:Xst:647 - Input <ASCIIColChar<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 14-bit adder for signal <n0020[13:0]> created at line 52.
    Found 1-bit 8-to-1 multiplexer for signal <PixelOnOff> created at line 59.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   9 Multiplexer(s).
Unit <VGA_Controller> synthesized.

Synthesizing Unit <VGA_SignalGen>.
    Related source file is "C:\Users\imana\OneDrive\Documents\GitHub\Assignment4_TextDisplay\VGA_SignalGen.v".
        HorzPixelCount = 800
        HorzPixNBITS = 10
        VertPixelCount = 525
        VertPixNBITS = 10
        subPixelCountNBITS = 2
        subPixFreqDivision = 4
        HorzBackPorch = 48
        HorzFrontPorch = 16
        HorzActiveReg = 640
        VertBackPorch = 33
        VertFrontPorch = 10
        VertActiveReg = 480
        HSyncReg = 96
        VSyncReg = 2
    Found 10-bit register for signal <PixelCount>.
    Found 10-bit register for signal <LineCount>.
    Found 1-bit register for signal <Vsync>.
    Found 1-bit register for signal <Hsync>.
    Found 8-bit register for signal <ColorOut>.
    Found 2-bit register for signal <subPixelCount>.
    Found 2-bit adder for signal <subPixelCount[1]_GND_5_o_add_2_OUT> created at line 68.
    Found 10-bit adder for signal <PixelCount[9]_GND_5_o_add_6_OUT> created at line 76.
    Found 10-bit adder for signal <LineCount[9]_GND_5_o_add_10_OUT> created at line 86.
    Found 10-bit comparator lessequal for signal <n0010> created at line 89
    Found 10-bit comparator greater for signal <LineCount[9]_GND_5_o_LessThan_14_o> created at line 89
    Found 10-bit comparator lessequal for signal <n0017> created at line 91
    Found 10-bit comparator greater for signal <PixelCount[9]_PWR_5_o_LessThan_17_o> created at line 91
    Found 10-bit comparator greater for signal <PixelCount[9]_PWR_5_o_LessThan_19_o> created at line 92
    Found 10-bit comparator greater for signal <LineCount[9]_GND_5_o_LessThan_21_o> created at line 92
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   6 Comparator(s).
Unit <VGA_SignalGen> synthesized.

Synthesizing Unit <DispatchAndRam>.
    Related source file is "C:\Users\imana\OneDrive\Documents\GitHub\Assignment4_TextDisplay\DispatchAndRam.v".
WARNING:Xst:647 - Input <addressB<15:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <DispatchAndRam> synthesized.

Synthesizing Unit <VGA_Dispatch>.
    Related source file is "C:\Users\imana\OneDrive\Documents\GitHub\Assignment4_TextDisplay\VGA_Dispatch.v".
    Found 16-bit register for signal <ASCIIColChar>.
    Found 16-bit register for signal <AddressA>.
    Found 11-bit adder for signal <n0026[10:0]> created at line 36.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <VGA_Dispatch> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 10-bit adder                                          : 2
 11-bit adder                                          : 1
 14-bit adder                                          : 1
 2-bit adder                                           : 1
# Registers                                            : 8
 1-bit register                                        : 2
 10-bit register                                       : 2
 16-bit register                                       : 2
 2-bit register                                        : 1
 8-bit register                                        : 1
# Comparators                                          : 6
 10-bit comparator greater                             : 4
 10-bit comparator lessequal                           : 2
# Multiplexers                                         : 12
 1-bit 2-to-1 multiplexer                              : 8
 1-bit 8-to-1 multiplexer                              : 1
 16-bit 2-to-1 multiplexer                             : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/ram.ngc>.
Loading core <ram> for timing and area information for instance <R>.
WARNING:Xst:2677 - Node <AddressA_15> of sequential type is unconnected in block <Dispatch>.

Synthesizing (advanced) Unit <VGA_SignalGen>.
The following registers are absorbed into counter <subPixelCount>: 1 register on signal <subPixelCount>.
The following registers are absorbed into counter <PixelCount>: 1 register on signal <PixelCount>.
The following registers are absorbed into counter <LineCount>: 1 register on signal <LineCount>.
Unit <VGA_SignalGen> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 11-bit adder                                          : 1
 14-bit adder                                          : 1
# Counters                                             : 3
 10-bit up counter                                     : 2
 2-bit up counter                                      : 1
# Registers                                            : 42
 Flip-Flops                                            : 42
# Comparators                                          : 6
 10-bit comparator greater                             : 4
 10-bit comparator lessequal                           : 2
# Multiplexers                                         : 12
 1-bit 2-to-1 multiplexer                              : 8
 1-bit 8-to-1 multiplexer                              : 1
 16-bit 2-to-1 multiplexer                             : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Top> ...

Optimizing unit <VGA_Controller> ...

Optimizing unit <VGA_SignalGen> ...

Optimizing unit <VGA_Dispatch> ...
WARNING:Xst:1710 - FF/Latch <DAR/Dispatch/AddressA_14> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <DAR/Dispatch/AddressA_15> of sequential type is unconnected in block <Top>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Top, actual ratio is 4.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 62
 Flip-Flops                                            : 62

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 532
#      GND                         : 2
#      INV                         : 3
#      LUT1                        : 18
#      LUT2                        : 12
#      LUT3                        : 2
#      LUT4                        : 13
#      LUT5                        : 76
#      LUT6                        : 333
#      MUXCY                       : 18
#      MUXF7                       : 33
#      VCC                         : 2
#      XORCY                       : 20
# FlipFlops/Latches                : 72
#      FD                          : 14
#      FDE                         : 28
#      FDR                         : 2
#      FDRE                        : 28
# RAMS                             : 32
#      RAMB16BWER                  : 32
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 12
#      IBUF                        : 1
#      IBUFG                       : 1
#      OBUF                        : 10

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              72  out of  18224     0%  
 Number of Slice LUTs:                  457  out of   9112     5%  
    Number used as Logic:               457  out of   9112     5%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    482
   Number with an unused Flip Flop:     410  out of    482    85%  
   Number with an unused LUT:            25  out of    482     5%  
   Number of fully used LUT-FF pairs:    47  out of    482     9%  
   Number of unique control sets:        10

IO Utilization: 
 Number of IOs:                          12
 Number of bonded IOBs:                  12  out of    232     5%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               32  out of     32   100%  
    Number using Block RAM only:         32
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
extClk                             | IBUFG+BUFG             | 104   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 7.465ns (Maximum Frequency: 133.966MHz)
   Minimum input arrival time before clock: 3.648ns
   Maximum output required time after clock: 3.597ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'extClk'
  Clock period: 7.465ns (frequency: 133.966MHz)
  Total number of paths / destination ports: 11693 / 494
-------------------------------------------------------------------------
Delay:               7.465ns (Levels of Logic = 8)
  Source:            DAR/R/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2 (FF)
  Destination:       Cont/SignalGen/ColorOut_7 (FF)
  Source Clock:      extClk rising
  Destination Clock: extClk rising

  Data Path: DAR/R/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2 to Cont/SignalGen/ColorOut_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q            128   0.447   2.315  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2 (U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<2>)
     LUT6:I0->O            1   0.203   0.827  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_87 (U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_87)
     LUT6:I2->O            1   0.203   0.000  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_32 (U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_32)
     MUXF7:I1->O           2   0.140   0.864  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f7_1 (douta<11>)
     end scope: 'DAR/R:douta<11>'
     LUT6:I2->O            1   0.203   0.808  Cont/Mmux_PixelOnOff_3_SW0 (N8)
     LUT5:I2->O            1   0.205   0.000  Cont/Mmux_PixelOnOff_3 (Cont/Mmux_PixelOnOff_3)
     MUXF7:I1->O           8   0.140   0.803  Cont/Mmux_PixelOnOff_2_f7 (Cont/PixelOnOff)
     LUT2:I1->O            1   0.205   0.000  Cont/ASCIIColChar[15]_PixelOnOff_and_4_OUT<0>1 (Cont/ASCIIColChar[15]_PixelOnOff_and_4_OUT<0>)
     FDRE:D                    0.102          Cont/SignalGen/ColorOut_0
    ----------------------------------------
    Total                      7.465ns (1.848ns logic, 5.617ns route)
                                       (24.8% logic, 75.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'extClk'
  Total number of paths / destination ports: 40 / 40
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       Cont/SignalGen/ColorOut_7 (FF)
  Destination Clock: extClk rising

  Data Path: rst to Cont/SignalGen/ColorOut_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.222   0.992  rst_IBUF (rst_IBUF)
     LUT6:I2->O            8   0.203   0.802  Cont/SignalGen/_n01017 (Cont/SignalGen/_n0101)
     FDRE:R                    0.430          Cont/SignalGen/ColorOut_0
    ----------------------------------------
    Total                      3.648ns (1.855ns logic, 1.793ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'extClk'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            Cont/SignalGen/ColorOut_7 (FF)
  Destination:       ColorOut<7> (PAD)
  Source Clock:      extClk rising

  Data Path: Cont/SignalGen/ColorOut_7 to ColorOut<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.447   0.579  Cont/SignalGen/ColorOut_7 (Cont/SignalGen/ColorOut_7)
     OBUF:I->O                 2.571          ColorOut_7_OBUF (ColorOut<7>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock extClk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
extClk         |    7.465|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 9.23 secs
 
--> 

Total memory usage is 298632 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   13 (   0 filtered)
Number of infos    :    1 (   0 filtered)

