// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module IMG2RLE_IMG2RLE_Pipeline_9 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        zig_zag_31_address0,
        zig_zag_31_ce0,
        zig_zag_31_we0,
        zig_zag_31_d0,
        zig_zag_30_address0,
        zig_zag_30_ce0,
        zig_zag_30_we0,
        zig_zag_30_d0,
        zig_zag_29_address0,
        zig_zag_29_ce0,
        zig_zag_29_we0,
        zig_zag_29_d0,
        zig_zag_28_address0,
        zig_zag_28_ce0,
        zig_zag_28_we0,
        zig_zag_28_d0,
        zig_zag_27_address0,
        zig_zag_27_ce0,
        zig_zag_27_we0,
        zig_zag_27_d0,
        zig_zag_26_address0,
        zig_zag_26_ce0,
        zig_zag_26_we0,
        zig_zag_26_d0,
        zig_zag_25_address0,
        zig_zag_25_ce0,
        zig_zag_25_we0,
        zig_zag_25_d0,
        zig_zag_24_address0,
        zig_zag_24_ce0,
        zig_zag_24_we0,
        zig_zag_24_d0,
        zig_zag_23_address0,
        zig_zag_23_ce0,
        zig_zag_23_we0,
        zig_zag_23_d0,
        zig_zag_22_address0,
        zig_zag_22_ce0,
        zig_zag_22_we0,
        zig_zag_22_d0,
        zig_zag_21_address0,
        zig_zag_21_ce0,
        zig_zag_21_we0,
        zig_zag_21_d0,
        zig_zag_20_address0,
        zig_zag_20_ce0,
        zig_zag_20_we0,
        zig_zag_20_d0,
        zig_zag_19_address0,
        zig_zag_19_ce0,
        zig_zag_19_we0,
        zig_zag_19_d0,
        zig_zag_18_address0,
        zig_zag_18_ce0,
        zig_zag_18_we0,
        zig_zag_18_d0,
        zig_zag_17_address0,
        zig_zag_17_ce0,
        zig_zag_17_we0,
        zig_zag_17_d0,
        zig_zag_16_address0,
        zig_zag_16_ce0,
        zig_zag_16_we0,
        zig_zag_16_d0,
        zig_zag_15_address0,
        zig_zag_15_ce0,
        zig_zag_15_we0,
        zig_zag_15_d0,
        zig_zag_14_address0,
        zig_zag_14_ce0,
        zig_zag_14_we0,
        zig_zag_14_d0,
        zig_zag_13_address0,
        zig_zag_13_ce0,
        zig_zag_13_we0,
        zig_zag_13_d0,
        zig_zag_12_address0,
        zig_zag_12_ce0,
        zig_zag_12_we0,
        zig_zag_12_d0,
        zig_zag_11_address0,
        zig_zag_11_ce0,
        zig_zag_11_we0,
        zig_zag_11_d0,
        zig_zag_10_address0,
        zig_zag_10_ce0,
        zig_zag_10_we0,
        zig_zag_10_d0,
        zig_zag_9_address0,
        zig_zag_9_ce0,
        zig_zag_9_we0,
        zig_zag_9_d0,
        zig_zag_8_address0,
        zig_zag_8_ce0,
        zig_zag_8_we0,
        zig_zag_8_d0,
        zig_zag_7_address0,
        zig_zag_7_ce0,
        zig_zag_7_we0,
        zig_zag_7_d0,
        zig_zag_6_address0,
        zig_zag_6_ce0,
        zig_zag_6_we0,
        zig_zag_6_d0,
        zig_zag_5_address0,
        zig_zag_5_ce0,
        zig_zag_5_we0,
        zig_zag_5_d0,
        zig_zag_4_address0,
        zig_zag_4_ce0,
        zig_zag_4_we0,
        zig_zag_4_d0,
        zig_zag_3_address0,
        zig_zag_3_ce0,
        zig_zag_3_we0,
        zig_zag_3_d0,
        zig_zag_2_address0,
        zig_zag_2_ce0,
        zig_zag_2_we0,
        zig_zag_2_d0,
        zig_zag_1_address0,
        zig_zag_1_ce0,
        zig_zag_1_we0,
        zig_zag_1_d0,
        zig_zag_address0,
        zig_zag_ce0,
        zig_zag_we0,
        zig_zag_d0
);

parameter    ap_ST_fsm_state1 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [2:0] zig_zag_31_address0;
output   zig_zag_31_ce0;
output   zig_zag_31_we0;
output  [15:0] zig_zag_31_d0;
output  [2:0] zig_zag_30_address0;
output   zig_zag_30_ce0;
output   zig_zag_30_we0;
output  [15:0] zig_zag_30_d0;
output  [2:0] zig_zag_29_address0;
output   zig_zag_29_ce0;
output   zig_zag_29_we0;
output  [15:0] zig_zag_29_d0;
output  [2:0] zig_zag_28_address0;
output   zig_zag_28_ce0;
output   zig_zag_28_we0;
output  [15:0] zig_zag_28_d0;
output  [2:0] zig_zag_27_address0;
output   zig_zag_27_ce0;
output   zig_zag_27_we0;
output  [15:0] zig_zag_27_d0;
output  [2:0] zig_zag_26_address0;
output   zig_zag_26_ce0;
output   zig_zag_26_we0;
output  [15:0] zig_zag_26_d0;
output  [2:0] zig_zag_25_address0;
output   zig_zag_25_ce0;
output   zig_zag_25_we0;
output  [15:0] zig_zag_25_d0;
output  [2:0] zig_zag_24_address0;
output   zig_zag_24_ce0;
output   zig_zag_24_we0;
output  [15:0] zig_zag_24_d0;
output  [2:0] zig_zag_23_address0;
output   zig_zag_23_ce0;
output   zig_zag_23_we0;
output  [15:0] zig_zag_23_d0;
output  [2:0] zig_zag_22_address0;
output   zig_zag_22_ce0;
output   zig_zag_22_we0;
output  [15:0] zig_zag_22_d0;
output  [2:0] zig_zag_21_address0;
output   zig_zag_21_ce0;
output   zig_zag_21_we0;
output  [15:0] zig_zag_21_d0;
output  [2:0] zig_zag_20_address0;
output   zig_zag_20_ce0;
output   zig_zag_20_we0;
output  [15:0] zig_zag_20_d0;
output  [2:0] zig_zag_19_address0;
output   zig_zag_19_ce0;
output   zig_zag_19_we0;
output  [15:0] zig_zag_19_d0;
output  [2:0] zig_zag_18_address0;
output   zig_zag_18_ce0;
output   zig_zag_18_we0;
output  [15:0] zig_zag_18_d0;
output  [2:0] zig_zag_17_address0;
output   zig_zag_17_ce0;
output   zig_zag_17_we0;
output  [15:0] zig_zag_17_d0;
output  [2:0] zig_zag_16_address0;
output   zig_zag_16_ce0;
output   zig_zag_16_we0;
output  [15:0] zig_zag_16_d0;
output  [2:0] zig_zag_15_address0;
output   zig_zag_15_ce0;
output   zig_zag_15_we0;
output  [15:0] zig_zag_15_d0;
output  [2:0] zig_zag_14_address0;
output   zig_zag_14_ce0;
output   zig_zag_14_we0;
output  [15:0] zig_zag_14_d0;
output  [2:0] zig_zag_13_address0;
output   zig_zag_13_ce0;
output   zig_zag_13_we0;
output  [15:0] zig_zag_13_d0;
output  [2:0] zig_zag_12_address0;
output   zig_zag_12_ce0;
output   zig_zag_12_we0;
output  [15:0] zig_zag_12_d0;
output  [2:0] zig_zag_11_address0;
output   zig_zag_11_ce0;
output   zig_zag_11_we0;
output  [15:0] zig_zag_11_d0;
output  [2:0] zig_zag_10_address0;
output   zig_zag_10_ce0;
output   zig_zag_10_we0;
output  [15:0] zig_zag_10_d0;
output  [2:0] zig_zag_9_address0;
output   zig_zag_9_ce0;
output   zig_zag_9_we0;
output  [15:0] zig_zag_9_d0;
output  [2:0] zig_zag_8_address0;
output   zig_zag_8_ce0;
output   zig_zag_8_we0;
output  [15:0] zig_zag_8_d0;
output  [2:0] zig_zag_7_address0;
output   zig_zag_7_ce0;
output   zig_zag_7_we0;
output  [15:0] zig_zag_7_d0;
output  [2:0] zig_zag_6_address0;
output   zig_zag_6_ce0;
output   zig_zag_6_we0;
output  [15:0] zig_zag_6_d0;
output  [2:0] zig_zag_5_address0;
output   zig_zag_5_ce0;
output   zig_zag_5_we0;
output  [15:0] zig_zag_5_d0;
output  [2:0] zig_zag_4_address0;
output   zig_zag_4_ce0;
output   zig_zag_4_we0;
output  [15:0] zig_zag_4_d0;
output  [2:0] zig_zag_3_address0;
output   zig_zag_3_ce0;
output   zig_zag_3_we0;
output  [15:0] zig_zag_3_d0;
output  [2:0] zig_zag_2_address0;
output   zig_zag_2_ce0;
output   zig_zag_2_we0;
output  [15:0] zig_zag_2_d0;
output  [2:0] zig_zag_1_address0;
output   zig_zag_1_ce0;
output   zig_zag_1_we0;
output  [15:0] zig_zag_1_d0;
output  [2:0] zig_zag_address0;
output   zig_zag_ce0;
output   zig_zag_we0;
output  [15:0] zig_zag_d0;

reg ap_idle;
reg zig_zag_31_ce0;
reg zig_zag_31_we0;
reg zig_zag_30_ce0;
reg zig_zag_30_we0;
reg zig_zag_29_ce0;
reg zig_zag_29_we0;
reg zig_zag_28_ce0;
reg zig_zag_28_we0;
reg zig_zag_27_ce0;
reg zig_zag_27_we0;
reg zig_zag_26_ce0;
reg zig_zag_26_we0;
reg zig_zag_25_ce0;
reg zig_zag_25_we0;
reg zig_zag_24_ce0;
reg zig_zag_24_we0;
reg zig_zag_23_ce0;
reg zig_zag_23_we0;
reg zig_zag_22_ce0;
reg zig_zag_22_we0;
reg zig_zag_21_ce0;
reg zig_zag_21_we0;
reg zig_zag_20_ce0;
reg zig_zag_20_we0;
reg zig_zag_19_ce0;
reg zig_zag_19_we0;
reg zig_zag_18_ce0;
reg zig_zag_18_we0;
reg zig_zag_17_ce0;
reg zig_zag_17_we0;
reg zig_zag_16_ce0;
reg zig_zag_16_we0;
reg zig_zag_15_ce0;
reg zig_zag_15_we0;
reg zig_zag_14_ce0;
reg zig_zag_14_we0;
reg zig_zag_13_ce0;
reg zig_zag_13_we0;
reg zig_zag_12_ce0;
reg zig_zag_12_we0;
reg zig_zag_11_ce0;
reg zig_zag_11_we0;
reg zig_zag_10_ce0;
reg zig_zag_10_we0;
reg zig_zag_9_ce0;
reg zig_zag_9_we0;
reg zig_zag_8_ce0;
reg zig_zag_8_we0;
reg zig_zag_7_ce0;
reg zig_zag_7_we0;
reg zig_zag_6_ce0;
reg zig_zag_6_we0;
reg zig_zag_5_ce0;
reg zig_zag_5_we0;
reg zig_zag_4_ce0;
reg zig_zag_4_we0;
reg zig_zag_3_ce0;
reg zig_zag_3_we0;
reg zig_zag_2_ce0;
reg zig_zag_2_we0;
reg zig_zag_1_ce0;
reg zig_zag_1_we0;
reg zig_zag_ce0;
reg zig_zag_we0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_block_state1_pp0_stage0_iter0;
wire   [0:0] icmp_ln115_fu_672_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [63:0] zext_ln115_fu_630_p1;
reg   [7:0] arrayinit_curidx95_i979_fu_156;
wire   [7:0] add_ln115_fu_666_p2;
wire    ap_loop_init;
reg   [7:0] ap_sig_allocacmp_arrayinit_curidx95_i979_load;
wire   [4:0] trunc_ln115_fu_616_p1;
wire   [2:0] lshr_ln1_fu_620_p4;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 arrayinit_curidx95_i979_fu_156 = 8'd0;
#0 ap_done_reg = 1'b0;
end

IMG2RLE_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        arrayinit_curidx95_i979_fu_156 <= add_ln115_fu_666_p2;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1_pp0_stage0_iter0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln115_fu_672_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_arrayinit_curidx95_i979_load = 8'd0;
    end else begin
        ap_sig_allocacmp_arrayinit_curidx95_i979_load = arrayinit_curidx95_i979_fu_156;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_10_ce0 = 1'b1;
    end else begin
        zig_zag_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln115_fu_616_p1 == 5'd10) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_10_we0 = 1'b1;
    end else begin
        zig_zag_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_11_ce0 = 1'b1;
    end else begin
        zig_zag_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln115_fu_616_p1 == 5'd11) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_11_we0 = 1'b1;
    end else begin
        zig_zag_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_12_ce0 = 1'b1;
    end else begin
        zig_zag_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln115_fu_616_p1 == 5'd12) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_12_we0 = 1'b1;
    end else begin
        zig_zag_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_13_ce0 = 1'b1;
    end else begin
        zig_zag_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln115_fu_616_p1 == 5'd13) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_13_we0 = 1'b1;
    end else begin
        zig_zag_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_14_ce0 = 1'b1;
    end else begin
        zig_zag_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln115_fu_616_p1 == 5'd14) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_14_we0 = 1'b1;
    end else begin
        zig_zag_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_15_ce0 = 1'b1;
    end else begin
        zig_zag_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln115_fu_616_p1 == 5'd15) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_15_we0 = 1'b1;
    end else begin
        zig_zag_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_16_ce0 = 1'b1;
    end else begin
        zig_zag_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln115_fu_616_p1 == 5'd16) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_16_we0 = 1'b1;
    end else begin
        zig_zag_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_17_ce0 = 1'b1;
    end else begin
        zig_zag_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln115_fu_616_p1 == 5'd17) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_17_we0 = 1'b1;
    end else begin
        zig_zag_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_18_ce0 = 1'b1;
    end else begin
        zig_zag_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln115_fu_616_p1 == 5'd18) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_18_we0 = 1'b1;
    end else begin
        zig_zag_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_19_ce0 = 1'b1;
    end else begin
        zig_zag_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln115_fu_616_p1 == 5'd19) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_19_we0 = 1'b1;
    end else begin
        zig_zag_19_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_1_ce0 = 1'b1;
    end else begin
        zig_zag_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln115_fu_616_p1 == 5'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_1_we0 = 1'b1;
    end else begin
        zig_zag_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_20_ce0 = 1'b1;
    end else begin
        zig_zag_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln115_fu_616_p1 == 5'd20) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_20_we0 = 1'b1;
    end else begin
        zig_zag_20_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_21_ce0 = 1'b1;
    end else begin
        zig_zag_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln115_fu_616_p1 == 5'd21) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_21_we0 = 1'b1;
    end else begin
        zig_zag_21_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_22_ce0 = 1'b1;
    end else begin
        zig_zag_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln115_fu_616_p1 == 5'd22) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_22_we0 = 1'b1;
    end else begin
        zig_zag_22_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_23_ce0 = 1'b1;
    end else begin
        zig_zag_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln115_fu_616_p1 == 5'd23) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_23_we0 = 1'b1;
    end else begin
        zig_zag_23_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_24_ce0 = 1'b1;
    end else begin
        zig_zag_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln115_fu_616_p1 == 5'd24) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_24_we0 = 1'b1;
    end else begin
        zig_zag_24_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_25_ce0 = 1'b1;
    end else begin
        zig_zag_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln115_fu_616_p1 == 5'd25) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_25_we0 = 1'b1;
    end else begin
        zig_zag_25_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_26_ce0 = 1'b1;
    end else begin
        zig_zag_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln115_fu_616_p1 == 5'd26) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_26_we0 = 1'b1;
    end else begin
        zig_zag_26_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_27_ce0 = 1'b1;
    end else begin
        zig_zag_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln115_fu_616_p1 == 5'd27) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_27_we0 = 1'b1;
    end else begin
        zig_zag_27_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_28_ce0 = 1'b1;
    end else begin
        zig_zag_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln115_fu_616_p1 == 5'd28) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_28_we0 = 1'b1;
    end else begin
        zig_zag_28_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_29_ce0 = 1'b1;
    end else begin
        zig_zag_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln115_fu_616_p1 == 5'd29) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_29_we0 = 1'b1;
    end else begin
        zig_zag_29_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_2_ce0 = 1'b1;
    end else begin
        zig_zag_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln115_fu_616_p1 == 5'd2) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_2_we0 = 1'b1;
    end else begin
        zig_zag_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_30_ce0 = 1'b1;
    end else begin
        zig_zag_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln115_fu_616_p1 == 5'd30) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_30_we0 = 1'b1;
    end else begin
        zig_zag_30_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_31_ce0 = 1'b1;
    end else begin
        zig_zag_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln115_fu_616_p1 == 5'd31) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_31_we0 = 1'b1;
    end else begin
        zig_zag_31_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_3_ce0 = 1'b1;
    end else begin
        zig_zag_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln115_fu_616_p1 == 5'd3) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_3_we0 = 1'b1;
    end else begin
        zig_zag_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_4_ce0 = 1'b1;
    end else begin
        zig_zag_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln115_fu_616_p1 == 5'd4) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_4_we0 = 1'b1;
    end else begin
        zig_zag_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_5_ce0 = 1'b1;
    end else begin
        zig_zag_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln115_fu_616_p1 == 5'd5) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_5_we0 = 1'b1;
    end else begin
        zig_zag_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_6_ce0 = 1'b1;
    end else begin
        zig_zag_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln115_fu_616_p1 == 5'd6) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_6_we0 = 1'b1;
    end else begin
        zig_zag_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_7_ce0 = 1'b1;
    end else begin
        zig_zag_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln115_fu_616_p1 == 5'd7) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_7_we0 = 1'b1;
    end else begin
        zig_zag_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_8_ce0 = 1'b1;
    end else begin
        zig_zag_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln115_fu_616_p1 == 5'd8) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_8_we0 = 1'b1;
    end else begin
        zig_zag_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_9_ce0 = 1'b1;
    end else begin
        zig_zag_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln115_fu_616_p1 == 5'd9) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_9_we0 = 1'b1;
    end else begin
        zig_zag_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_ce0 = 1'b1;
    end else begin
        zig_zag_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln115_fu_616_p1 == 5'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_we0 = 1'b1;
    end else begin
        zig_zag_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln115_fu_666_p2 = (ap_sig_allocacmp_arrayinit_curidx95_i979_load + 8'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start_int == 1'b0);
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign icmp_ln115_fu_672_p2 = ((ap_sig_allocacmp_arrayinit_curidx95_i979_load == 8'd255) ? 1'b1 : 1'b0);

assign lshr_ln1_fu_620_p4 = {{ap_sig_allocacmp_arrayinit_curidx95_i979_load[7:5]}};

assign trunc_ln115_fu_616_p1 = ap_sig_allocacmp_arrayinit_curidx95_i979_load[4:0];

assign zext_ln115_fu_630_p1 = lshr_ln1_fu_620_p4;

assign zig_zag_10_address0 = zext_ln115_fu_630_p1;

assign zig_zag_10_d0 = 16'd0;

assign zig_zag_11_address0 = zext_ln115_fu_630_p1;

assign zig_zag_11_d0 = 16'd0;

assign zig_zag_12_address0 = zext_ln115_fu_630_p1;

assign zig_zag_12_d0 = 16'd0;

assign zig_zag_13_address0 = zext_ln115_fu_630_p1;

assign zig_zag_13_d0 = 16'd0;

assign zig_zag_14_address0 = zext_ln115_fu_630_p1;

assign zig_zag_14_d0 = 16'd0;

assign zig_zag_15_address0 = zext_ln115_fu_630_p1;

assign zig_zag_15_d0 = 16'd0;

assign zig_zag_16_address0 = zext_ln115_fu_630_p1;

assign zig_zag_16_d0 = 16'd0;

assign zig_zag_17_address0 = zext_ln115_fu_630_p1;

assign zig_zag_17_d0 = 16'd0;

assign zig_zag_18_address0 = zext_ln115_fu_630_p1;

assign zig_zag_18_d0 = 16'd0;

assign zig_zag_19_address0 = zext_ln115_fu_630_p1;

assign zig_zag_19_d0 = 16'd0;

assign zig_zag_1_address0 = zext_ln115_fu_630_p1;

assign zig_zag_1_d0 = 16'd0;

assign zig_zag_20_address0 = zext_ln115_fu_630_p1;

assign zig_zag_20_d0 = 16'd0;

assign zig_zag_21_address0 = zext_ln115_fu_630_p1;

assign zig_zag_21_d0 = 16'd0;

assign zig_zag_22_address0 = zext_ln115_fu_630_p1;

assign zig_zag_22_d0 = 16'd0;

assign zig_zag_23_address0 = zext_ln115_fu_630_p1;

assign zig_zag_23_d0 = 16'd0;

assign zig_zag_24_address0 = zext_ln115_fu_630_p1;

assign zig_zag_24_d0 = 16'd0;

assign zig_zag_25_address0 = zext_ln115_fu_630_p1;

assign zig_zag_25_d0 = 16'd0;

assign zig_zag_26_address0 = zext_ln115_fu_630_p1;

assign zig_zag_26_d0 = 16'd0;

assign zig_zag_27_address0 = zext_ln115_fu_630_p1;

assign zig_zag_27_d0 = 16'd0;

assign zig_zag_28_address0 = zext_ln115_fu_630_p1;

assign zig_zag_28_d0 = 16'd0;

assign zig_zag_29_address0 = zext_ln115_fu_630_p1;

assign zig_zag_29_d0 = 16'd0;

assign zig_zag_2_address0 = zext_ln115_fu_630_p1;

assign zig_zag_2_d0 = 16'd0;

assign zig_zag_30_address0 = zext_ln115_fu_630_p1;

assign zig_zag_30_d0 = 16'd0;

assign zig_zag_31_address0 = zext_ln115_fu_630_p1;

assign zig_zag_31_d0 = 16'd0;

assign zig_zag_3_address0 = zext_ln115_fu_630_p1;

assign zig_zag_3_d0 = 16'd0;

assign zig_zag_4_address0 = zext_ln115_fu_630_p1;

assign zig_zag_4_d0 = 16'd0;

assign zig_zag_5_address0 = zext_ln115_fu_630_p1;

assign zig_zag_5_d0 = 16'd0;

assign zig_zag_6_address0 = zext_ln115_fu_630_p1;

assign zig_zag_6_d0 = 16'd0;

assign zig_zag_7_address0 = zext_ln115_fu_630_p1;

assign zig_zag_7_d0 = 16'd0;

assign zig_zag_8_address0 = zext_ln115_fu_630_p1;

assign zig_zag_8_d0 = 16'd0;

assign zig_zag_9_address0 = zext_ln115_fu_630_p1;

assign zig_zag_9_d0 = 16'd0;

assign zig_zag_address0 = zext_ln115_fu_630_p1;

assign zig_zag_d0 = 16'd0;

endmodule //IMG2RLE_IMG2RLE_Pipeline_9
