<sld_project_info>
  <project>
    <hash md5_digest_80b="f21e547b1d40e4e47dd2"/>
  </project>
  <file_info>
    <file device="EP4CE115F29C7" path="VerilogTest.sof" usercode="0xFFFFFFFF"/>
  </file_info>
</sld_project_info>
