m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/users/ugrad/2018/winter/rmagdalu/eecs112l/Labs/Lab2/Lab_Files/design
vadder
Z1 DXx6 sv_std 3 std 0 22 WmjPaeP=7F5?QFXzJ>D[Q2
Z2 !s110 1548707923
!i10b 1
!s100 ijVXn`j8gkb?JEem_D[5R0
IQE>lE`GB<N3BC1CB0A^Tm2
Z3 VDg1SIo80bB@j0V0VzS_@n1
!s105 adder_sv_unit
S1
R0
Z4 w1548702882
8/users/ugrad/2018/winter/rmagdalu/eecs112l/Labs/Lab2/Lab_Files/design/adder.sv
F/users/ugrad/2018/winter/rmagdalu/eecs112l/Labs/Lab2/Lab_Files/design/adder.sv
L0 3
Z5 OL;L;10.4c;61
r1
!s85 0
31
Z6 !s108 1548707923.000000
Z7 !s107 /users/ugrad/2018/winter/rmagdalu/eecs112l/Labs/Lab2/Lab_Files/design/RISC_V.sv|/users/ugrad/2018/winter/rmagdalu/eecs112l/Labs/Lab2/Lab_Files/design/Datapath.sv|/users/ugrad/2018/winter/rmagdalu/eecs112l/Labs/Lab2/Lab_Files/design/Controller.sv|/users/ugrad/2018/winter/rmagdalu/eecs112l/Labs/Lab2/Lab_Files/design/RegFile.sv|/users/ugrad/2018/winter/rmagdalu/eecs112l/Labs/Lab2/Lab_Files/design/alu.sv|/users/ugrad/2018/winter/rmagdalu/eecs112l/Labs/Lab2/Lab_Files/design/ALUController.sv|/users/ugrad/2018/winter/rmagdalu/eecs112l/Labs/Lab2/Lab_Files/design/instructionmemory.sv|/users/ugrad/2018/winter/rmagdalu/eecs112l/Labs/Lab2/Lab_Files/design/datamemory.sv|/users/ugrad/2018/winter/rmagdalu/eecs112l/Labs/Lab2/Lab_Files/design/mux2.sv|/users/ugrad/2018/winter/rmagdalu/eecs112l/Labs/Lab2/Lab_Files/design/imm_Gen.sv|/users/ugrad/2018/winter/rmagdalu/eecs112l/Labs/Lab2/Lab_Files/design/flopr.sv|/users/ugrad/2018/winter/rmagdalu/eecs112l/Labs/Lab2/Lab_Files/design/adder.sv|
Z8 !s90 -64|-sv|-f|rtl.cfg|
!i113 0
Z9 o-sv -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
valu
R1
R2
!i10b 1
!s100 IM7k301Wb@oaz2WHfo61D1
I47ckY63PFlhVSaGhFA=aX0
R3
!s105 alu_sv_unit
S1
R0
R4
8/users/ugrad/2018/winter/rmagdalu/eecs112l/Labs/Lab2/Lab_Files/design/alu.sv
F/users/ugrad/2018/winter/rmagdalu/eecs112l/Labs/Lab2/Lab_Files/design/alu.sv
Z10 L0 23
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
vALUController
R1
R2
!i10b 1
!s100 PA`;V@FD[8bHk9XfiY]L>2
I5XK=?P7?>3F7[>?cCzS3F1
R3
!s105 ALUController_sv_unit
S1
R0
R4
8/users/ugrad/2018/winter/rmagdalu/eecs112l/Labs/Lab2/Lab_Files/design/ALUController.sv
F/users/ugrad/2018/winter/rmagdalu/eecs112l/Labs/Lab2/Lab_Files/design/ALUController.sv
R10
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
n@a@l@u@controller
vController
R1
R2
!i10b 1
!s100 5QN7YE0U2EUBOF6RP7H=_3
I^65^>OJCREK?OCdfjBbze3
R3
!s105 Controller_sv_unit
S1
R0
R4
8/users/ugrad/2018/winter/rmagdalu/eecs112l/Labs/Lab2/Lab_Files/design/Controller.sv
F/users/ugrad/2018/winter/rmagdalu/eecs112l/Labs/Lab2/Lab_Files/design/Controller.sv
Z11 L0 22
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
n@controller
vdatamemory
R1
R2
!i10b 1
!s100 jnZAR?6OKKaNBcUbK:ocM3
I?nLnR7APIEmachc5SM9X00
R3
!s105 datamemory_sv_unit
S1
R0
R4
8/users/ugrad/2018/winter/rmagdalu/eecs112l/Labs/Lab2/Lab_Files/design/datamemory.sv
F/users/ugrad/2018/winter/rmagdalu/eecs112l/Labs/Lab2/Lab_Files/design/datamemory.sv
L0 3
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
vDatapath
R1
R2
!i10b 1
!s100 `0FNNzkB<_1;HoeAdQXQR0
IDT3m5HT5<77lT6MS1ZbnS3
R3
!s105 Datapath_sv_unit
S1
R0
R4
8/users/ugrad/2018/winter/rmagdalu/eecs112l/Labs/Lab2/Lab_Files/design/Datapath.sv
F/users/ugrad/2018/winter/rmagdalu/eecs112l/Labs/Lab2/Lab_Files/design/Datapath.sv
R11
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
n@datapath
vflopr
R1
R2
!i10b 1
!s100 B6BS^>`X=WIeQVmG9i5VI0
If9Mz99l^oG2XdeMj^05i23
R3
!s105 flopr_sv_unit
S1
R0
R4
8/users/ugrad/2018/winter/rmagdalu/eecs112l/Labs/Lab2/Lab_Files/design/flopr.sv
F/users/ugrad/2018/winter/rmagdalu/eecs112l/Labs/Lab2/Lab_Files/design/flopr.sv
R10
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
vimm_Gen
R1
R2
!i10b 1
!s100 Ym^DA7Q=VG_aRczRZS_o]3
IG4jT96nPZTTk3ekU;NbF<1
R3
!s105 imm_Gen_sv_unit
S1
R0
R4
8/users/ugrad/2018/winter/rmagdalu/eecs112l/Labs/Lab2/Lab_Files/design/imm_Gen.sv
F/users/ugrad/2018/winter/rmagdalu/eecs112l/Labs/Lab2/Lab_Files/design/imm_Gen.sv
R10
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
nimm_@gen
vinstructionmemory
R1
R2
!i10b 1
!s100 U_Ze;`;U^QK>EPoe0Jzie0
I=1U6=dk7`<WGHOI9V:?J>2
R3
!s105 instructionmemory_sv_unit
S1
R0
R4
8/users/ugrad/2018/winter/rmagdalu/eecs112l/Labs/Lab2/Lab_Files/design/instructionmemory.sv
F/users/ugrad/2018/winter/rmagdalu/eecs112l/Labs/Lab2/Lab_Files/design/instructionmemory.sv
R10
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
vmux2
R1
R2
!i10b 1
!s100 @X6>V^M3YMfab:XdY67SE1
I4;n1`BSFYZTcM=`5iTNMz3
R3
!s105 mux2_sv_unit
S1
R0
R4
8/users/ugrad/2018/winter/rmagdalu/eecs112l/Labs/Lab2/Lab_Files/design/mux2.sv
F/users/ugrad/2018/winter/rmagdalu/eecs112l/Labs/Lab2/Lab_Files/design/mux2.sv
R10
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
vRegFile
R1
R2
!i10b 1
!s100 2cGb6>@mnQP5YGGLJFYg]1
IF9975hV`oG5>Rkd^M[GII1
R3
!s105 RegFile_sv_unit
S1
R0
R4
8/users/ugrad/2018/winter/rmagdalu/eecs112l/Labs/Lab2/Lab_Files/design/RegFile.sv
F/users/ugrad/2018/winter/rmagdalu/eecs112l/Labs/Lab2/Lab_Files/design/RegFile.sv
L0 3
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
n@reg@file
vriscv
R1
R2
!i10b 1
!s100 6QH9T_jSCAJo5D_6085U>3
IokMP[ik^OCJ>9I_P<QHRB2
R3
!s105 RISC_V_sv_unit
S1
R0
R4
8/users/ugrad/2018/winter/rmagdalu/eecs112l/Labs/Lab2/Lab_Files/design/RISC_V.sv
F/users/ugrad/2018/winter/rmagdalu/eecs112l/Labs/Lab2/Lab_Files/design/RISC_V.sv
L0 3
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
