
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2-SP4.2 <build 132111>)
| Date         : Sat Oct  7 17:16:42 2023
| Design       : sd_bmp_hdmi
| Device       : PGL25G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                                                        
***************************************************************************************************************************************************************************************
                                                                                                       Clock   Non-clock                                                               
 Clock                                          Period       Waveform            Type                  Loads       Loads  Sources                                                      
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                                        20.0000      {0.0000 10.0000}    Declared                  0           8  {sys_clk}                                                    
   ui_clk                                       10.0000      {0.0000 5.0000}     Generated (sys_clk)    3370           0  {u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV}    
   ioclk0                                       2.5000       {0.0000 1.2500}     Generated (sys_clk)       3           0  {u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT}  
   ioclk1                                       2.5000       {0.0000 1.2500}     Generated (sys_clk)      18           1  {u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT}  
   ioclk_gate_clk                               10.0000      {0.0000 5.0000}     Generated (sys_clk)       1           0  {u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg_gate/gopclkbufg/CLKOUT} 
   sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred  20.0000      {10.0000 20.0000}   Generated (sys_clk)      34           1  {u_pll_clk/u_pll_e3/goppll/CLKOUT1}                          
   sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred  20.0000      {0.0000 10.0000}    Generated (sys_clk)     286           0  {u_pll_clk/u_pll_e3/goppll/CLKOUT0}                          
   sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred  2.6660       {0.0000 1.3330}     Generated (sys_clk)      52           0  {u_pll_clk/u_pll_e3/goppll/CLKOUT3}                          
   sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred  13.3330      {0.0000 6.6660}     Generated (sys_clk)     174           0  {u_pll_clk/u_pll_e3/goppll/CLKOUT2}                          
=======================================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 sys_clk                       asynchronous               sys_clk                                   
 ioclk0                        asynchronous               ioclk0                                    
 ioclk1                        asynchronous               ioclk1                                    
 ioclk_gate_clk                asynchronous               ioclk_gate_clk                            
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 ui_clk                    100.0000 MHz    133.8509 MHz        10.0000         7.4710          2.529
 ioclk1                    400.0000 MHz   1246.8828 MHz         2.5000         0.8020          1.698
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                            50.0000 MHz    282.3264 MHz        20.0000         3.5420         16.458
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                            50.0000 MHz    142.2880 MHz        20.0000         7.0280         12.972
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred
                           375.0938 MHz    503.2713 MHz         2.6660         1.9870          0.679
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                            75.0019 MHz     83.9772 MHz        13.3330        11.9080          1.425
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ui_clk                 ui_clk                       2.529       0.000              0          12366
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        ui_clk                      -4.491     -57.221             15             16
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        ui_clk                       2.007       0.000              0             11
 ioclk1                 ioclk1                       1.698       0.000              0             48
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                    16.458       0.000              0            124
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     6.979       0.000              0             17
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                    12.972       0.000              0           1056
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     7.009       0.000              0             36
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     2.251       0.000              0             52
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred
                                                     0.679       0.000              0            177
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred
                                                     0.377       0.000              0             74
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     1.425       0.000              0            637
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                    -2.326     -22.883             11             11
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ui_clk                 ui_clk                       0.113       0.000              0          12366
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        ui_clk                      -4.213      -4.213              1             16
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        ui_clk                      -4.023      -4.023              1             11
 ioclk1                 ioclk1                       0.444       0.000              0             48
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     0.341       0.000              0            124
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                    10.142       0.000              0             17
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     0.223       0.000              0           1056
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     9.889       0.000              0             36
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     3.196       0.000              0             52
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred
                                                     0.323       0.000              0            177
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred
                                                     0.102       0.000              0             74
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     0.254       0.000              0            637
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     3.335       0.000              0             11
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ui_clk                 ui_clk                       5.918       0.000              0           1772
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        ui_clk                       2.054       0.000              0           1419
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     1.859       0.000              0            107
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     8.733       0.000              0             62
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                    -4.807    -239.785             65             65
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                    10.848       0.000              0             44
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ui_clk                 ui_clk                       0.668       0.000              0           1772
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        ui_clk                      -3.195     -30.726             10           1419
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     4.527       0.000              0            107
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     0.651       0.000              0             62
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     3.678       0.000              0             65
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     0.714       0.000              0             44
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ui_clk                                              3.100       0.000              0           3370
 ioclk0                                              0.397       0.000              0              3
 ioclk1                                              0.397       0.000              0             18
 ioclk_gate_clk                                      4.580       0.000              0              1
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred         9.380       0.000              0             34
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred         9.102       0.000              0            286
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred        -0.184      -1.472              8             52
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred         5.768       0.000              0            174
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ui_clk                 ui_clk                       4.754       0.000              0          12366
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        ui_clk                      -2.367     -27.976             13             16
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        ui_clk                       4.211       0.000              0             11
 ioclk1                 ioclk1                       1.836       0.000              0             48
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                    17.415       0.000              0            124
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     7.948       0.000              0             17
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                    14.999       0.000              0           1056
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     7.982       0.000              0             36
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     5.202       0.000              0             52
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred
                                                     1.219       0.000              0            177
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred
                                                     1.143       0.000              0             74
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     5.142       0.000              0            637
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     0.102       0.000              0             11
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ui_clk                 ui_clk                       0.107       0.000              0          12366
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        ui_clk                      -2.225      -2.225              1             16
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        ui_clk                      -2.134      -2.134              1             11
 ioclk1                 ioclk1                       0.380       0.000              0             48
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     0.265       0.000              0            124
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                    10.217       0.000              0             17
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     0.184       0.000              0           1056
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                    10.044       0.000              0             36
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     1.938       0.000              0             52
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred
                                                     0.259       0.000              0            177
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred
                                                     0.217       0.000              0             74
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     0.197       0.000              0            637
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     2.044       0.000              0             11
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ui_clk                 ui_clk                       7.138       0.000              0           1772
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        ui_clk                       4.188       0.000              0           1419
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     4.903       0.000              0            107
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                    12.208       0.000              0             62
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                    -1.685     -59.612             65             65
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                    11.503       0.000              0             44
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ui_clk                 ui_clk                       0.513       0.000              0           1772
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        ui_clk                      -1.600     -14.896             10           1419
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     2.831       0.000              0            107
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     0.524       0.000              0             62
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     2.315       0.000              0             65
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     0.572       0.000              0             44
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ui_clk                                              3.480       0.000              0           3370
 ioclk0                                              0.568       0.000              0              3
 ioclk1                                              0.568       0.000              0             18
 ioclk_gate_clk                                      4.664       0.000              0              1
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred         9.504       0.000              0             34
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred         9.282       0.000              0            286
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred         0.120       0.000              0             52
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred         5.948       0.000              0            174
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/S0
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.292  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.115
  Launch Clock Delay      :  8.560
  Clock Pessimism Removal :  1.153

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       6.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     2.090       8.560         ntclkbufg_0      
 CLMA_222_160/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_222_160/Q0                   tco                   0.289       8.849 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.547       9.396         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mr0_ddr3 [2]
 CLMS_226_153/Y1                   td                    0.468       9.864 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N144_8[0]_3/gateop_perm/Z
                                   net (fanout=4)        0.768      10.632         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_cl [0]
                                   td                    0.326      10.958 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.958         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMS_226_125/Y3                   td                    0.501      11.459 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=4)        0.266      11.725         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMA_230_124/COUT                 td                    0.507      12.232 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N178_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.232         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/_N4892
 CLMA_230_128/Y0                   td                    0.269      12.501 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N178_5/gateop/Y
                                   net (fanout=4)        0.267      12.768         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mc_rl [4]
 CLMS_226_129/Y3                   td                    0.468      13.236 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_5/gateop_perm/Z
                                   net (fanout=20)       0.745      13.981         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N8144
 CLMA_238_108/Y1                   td                    0.468      14.449 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[4]/gateop/F
                                   net (fanout=1)        0.743      15.192         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N8229
 CLMS_238_109/A3                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/S0

 Data arrival time                                                  15.192         Logic Levels: 6  
                                                                                   Logic: 3.296ns(49.698%), Route: 3.336ns(50.302%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      11.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      11.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.602 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      15.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     1.798      17.115         ntclkbufg_0      
 CLMS_238_109/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         1.153      18.268                          
 clock uncertainty                                      -0.150      18.118                          

 Setup time                                             -0.397      17.721                          

 Data required time                                                 17.721                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.721                          
 Data arrival time                                                  15.192                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.529                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_win_size[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/opit_0_inv_L5Q_perm/L4
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.119  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.038
  Launch Clock Delay      :  8.537
  Clock Pessimism Removal :  1.380

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       6.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     2.067       8.537         ntclkbufg_0      
 CLMS_222_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_win_size[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_222_69/Q2                    tco                   0.290       8.827 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_win_size[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.426       9.253         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_win_size [1]
 CLMA_226_60/Y0                    td                    0.478       9.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N34_3/gateop_perm/Z
                                   net (fanout=2)        0.428      10.159         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N567 [6]
 CLMA_226_68/Y0                    td                    0.210      10.369 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_6[0]/gateop_perm/Z
                                   net (fanout=1)        0.428      10.797         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N8923
 CLMA_226_60/Y2                    td                    0.210      11.007 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_7[0]/gateop_perm/Z
                                   net (fanout=6)        0.435      11.442         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N8926
 CLMS_222_69/Y3                    td                    0.210      11.652 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N139/gateop_perm/Z
                                   net (fanout=9)        0.448      12.100         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N139
 CLMA_230_69/Y2                    td                    0.210      12.310 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N396_2/gateop_perm/Z
                                   net (fanout=10)       0.410      12.720         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N396
 CLMS_226_69/Y1                    td                    0.212      12.932 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_26/gateop_perm/Z
                                   net (fanout=11)       0.456      13.388         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N7689
 CLMS_226_77/Y0                    td                    0.210      13.598 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_49[3]_1/gateop_perm/Z
                                   net (fanout=1)        0.414      14.012         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N7720
 CLMA_230_68/COUT                  td                    0.515      14.527 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.527         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.co [3]
 CLMA_230_72/Y1                    td                    0.498      15.025 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_4/gateop_A2/Y1
                                   net (fanout=1)        0.473      15.498         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N7728
 CLMS_226_61/C4                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  15.498         Logic Levels: 9  
                                                                                   Logic: 3.043ns(43.715%), Route: 3.918ns(56.285%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      11.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      11.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.602 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      15.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     1.721      17.038         ntclkbufg_0      
 CLMS_226_61/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.380      18.418                          
 clock uncertainty                                      -0.150      18.268                          

 Setup time                                             -0.123      18.145                          

 Data required time                                                 18.145                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.145                          
 Data arrival time                                                  15.498                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.647                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_cas_n_d[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/I3
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.273  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.121
  Launch Clock Delay      :  8.547
  Clock Pessimism Removal :  1.153

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       6.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     2.077       8.547         ntclkbufg_0      
 CLMS_206_161/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_cas_n_d[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_206_161/Q1                   tco                   0.291       8.838 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_cas_n_d[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.621       9.459         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_cas_n_d [0]
 CLMA_218_160/Y2                   td                    0.478       9.937 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/N157_5/gateop_perm/Z
                                   net (fanout=3)        0.972      10.909         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/read_cmd [0]
 CLMA_230_116/Y3                   td                    0.210      11.119 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[0]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=10)       0.416      11.535         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux [0]
 CLMA_230_112/Y1                   td                    0.212      11.747 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_en_slipped_9[0]/gateop_perm/Z
                                   net (fanout=1)        0.407      12.154         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N7936
 CLMS_226_117/Y6AB                 td                    0.262      12.416 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_en_slipped_14[0]_muxf6/F
                                   net (fanout=3)        0.498      12.914         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_en_slipped [0]
 CLMS_234_109/Y0                   td                    0.478      13.392 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1[0]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=4)        0.752      14.144         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [0]
 CLMA_234_112/Y0                   td                    0.478      14.622 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_163[7]/gateop/F
                                   net (fanout=1)        0.429      15.051         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N8176
 CLMA_238_112/B0                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/I3

 Data arrival time                                                  15.051         Logic Levels: 6  
                                                                                   Logic: 2.409ns(37.039%), Route: 4.095ns(62.961%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      11.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      11.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.602 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      15.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     1.804      17.121         ntclkbufg_0      
 CLMA_238_112/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         1.153      18.274                          
 clock uncertainty                                      -0.150      18.124                          

 Setup time                                             -0.198      17.926                          

 Data required time                                                 17.926                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.926                          
 Data arrival time                                                  15.051                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.875                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[10]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_15/ram16x1d/WD
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.104  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.500
  Launch Clock Delay      :  7.016
  Clock Pessimism Removal :  -1.380

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.602 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       5.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     1.699       7.016         ntclkbufg_0      
 CLMA_162_176/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[10]/opit_0_inv/CLK

 CLMA_162_176/Q2                   tco                   0.224       7.240 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[10]/opit_0_inv/Q
                                   net (fanout=2)        0.373       7.613         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/dcd_wr_addr [10]
 CLMS_178_177/AD                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_15/ram16x1d/WD

 Data arrival time                                                   7.613         Logic Levels: 0  
                                                                                   Logic: 0.224ns(37.521%), Route: 0.373ns(62.479%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       6.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     2.030       8.500         ntclkbufg_0      
 CLMS_178_177/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_15/ram16x1d/WCLK
 clock pessimism                                        -1.380       7.120                          
 clock uncertainty                                       0.000       7.120                          

 Hold time                                               0.380       7.500                          

 Data required time                                                  7.500                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.500                          
 Data arrival time                                                   7.613                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.113                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[16]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_21/ram16x1d/WD
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.104  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.500
  Launch Clock Delay      :  7.016
  Clock Pessimism Removal :  -1.380

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.602 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       5.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     1.699       7.016         ntclkbufg_0      
 CLMA_162_176/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[16]/opit_0_inv/CLK

 CLMA_162_176/Q0                   tco                   0.222       7.238 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[16]/opit_0_inv/Q
                                   net (fanout=2)        0.399       7.637         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/dcd_wr_addr [16]
 CLMS_178_177/DD                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_21/ram16x1d/WD

 Data arrival time                                                   7.637         Logic Levels: 0  
                                                                                   Logic: 0.222ns(35.749%), Route: 0.399ns(64.251%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       6.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     2.030       8.500         ntclkbufg_0      
 CLMS_178_177/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_21/ram16x1d/WCLK
 clock pessimism                                        -1.380       7.120                          
 clock uncertainty                                       0.000       7.120                          

 Hold time                                               0.380       7.500                          

 Data required time                                                  7.500                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.500                          
 Data arrival time                                                   7.637                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.137                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[17]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_22/ram16x1d/WD
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.104  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.500
  Launch Clock Delay      :  7.016
  Clock Pessimism Removal :  -1.380

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.602 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       5.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     1.699       7.016         ntclkbufg_0      
 CLMA_162_176/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[17]/opit_0_inv/CLK

 CLMA_162_176/Q1                   tco                   0.224       7.240 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[17]/opit_0_inv/Q
                                   net (fanout=2)        0.397       7.637         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/dcd_wr_addr [17]
 CLMS_178_177/CD                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_22/ram16x1d/WD

 Data arrival time                                                   7.637         Logic Levels: 0  
                                                                                   Logic: 0.224ns(36.071%), Route: 0.397ns(63.929%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       6.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     2.030       8.500         ntclkbufg_0      
 CLMS_178_177/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_22/ram16x1d/WCLK
 clock pessimism                                        -1.380       7.120                          
 clock uncertainty                                       0.000       7.120                          

 Hold time                                               0.380       7.500                          

 Data required time                                                  7.500                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.500                          
 Data arrival time                                                   7.637                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.137                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/D
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.038  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.036
  Launch Clock Delay      :  4.419
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044      26.710         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      27.964 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.964         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      28.040 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      28.388         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103      28.491 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543      29.034         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      29.034 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.051      31.085         ntclkbufg_1      
 CLMA_138_180/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/CLK

 CLMA_138_180/Q2                   tco                   0.289      31.374 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        2.283      33.657         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [10]
 CLMA_62_241/Y6CD                  td                    0.134      33.791 f       CLKROUTE_24/Z    
                                   net (fanout=1)        1.629      35.420         ntR1291          
 CLMS_66_233/Y6CD                  td                    0.134      35.554 f       CLKROUTE_23/Z    
                                   net (fanout=1)        0.296      35.850         ntR1290          
 CLMS_66_241/Y6AB                  td                    0.132      35.982 f       CLKROUTE_22/Z    
                                   net (fanout=1)        0.606      36.588         ntR1289          
 CLMA_62_241/Y6AB                  td                    0.132      36.720 f       CLKROUTE_21/Z    
                                   net (fanout=1)        0.642      37.362         ntR1288          
 CLMA_62_237/Y6CD                  td                    0.134      37.496 f       CLKROUTE_20/Z    
                                   net (fanout=1)        0.296      37.792         ntR1287          
 CLMA_62_244/Y6AB                  td                    0.132      37.924 f       CLKROUTE_19/Z    
                                   net (fanout=1)        0.655      38.579         ntR1286          
 CLMA_62_237/Y6AB                  td                    0.132      38.711 f       CLKROUTE_18/Z    
                                   net (fanout=1)        0.489      39.200         ntR1285          
 CLMA_62_232/Y6CD                  td                    0.134      39.334 f       CLKROUTE_17/Z    
                                   net (fanout=1)        2.376      41.710         ntR1284          
 CLMA_138_176/M3                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/D

 Data arrival time                                                  41.710         Logic Levels: 8  
                                                                                   Logic: 1.353ns(12.734%), Route: 9.272ns(87.266%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      30.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      30.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      31.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      31.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      31.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      31.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      31.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      33.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      33.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      34.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      34.602 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      34.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      34.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      35.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      35.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     1.719      37.036         ntclkbufg_0      
 CLMA_138_176/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/CLK
 clock pessimism                                         0.421      37.457                          
 clock uncertainty                                      -0.150      37.307                          

 Setup time                                             -0.088      37.219                          

 Data required time                                                 37.219                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 37.219                          
 Data arrival time                                                  41.710                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.491                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.054
  Launch Clock Delay      :  4.440
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044      26.710         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      27.964 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.964         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      28.040 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      28.388         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103      28.491 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543      29.034         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      29.034 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.072      31.106         ntclkbufg_1      
 CLMA_134_168/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK

 CLMA_134_168/Q0                   tco                   0.289      31.395 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)       10.329      41.724         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [3]
 CLMA_130_169/M1                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D

 Data arrival time                                                  41.724         Logic Levels: 0  
                                                                                   Logic: 0.289ns(2.722%), Route: 10.329ns(97.278%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      30.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      30.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      31.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      31.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      31.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      31.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      31.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      33.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      33.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      34.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      34.602 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      34.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      34.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      35.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      35.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     1.737      37.054         ntclkbufg_0      
 CLMA_130_169/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/CLK
 clock pessimism                                         0.421      37.475                          
 clock uncertainty                                      -0.150      37.325                          

 Setup time                                             -0.079      37.246                          

 Data required time                                                 37.246                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 37.246                          
 Data arrival time                                                  41.724                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.478                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/D
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.047  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.057
  Launch Clock Delay      :  4.431
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044      26.710         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      27.964 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.964         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      28.040 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      28.388         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103      28.491 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543      29.034         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      29.034 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.063      31.097         ntclkbufg_1      
 CLMA_138_172/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK

 CLMA_138_172/Q2                   tco                   0.290      31.387 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)       10.447      41.834         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [6]
 CLMA_126_168/CD                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/D

 Data arrival time                                                  41.834         Logic Levels: 0  
                                                                                   Logic: 0.290ns(2.701%), Route: 10.447ns(97.299%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      30.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      30.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      31.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      31.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      31.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      31.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      31.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      33.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      33.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      34.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      34.602 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      34.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      34.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      35.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      35.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     1.740      37.057         ntclkbufg_0      
 CLMA_126_168/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/CLK
 clock pessimism                                         0.421      37.478                          
 clock uncertainty                                      -0.150      37.328                          

 Setup time                                              0.029      37.357                          

 Data required time                                                 37.357                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 37.357                          
 Data arrival time                                                  41.834                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.477                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[12]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[12]/opit_0/D
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.552  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.532
  Launch Clock Delay      :  3.559
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446       1.845         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.845 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.714       3.559         ntclkbufg_1      
 CLMA_130_185/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[12]/opit_0_L5Q_perm/CLK

 CLMA_130_185/Q0                   tco                   0.222       3.781 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[12]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.320       4.101         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [12]
 CLMS_126_181/AD                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[12]/opit_0/D

 Data arrival time                                                   4.101         Logic Levels: 0  
                                                                                   Logic: 0.222ns(40.959%), Route: 0.320ns(59.041%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       6.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     2.062       8.532         ntclkbufg_0      
 CLMS_126_181/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[12]/opit_0/CLK
 clock pessimism                                        -0.421       8.111                          
 clock uncertainty                                       0.150       8.261                          

 Hold time                                               0.053       8.314                          

 Data required time                                                  8.314                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.314                          
 Data arrival time                                                   4.101                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.213                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.537  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.527
  Launch Clock Delay      :  3.569
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446       1.845         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.845 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.724       3.569         ntclkbufg_1      
 CLMA_138_172/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK

 CLMA_138_172/Q1                   tco                   0.229       3.798 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.634       5.432         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [7]
 CLMA_62_92/Y6CD                   td                    0.116       5.548 r       CLKROUTE_11/Z    
                                   net (fanout=1)        0.601       6.149         ntR1278          
 CLMA_74_93/Y6CD                   td                    0.116       6.265 r       CLKROUTE_10/Z    
                                   net (fanout=1)        2.444       8.709         ntR1277          
 CLMA_138_176/M2                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D

 Data arrival time                                                   8.709         Logic Levels: 2  
                                                                                   Logic: 0.461ns(8.969%), Route: 4.679ns(91.031%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       6.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     2.057       8.527         ntclkbufg_0      
 CLMA_138_176/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/CLK
 clock pessimism                                        -0.421       8.106                          
 clock uncertainty                                       0.150       8.256                          

 Hold time                                              -0.014       8.242                          

 Data required time                                                  8.242                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.242                          
 Data arrival time                                                   8.709                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.467                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.555  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.545
  Launch Clock Delay      :  3.569
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446       1.845         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.845 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.724       3.569         ntclkbufg_1      
 CLMA_138_172/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK

 CLMA_138_172/Q3                   tco                   0.226       3.795 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        2.548       6.343         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [4]
 CLMA_218_237/Y6CD                 td                    0.116       6.459 r       CLKROUTE_91/Z    
                                   net (fanout=1)        2.504       8.963         ntR1358          
 CLMA_130_169/M3                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D

 Data arrival time                                                   8.963         Logic Levels: 1  
                                                                                   Logic: 0.342ns(6.340%), Route: 5.052ns(93.660%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       6.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     2.075       8.545         ntclkbufg_0      
 CLMA_130_169/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/CLK
 clock pessimism                                        -0.421       8.124                          
 clock uncertainty                                       0.150       8.274                          

 Hold time                                              -0.014       8.260                          

 Data required time                                                  8.260                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.260                          
 Data arrival time                                                   8.963                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.703                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/D
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.099  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.096
  Launch Clock Delay      :  4.482
  Clock Pessimism Removal :  0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000       2.372 r       USCMROUTE_1/CLKOUT
                                   net (fanout=222)      2.110       4.482         ntR1372          
 CLMS_150_113/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/CLK

 CLMS_150_113/Q1                   tco                   0.289       4.771 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        3.339       8.110         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [10]
 CLMS_70_45/Y6CD                   td                    0.134       8.244 f       CLKROUTE_72/Z    
                                   net (fanout=1)        0.885       9.129         ntR1339          
 CLMS_66_37/Y6CD                   td                    0.134       9.263 f       CLKROUTE_71/Z    
                                   net (fanout=1)        2.240      11.503         ntR1338          
 CLMA_70_40/Y6CD                   td                    0.134      11.637 f       CLKROUTE_70/Z    
                                   net (fanout=1)        0.271      11.908         ntR1337          
 CLMS_66_41/Y6CD                   td                    0.134      12.042 f       CLKROUTE_69/Z    
                                   net (fanout=1)        0.417      12.459         ntR1336          
 CLMA_70_36/Y6CD                   td                    0.134      12.593 f       CLKROUTE_68/Z    
                                   net (fanout=1)        0.273      12.866         ntR1335          
 CLMA_74_33/Y6CD                   td                    0.134      13.000 f       CLKROUTE_67/Z    
                                   net (fanout=1)        2.336      15.336         ntR1334          
 CLMA_146_116/M0                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/D

 Data arrival time                                                  15.336         Logic Levels: 6  
                                                                                   Logic: 1.093ns(10.070%), Route: 9.761ns(89.930%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      11.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      11.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.602 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      15.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     1.779      17.096         ntclkbufg_0      
 CLMA_146_116/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/CLK
 clock pessimism                                         0.485      17.581                          
 clock uncertainty                                      -0.150      17.431                          

 Setup time                                             -0.088      17.343                          

 Data required time                                                 17.343                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.343                          
 Data arrival time                                                  15.336                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.007                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[11]/opit_0/D
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.085  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.082
  Launch Clock Delay      :  4.482
  Clock Pessimism Removal :  0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000       2.372 r       USCMROUTE_1/CLKOUT
                                   net (fanout=222)      2.110       4.482         ntR1372          
 CLMS_150_113/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/CLK

 CLMS_150_113/Q2                   tco                   0.290       4.772 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.258       6.030         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [11]
 CLMS_94_149/Y6AB                  td                    0.145       6.175 r       CLKROUTE_60/Z    
                                   net (fanout=1)        1.617       7.792         ntR1327          
 CLMS_70_185/Y6CD                  td                    0.149       7.941 r       CLKROUTE_59/Z    
                                   net (fanout=1)        0.755       8.696         ntR1326          
 CLMA_78_184/Y6CD                  td                    0.149       8.845 r       CLKROUTE_58/Z    
                                   net (fanout=1)        0.296       9.141         ntR1325          
 CLMA_74_192/Y6CD                  td                    0.149       9.290 r       CLKROUTE_57/Z    
                                   net (fanout=1)        0.649       9.939         ntR1324          
 CLMA_70_192/Y6CD                  td                    0.149      10.088 r       CLKROUTE_56/Z    
                                   net (fanout=1)        0.296      10.384         ntR1323          
 CLMA_74_184/Y6CD                  td                    0.149      10.533 r       CLKROUTE_55/Z    
                                   net (fanout=1)        2.005      12.538         ntR1322          
 CLMA_74_177/Y6AB                  td                    0.145      12.683 r       CLKROUTE_54/Z    
                                   net (fanout=1)        2.492      15.175         ntR1321          
 CLMA_150_108/M2                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[11]/opit_0/D

 Data arrival time                                                  15.175         Logic Levels: 7  
                                                                                   Logic: 1.325ns(12.391%), Route: 9.368ns(87.609%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      11.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      11.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.602 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      15.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     1.765      17.082         ntclkbufg_0      
 CLMA_150_108/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[11]/opit_0/CLK
 clock pessimism                                         0.485      17.567                          
 clock uncertainty                                      -0.150      17.417                          

 Setup time                                             -0.079      17.338                          

 Data required time                                                 17.338                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.338                          
 Data arrival time                                                  15.175                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.163                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[13]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[13]/opit_0/D
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.099  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.096
  Launch Clock Delay      :  4.482
  Clock Pessimism Removal :  0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000       2.372 r       USCMROUTE_1/CLKOUT
                                   net (fanout=222)      2.110       4.482         ntR1372          
 CLMA_150_112/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[13]/opit_0_L5Q_perm/CLK

 CLMA_150_112/Q1                   tco                   0.289       4.771 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[13]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        4.184       8.955         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [13]
 CLMA_66_36/Y6CD                   td                    0.134       9.089 f       CLKROUTE_66/Z    
                                   net (fanout=1)        0.425       9.514         ntR1333          
 CLMS_66_33/Y6CD                   td                    0.134       9.648 f       CLKROUTE_65/Z    
                                   net (fanout=1)        1.427      11.075         ntR1332          
 CLMA_70_60/Y6CD                   td                    0.134      11.209 f       CLKROUTE_64/Z    
                                   net (fanout=1)        0.271      11.480         ntR1331          
 CLMA_66_56/Y6CD                   td                    0.134      11.614 f       CLKROUTE_63/Z    
                                   net (fanout=1)        3.533      15.147         ntR1330          
 CLMA_146_116/M2                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[13]/opit_0/D

 Data arrival time                                                  15.147         Logic Levels: 4  
                                                                                   Logic: 0.825ns(7.736%), Route: 9.840ns(92.264%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      11.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      11.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.602 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      15.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     1.779      17.096         ntclkbufg_0      
 CLMA_146_116/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[13]/opit_0/CLK
 clock pessimism                                         0.485      17.581                          
 clock uncertainty                                      -0.150      17.431                          

 Setup time                                             -0.088      17.343                          

 Data required time                                                 17.343                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.343                          
 Data arrival time                                                  15.147                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.196                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.487  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.572
  Launch Clock Delay      :  3.600
  Clock Pessimism Removal :  -0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000       1.847 r       USCMROUTE_1/CLKOUT
                                   net (fanout=222)      1.753       3.600         ntR1372          
 CLMS_150_101/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK

 CLMS_150_101/Q0                   tco                   0.226       3.826 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.374       4.200         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [6]
 CLMA_146_105/M1                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D

 Data arrival time                                                   4.200         Logic Levels: 0  
                                                                                   Logic: 0.226ns(37.667%), Route: 0.374ns(62.333%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       6.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     2.102       8.572         ntclkbufg_0      
 CLMA_146_105/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/CLK
 clock pessimism                                        -0.485       8.087                          
 clock uncertainty                                       0.150       8.237                          

 Hold time                                              -0.014       8.223                          

 Data required time                                                  8.223                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.223                          
 Data arrival time                                                   4.200                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.023                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[12]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[12]/opit_0/D
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.488  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.590
  Launch Clock Delay      :  3.617
  Clock Pessimism Removal :  -0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000       1.847 r       USCMROUTE_1/CLKOUT
                                   net (fanout=222)      1.770       3.617         ntR1372          
 CLMS_150_113/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[12]/opit_0_L5Q_perm/CLK

 CLMS_150_113/Q0                   tco                   0.226       3.843 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[12]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        4.706       8.549         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [12]
 CLMA_138_112/CD                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[12]/opit_0/D

 Data arrival time                                                   8.549         Logic Levels: 0  
                                                                                   Logic: 0.226ns(4.582%), Route: 4.706ns(95.418%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       6.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     2.120       8.590         ntclkbufg_0      
 CLMA_138_112/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[12]/opit_0/CLK
 clock pessimism                                        -0.485       8.105                          
 clock uncertainty                                       0.150       8.255                          

 Hold time                                               0.044       8.299                          

 Data required time                                                  8.299                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.299                          
 Data arrival time                                                   8.549                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.250                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/D
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.487  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.578
  Launch Clock Delay      :  3.606
  Clock Pessimism Removal :  -0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000       1.847 r       USCMROUTE_1/CLKOUT
                                   net (fanout=222)      1.759       3.606         ntR1372          
 CLMS_150_105/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/CLK

 CLMS_150_105/Q1                   tco                   0.229       3.835 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.475       5.310         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [8]
 CLMA_218_28/Y6CD                  td                    0.116       5.426 r       CLKROUTE_90/Z    
                                   net (fanout=1)        0.498       5.924         ntR1357          
 CLMA_230_32/Y6CD                  td                    0.116       6.040 r       CLKROUTE_89/Z    
                                   net (fanout=1)        2.579       8.619         ntR1356          
 CLMA_138_104/M3                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/D

 Data arrival time                                                   8.619         Logic Levels: 2  
                                                                                   Logic: 0.461ns(9.196%), Route: 4.552ns(90.804%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       6.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     2.108       8.578         ntclkbufg_0      
 CLMA_138_104/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/CLK
 clock pessimism                                        -0.485       8.093                          
 clock uncertainty                                       0.150       8.243                          

 Hold time                                              -0.014       8.229                          

 Data required time                                                  8.229                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.229                          
 Data arrival time                                                   8.619                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.390                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.688
  Launch Clock Delay      :  5.708
  Clock Pessimism Removal :  1.032

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.074       5.708         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[0]       tco                   0.528       6.236 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       6.236         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_243_90/IFIFO_RADDR[0]                                                 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   6.236         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       3.457 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.457         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       3.505 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       3.801         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100       3.901 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       4.347         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       4.347 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       6.220         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       6.343 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       6.853         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       7.102 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.086       7.188         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         1.032       8.220                          
 clock uncertainty                                      -0.150       8.070                          

 Setup time                                             -0.136       7.934                          

 Data required time                                                  7.934                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.934                          
 Data arrival time                                                   6.236                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.698                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.688
  Launch Clock Delay      :  5.708
  Clock Pessimism Removal :  1.032

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.074       5.708         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[1]       tco                   0.528       6.236 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       6.236         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_243_90/IFIFO_RADDR[1]                                                 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   6.236         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       3.457 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.457         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       3.505 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       3.801         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100       3.901 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       4.347         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       4.347 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       6.220         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       6.343 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       6.853         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       7.102 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.086       7.188         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         1.032       8.220                          
 clock uncertainty                                      -0.150       8.070                          

 Setup time                                             -0.136       7.934                          

 Data required time                                                  7.934                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.934                          
 Data arrival time                                                   6.236                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.698                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.688
  Launch Clock Delay      :  5.708
  Clock Pessimism Removal :  1.032

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.074       5.708         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[2]       tco                   0.528       6.236 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       6.236         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_243_90/IFIFO_RADDR[2]                                                 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   6.236         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       3.457 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.457         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       3.505 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       3.801         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100       3.901 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       4.347         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       4.347 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       6.220         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       6.343 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       6.853         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       7.102 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.086       7.188         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         1.032       8.220                          
 clock uncertainty                                      -0.150       8.070                          

 Setup time                                             -0.136       7.934                          

 Data required time                                                  7.934                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.934                          
 Data arrival time                                                   6.236                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.698                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.734
  Launch Clock Delay      :  4.661
  Clock Pessimism Removal :  -1.032

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.353         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       4.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.059       4.661         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[0]       tco                   0.421       5.082 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       5.082         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_243_90/IFIFO_RADDR[0]                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   5.082         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.100       5.734         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -1.032       4.702                          
 clock uncertainty                                       0.000       4.702                          

 Hold time                                              -0.064       4.638                          

 Data required time                                                  4.638                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.638                          
 Data arrival time                                                   5.082                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.444                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.734
  Launch Clock Delay      :  4.661
  Clock Pessimism Removal :  -1.032

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.353         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       4.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.059       4.661         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[1]       tco                   0.421       5.082 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       5.082         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_243_90/IFIFO_RADDR[1]                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   5.082         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.100       5.734         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -1.032       4.702                          
 clock uncertainty                                       0.000       4.702                          

 Hold time                                              -0.064       4.638                          

 Data required time                                                  4.638                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.638                          
 Data arrival time                                                   5.082                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.444                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.734
  Launch Clock Delay      :  4.661
  Clock Pessimism Removal :  -1.032

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.353         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       4.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.059       4.661         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[2]       tco                   0.421       5.082 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       5.082         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_243_90/IFIFO_RADDR[2]                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   5.082         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.100       5.734         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -1.032       4.702                          
 clock uncertainty                                       0.000       4.702                          

 Hold time                                              -0.064       4.638                          

 Data required time                                                  4.638                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.638                          
 Data arrival time                                                   5.082                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.444                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rx_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_data_cnt[8]/opit_0_A2Q21/Cin
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.025  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.559
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.831

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N23             
 PLL_122_55/CLK_OUT1               td                    0.101      11.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.543      12.366         clk_50m_180deg   
 USCM_56_115/CLK_USCM              td                    0.000      12.366 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=34)       2.049      14.415         ntclkbufg_3      
 CLMA_154_72/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_flag/opit_0_L5Q_perm/CLK

 CLMA_154_72/Q0                    tco                   0.289      14.704 r       u_sd_ctrl_top/u_sd_read/rx_flag/opit_0_L5Q_perm/Q
                                   net (fanout=23)       0.427      15.131         u_sd_ctrl_top/u_sd_read/rx_flag
 CLMA_154_68/Y2                    td                    0.478      15.609 r       u_sd_ctrl_top/u_sd_read/N264_7/gateop_perm/Z
                                   net (fanout=6)        0.546      16.155         u_sd_ctrl_top/u_sd_read/N264
 CLMA_158_76/Y0                    td                    0.341      16.496 f       u_sd_ctrl_top/u_sd_read/rx_data_cnt[8:0]_2/gateop_perm/Z
                                   net (fanout=9)        0.529      17.025         u_sd_ctrl_top/u_sd_read/_N26353
                                   td                    0.474      17.499 f       u_sd_ctrl_top/u_sd_read/rx_data_cnt[2]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      17.499         u_sd_ctrl_top/u_sd_read/_N5533
 CLMS_154_73/COUT                  td                    0.058      17.557 r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[4]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      17.557         u_sd_ctrl_top/u_sd_read/_N5535
                                   td                    0.058      17.615 r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[6]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      17.615         u_sd_ctrl_top/u_sd_read/_N5537
                                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[8]/opit_0_A2Q21/Cin

 Data arrival time                                                  17.615         Logic Levels: 3  
                                                                                   Logic: 1.698ns(53.062%), Route: 1.502ns(46.938%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      30.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      30.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      31.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      31.301         _N23             
 PLL_122_55/CLK_OUT1               td                    0.096      31.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.446      31.843         clk_50m_180deg   
 USCM_56_115/CLK_USCM              td                    0.000      31.843 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.716      33.559         ntclkbufg_3      
 CLMS_154_77/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[8]/opit_0_A2Q21/CLK
 clock pessimism                                         0.831      34.390                          
 clock uncertainty                                      -0.150      34.240                          

 Setup time                                             -0.167      34.073                          

 Data required time                                                 34.073                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.073                          
 Data arrival time                                                  17.615                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.458                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rx_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_data_cnt[6]/opit_0_A2Q21/Cin
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.025  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.559
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.831

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N23             
 PLL_122_55/CLK_OUT1               td                    0.101      11.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.543      12.366         clk_50m_180deg   
 USCM_56_115/CLK_USCM              td                    0.000      12.366 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=34)       2.049      14.415         ntclkbufg_3      
 CLMA_154_72/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_flag/opit_0_L5Q_perm/CLK

 CLMA_154_72/Q0                    tco                   0.289      14.704 r       u_sd_ctrl_top/u_sd_read/rx_flag/opit_0_L5Q_perm/Q
                                   net (fanout=23)       0.427      15.131         u_sd_ctrl_top/u_sd_read/rx_flag
 CLMA_154_68/Y2                    td                    0.478      15.609 r       u_sd_ctrl_top/u_sd_read/N264_7/gateop_perm/Z
                                   net (fanout=6)        0.546      16.155         u_sd_ctrl_top/u_sd_read/N264
 CLMA_158_76/Y0                    td                    0.341      16.496 f       u_sd_ctrl_top/u_sd_read/rx_data_cnt[8:0]_2/gateop_perm/Z
                                   net (fanout=9)        0.529      17.025         u_sd_ctrl_top/u_sd_read/_N26353
                                   td                    0.474      17.499 f       u_sd_ctrl_top/u_sd_read/rx_data_cnt[2]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      17.499         u_sd_ctrl_top/u_sd_read/_N5533
 CLMS_154_73/COUT                  td                    0.058      17.557 r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[4]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      17.557         u_sd_ctrl_top/u_sd_read/_N5535
 CLMS_154_77/CIN                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[6]/opit_0_A2Q21/Cin

 Data arrival time                                                  17.557         Logic Levels: 3  
                                                                                   Logic: 1.640ns(52.196%), Route: 1.502ns(47.804%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      30.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      30.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      31.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      31.301         _N23             
 PLL_122_55/CLK_OUT1               td                    0.096      31.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.446      31.843         clk_50m_180deg   
 USCM_56_115/CLK_USCM              td                    0.000      31.843 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.716      33.559         ntclkbufg_3      
 CLMS_154_77/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[6]/opit_0_A2Q21/CLK
 clock pessimism                                         0.831      34.390                          
 clock uncertainty                                      -0.150      34.240                          

 Setup time                                             -0.170      34.070                          

 Data required time                                                 34.070                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.070                          
 Data arrival time                                                  17.557                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.513                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rx_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_data_cnt[4]/opit_0_A2Q21/Cin
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.554
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.831

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N23             
 PLL_122_55/CLK_OUT1               td                    0.101      11.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.543      12.366         clk_50m_180deg   
 USCM_56_115/CLK_USCM              td                    0.000      12.366 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=34)       2.049      14.415         ntclkbufg_3      
 CLMA_154_72/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_flag/opit_0_L5Q_perm/CLK

 CLMA_154_72/Q0                    tco                   0.289      14.704 r       u_sd_ctrl_top/u_sd_read/rx_flag/opit_0_L5Q_perm/Q
                                   net (fanout=23)       0.427      15.131         u_sd_ctrl_top/u_sd_read/rx_flag
 CLMA_154_68/Y2                    td                    0.478      15.609 r       u_sd_ctrl_top/u_sd_read/N264_7/gateop_perm/Z
                                   net (fanout=6)        0.546      16.155         u_sd_ctrl_top/u_sd_read/N264
 CLMA_158_76/Y0                    td                    0.341      16.496 f       u_sd_ctrl_top/u_sd_read/rx_data_cnt[8:0]_2/gateop_perm/Z
                                   net (fanout=9)        0.529      17.025         u_sd_ctrl_top/u_sd_read/_N26353
                                   td                    0.458      17.483 r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[2]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      17.483         u_sd_ctrl_top/u_sd_read/_N5533
                                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[4]/opit_0_A2Q21/Cin

 Data arrival time                                                  17.483         Logic Levels: 2  
                                                                                   Logic: 1.566ns(51.043%), Route: 1.502ns(48.957%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      30.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      30.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      31.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      31.301         _N23             
 PLL_122_55/CLK_OUT1               td                    0.096      31.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.446      31.843         clk_50m_180deg   
 USCM_56_115/CLK_USCM              td                    0.000      31.843 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.711      33.554         ntclkbufg_3      
 CLMS_154_73/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[4]/opit_0_A2Q21/CLK
 clock pessimism                                         0.831      34.385                          
 clock uncertainty                                      -0.150      34.235                          

 Setup time                                             -0.167      34.068                          

 Data required time                                                 34.068                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.068                          
 Data arrival time                                                  17.483                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.585                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rx_bit_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_bit_cnt[2]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.413
  Launch Clock Delay      :  3.552
  Clock Pessimism Removal :  -0.861

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT1               td                    0.096      11.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.446      11.843         clk_50m_180deg   
 USCM_56_115/CLK_USCM              td                    0.000      11.843 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.709      13.552         ntclkbufg_3      
 CLMA_150_68/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_bit_cnt[2]/opit_0_L5Q_perm/CLK

 CLMA_150_68/Q3                    tco                   0.221      13.773 f       u_sd_ctrl_top/u_sd_read/rx_bit_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.086      13.859         u_sd_ctrl_top/u_sd_read/rx_bit_cnt [2]
 CLMA_150_68/D4                                                            f       u_sd_ctrl_top/u_sd_read/rx_bit_cnt[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                  13.859         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.987%), Route: 0.086ns(28.013%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N23             
 PLL_122_55/CLK_OUT1               td                    0.101      11.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.543      12.366         clk_50m_180deg   
 USCM_56_115/CLK_USCM              td                    0.000      12.366 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=34)       2.047      14.413         ntclkbufg_3      
 CLMA_150_68/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_bit_cnt[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.861      13.552                          
 clock uncertainty                                       0.000      13.552                          

 Hold time                                              -0.034      13.518                          

 Data required time                                                 13.518                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.518                          
 Data arrival time                                                  13.859                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rx_data_t[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_data_t[5]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.412
  Launch Clock Delay      :  3.551
  Clock Pessimism Removal :  -0.861

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT1               td                    0.096      11.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.446      11.843         clk_50m_180deg   
 USCM_56_115/CLK_USCM              td                    0.000      11.843 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.708      13.551         ntclkbufg_3      
 CLMA_158_73/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[4]/opit_0_L5Q_perm/CLK

 CLMA_158_73/Q1                    tco                   0.224      13.775 f       u_sd_ctrl_top/u_sd_read/rx_data_t[4]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.085      13.860         u_sd_ctrl_top/u_sd_read/rx_data_t [4]
 CLMA_158_73/C4                                                            f       u_sd_ctrl_top/u_sd_read/rx_data_t[5]/opit_0_L5Q_perm/L4

 Data arrival time                                                  13.860         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.492%), Route: 0.085ns(27.508%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N23             
 PLL_122_55/CLK_OUT1               td                    0.101      11.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.543      12.366         clk_50m_180deg   
 USCM_56_115/CLK_USCM              td                    0.000      12.366 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=34)       2.046      14.412         ntclkbufg_3      
 CLMA_158_73/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.861      13.551                          
 clock uncertainty                                       0.000      13.551                          

 Hold time                                              -0.034      13.517                          

 Data required time                                                 13.517                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.517                          
 Data arrival time                                                  13.860                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rx_data_t[13]/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_data_t[14]/opit_0_L5Q_perm/L0
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.406
  Launch Clock Delay      :  3.545
  Clock Pessimism Removal :  -0.861

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT1               td                    0.096      11.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.446      11.843         clk_50m_180deg   
 USCM_56_115/CLK_USCM              td                    0.000      11.843 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.702      13.545         ntclkbufg_3      
 CLMA_158_69/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[13]/opit_0_L5Q_perm/CLK

 CLMA_158_69/Q3                    tco                   0.221      13.766 f       u_sd_ctrl_top/u_sd_read/rx_data_t[13]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.085      13.851         u_sd_ctrl_top/u_sd_read/rx_data_t [13]
 CLMA_158_69/B0                                                            f       u_sd_ctrl_top/u_sd_read/rx_data_t[14]/opit_0_L5Q_perm/L0

 Data arrival time                                                  13.851         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.222%), Route: 0.085ns(27.778%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N23             
 PLL_122_55/CLK_OUT1               td                    0.101      11.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.543      12.366         clk_50m_180deg   
 USCM_56_115/CLK_USCM              td                    0.000      12.366 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=34)       2.040      14.406         ntclkbufg_3      
 CLMA_158_69/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[14]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.861      13.545                          
 clock uncertainty                                       0.000      13.545                          

 Hold time                                              -0.080      13.465                          

 Data required time                                                 13.465                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.465                          
 Data arrival time                                                  13.851                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.386                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_data_t[8]/opit_0_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.451  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.556
  Launch Clock Delay      :  4.428
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000       2.372 r       USCMROUTE_1/CLKOUT
                                   net (fanout=222)      2.056       4.428         ntR1372          
 CLMA_146_73/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK

 CLMA_146_73/Q0                    tco                   0.289       4.717 r       u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.421       5.138         u_sd_ctrl_top/u_sd_read/rd_data_flag
 CLMA_154_68/Y1                    td                    0.212       5.350 r       u_sd_ctrl_top/u_sd_read/N262/gateop_perm/Z
                                   net (fanout=8)        0.401       5.751         u_sd_ctrl_top/u_sd_read/N262
 CLMA_158_69/CECO                  td                    0.184       5.935 r       u_sd_ctrl_top/u_sd_read/rx_data_t[14]/opit_0_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       5.935         ntR770           
 CLMA_158_73/CECO                  td                    0.184       6.119 r       u_sd_ctrl_top/u_sd_read/rx_data_t[12]/opit_0_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.119         ntR769           
 CLMA_158_77/CECI                                                          r       u_sd_ctrl_top/u_sd_read/rx_data_t[8]/opit_0_L5Q_perm/CE

 Data arrival time                                                   6.119         Logic Levels: 3  
                                                                                   Logic: 0.869ns(51.390%), Route: 0.822ns(48.610%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT1               td                    0.096      11.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.446      11.843         clk_50m_180deg   
 USCM_56_115/CLK_USCM              td                    0.000      11.843 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.713      13.556         ntclkbufg_3      
 CLMA_158_77/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.421      13.977                          
 clock uncertainty                                      -0.150      13.827                          

 Setup time                                             -0.729      13.098                          

 Data required time                                                 13.098                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.098                          
 Data arrival time                                                   6.119                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.979                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_data_t[9]/opit_0_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.451  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.556
  Launch Clock Delay      :  4.428
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000       2.372 r       USCMROUTE_1/CLKOUT
                                   net (fanout=222)      2.056       4.428         ntR1372          
 CLMA_146_73/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK

 CLMA_146_73/Q0                    tco                   0.289       4.717 r       u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.421       5.138         u_sd_ctrl_top/u_sd_read/rd_data_flag
 CLMA_154_68/Y1                    td                    0.212       5.350 r       u_sd_ctrl_top/u_sd_read/N262/gateop_perm/Z
                                   net (fanout=8)        0.401       5.751         u_sd_ctrl_top/u_sd_read/N262
 CLMA_158_69/CECO                  td                    0.184       5.935 r       u_sd_ctrl_top/u_sd_read/rx_data_t[14]/opit_0_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       5.935         ntR770           
 CLMA_158_73/CECO                  td                    0.184       6.119 r       u_sd_ctrl_top/u_sd_read/rx_data_t[12]/opit_0_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.119         ntR769           
 CLMA_158_77/CECI                                                          r       u_sd_ctrl_top/u_sd_read/rx_data_t[9]/opit_0_L5Q_perm/CE

 Data arrival time                                                   6.119         Logic Levels: 3  
                                                                                   Logic: 0.869ns(51.390%), Route: 0.822ns(48.610%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT1               td                    0.096      11.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.446      11.843         clk_50m_180deg   
 USCM_56_115/CLK_USCM              td                    0.000      11.843 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.713      13.556         ntclkbufg_3      
 CLMA_158_77/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.421      13.977                          
 clock uncertainty                                      -0.150      13.827                          

 Setup time                                             -0.729      13.098                          

 Data required time                                                 13.098                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.098                          
 Data arrival time                                                   6.119                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.979                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_data_t[10]/opit_0_L5Q/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.451  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.556
  Launch Clock Delay      :  4.428
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000       2.372 r       USCMROUTE_1/CLKOUT
                                   net (fanout=222)      2.056       4.428         ntR1372          
 CLMA_146_73/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK

 CLMA_146_73/Q0                    tco                   0.289       4.717 r       u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.421       5.138         u_sd_ctrl_top/u_sd_read/rd_data_flag
 CLMA_154_68/Y1                    td                    0.212       5.350 r       u_sd_ctrl_top/u_sd_read/N262/gateop_perm/Z
                                   net (fanout=8)        0.401       5.751         u_sd_ctrl_top/u_sd_read/N262
 CLMA_158_69/CECO                  td                    0.184       5.935 r       u_sd_ctrl_top/u_sd_read/rx_data_t[14]/opit_0_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       5.935         ntR770           
 CLMA_158_73/CECO                  td                    0.184       6.119 r       u_sd_ctrl_top/u_sd_read/rx_data_t[12]/opit_0_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.119         ntR769           
 CLMA_158_77/CECI                                                          r       u_sd_ctrl_top/u_sd_read/rx_data_t[10]/opit_0_L5Q/CE

 Data arrival time                                                   6.119         Logic Levels: 3  
                                                                                   Logic: 0.869ns(51.390%), Route: 0.822ns(48.610%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT1               td                    0.096      11.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.446      11.843         clk_50m_180deg   
 USCM_56_115/CLK_USCM              td                    0.000      11.843 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.713      13.556         ntclkbufg_3      
 CLMA_158_77/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[10]/opit_0_L5Q/CLK
 clock pessimism                                         0.421      13.977                          
 clock uncertainty                                      -0.150      13.827                          

 Setup time                                             -0.729      13.098                          

 Data required time                                                 13.098                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.098                          
 Data arrival time                                                   6.119                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.979                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_flag/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.429  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  3.565
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000      21.847 r       USCMROUTE_1/CLKOUT
                                   net (fanout=222)      1.718      23.565         ntR1372          
 CLMA_146_73/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK

 CLMA_146_73/Q0                    tco                   0.222      23.787 f       u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.464      24.251         u_sd_ctrl_top/u_sd_read/rd_data_flag
 CLMA_154_72/A4                                                            f       u_sd_ctrl_top/u_sd_read/rx_flag/opit_0_L5Q_perm/L4

 Data arrival time                                                  24.251         Logic Levels: 0  
                                                                                   Logic: 0.222ns(32.362%), Route: 0.464ns(67.638%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N23             
 PLL_122_55/CLK_OUT1               td                    0.101      11.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.543      12.366         clk_50m_180deg   
 USCM_56_115/CLK_USCM              td                    0.000      12.366 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=34)       2.049      14.415         ntclkbufg_3      
 CLMA_154_72/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_flag/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.421      13.994                          
 clock uncertainty                                       0.150      14.144                          

 Hold time                                              -0.035      14.109                          

 Data required time                                                 14.109                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.109                          
 Data arrival time                                                  24.251                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.142                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_data_t[0]/opit_0_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.424  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.410
  Launch Clock Delay      :  3.565
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000      21.847 r       USCMROUTE_1/CLKOUT
                                   net (fanout=222)      1.718      23.565         ntR1372          
 CLMA_146_73/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK

 CLMA_146_73/Q0                    tco                   0.222      23.787 f       u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.345      24.132         u_sd_ctrl_top/u_sd_read/rd_data_flag
 CLMA_154_68/Y1                    td                    0.156      24.288 f       u_sd_ctrl_top/u_sd_read/N262/gateop_perm/Z
                                   net (fanout=8)        0.082      24.370         u_sd_ctrl_top/u_sd_read/N262
 CLMS_154_69/CE                                                            f       u_sd_ctrl_top/u_sd_read/rx_data_t[0]/opit_0_L5Q_perm/CE

 Data arrival time                                                  24.370         Logic Levels: 1  
                                                                                   Logic: 0.378ns(46.957%), Route: 0.427ns(53.043%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N23             
 PLL_122_55/CLK_OUT1               td                    0.101      11.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.543      12.366         clk_50m_180deg   
 USCM_56_115/CLK_USCM              td                    0.000      12.366 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=34)       2.044      14.410         ntclkbufg_3      
 CLMS_154_69/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.421      13.989                          
 clock uncertainty                                       0.150      14.139                          

 Hold time                                              -0.220      13.919                          

 Data required time                                                 13.919                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.919                          
 Data arrival time                                                  24.370                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.451                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_data_t[1]/opit_0_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.424  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.410
  Launch Clock Delay      :  3.565
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000      21.847 r       USCMROUTE_1/CLKOUT
                                   net (fanout=222)      1.718      23.565         ntR1372          
 CLMA_146_73/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK

 CLMA_146_73/Q0                    tco                   0.222      23.787 f       u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.345      24.132         u_sd_ctrl_top/u_sd_read/rd_data_flag
 CLMA_154_68/Y1                    td                    0.156      24.288 f       u_sd_ctrl_top/u_sd_read/N262/gateop_perm/Z
                                   net (fanout=8)        0.082      24.370         u_sd_ctrl_top/u_sd_read/N262
 CLMS_154_69/CE                                                            f       u_sd_ctrl_top/u_sd_read/rx_data_t[1]/opit_0_L5Q_perm/CE

 Data arrival time                                                  24.370         Logic Levels: 1  
                                                                                   Logic: 0.378ns(46.957%), Route: 0.427ns(53.043%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N23             
 PLL_122_55/CLK_OUT1               td                    0.101      11.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.543      12.366         clk_50m_180deg   
 USCM_56_115/CLK_USCM              td                    0.000      12.366 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=34)       2.044      14.410         ntclkbufg_3      
 CLMS_154_69/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.421      13.989                          
 clock uncertainty                                       0.150      14.139                          

 Hold time                                              -0.220      13.919                          

 Data required time                                                 13.919                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.919                          
 Data arrival time                                                  24.370                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.451                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.025  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.570
  Launch Clock Delay      :  4.428
  Clock Pessimism Removal :  0.833

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.056       4.428         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_208/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CLK

 CLMA_182_208/Q1                   tco                   0.291       4.719 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.417       5.136         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [18]
 CLMA_182_212/Y2                   td                    0.478       5.614 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_15/gateop_perm/Z
                                   net (fanout=1)        0.585       6.199         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N41834
 CLMA_182_200/Y1                   td                    0.212       6.411 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_18/gateop_perm/Z
                                   net (fanout=2)        0.457       6.868         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N41837
 CLMS_178_209/Y1                   td                    0.197       7.065 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/Z
                                   net (fanout=20)       1.709       8.774         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMS_182_125/Y2                   td                    0.210       8.984 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=9)        1.016      10.000         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_182_200/CECO                 td                    0.184      10.184 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[2]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      10.184         ntR716           
 CLMA_182_204/CECO                 td                    0.184      10.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[8]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      10.368         ntR715           
 CLMA_182_208/CECO                 td                    0.184      10.552 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=2)        0.000      10.552         ntR714           
 CLMA_182_212/CECI                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  10.552         Logic Levels: 7  
                                                                                   Logic: 1.940ns(31.679%), Route: 4.184ns(68.321%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.723      23.570         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_212/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.833      24.403                          
 clock uncertainty                                      -0.150      24.253                          

 Setup time                                             -0.729      23.524                          

 Data required time                                                 23.524                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.524                          
 Data arrival time                                                  10.552                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.972                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.025  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.570
  Launch Clock Delay      :  4.428
  Clock Pessimism Removal :  0.833

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.056       4.428         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_208/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CLK

 CLMA_182_208/Q1                   tco                   0.291       4.719 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.417       5.136         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [18]
 CLMA_182_212/Y2                   td                    0.478       5.614 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_15/gateop_perm/Z
                                   net (fanout=1)        0.585       6.199         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N41834
 CLMA_182_200/Y1                   td                    0.212       6.411 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_18/gateop_perm/Z
                                   net (fanout=2)        0.457       6.868         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N41837
 CLMS_178_209/Y1                   td                    0.197       7.065 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/Z
                                   net (fanout=20)       1.709       8.774         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMS_182_125/Y2                   td                    0.210       8.984 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=9)        1.016      10.000         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_182_200/CECO                 td                    0.184      10.184 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[2]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      10.184         ntR716           
 CLMA_182_204/CECO                 td                    0.184      10.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[8]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      10.368         ntR715           
 CLMA_182_208/CECO                 td                    0.184      10.552 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=2)        0.000      10.552         ntR714           
 CLMA_182_212/CECI                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  10.552         Logic Levels: 7  
                                                                                   Logic: 1.940ns(31.679%), Route: 4.184ns(68.321%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.723      23.570         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_212/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.833      24.403                          
 clock uncertainty                                      -0.150      24.253                          

 Setup time                                             -0.729      23.524                          

 Data required time                                                 23.524                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.524                          
 Data arrival time                                                  10.552                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.972                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[9]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.565
  Launch Clock Delay      :  4.428
  Clock Pessimism Removal :  0.863

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.056       4.428         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_208/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CLK

 CLMA_182_208/Q1                   tco                   0.291       4.719 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.417       5.136         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [18]
 CLMA_182_212/Y2                   td                    0.478       5.614 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_15/gateop_perm/Z
                                   net (fanout=1)        0.585       6.199         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N41834
 CLMA_182_200/Y1                   td                    0.212       6.411 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_18/gateop_perm/Z
                                   net (fanout=2)        0.457       6.868         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N41837
 CLMS_178_209/Y1                   td                    0.197       7.065 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/Z
                                   net (fanout=20)       1.709       8.774         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMS_182_125/Y2                   td                    0.210       8.984 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=9)        1.016      10.000         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_182_200/CECO                 td                    0.184      10.184 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[2]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      10.184         ntR716           
 CLMA_182_204/CECO                 td                    0.184      10.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[8]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      10.368         ntR715           
 CLMA_182_208/CECI                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[9]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  10.368         Logic Levels: 6  
                                                                                   Logic: 1.756ns(29.562%), Route: 4.184ns(70.438%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.718      23.565         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_208/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[9]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.863      24.428                          
 clock uncertainty                                      -0.150      24.278                          

 Setup time                                             -0.729      23.549                          

 Data required time                                                 23.549                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.549                          
 Data arrival time                                                  10.368                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.181                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_read_photo/rd_sec_addr[20]/opit_0_A2Q21/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/cmd_rd[28]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.442
  Launch Clock Delay      :  3.578
  Clock Pessimism Removal :  -0.834

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000       1.847 r       USCMROUTE_1/CLKOUT
                                   net (fanout=222)      1.731       3.578         ntR1372          
 CLMS_150_85/CLK                                                           r       u_sd_read_photo/rd_sec_addr[20]/opit_0_A2Q21/CLK

 CLMS_150_85/Q3                    tco                   0.221       3.799 f       u_sd_read_photo/rd_sec_addr[20]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.085       3.884         sd_rd_sec_addr[20]
 CLMA_150_84/AD                                                            f       u_sd_ctrl_top/u_sd_read/cmd_rd[28]/opit_0/D

 Data arrival time                                                   3.884         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.222%), Route: 0.085ns(27.778%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000       2.372 r       USCMROUTE_1/CLKOUT
                                   net (fanout=222)      2.070       4.442         ntR1372          
 CLMA_150_84/CLK                                                           r       u_sd_ctrl_top/u_sd_read/cmd_rd[28]/opit_0/CLK
 clock pessimism                                        -0.834       3.608                          
 clock uncertainty                                       0.000       3.608                          

 Hold time                                               0.053       3.661                          

 Data required time                                                  3.661                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.661                          
 Data arrival time                                                   3.884                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.223                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_read_photo/rd_sec_addr[28]/opit_0_A2Q21/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/cmd_rd[36]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.453
  Launch Clock Delay      :  3.589
  Clock Pessimism Removal :  -0.834

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000       1.847 r       USCMROUTE_1/CLKOUT
                                   net (fanout=222)      1.742       3.589         ntR1372          
 CLMS_150_93/CLK                                                           r       u_sd_read_photo/rd_sec_addr[28]/opit_0_A2Q21/CLK

 CLMS_150_93/Q3                    tco                   0.221       3.810 f       u_sd_read_photo/rd_sec_addr[28]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.085       3.895         sd_rd_sec_addr[28]
 CLMA_150_92/AD                                                            f       u_sd_ctrl_top/u_sd_read/cmd_rd[36]/opit_0/D

 Data arrival time                                                   3.895         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.222%), Route: 0.085ns(27.778%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000       2.372 r       USCMROUTE_1/CLKOUT
                                   net (fanout=222)      2.081       4.453         ntR1372          
 CLMA_150_92/CLK                                                           r       u_sd_ctrl_top/u_sd_read/cmd_rd[36]/opit_0/CLK
 clock pessimism                                        -0.834       3.619                          
 clock uncertainty                                       0.000       3.619                          

 Hold time                                               0.053       3.672                          

 Data required time                                                  3.672                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.672                          
 Data arrival time                                                   3.895                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.223                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_read_photo/rd_sec_addr[4]/opit_0_A2Q21/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/cmd_rd[12]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.114  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.422
  Launch Clock Delay      :  3.556
  Clock Pessimism Removal :  -0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000       1.847 r       USCMROUTE_1/CLKOUT
                                   net (fanout=222)      1.709       3.556         ntR1372          
 CLMS_150_69/CLK                                                           r       u_sd_read_photo/rd_sec_addr[4]/opit_0_A2Q21/CLK

 CLMS_150_69/Q3                    tco                   0.221       3.777 f       u_sd_read_photo/rd_sec_addr[4]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.216       3.993         sd_rd_sec_addr[4]
 CLMA_146_69/AD                                                            f       u_sd_ctrl_top/u_sd_read/cmd_rd[12]/opit_0/D

 Data arrival time                                                   3.993         Logic Levels: 0  
                                                                                   Logic: 0.221ns(50.572%), Route: 0.216ns(49.428%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000       2.372 r       USCMROUTE_1/CLKOUT
                                   net (fanout=222)      2.050       4.422         ntR1372          
 CLMA_146_69/CLK                                                           r       u_sd_ctrl_top/u_sd_read/cmd_rd[12]/opit_0/CLK
 clock pessimism                                        -0.752       3.670                          
 clock uncertainty                                       0.000       3.670                          

 Hold time                                               0.053       3.723                          

 Data required time                                                  3.723                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.723                          
 Data arrival time                                                   3.993                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.270                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[0]/opit_0_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.446  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.565
  Launch Clock Delay      :  4.432
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N23             
 PLL_122_55/CLK_OUT1               td                    0.101      11.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.543      12.366         clk_50m_180deg   
 USCM_56_115/CLK_USCM              td                    0.000      12.366 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=34)       2.066      14.432         ntclkbufg_3      
 CLMS_134_73/CLK                                                           r       u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/CLK

 CLMS_134_73/Q1                    tco                   0.291      14.723 r       u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.485      15.208         u_sd_ctrl_top/u_sd_read/res_en
 CLMA_146_76/Y3                    td                    0.303      15.511 r       u_sd_ctrl_top/u_sd_read/N385_2/gateop/F
                                   net (fanout=1)        0.255      15.766         u_sd_ctrl_top/u_sd_read/_N40486
 CLMA_146_76/Y0                    td                    0.196      15.962 f       u_sd_ctrl_top/u_sd_read/N388/gateop_perm/Z
                                   net (fanout=4)        0.248      16.210         u_sd_ctrl_top/u_sd_read/N388
 CLMA_146_72/CE                                                            f       u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[0]/opit_0_L5Q_perm/CE

 Data arrival time                                                  16.210         Logic Levels: 2  
                                                                                   Logic: 0.790ns(44.432%), Route: 0.988ns(55.568%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000      21.847 r       USCMROUTE_1/CLKOUT
                                   net (fanout=222)      1.718      23.565         ntR1372          
 CLMA_146_72/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.421      23.986                          
 clock uncertainty                                      -0.150      23.836                          

 Setup time                                             -0.617      23.219                          

 Data required time                                                 23.219                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.219                          
 Data arrival time                                                  16.210                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.009                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[1]/opit_0_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.446  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.565
  Launch Clock Delay      :  4.432
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N23             
 PLL_122_55/CLK_OUT1               td                    0.101      11.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.543      12.366         clk_50m_180deg   
 USCM_56_115/CLK_USCM              td                    0.000      12.366 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=34)       2.066      14.432         ntclkbufg_3      
 CLMS_134_73/CLK                                                           r       u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/CLK

 CLMS_134_73/Q1                    tco                   0.291      14.723 r       u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.485      15.208         u_sd_ctrl_top/u_sd_read/res_en
 CLMA_146_76/Y3                    td                    0.303      15.511 r       u_sd_ctrl_top/u_sd_read/N385_2/gateop/F
                                   net (fanout=1)        0.255      15.766         u_sd_ctrl_top/u_sd_read/_N40486
 CLMA_146_76/Y0                    td                    0.196      15.962 f       u_sd_ctrl_top/u_sd_read/N388/gateop_perm/Z
                                   net (fanout=4)        0.248      16.210         u_sd_ctrl_top/u_sd_read/N388
 CLMA_146_72/CE                                                            f       u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[1]/opit_0_L5Q_perm/CE

 Data arrival time                                                  16.210         Logic Levels: 2  
                                                                                   Logic: 0.790ns(44.432%), Route: 0.988ns(55.568%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000      21.847 r       USCMROUTE_1/CLKOUT
                                   net (fanout=222)      1.718      23.565         ntR1372          
 CLMA_146_72/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.421      23.986                          
 clock uncertainty                                      -0.150      23.836                          

 Setup time                                             -0.617      23.219                          

 Data required time                                                 23.219                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.219                          
 Data arrival time                                                  16.210                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.009                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[2]/opit_0_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.446  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.565
  Launch Clock Delay      :  4.432
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N23             
 PLL_122_55/CLK_OUT1               td                    0.101      11.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.543      12.366         clk_50m_180deg   
 USCM_56_115/CLK_USCM              td                    0.000      12.366 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=34)       2.066      14.432         ntclkbufg_3      
 CLMS_134_73/CLK                                                           r       u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/CLK

 CLMS_134_73/Q1                    tco                   0.291      14.723 r       u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.485      15.208         u_sd_ctrl_top/u_sd_read/res_en
 CLMA_146_76/Y3                    td                    0.303      15.511 r       u_sd_ctrl_top/u_sd_read/N385_2/gateop/F
                                   net (fanout=1)        0.255      15.766         u_sd_ctrl_top/u_sd_read/_N40486
 CLMA_146_76/Y0                    td                    0.196      15.962 f       u_sd_ctrl_top/u_sd_read/N388/gateop_perm/Z
                                   net (fanout=4)        0.248      16.210         u_sd_ctrl_top/u_sd_read/N388
 CLMA_146_72/CE                                                            f       u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[2]/opit_0_L5Q_perm/CE

 Data arrival time                                                  16.210         Logic Levels: 2  
                                                                                   Logic: 0.790ns(44.432%), Route: 0.988ns(55.568%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000      21.847 r       USCMROUTE_1/CLKOUT
                                   net (fanout=222)      1.718      23.565         ntR1372          
 CLMA_146_72/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.421      23.986                          
 clock uncertainty                                      -0.150      23.836                          

 Setup time                                             -0.617      23.219                          

 Data required time                                                 23.219                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.219                          
 Data arrival time                                                  16.210                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.009                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rx_data_t[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rd_val_data[6]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.438  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.404
  Launch Clock Delay      :  3.545
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT1               td                    0.096      11.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.446      11.843         clk_50m_180deg   
 USCM_56_115/CLK_USCM              td                    0.000      11.843 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.702      13.545         ntclkbufg_3      
 CLMA_158_69/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[6]/opit_0_L5Q_perm/CLK

 CLMA_158_69/Q2                    tco                   0.228      13.773 r       u_sd_ctrl_top/u_sd_read/rx_data_t[6]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.235      14.008         u_sd_ctrl_top/u_sd_read/rx_data_t [6]
 CLMS_154_61/M1                                                            r       u_sd_ctrl_top/u_sd_read/rd_val_data[6]/opit_0/D

 Data arrival time                                                  14.008         Logic Levels: 0  
                                                                                   Logic: 0.228ns(49.244%), Route: 0.235ns(50.756%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000       2.372 r       USCMROUTE_1/CLKOUT
                                   net (fanout=222)      2.032       4.404         ntR1372          
 CLMS_154_61/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rd_val_data[6]/opit_0/CLK
 clock pessimism                                        -0.421       3.983                          
 clock uncertainty                                       0.150       4.133                          

 Hold time                                              -0.014       4.119                          

 Data required time                                                  4.119                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.119                          
 Data arrival time                                                  14.008                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.889                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rx_data_t[14]/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rd_val_data[14]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.443  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.409
  Launch Clock Delay      :  3.545
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT1               td                    0.096      11.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.446      11.843         clk_50m_180deg   
 USCM_56_115/CLK_USCM              td                    0.000      11.843 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.702      13.545         ntclkbufg_3      
 CLMA_158_69/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[14]/opit_0_L5Q_perm/CLK

 CLMA_158_69/Q1                    tco                   0.224      13.769 f       u_sd_ctrl_top/u_sd_read/rx_data_t[14]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.315      14.084         u_sd_ctrl_top/u_sd_read/rx_data_t [14]
 CLMA_162_68/CD                                                            f       u_sd_ctrl_top/u_sd_read/rd_val_data[14]/opit_0/D

 Data arrival time                                                  14.084         Logic Levels: 0  
                                                                                   Logic: 0.224ns(41.558%), Route: 0.315ns(58.442%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000       2.372 r       USCMROUTE_1/CLKOUT
                                   net (fanout=222)      2.037       4.409         ntR1372          
 CLMA_162_68/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rd_val_data[14]/opit_0/CLK
 clock pessimism                                        -0.421       3.988                          
 clock uncertainty                                       0.150       4.138                          

 Hold time                                               0.053       4.191                          

 Data required time                                                  4.191                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.191                          
 Data arrival time                                                  14.084                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.893                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rx_data_t[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rd_val_data[5]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.437  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.409
  Launch Clock Delay      :  3.551
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT1               td                    0.096      11.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.446      11.843         clk_50m_180deg   
 USCM_56_115/CLK_USCM              td                    0.000      11.843 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.708      13.551         ntclkbufg_3      
 CLMA_158_73/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[5]/opit_0_L5Q_perm/CLK

 CLMA_158_73/Q2                    tco                   0.224      13.775 f       u_sd_ctrl_top/u_sd_read/rx_data_t[5]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.314      14.089         u_sd_ctrl_top/u_sd_read/rx_data_t [5]
 CLMA_162_68/AD                                                            f       u_sd_ctrl_top/u_sd_read/rd_val_data[5]/opit_0/D

 Data arrival time                                                  14.089         Logic Levels: 0  
                                                                                   Logic: 0.224ns(41.636%), Route: 0.314ns(58.364%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000       2.372 r       USCMROUTE_1/CLKOUT
                                   net (fanout=222)      2.037       4.409         ntR1372          
 CLMA_162_68/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rd_val_data[5]/opit_0/CLK
 clock pessimism                                        -0.421       3.988                          
 clock uncertainty                                       0.150       4.138                          

 Hold time                                               0.053       4.191                          

 Data required time                                                  4.191                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.191                          
 Data arrival time                                                  14.089                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.898                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.472  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.550
  Launch Clock Delay      :  8.547
  Clock Pessimism Removal :  0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107      11.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543      12.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      12.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.634 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      16.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     2.077      18.547         ntclkbufg_0      
 CLMA_226_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMA_226_72/Q0                    tco                   0.289      18.836 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.857      19.693         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [1]
 CLMA_182_72/Y0                    td                    0.320      20.013 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N19/gateop_perm/Z
                                   net (fanout=6)        0.416      20.429         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/gate_check_error_rnmt
 CLMS_178_73/Y2                    td                    0.210      20.639 r       _N6519_inv/gateop_perm/Z
                                   net (fanout=8)        0.410      21.049         _N6519           
                                   td                    0.458      21.507 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      21.507         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4906
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                  21.507         Logic Levels: 2  
                                                                                   Logic: 1.277ns(43.142%), Route: 1.683ns(56.858%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.703      23.550         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_178_76/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.525      24.075                          
 clock uncertainty                                      -0.150      23.925                          

 Setup time                                             -0.167      23.758                          

 Data required time                                                 23.758                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.758                          
 Data arrival time                                                  21.507                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.251                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.472  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.550
  Launch Clock Delay      :  8.547
  Clock Pessimism Removal :  0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107      11.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543      12.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      12.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.634 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      16.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     2.077      18.547         ntclkbufg_0      
 CLMA_226_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMA_226_72/Q0                    tco                   0.289      18.836 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.857      19.693         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [1]
 CLMA_182_72/Y0                    td                    0.320      20.013 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N19/gateop_perm/Z
                                   net (fanout=6)        0.416      20.429         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/gate_check_error_rnmt
 CLMS_178_73/Y2                    td                    0.210      20.639 r       _N6519_inv/gateop_perm/Z
                                   net (fanout=8)        0.264      20.903         _N6519           
                                   td                    0.477      21.380 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      21.380         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4902
 CLMA_178_72/COUT                  td                    0.058      21.438 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      21.438         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4904
 CLMA_178_76/CIN                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  21.438         Logic Levels: 3  
                                                                                   Logic: 1.354ns(46.835%), Route: 1.537ns(53.165%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.703      23.550         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_178_76/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.525      24.075                          
 clock uncertainty                                      -0.150      23.925                          

 Setup time                                             -0.170      23.755                          

 Data required time                                                 23.755                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.755                          
 Data arrival time                                                  21.438                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.317                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.478  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.544
  Launch Clock Delay      :  8.547
  Clock Pessimism Removal :  0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107      11.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543      12.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      12.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.634 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      16.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     2.077      18.547         ntclkbufg_0      
 CLMA_226_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMA_226_72/Q0                    tco                   0.289      18.836 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.857      19.693         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [1]
 CLMA_182_72/Y0                    td                    0.320      20.013 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N19/gateop_perm/Z
                                   net (fanout=6)        0.416      20.429         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/gate_check_error_rnmt
 CLMS_178_73/Y2                    td                    0.210      20.639 r       _N6519_inv/gateop_perm/Z
                                   net (fanout=8)        0.264      20.903         _N6519           
                                   td                    0.477      21.380 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      21.380         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4902
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  21.380         Logic Levels: 2  
                                                                                   Logic: 1.296ns(45.747%), Route: 1.537ns(54.253%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.697      23.544         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_178_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.525      24.069                          
 clock uncertainty                                      -0.150      23.919                          

 Setup time                                             -0.150      23.769                          

 Data required time                                                 23.769                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.769                          
 Data arrival time                                                  21.380                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.389                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.091  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.485
  Launch Clock Delay      :  7.091
  Clock Pessimism Removal :  -0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.602 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      25.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     1.774      27.091         ntclkbufg_0      
 CLMA_146_112/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK

 CLMA_146_112/Q2                   tco                   0.224      27.315 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.084      27.399         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [6]
 CLMA_146_113/CD                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/D

 Data arrival time                                                  27.399         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.727%), Route: 0.084ns(27.273%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      21.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      21.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      21.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107      21.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543      22.372         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000      22.372 r       USCMROUTE_1/CLKOUT
                                   net (fanout=222)      2.113      24.485         ntR1372          
 CLMA_146_113/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/CLK
 clock pessimism                                        -0.485      24.000                          
 clock uncertainty                                       0.150      24.150                          

 Hold time                                               0.053      24.203                          

 Data required time                                                 24.203                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.203                          
 Data arrival time                                                  27.399                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.196                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.097  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.479
  Launch Clock Delay      :  7.091
  Clock Pessimism Removal :  -0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.602 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      25.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     1.774      27.091         ntclkbufg_0      
 CLMA_146_112/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK

 CLMA_146_112/Q1                   tco                   0.229      27.320 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.214      27.534         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [9]
 CLMA_146_109/M2                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D

 Data arrival time                                                  27.534         Logic Levels: 0  
                                                                                   Logic: 0.229ns(51.693%), Route: 0.214ns(48.307%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      21.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      21.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      21.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107      21.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543      22.372         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000      22.372 r       USCMROUTE_1/CLKOUT
                                   net (fanout=222)      2.107      24.479         ntR1372          
 CLMA_146_109/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/CLK
 clock pessimism                                        -0.485      23.994                          
 clock uncertainty                                       0.150      24.144                          

 Hold time                                              -0.014      24.130                          

 Data required time                                                 24.130                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.130                          
 Data arrival time                                                  27.534                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.404                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.094  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.482
  Launch Clock Delay      :  7.091
  Clock Pessimism Removal :  -0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.602 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      25.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     1.774      27.091         ntclkbufg_0      
 CLMA_146_112/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK

 CLMA_146_112/Q3                   tco                   0.226      27.317 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.228      27.545         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [7]
 CLMS_150_113/M3                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D

 Data arrival time                                                  27.545         Logic Levels: 0  
                                                                                   Logic: 0.226ns(49.780%), Route: 0.228ns(50.220%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      21.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      21.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      21.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107      21.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543      22.372         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000      22.372 r       USCMROUTE_1/CLKOUT
                                   net (fanout=222)      2.110      24.482         ntR1372          
 CLMS_150_113/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/CLK
 clock pessimism                                        -0.485      23.997                          
 clock uncertainty                                       0.150      24.147                          

 Hold time                                              -0.014      24.133                          

 Data required time                                                 24.133                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.133                          
 Data arrival time                                                  27.545                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.412                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_clk/bit_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[1]/opit_0_L5Q_perm/L1
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.112  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.609
  Launch Clock Delay      :  4.472
  Clock Pessimism Removal :  0.751

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT3               td                    0.111       1.833 r       u_pll_clk/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.543       2.376         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       2.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.096       4.472         ntclkbufg_2      
 CLMS_182_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/bit_cnt[2]/opit_0_L5Q_perm/CLK

 CLMS_182_9/Q0                     tco                   0.287       4.759 f       u_hdmi_top/u_rgb2dvi_0/serializer_clk/bit_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=30)       1.191       5.950         u_hdmi_top/u_rgb2dvi_0/serializer_clk/bit_cnt [2]
 CLMA_166_8/C1                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[1]/opit_0_L5Q_perm/L1

 Data arrival time                                                   5.950         Logic Levels: 0  
                                                                                   Logic: 0.287ns(19.418%), Route: 1.191ns(80.582%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         2.666       2.666 r                        
 V9                                                      0.000       2.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.710         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       3.623 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.623         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       3.671 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       3.967         _N23             
 PLL_122_55/CLK_OUT3               td                    0.105       4.072 r       u_pll_clk/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.446       4.518         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       4.518 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.757       6.275         ntclkbufg_2      
 CLMA_166_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.751       7.026                          
 clock uncertainty                                      -0.150       6.876                          

 Setup time                                             -0.247       6.629                          

 Data required time                                                  6.629                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.629                          
 Data arrival time                                                   5.950                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.679                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_clk/bit_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[4]/opit_0_L5Q_perm/L2
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.116  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.605
  Launch Clock Delay      :  4.472
  Clock Pessimism Removal :  0.751

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT3               td                    0.111       1.833 r       u_pll_clk/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.543       2.376         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       2.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.096       4.472         ntclkbufg_2      
 CLMS_182_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/bit_cnt[2]/opit_0_L5Q_perm/CLK

 CLMS_182_9/Q0                     tco                   0.289       4.761 r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/bit_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=30)       0.997       5.758         u_hdmi_top/u_rgb2dvi_0/serializer_clk/bit_cnt [2]
 CLMA_178_8/A2                                                             r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[4]/opit_0_L5Q_perm/L2

 Data arrival time                                                   5.758         Logic Levels: 0  
                                                                                   Logic: 0.289ns(22.473%), Route: 0.997ns(77.527%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         2.666       2.666 r                        
 V9                                                      0.000       2.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.710         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       3.623 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.623         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       3.671 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       3.967         _N23             
 PLL_122_55/CLK_OUT3               td                    0.105       4.072 r       u_pll_clk/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.446       4.518         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       4.518 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.753       6.271         ntclkbufg_2      
 CLMA_178_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.751       7.022                          
 clock uncertainty                                      -0.150       6.872                          

 Setup time                                             -0.388       6.484                          

 Data required time                                                  6.484                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.484                          
 Data arrival time                                                   5.758                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.726                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_clk/bit_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_fall_shift[0]/opit_0_L5Q_perm/L1
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.082  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.639
  Launch Clock Delay      :  4.472
  Clock Pessimism Removal :  0.751

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT3               td                    0.111       1.833 r       u_pll_clk/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.543       2.376         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       2.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.096       4.472         ntclkbufg_2      
 CLMS_166_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/bit_cnt[0]/opit_0_L5Q_perm/CLK

 CLMS_166_9/Q1                     tco                   0.291       4.763 r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/bit_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=31)       1.185       5.948         u_hdmi_top/u_rgb2dvi_0/serializer_clk/bit_cnt [0]
 CLMA_218_8/A1                                                             r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_fall_shift[0]/opit_0_L5Q_perm/L1

 Data arrival time                                                   5.948         Logic Levels: 0  
                                                                                   Logic: 0.291ns(19.715%), Route: 1.185ns(80.285%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         2.666       2.666 r                        
 V9                                                      0.000       2.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.710         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       3.623 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.623         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       3.671 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       3.967         _N23             
 PLL_122_55/CLK_OUT3               td                    0.105       4.072 r       u_pll_clk/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.446       4.518         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       4.518 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.787       6.305         ntclkbufg_2      
 CLMA_218_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_fall_shift[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.751       7.056                          
 clock uncertainty                                      -0.150       6.906                          

 Setup time                                             -0.231       6.675                          

 Data required time                                                  6.675                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.675                          
 Data arrival time                                                   5.948                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.727                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_clk/bit_cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[2]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.472
  Launch Clock Delay      :  3.609
  Clock Pessimism Removal :  -0.833

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT3               td                    0.105       1.406 r       u_pll_clk/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.446       1.852         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.852 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.757       3.609         ntclkbufg_2      
 CLMS_166_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/bit_cnt[1]/opit_0_L5Q_perm/CLK

 CLMS_166_9/Q0                     tco                   0.222       3.831 f       u_hdmi_top/u_rgb2dvi_0/serializer_clk/bit_cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=31)       0.096       3.927         u_hdmi_top/u_rgb2dvi_0/serializer_clk/bit_cnt [1]
 CLMA_166_8/B4                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.927         Logic Levels: 0  
                                                                                   Logic: 0.222ns(69.811%), Route: 0.096ns(30.189%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT3               td                    0.111       1.833 r       u_pll_clk/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.543       2.376         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       2.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.096       4.472         ntclkbufg_2      
 CLMA_166_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.833       3.639                          
 clock uncertainty                                       0.000       3.639                          

 Hold time                                              -0.035       3.604                          

 Data required time                                                  3.604                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.604                          
 Data arrival time                                                   3.927                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.323                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_clk/bit_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[1]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.472
  Launch Clock Delay      :  3.609
  Clock Pessimism Removal :  -0.833

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT3               td                    0.105       1.406 r       u_pll_clk/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.446       1.852         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.852 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.757       3.609         ntclkbufg_2      
 CLMS_166_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/bit_cnt[0]/opit_0_L5Q_perm/CLK

 CLMS_166_9/Q1                     tco                   0.224       3.833 f       u_hdmi_top/u_rgb2dvi_0/serializer_clk/bit_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=31)       0.098       3.931         u_hdmi_top/u_rgb2dvi_0/serializer_clk/bit_cnt [0]
 CLMA_166_8/C4                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.931         Logic Levels: 0  
                                                                                   Logic: 0.224ns(69.565%), Route: 0.098ns(30.435%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT3               td                    0.111       1.833 r       u_pll_clk/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.543       2.376         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       2.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.096       4.472         ntclkbufg_2      
 CLMA_166_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.833       3.639                          
 clock uncertainty                                       0.000       3.639                          

 Hold time                                              -0.034       3.605                          

 Data required time                                                  3.605                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.605                          
 Data arrival time                                                   3.931                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.326                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_clk/bit_cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_clk/bit_cnt[0]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.472
  Launch Clock Delay      :  3.609
  Clock Pessimism Removal :  -0.863

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT3               td                    0.105       1.406 r       u_pll_clk/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.446       1.852         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.852 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.757       3.609         ntclkbufg_2      
 CLMS_166_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/bit_cnt[1]/opit_0_L5Q_perm/CLK

 CLMS_166_9/Q0                     tco                   0.222       3.831 f       u_hdmi_top/u_rgb2dvi_0/serializer_clk/bit_cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=31)       0.096       3.927         u_hdmi_top/u_rgb2dvi_0/serializer_clk/bit_cnt [1]
 CLMS_166_9/B4                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_clk/bit_cnt[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.927         Logic Levels: 0  
                                                                                   Logic: 0.222ns(69.811%), Route: 0.096ns(30.189%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT3               td                    0.111       1.833 r       u_pll_clk/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.543       2.376         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       2.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.096       4.472         ntclkbufg_2      
 CLMS_166_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/bit_cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.863       3.609                          
 clock uncertainty                                       0.000       3.609                          

 Hold time                                              -0.035       3.574                          

 Data required time                                                  3.574                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.574                          
 Data arrival time                                                   3.927                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.353                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[0]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.454  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.616
  Launch Clock Delay      :  4.491
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044      26.710         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      27.964 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.964         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      28.040 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      28.388         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103      28.491 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543      29.034         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      29.034 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.123      31.157         ntclkbufg_1      
 CLMS_214_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_214_9/Q0                     tco                   0.287      31.444 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=80)       0.998      32.442         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_158_8/RS                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                  32.442         Logic Levels: 0  
                                                                                   Logic: 0.287ns(22.335%), Route: 0.998ns(77.665%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                        29.326      29.326 r                        
 V9                                                      0.000      29.326 r       sys_clk (port)   
                                   net (fanout=1)        0.044      29.370         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      30.283 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.283         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      30.331 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      30.627         _N23             
 PLL_122_55/CLK_OUT3               td                    0.105      30.732 r       u_pll_clk/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.446      31.178         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000      31.178 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.764      32.942         ntclkbufg_2      
 CLMA_158_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.421      33.363                          
 clock uncertainty                                      -0.150      33.213                          

 Setup time                                             -0.394      32.819                          

 Data required time                                                 32.819                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 32.819                          
 Data arrival time                                                  32.442                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.377                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[1]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.454  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.616
  Launch Clock Delay      :  4.491
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044      26.710         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      27.964 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.964         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      28.040 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      28.388         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103      28.491 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543      29.034         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      29.034 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.123      31.157         ntclkbufg_1      
 CLMS_214_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_214_9/Q0                     tco                   0.287      31.444 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=80)       0.998      32.442         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_158_9/RS                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                  32.442         Logic Levels: 0  
                                                                                   Logic: 0.287ns(22.335%), Route: 0.998ns(77.665%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                        29.326      29.326 r                        
 V9                                                      0.000      29.326 r       sys_clk (port)   
                                   net (fanout=1)        0.044      29.370         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      30.283 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.283         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      30.331 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      30.627         _N23             
 PLL_122_55/CLK_OUT3               td                    0.105      30.732 r       u_pll_clk/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.446      31.178         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000      31.178 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.764      32.942         ntclkbufg_2      
 CLMA_158_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.421      33.363                          
 clock uncertainty                                      -0.150      33.213                          

 Setup time                                             -0.394      32.819                          

 Data required time                                                 32.819                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 32.819                          
 Data arrival time                                                  32.442                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.377                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_fall_shift[0]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.454  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.616
  Launch Clock Delay      :  4.491
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044      26.710         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      27.964 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.964         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      28.040 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      28.388         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103      28.491 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543      29.034         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      29.034 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.123      31.157         ntclkbufg_1      
 CLMS_214_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_214_9/Q0                     tco                   0.287      31.444 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=80)       0.998      32.442         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_158_9/RS                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_fall_shift[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                  32.442         Logic Levels: 0  
                                                                                   Logic: 0.287ns(22.335%), Route: 0.998ns(77.665%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                        29.326      29.326 r                        
 V9                                                      0.000      29.326 r       sys_clk (port)   
                                   net (fanout=1)        0.044      29.370         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      30.283 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.283         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      30.331 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      30.627         _N23             
 PLL_122_55/CLK_OUT3               td                    0.105      30.732 r       u_pll_clk/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.446      31.178         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000      31.178 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.764      32.942         ntclkbufg_2      
 CLMA_158_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_fall_shift[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.421      33.363                          
 clock uncertainty                                      -0.150      33.213                          

 Setup time                                             -0.394      32.819                          

 Data required time                                                 32.819                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 32.819                          
 Data arrival time                                                  32.442                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.377                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[1]/opit_0_L5Q_perm/L3
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.456  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.472
  Launch Clock Delay      :  3.595
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446       1.845         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.845 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.750       3.595         ntclkbufg_1      
 CLMA_174_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[2]/opit_0_L5Q_perm/CLK

 CLMA_174_8/Q2                     tco                   0.224       3.819 f       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.247       4.066         u_hdmi_top/u_rgb2dvi_0/green_10bit [2]
 CLMA_166_8/C3                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[1]/opit_0_L5Q_perm/L3

 Data arrival time                                                   4.066         Logic Levels: 0  
                                                                                   Logic: 0.224ns(47.558%), Route: 0.247ns(52.442%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT3               td                    0.111       1.833 r       u_pll_clk/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.543       2.376         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       2.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.096       4.472         ntclkbufg_2      
 CLMA_166_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.421       4.051                          
 clock uncertainty                                       0.150       4.201                          

 Hold time                                              -0.237       3.964                          

 Data required time                                                  3.964                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.964                          
 Data arrival time                                                   4.066                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.102                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[4]/opit_0_L5Q_perm/L2
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.455  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.465
  Launch Clock Delay      :  3.589
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446       1.845         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.845 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.744       3.589         ntclkbufg_1      
 CLMA_174_12/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[8]/opit_0_L5Q_perm/CLK

 CLMA_174_12/Q3                    tco                   0.221       3.810 f       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.316       4.126         u_hdmi_top/u_rgb2dvi_0/green_10bit [8]
 CLMA_174_9/D2                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[4]/opit_0_L5Q_perm/L2

 Data arrival time                                                   4.126         Logic Levels: 0  
                                                                                   Logic: 0.221ns(41.155%), Route: 0.316ns(58.845%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT3               td                    0.111       1.833 r       u_pll_clk/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.543       2.376         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       2.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.089       4.465         ntclkbufg_2      
 CLMA_174_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.421       4.044                          
 clock uncertainty                                       0.150       4.194                          

 Hold time                                              -0.221       3.973                          

 Data required time                                                  3.973                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.973                          
 Data arrival time                                                   4.126                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.153                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[0]/opit_0_L5Q_perm/L2
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.452  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.492
  Launch Clock Delay      :  3.619
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446       1.845         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.845 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.774       3.619         ntclkbufg_1      
 CLMA_202_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[1]/opit_0_L5Q_perm/CLK

 CLMA_202_8/Q0                     tco                   0.222       3.841 f       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.316       4.157         u_hdmi_top/u_rgb2dvi_0/red_10bit [1]
 CLMS_206_9/D2                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[0]/opit_0_L5Q_perm/L2

 Data arrival time                                                   4.157         Logic Levels: 0  
                                                                                   Logic: 0.222ns(41.264%), Route: 0.316ns(58.736%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT3               td                    0.111       1.833 r       u_pll_clk/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.543       2.376         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       2.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.116       4.492         ntclkbufg_2      
 CLMS_206_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.421       4.071                          
 clock uncertainty                                       0.150       4.221                          

 Hold time                                              -0.221       4.000                          

 Data required time                                                  4.000                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.000                          
 Data arrival time                                                   4.157                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.157                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_video_driver/cnt_v[4]/opit_0_A2Q21/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/c1_q/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.088  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.587
  Launch Clock Delay      :  4.425
  Clock Pessimism Removal :  0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543       2.368         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.368 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.057       4.425         ntclkbufg_1      
 CLMA_158_40/CLK                                                           r       u_hdmi_top/u_video_driver/cnt_v[4]/opit_0_A2Q21/CLK

 CLMA_158_40/Q2                    tco                   0.289       4.714 f       u_hdmi_top/u_video_driver/cnt_v[4]/opit_0_A2Q21/Q0
                                   net (fanout=4)        7.430      12.144         u_hdmi_top/u_video_driver/cnt_v [3]
 CLMS_78_17/Y3                     td                    0.189      12.333 f       CLKROUTE_92/Z    
                                   net (fanout=1)        2.366      14.699         ntR1359          
 CLMS_154_41/Y0                    td                    0.493      15.192 f       u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q_perm/Z
                                   net (fanout=1)        0.815      16.007         rd_vsync         
 CLMS_178_17/M0                                                            f       u_hdmi_top/u_rgb2dvi_0/encoder_b/c1_q/opit_0/D

 Data arrival time                                                  16.007         Logic Levels: 2  
                                                                                   Logic: 0.971ns(8.384%), Route: 10.611ns(91.616%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.044      13.377         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      14.290 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.290         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      14.338 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      14.634         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      14.732 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446      15.178         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      15.178 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.742      16.920         ntclkbufg_1      
 CLMS_178_17/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/c1_q/opit_0/CLK
 clock pessimism                                         0.750      17.670                          
 clock uncertainty                                      -0.150      17.520                          

 Setup time                                             -0.088      17.432                          

 Data required time                                                 17.432                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.432                          
 Data arrival time                                                  16.007                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.425                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[3]/opit_0_L5Q_perm/L3
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.108  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.574
  Launch Clock Delay      :  4.432
  Clock Pessimism Removal :  0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543       2.368         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.368 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.064       4.432         ntclkbufg_1      
 CLMA_178_28/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m[1]/opit_0_L5Q_perm/CLK

 CLMA_178_28/Q0                    tco                   0.289       4.721 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m[1]/opit_0_L5Q_perm/Q
                                   net (fanout=8)        0.691       5.412         u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m [1]
 CLMA_178_32/Y1                    td                    0.574       5.986 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N94.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.671       6.657         _N3              
 CLMS_166_21/Y2                    td                    0.210       6.867 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N95/gateop_perm/Z
                                   net (fanout=7)        0.126       6.993         u_hdmi_top/u_rgb2dvi_0/encoder_b/decision2
 CLMS_166_21/Y1                    td                    0.304       7.297 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N214/gateop_perm/Z
                                   net (fanout=6)        0.463       7.760         u_hdmi_top/u_rgb2dvi_0/encoder_b/N214
 CLMS_166_33/Y0                    td                    0.478       8.238 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_8[1]/gateop_perm/Z
                                   net (fanout=1)        0.437       8.675         u_hdmi_top/u_rgb2dvi_0/encoder_b/nb11 [1]
                                   td                    0.474       9.149 f       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_7_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.149         u_hdmi_top/u_rgb2dvi_0/encoder_b/_N5100
 CLMA_166_24/Y2                    td                    0.271       9.420 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_7_3/gateop_A2/Y0
                                   net (fanout=2)        0.259       9.679         u_hdmi_top/u_rgb2dvi_0/encoder_b/nb12 [2]
 CLMS_166_25/Y3                    td                    0.683      10.362 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_9.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.267      10.629         u_hdmi_top/u_rgb2dvi_0/encoder_b/nb7 [3]
 CLMS_166_29/C3                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[3]/opit_0_L5Q_perm/L3

 Data arrival time                                                  10.629         Logic Levels: 6  
                                                                                   Logic: 3.283ns(52.977%), Route: 2.914ns(47.023%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.044      13.377         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      14.290 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.290         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      14.338 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      14.634         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      14.732 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446      15.178         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      15.178 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.729      16.907         ntclkbufg_1      
 CLMS_166_29/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.750      17.657                          
 clock uncertainty                                      -0.150      17.507                          

 Setup time                                             -0.398      17.109                          

 Data required time                                                 17.109                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.109                          
 Data arrival time                                                  10.629                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.480                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[4]/opit_0_L5Q_perm/L0
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.108  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.574
  Launch Clock Delay      :  4.432
  Clock Pessimism Removal :  0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543       2.368         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.368 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.064       4.432         ntclkbufg_1      
 CLMA_178_28/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m[1]/opit_0_L5Q_perm/CLK

 CLMA_178_28/Q0                    tco                   0.289       4.721 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m[1]/opit_0_L5Q_perm/Q
                                   net (fanout=8)        0.691       5.412         u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m [1]
 CLMA_178_32/Y1                    td                    0.574       5.986 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N94.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.671       6.657         _N3              
 CLMS_166_21/Y2                    td                    0.210       6.867 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N95/gateop_perm/Z
                                   net (fanout=7)        0.126       6.993         u_hdmi_top/u_rgb2dvi_0/encoder_b/decision2
 CLMS_166_21/Y1                    td                    0.304       7.297 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N214/gateop_perm/Z
                                   net (fanout=6)        0.463       7.760         u_hdmi_top/u_rgb2dvi_0/encoder_b/N214
 CLMS_166_33/Y0                    td                    0.478       8.238 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_8[1]/gateop_perm/Z
                                   net (fanout=1)        0.437       8.675         u_hdmi_top/u_rgb2dvi_0/encoder_b/nb11 [1]
                                   td                    0.474       9.149 f       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_7_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.149         u_hdmi_top/u_rgb2dvi_0/encoder_b/_N5100
 CLMA_166_24/Y3                    td                    0.501       9.650 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_7_3/gateop_A2/Y1
                                   net (fanout=2)        0.121       9.771         u_hdmi_top/u_rgb2dvi_0/encoder_b/nb12 [3]
 CLMS_166_25/COUT                  td                    0.507      10.278 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_9.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.278         u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_9.co [4]
 CLMS_166_29/Y0                    td                    0.269      10.547 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_9.fsub_5/gateop/Y
                                   net (fanout=1)        0.257      10.804         u_hdmi_top/u_rgb2dvi_0/encoder_b/nb7 [4]
 CLMS_166_29/B0                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[4]/opit_0_L5Q_perm/L0

 Data arrival time                                                  10.804         Logic Levels: 7  
                                                                                   Logic: 3.606ns(56.591%), Route: 2.766ns(43.409%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.044      13.377         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      14.290 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.290         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      14.338 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      14.634         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      14.732 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446      15.178         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      15.178 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.729      16.907         ntclkbufg_1      
 CLMS_166_29/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.750      17.657                          
 clock uncertainty                                      -0.150      17.507                          

 Setup time                                             -0.198      17.309                          

 Data required time                                                 17.309                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.309                          
 Data arrival time                                                  10.804                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.505                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[3]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.440
  Launch Clock Delay      :  3.578
  Clock Pessimism Removal :  -0.861

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446       1.845         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.845 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.733       3.578         ntclkbufg_1      
 CLMA_134_168/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/CLK

 CLMA_134_168/Q2                   tco                   0.224       3.802 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/Q
                                   net (fanout=1)        0.084       3.886         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr1 [3]
 CLMA_134_168/CD                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[3]/opit_0/D

 Data arrival time                                                   3.886         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.727%), Route: 0.084ns(27.273%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543       2.368         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.368 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.072       4.440         ntclkbufg_1      
 CLMA_134_168/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[3]/opit_0/CLK
 clock pessimism                                        -0.861       3.579                          
 clock uncertainty                                       0.000       3.579                          

 Hold time                                               0.053       3.632                          

 Data required time                                                  3.632                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.632                          
 Data arrival time                                                   3.886                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.254                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_video_driver/cnt_h[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_video_driver/cnt_h[0]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.431
  Launch Clock Delay      :  3.569
  Clock Pessimism Removal :  -0.862

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446       1.845         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.845 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.724       3.569         ntclkbufg_1      
 CLMA_158_36/CLK                                                           r       u_hdmi_top/u_video_driver/cnt_h[0]/opit_0_L5Q_perm/CLK

 CLMA_158_36/Q3                    tco                   0.221       3.790 f       u_hdmi_top/u_video_driver/cnt_h[0]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.086       3.876         u_hdmi_top/u_video_driver/cnt_h [0]
 CLMA_158_36/D4                                                            f       u_hdmi_top/u_video_driver/cnt_h[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.876         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.987%), Route: 0.086ns(28.013%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543       2.368         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.368 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.063       4.431         ntclkbufg_1      
 CLMA_158_36/CLK                                                           r       u_hdmi_top/u_video_driver/cnt_h[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.862       3.569                          
 clock uncertainty                                       0.000       3.569                          

 Hold time                                              -0.034       3.535                          

 Data required time                                                  3.535                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.535                          
 Data arrival time                                                   3.876                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[7]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.109  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.438
  Launch Clock Delay      :  3.579
  Clock Pessimism Removal :  -0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446       1.845         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.845 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.734       3.579         ntclkbufg_1      
 CLMS_126_173/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/CLK

 CLMS_126_173/Q2                   tco                   0.228       3.807 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/Q
                                   net (fanout=1)        0.227       4.034         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr1 [7]
 CLMA_130_173/M3                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[7]/opit_0/D

 Data arrival time                                                   4.034         Logic Levels: 0  
                                                                                   Logic: 0.228ns(50.110%), Route: 0.227ns(49.890%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543       2.368         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.368 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.070       4.438         ntclkbufg_1      
 CLMA_130_173/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[7]/opit_0/CLK
 clock pessimism                                        -0.750       3.688                          
 clock uncertainty                                       0.000       3.688                          

 Hold time                                              -0.014       3.674                          

 Data required time                                                  3.674                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.674                          
 Data arrival time                                                   4.034                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.360                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.528  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.579
  Launch Clock Delay      :  8.528
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 V9                                                      0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      50.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      51.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      51.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      51.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107      51.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543      52.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      52.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      54.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      54.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      55.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      55.634 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      55.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      55.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      56.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      56.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     2.058      58.528         ntclkbufg_0      
 CLMA_130_180/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/CLK

 CLMA_130_180/Q1                   tco                   0.291      58.819 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.610      59.429         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [7]
 CLMS_126_173/M1                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/D

 Data arrival time                                                  59.429         Logic Levels: 0  
                                                                                   Logic: 0.291ns(32.297%), Route: 0.610ns(67.703%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        53.332      53.332 r                        
 V9                                                      0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.044      53.376         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      54.289 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      54.289         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      54.337 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      54.633         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      54.731 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446      55.177         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      55.177 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.734      56.911         ntclkbufg_1      
 CLMS_126_173/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/CLK
 clock pessimism                                         0.421      57.332                          
 clock uncertainty                                      -0.150      57.182                          

 Setup time                                             -0.079      57.103                          

 Data required time                                                 57.103                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 57.103                          
 Data arrival time                                                  59.429                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.326                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.550  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.578
  Launch Clock Delay      :  8.549
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 V9                                                      0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      50.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      51.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      51.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      51.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107      51.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543      52.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      52.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      54.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      54.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      55.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      55.634 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      55.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      55.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      56.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      56.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     2.079      58.549         ntclkbufg_0      
 CLMS_126_169/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK

 CLMS_126_169/Q3                   tco                   0.286      58.835 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.420      59.255         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [4]
 CLMA_134_168/M3                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/D

 Data arrival time                                                  59.255         Logic Levels: 0  
                                                                                   Logic: 0.286ns(40.510%), Route: 0.420ns(59.490%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        53.332      53.332 r                        
 V9                                                      0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.044      53.376         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      54.289 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      54.289         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      54.337 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      54.633         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      54.731 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446      55.177         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      55.177 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.733      56.910         ntclkbufg_1      
 CLMA_134_168/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/CLK
 clock pessimism                                         0.421      57.331                          
 clock uncertainty                                      -0.150      57.181                          

 Setup time                                             -0.088      57.093                          

 Data required time                                                 57.093                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 57.093                          
 Data arrival time                                                  59.255                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.162                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.541  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.587
  Launch Clock Delay      :  8.549
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 V9                                                      0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      50.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      51.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      51.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      51.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107      51.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543      52.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      52.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      54.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      54.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      55.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      55.634 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      55.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      55.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      56.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      56.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     2.079      58.549         ntclkbufg_0      
 CLMS_126_169/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/CLK

 CLMS_126_169/Q1                   tco                   0.289      58.838 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.419      59.257         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [1]
 CLMA_130_165/M2                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/D

 Data arrival time                                                  59.257         Logic Levels: 0  
                                                                                   Logic: 0.289ns(40.819%), Route: 0.419ns(59.181%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        53.332      53.332 r                        
 V9                                                      0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.044      53.376         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      54.289 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      54.289         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      54.337 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      54.633         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      54.731 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446      55.177         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      55.177 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.742      56.919         ntclkbufg_1      
 CLMA_130_165/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/CLK
 clock pessimism                                         0.421      57.340                          
 clock uncertainty                                      -0.150      57.190                          

 Setup time                                             -0.088      57.102                          

 Data required time                                                 57.102                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 57.102                          
 Data arrival time                                                  59.257                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.155                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.449
  Launch Clock Delay      :  7.057
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      40.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      41.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      41.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      41.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      41.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      41.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      43.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      43.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      44.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      44.602 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      44.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      44.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      45.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      45.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     1.740      47.057         ntclkbufg_0      
 CLMS_126_169/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/CLK

 CLMS_126_169/Q2                   tco                   0.228      47.285 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.213      47.498         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [0]
 CLMA_130_165/M1                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/D

 Data arrival time                                                  47.498         Logic Levels: 0  
                                                                                   Logic: 0.228ns(51.701%), Route: 0.213ns(48.299%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        39.999      39.999 r                        
 V9                                                      0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.043         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      41.297 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.297         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      41.373 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      41.721         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103      41.824 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543      42.367         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      42.367 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.081      44.448         ntclkbufg_1      
 CLMA_130_165/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/CLK
 clock pessimism                                        -0.421      44.027                          
 clock uncertainty                                       0.150      44.177                          

 Hold time                                              -0.014      44.163                          

 Data required time                                                 44.163                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.163                          
 Data arrival time                                                  47.498                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.335                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.040  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.438
  Launch Clock Delay      :  7.057
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      40.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      41.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      41.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      41.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      41.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      41.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      43.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      43.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      44.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      44.602 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      44.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      44.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      45.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      45.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     1.740      47.057         ntclkbufg_0      
 CLMS_126_169/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK

 CLMS_126_169/Q0                   tco                   0.226      47.283 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.211      47.494         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [5]
 CLMA_130_173/M0                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D

 Data arrival time                                                  47.494         Logic Levels: 0  
                                                                                   Logic: 0.226ns(51.716%), Route: 0.211ns(48.284%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        39.999      39.999 r                        
 V9                                                      0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.043         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      41.297 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.297         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      41.373 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      41.721         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103      41.824 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543      42.367         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      42.367 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.070      44.437         ntclkbufg_1      
 CLMA_130_173/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/CLK
 clock pessimism                                        -0.421      44.016                          
 clock uncertainty                                       0.150      44.166                          

 Hold time                                              -0.014      44.152                          

 Data required time                                                 44.152                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.152                          
 Data arrival time                                                  47.494                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.441
  Launch Clock Delay      :  7.046
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      40.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      41.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      41.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      41.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      41.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      41.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      43.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      43.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      44.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      44.602 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      44.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      44.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      45.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      45.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     1.729      47.046         ntclkbufg_0      
 CLMS_126_177/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK

 CLMS_126_177/Q1                   tco                   0.229      47.275 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.229      47.504         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [6]
 CLMS_126_173/M3                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D

 Data arrival time                                                  47.504         Logic Levels: 0  
                                                                                   Logic: 0.229ns(50.000%), Route: 0.229ns(50.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        39.999      39.999 r                        
 V9                                                      0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.043         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      41.297 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.297         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      41.373 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      41.721         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103      41.824 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543      42.367         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      42.367 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.073      44.440         ntclkbufg_1      
 CLMS_126_173/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/CLK
 clock pessimism                                        -0.421      44.019                          
 clock uncertainty                                       0.150      44.169                          

 Hold time                                              -0.014      44.155                          

 Data required time                                                 44.155                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.155                          
 Data arrival time                                                  47.504                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.349                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr[9]/opit_0_inv/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.325  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.031
  Launch Clock Delay      :  8.509
  Clock Pessimism Removal :  1.153

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       6.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     2.039       8.509         ntclkbufg_0      
 CLMA_182_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_182_72/Q1                    tco                   0.291       8.800 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=640)      1.699      10.499         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_218_140/RSCO                 td                    0.147      10.646 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_odt[2]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      10.646         ntR440           
 CLMA_218_144/RSCO                 td                    0.147      10.793 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/ref_cnt_done/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.793         ntR439           
 CLMA_218_148/RSCO                 td                    0.147      10.940 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_calib_done/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.940         ntR438           
 CLMA_218_152/RSCO                 td                    0.147      11.087 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr3_ddr3[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.087         ntR437           
 CLMA_218_156/RSCO                 td                    0.147      11.234 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_cas_n/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      11.234         ntR436           
 CLMA_218_160/RSCO                 td                    0.147      11.381 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.381         ntR435           
 CLMA_218_164/RSCO                 td                    0.147      11.528 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      11.528         ntR434           
 CLMA_218_168/RSCO                 td                    0.147      11.675 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.675         ntR433           
 CLMA_218_172/RSCO                 td                    0.147      11.822 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.822         ntR432           
 CLMA_218_176/RSCO                 td                    0.147      11.969 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.969         ntR431           
 CLMA_218_180/RSCO                 td                    0.147      12.116 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      12.116         ntR430           
 CLMA_218_184/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr[9]/opit_0_inv/RS

 Data arrival time                                                  12.116         Logic Levels: 11 
                                                                                   Logic: 1.908ns(52.897%), Route: 1.699ns(47.103%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      11.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      11.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.602 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      15.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     1.714      17.031         ntclkbufg_0      
 CLMA_218_184/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr[9]/opit_0_inv/CLK
 clock pessimism                                         1.153      18.184                          
 clock uncertainty                                      -0.150      18.034                          

 Recovery time                                           0.000      18.034                          

 Data required time                                                 18.034                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.034                          
 Data arrival time                                                  12.116                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.918                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr[10]/opit_0_inv/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.325  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.031
  Launch Clock Delay      :  8.509
  Clock Pessimism Removal :  1.153

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       6.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     2.039       8.509         ntclkbufg_0      
 CLMA_182_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_182_72/Q1                    tco                   0.291       8.800 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=640)      1.699      10.499         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_218_140/RSCO                 td                    0.147      10.646 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_odt[2]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      10.646         ntR440           
 CLMA_218_144/RSCO                 td                    0.147      10.793 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/ref_cnt_done/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.793         ntR439           
 CLMA_218_148/RSCO                 td                    0.147      10.940 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_calib_done/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.940         ntR438           
 CLMA_218_152/RSCO                 td                    0.147      11.087 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr3_ddr3[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.087         ntR437           
 CLMA_218_156/RSCO                 td                    0.147      11.234 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_cas_n/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      11.234         ntR436           
 CLMA_218_160/RSCO                 td                    0.147      11.381 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.381         ntR435           
 CLMA_218_164/RSCO                 td                    0.147      11.528 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      11.528         ntR434           
 CLMA_218_168/RSCO                 td                    0.147      11.675 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.675         ntR433           
 CLMA_218_172/RSCO                 td                    0.147      11.822 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.822         ntR432           
 CLMA_218_176/RSCO                 td                    0.147      11.969 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.969         ntR431           
 CLMA_218_180/RSCO                 td                    0.147      12.116 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      12.116         ntR430           
 CLMA_218_184/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr[10]/opit_0_inv/RS

 Data arrival time                                                  12.116         Logic Levels: 11 
                                                                                   Logic: 1.908ns(52.897%), Route: 1.699ns(47.103%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      11.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      11.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.602 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      15.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     1.714      17.031         ntclkbufg_0      
 CLMA_218_184/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr[10]/opit_0_inv/CLK
 clock pessimism                                         1.153      18.184                          
 clock uncertainty                                      -0.150      18.034                          

 Recovery time                                           0.000      18.034                          

 Data required time                                                 18.034                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.034                          
 Data arrival time                                                  12.116                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.918                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr[11]/opit_0_inv/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.325  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.031
  Launch Clock Delay      :  8.509
  Clock Pessimism Removal :  1.153

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       6.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     2.039       8.509         ntclkbufg_0      
 CLMA_182_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_182_72/Q1                    tco                   0.291       8.800 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=640)      1.699      10.499         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_218_140/RSCO                 td                    0.147      10.646 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_odt[2]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      10.646         ntR440           
 CLMA_218_144/RSCO                 td                    0.147      10.793 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/ref_cnt_done/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.793         ntR439           
 CLMA_218_148/RSCO                 td                    0.147      10.940 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_calib_done/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.940         ntR438           
 CLMA_218_152/RSCO                 td                    0.147      11.087 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr3_ddr3[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.087         ntR437           
 CLMA_218_156/RSCO                 td                    0.147      11.234 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_cas_n/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      11.234         ntR436           
 CLMA_218_160/RSCO                 td                    0.147      11.381 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.381         ntR435           
 CLMA_218_164/RSCO                 td                    0.147      11.528 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      11.528         ntR434           
 CLMA_218_168/RSCO                 td                    0.147      11.675 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.675         ntR433           
 CLMA_218_172/RSCO                 td                    0.147      11.822 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.822         ntR432           
 CLMA_218_176/RSCO                 td                    0.147      11.969 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.969         ntR431           
 CLMA_218_180/RSCO                 td                    0.147      12.116 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      12.116         ntR430           
 CLMA_218_184/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr[11]/opit_0_inv/RS

 Data arrival time                                                  12.116         Logic Levels: 11 
                                                                                   Logic: 1.908ns(52.897%), Route: 1.699ns(47.103%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      11.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      11.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.602 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      15.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     1.714      17.031         ntclkbufg_0      
 CLMA_218_184/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr[11]/opit_0_inv/CLK
 clock pessimism                                         1.153      18.184                          
 clock uncertainty                                      -0.150      18.034                          

 Recovery time                                           0.000      18.034                          

 Data required time                                                 18.034                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.034                          
 Data arrival time                                                  12.116                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.918                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[0]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.137  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.535
  Launch Clock Delay      :  7.018
  Clock Pessimism Removal :  -1.380

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.602 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       5.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     1.701       7.018         ntclkbufg_0      
 CLMA_182_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_182_72/Q1                    tco                   0.224       7.242 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=640)      0.476       7.718         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_186_84/RSCO                  td                    0.105       7.823 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[98]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.823         ntR502           
 CLMA_186_88/RSCI                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.823         Logic Levels: 1  
                                                                                   Logic: 0.329ns(40.870%), Route: 0.476ns(59.130%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       6.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     2.065       8.535         ntclkbufg_0      
 CLMA_186_88/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.380       7.155                          
 clock uncertainty                                       0.000       7.155                          

 Removal time                                            0.000       7.155                          

 Data required time                                                  7.155                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.155                          
 Data arrival time                                                   7.823                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.668                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[64]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.137  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.535
  Launch Clock Delay      :  7.018
  Clock Pessimism Removal :  -1.380

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.602 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       5.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     1.701       7.018         ntclkbufg_0      
 CLMA_182_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_182_72/Q1                    tco                   0.224       7.242 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=640)      0.476       7.718         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_186_84/RSCO                  td                    0.105       7.823 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[98]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.823         ntR502           
 CLMA_186_88/RSCI                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[64]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.823         Logic Levels: 1  
                                                                                   Logic: 0.329ns(40.870%), Route: 0.476ns(59.130%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       6.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     2.065       8.535         ntclkbufg_0      
 CLMA_186_88/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[64]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.380       7.155                          
 clock uncertainty                                       0.000       7.155                          

 Removal time                                            0.000       7.155                          

 Data required time                                                  7.155                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.155                          
 Data arrival time                                                   7.823                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.668                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[66]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.137  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.535
  Launch Clock Delay      :  7.018
  Clock Pessimism Removal :  -1.380

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.602 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       5.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     1.701       7.018         ntclkbufg_0      
 CLMA_182_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_182_72/Q1                    tco                   0.224       7.242 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=640)      0.476       7.718         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_186_84/RSCO                  td                    0.105       7.823 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[98]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.823         ntR502           
 CLMA_186_88/RSCI                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[66]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.823         Logic Levels: 1  
                                                                                   Logic: 0.329ns(40.870%), Route: 0.476ns(59.130%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       6.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     2.065       8.535         ntclkbufg_0      
 CLMA_186_88/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[66]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.380       7.155                          
 clock uncertainty                                       0.000       7.155                          

 Removal time                                            0.000       7.155                          

 Data required time                                                  7.155                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.155                          
 Data arrival time                                                   7.823                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.668                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[122]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    3.149  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.032
  Launch Clock Delay      :  4.408
  Clock Pessimism Removal :  0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.036       4.408         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_198_60/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_198_60/Q0                    tco                   0.287       4.695 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=34)       2.689       7.384         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_222_220/Y6CD                 td                    0.134       7.518 f       CLKROUTE_103/Z   
                                   net (fanout=457)      7.218      14.736         ntR1370          
 CLMS_206_53/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[122]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  14.736         Logic Levels: 1  
                                                                                   Logic: 0.421ns(4.076%), Route: 9.907ns(95.924%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      11.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      11.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.602 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      15.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     1.715      17.032         ntclkbufg_0      
 CLMS_206_53/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[122]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.525      17.557                          
 clock uncertainty                                      -0.150      17.407                          

 Recovery time                                          -0.617      16.790                          

 Data required time                                                 16.790                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.790                          
 Data arrival time                                                  14.736                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.054                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[123]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    3.149  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.032
  Launch Clock Delay      :  4.408
  Clock Pessimism Removal :  0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.036       4.408         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_198_60/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_198_60/Q0                    tco                   0.287       4.695 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=34)       2.689       7.384         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_222_220/Y6CD                 td                    0.134       7.518 f       CLKROUTE_103/Z   
                                   net (fanout=457)      7.218      14.736         ntR1370          
 CLMS_206_53/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[123]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  14.736         Logic Levels: 1  
                                                                                   Logic: 0.421ns(4.076%), Route: 9.907ns(95.924%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      11.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      11.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.602 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      15.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     1.715      17.032         ntclkbufg_0      
 CLMS_206_53/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[123]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.525      17.557                          
 clock uncertainty                                      -0.150      17.407                          

 Recovery time                                          -0.617      16.790                          

 Data required time                                                 16.790                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.790                          
 Data arrival time                                                  14.736                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.054                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[58]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    3.149  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.032
  Launch Clock Delay      :  4.408
  Clock Pessimism Removal :  0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.036       4.408         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_198_60/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_198_60/Q0                    tco                   0.287       4.695 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=34)       2.689       7.384         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_222_220/Y6CD                 td                    0.134       7.518 f       CLKROUTE_103/Z   
                                   net (fanout=457)      7.218      14.736         ntR1370          
 CLMS_206_53/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[58]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  14.736         Logic Levels: 1  
                                                                                   Logic: 0.421ns(4.076%), Route: 9.907ns(95.924%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      11.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      11.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.602 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      15.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     1.715      17.032         ntclkbufg_0      
 CLMS_206_53/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[58]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.525      17.557                          
 clock uncertainty                                      -0.150      17.407                          

 Recovery time                                          -0.617      16.790                          

 Data required time                                                 16.790                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.790                          
 Data arrival time                                                  14.736                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.054                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO/RESET
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    4.528  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.612
  Launch Clock Delay      :  3.559
  Clock Pessimism Removal :  -0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.712       3.559         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_202_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK

 CLMA_202_69/Q0                    tco                   0.226       3.785 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/Q
                                   net (fanout=51)       1.106       4.891         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_dqs_rst
 IOL_243_110/LRS                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO/RESET

 Data arrival time                                                   4.891         Logic Levels: 0  
                                                                                   Logic: 0.226ns(16.967%), Route: 1.106ns(83.033%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       6.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     2.142       8.612         ntclkbufg_0      
 IOL_243_110/CLK_SYS                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO/SYSCLK
 clock pessimism                                        -0.525       8.087                          
 clock uncertainty                                       0.150       8.237                          

 Removal time                                           -0.151       8.086                          

 Data required time                                                  8.086                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.086                          
 Data arrival time                                                   4.891                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.195                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[7].DQ0_GTP_ISERDES/gateop_a_IO/RESET
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    4.528  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.612
  Launch Clock Delay      :  3.559
  Clock Pessimism Removal :  -0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.712       3.559         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_202_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK

 CLMA_202_69/Q0                    tco                   0.226       3.785 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/Q
                                   net (fanout=51)       1.106       4.891         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_dqs_rst
 IOL_243_109/LRS                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[7].DQ0_GTP_ISERDES/gateop_a_IO/RESET

 Data arrival time                                                   4.891         Logic Levels: 0  
                                                                                   Logic: 0.226ns(16.967%), Route: 1.106ns(83.033%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       6.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     2.142       8.612         ntclkbufg_0      
 IOL_243_109/CLK_SYS                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[7].DQ0_GTP_ISERDES/gateop_a_IO/SYSCLK
 clock pessimism                                        -0.525       8.087                          
 clock uncertainty                                       0.150       8.237                          

 Removal time                                           -0.151       8.086                          

 Data required time                                                  8.086                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.086                          
 Data arrival time                                                   4.891                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.195                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt0[2]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    4.500  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.569
  Launch Clock Delay      :  3.544
  Clock Pessimism Removal :  -0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.697       3.544         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_198_60/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_198_60/Q0                    tco                   0.226       3.770 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=34)       1.156       4.926         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMS_162_133/RS                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt0[2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.926         Logic Levels: 0  
                                                                                   Logic: 0.226ns(16.353%), Route: 1.156ns(83.647%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       6.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     2.099       8.569         ntclkbufg_0      
 CLMS_162_133/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt0[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.525       8.044                          
 clock uncertainty                                       0.150       8.194                          

 Removal time                                           -0.226       7.968                          

 Data required time                                                  7.968                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.968                          
 Data arrival time                                                   4.926                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.042                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_read_photo/rd_sec_addr[30]/opit_0_A2Q21/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -4.492  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.595
  Launch Clock Delay      :  8.572
  Clock Pessimism Removal :  0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107      11.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543      12.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      12.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.634 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      16.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     2.102      18.572         ntclkbufg_0      
 CLMA_146_140/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_146_140/Q0                   tco                   0.289      18.861 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.424      19.285         init_calib_complete
 CLMA_146_124/Y0                   td                    0.196      19.481 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/N0/gateop_perm/Z
                                   net (fanout=53)       1.414      20.895         u_hdmi_top/u_rgb2dvi_0/reset_syn/N0
 CLMS_150_61/RSCO                  td                    0.147      21.042 f       u_sd_read_photo/rd_sec_addr[0]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      21.042         ntR69            
 CLMS_150_69/RSCO                  td                    0.147      21.189 f       u_sd_read_photo/rd_sec_addr[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      21.189         ntR68            
 CLMS_150_73/RSCO                  td                    0.147      21.336 f       u_sd_read_photo/rd_sec_addr[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      21.336         ntR67            
 CLMS_150_77/RSCO                  td                    0.147      21.483 f       u_sd_read_photo/rd_sec_addr[12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      21.483         ntR66            
 CLMS_150_81/RSCO                  td                    0.147      21.630 f       u_sd_read_photo/rd_sec_addr[16]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      21.630         ntR65            
 CLMS_150_85/RSCO                  td                    0.147      21.777 f       u_sd_read_photo/rd_sec_addr[20]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      21.777         ntR64            
 CLMS_150_89/RSCO                  td                    0.147      21.924 f       u_sd_read_photo/rd_sec_addr[24]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      21.924         ntR63            
 CLMS_150_93/RSCO                  td                    0.147      22.071 f       u_sd_read_photo/rd_sec_addr[28]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      22.071         ntR62            
 CLMS_150_97/RSCI                                                          f       u_sd_read_photo/rd_sec_addr[30]/opit_0_A2Q21/RS

 Data arrival time                                                  22.071         Logic Levels: 9  
                                                                                   Logic: 1.661ns(47.471%), Route: 1.838ns(52.529%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000      21.847 r       USCMROUTE_1/CLKOUT
                                   net (fanout=222)      1.748      23.595         ntR1372          
 CLMS_150_97/CLK                                                           r       u_sd_read_photo/rd_sec_addr[30]/opit_0_A2Q21/CLK
 clock pessimism                                         0.485      24.080                          
 clock uncertainty                                      -0.150      23.930                          

 Recovery time                                           0.000      23.930                          

 Data required time                                                 23.930                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.930                          
 Data arrival time                                                  22.071                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.859                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_read_photo/rd_sec_addr[31]/opit_0_AQ/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -4.492  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.595
  Launch Clock Delay      :  8.572
  Clock Pessimism Removal :  0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107      11.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543      12.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      12.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.634 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      16.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     2.102      18.572         ntclkbufg_0      
 CLMA_146_140/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_146_140/Q0                   tco                   0.289      18.861 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.424      19.285         init_calib_complete
 CLMA_146_124/Y0                   td                    0.196      19.481 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/N0/gateop_perm/Z
                                   net (fanout=53)       1.414      20.895         u_hdmi_top/u_rgb2dvi_0/reset_syn/N0
 CLMS_150_61/RSCO                  td                    0.147      21.042 f       u_sd_read_photo/rd_sec_addr[0]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      21.042         ntR69            
 CLMS_150_69/RSCO                  td                    0.147      21.189 f       u_sd_read_photo/rd_sec_addr[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      21.189         ntR68            
 CLMS_150_73/RSCO                  td                    0.147      21.336 f       u_sd_read_photo/rd_sec_addr[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      21.336         ntR67            
 CLMS_150_77/RSCO                  td                    0.147      21.483 f       u_sd_read_photo/rd_sec_addr[12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      21.483         ntR66            
 CLMS_150_81/RSCO                  td                    0.147      21.630 f       u_sd_read_photo/rd_sec_addr[16]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      21.630         ntR65            
 CLMS_150_85/RSCO                  td                    0.147      21.777 f       u_sd_read_photo/rd_sec_addr[20]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      21.777         ntR64            
 CLMS_150_89/RSCO                  td                    0.147      21.924 f       u_sd_read_photo/rd_sec_addr[24]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      21.924         ntR63            
 CLMS_150_93/RSCO                  td                    0.147      22.071 f       u_sd_read_photo/rd_sec_addr[28]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      22.071         ntR62            
 CLMS_150_97/RSCI                                                          f       u_sd_read_photo/rd_sec_addr[31]/opit_0_AQ/RS

 Data arrival time                                                  22.071         Logic Levels: 9  
                                                                                   Logic: 1.661ns(47.471%), Route: 1.838ns(52.529%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000      21.847 r       USCMROUTE_1/CLKOUT
                                   net (fanout=222)      1.748      23.595         ntR1372          
 CLMS_150_97/CLK                                                           r       u_sd_read_photo/rd_sec_addr[31]/opit_0_AQ/CLK
 clock pessimism                                         0.485      24.080                          
 clock uncertainty                                      -0.150      23.930                          

 Recovery time                                           0.000      23.930                          

 Data required time                                                 23.930                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.930                          
 Data arrival time                                                  22.071                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.859                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_read_photo/rd_sec_addr[26]/opit_0_A2Q21/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -4.498  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.589
  Launch Clock Delay      :  8.572
  Clock Pessimism Removal :  0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107      11.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543      12.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      12.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.634 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      16.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     2.102      18.572         ntclkbufg_0      
 CLMA_146_140/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_146_140/Q0                   tco                   0.289      18.861 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.424      19.285         init_calib_complete
 CLMA_146_124/Y0                   td                    0.196      19.481 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/N0/gateop_perm/Z
                                   net (fanout=53)       1.414      20.895         u_hdmi_top/u_rgb2dvi_0/reset_syn/N0
 CLMS_150_61/RSCO                  td                    0.147      21.042 f       u_sd_read_photo/rd_sec_addr[0]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      21.042         ntR69            
 CLMS_150_69/RSCO                  td                    0.147      21.189 f       u_sd_read_photo/rd_sec_addr[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      21.189         ntR68            
 CLMS_150_73/RSCO                  td                    0.147      21.336 f       u_sd_read_photo/rd_sec_addr[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      21.336         ntR67            
 CLMS_150_77/RSCO                  td                    0.147      21.483 f       u_sd_read_photo/rd_sec_addr[12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      21.483         ntR66            
 CLMS_150_81/RSCO                  td                    0.147      21.630 f       u_sd_read_photo/rd_sec_addr[16]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      21.630         ntR65            
 CLMS_150_85/RSCO                  td                    0.147      21.777 f       u_sd_read_photo/rd_sec_addr[20]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      21.777         ntR64            
 CLMS_150_89/RSCO                  td                    0.147      21.924 f       u_sd_read_photo/rd_sec_addr[24]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      21.924         ntR63            
 CLMS_150_93/RSCI                                                          f       u_sd_read_photo/rd_sec_addr[26]/opit_0_A2Q21/RS

 Data arrival time                                                  21.924         Logic Levels: 8  
                                                                                   Logic: 1.514ns(45.167%), Route: 1.838ns(54.833%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000      21.847 r       USCMROUTE_1/CLKOUT
                                   net (fanout=222)      1.742      23.589         ntR1372          
 CLMS_150_93/CLK                                                           r       u_sd_read_photo/rd_sec_addr[26]/opit_0_A2Q21/CLK
 clock pessimism                                         0.485      24.074                          
 clock uncertainty                                      -0.150      23.924                          

 Recovery time                                           0.000      23.924                          

 Data required time                                                 23.924                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.924                          
 Data arrival time                                                  21.924                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.000                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_read_photo/delay_cnt[0]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.114  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.450
  Launch Clock Delay      :  7.079
  Clock Pessimism Removal :  -0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.602 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      25.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     1.762      27.079         ntclkbufg_0      
 CLMA_146_140/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_146_140/Q0                   tco                   0.226      27.305 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.345      27.650         init_calib_complete
 CLMA_146_124/Y0                   td                    0.162      27.812 r       u_hdmi_top/u_rgb2dvi_0/reset_syn/N0/gateop_perm/Z
                                   net (fanout=53)       0.725      28.537         u_hdmi_top/u_rgb2dvi_0/reset_syn/N0
 CLMS_154_89/RSCO                  td                    0.105      28.642 r       u_sd_read_photo/rd_flow_cnt_reg[2]/opit_0/RSOUT
                                   net (fanout=4)        0.000      28.642         ntR666           
 CLMS_154_93/RSCI                                                          r       u_sd_read_photo/delay_cnt[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                  28.642         Logic Levels: 2  
                                                                                   Logic: 0.493ns(31.542%), Route: 1.070ns(68.458%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      21.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      21.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      21.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107      21.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543      22.372         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000      22.372 r       USCMROUTE_1/CLKOUT
                                   net (fanout=222)      2.078      24.450         ntR1372          
 CLMS_154_93/CLK                                                           r       u_sd_read_photo/delay_cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.485      23.965                          
 clock uncertainty                                       0.150      24.115                          

 Removal time                                            0.000      24.115                          

 Data required time                                                 24.115                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.115                          
 Data arrival time                                                  28.642                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.527                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_read_photo/delay_cnt[13]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.114  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.450
  Launch Clock Delay      :  7.079
  Clock Pessimism Removal :  -0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.602 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      25.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     1.762      27.079         ntclkbufg_0      
 CLMA_146_140/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_146_140/Q0                   tco                   0.226      27.305 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.345      27.650         init_calib_complete
 CLMA_146_124/Y0                   td                    0.162      27.812 r       u_hdmi_top/u_rgb2dvi_0/reset_syn/N0/gateop_perm/Z
                                   net (fanout=53)       0.725      28.537         u_hdmi_top/u_rgb2dvi_0/reset_syn/N0
 CLMS_154_89/RSCO                  td                    0.105      28.642 r       u_sd_read_photo/rd_flow_cnt_reg[2]/opit_0/RSOUT
                                   net (fanout=4)        0.000      28.642         ntR666           
 CLMS_154_93/RSCI                                                          r       u_sd_read_photo/delay_cnt[13]/opit_0_L5Q_perm/RS

 Data arrival time                                                  28.642         Logic Levels: 2  
                                                                                   Logic: 0.493ns(31.542%), Route: 1.070ns(68.458%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      21.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      21.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      21.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107      21.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543      22.372         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000      22.372 r       USCMROUTE_1/CLKOUT
                                   net (fanout=222)      2.078      24.450         ntR1372          
 CLMS_154_93/CLK                                                           r       u_sd_read_photo/delay_cnt[13]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.485      23.965                          
 clock uncertainty                                       0.150      24.115                          

 Removal time                                            0.000      24.115                          

 Data required time                                                 24.115                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.115                          
 Data arrival time                                                  28.642                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.527                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_read_photo/delay_cnt[14]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.114  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.450
  Launch Clock Delay      :  7.079
  Clock Pessimism Removal :  -0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.602 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      25.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     1.762      27.079         ntclkbufg_0      
 CLMA_146_140/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_146_140/Q0                   tco                   0.226      27.305 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.345      27.650         init_calib_complete
 CLMA_146_124/Y0                   td                    0.162      27.812 r       u_hdmi_top/u_rgb2dvi_0/reset_syn/N0/gateop_perm/Z
                                   net (fanout=53)       0.725      28.537         u_hdmi_top/u_rgb2dvi_0/reset_syn/N0
 CLMS_154_89/RSCO                  td                    0.105      28.642 r       u_sd_read_photo/rd_flow_cnt_reg[2]/opit_0/RSOUT
                                   net (fanout=4)        0.000      28.642         ntR666           
 CLMS_154_93/RSCI                                                          r       u_sd_read_photo/delay_cnt[14]/opit_0_L5Q_perm/RS

 Data arrival time                                                  28.642         Logic Levels: 2  
                                                                                   Logic: 0.493ns(31.542%), Route: 1.070ns(68.458%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      21.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      21.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      21.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107      21.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543      22.372         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000      22.372 r       USCMROUTE_1/CLKOUT
                                   net (fanout=222)      2.078      24.450         ntR1372          
 CLMS_154_93/CLK                                                           r       u_sd_read_photo/delay_cnt[14]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.485      23.965                          
 clock uncertainty                                       0.150      24.115                          

 Removal time                                            0.000      24.115                          

 Data required time                                                 24.115                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.115                          
 Data arrival time                                                  28.642                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.527                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.097  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.559
  Launch Clock Delay      :  4.408
  Clock Pessimism Removal :  0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.036       4.408         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_198_60/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_198_60/Q0                    tco                   0.287       4.695 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=34)       2.689       7.384         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_222_220/Y6CD                 td                    0.134       7.518 f       CLKROUTE_103/Z   
                                   net (fanout=457)      7.293      14.811         ntR1370          
 CLMA_202_69/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/RS

 Data arrival time                                                  14.811         Logic Levels: 1  
                                                                                   Logic: 0.421ns(4.047%), Route: 9.982ns(95.953%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.712      23.559         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_202_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
 clock pessimism                                         0.752      24.311                          
 clock uncertainty                                      -0.150      24.161                          

 Recovery time                                          -0.617      23.544                          

 Data required time                                                 23.544                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.544                          
 Data arrival time                                                  14.811                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.733                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.313  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.570
  Launch Clock Delay      :  4.408
  Clock Pessimism Removal :  0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.036       4.408         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_198_60/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_198_60/Q0                    tco                   0.289       4.697 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=34)       2.562       7.259         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_222_220/Y6CD                 td                    0.149       7.408 r       CLKROUTE_103/Z   
                                   net (fanout=457)      5.515      12.923         ntR1370          
 CLMA_182_164/RSCO                 td                    0.147      13.070 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/r_cnt_pass/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      13.070         ntR146           
 CLMA_182_168/RSCO                 td                    0.147      13.217 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[25]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=5)        0.000      13.217         ntR145           
 CLMA_182_172/RSCO                 td                    0.147      13.364 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_l[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      13.364         ntR144           
 CLMA_182_176/RSCO                 td                    0.147      13.511 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[22]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      13.511         ntR143           
 CLMA_182_180/RSCO                 td                    0.147      13.658 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[27]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      13.658         ntR142           
 CLMA_182_184/RSCO                 td                    0.147      13.805 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      13.805         ntR141           
 CLMA_182_192/RSCO                 td                    0.147      13.952 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_cmd[0]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      13.952         ntR140           
 CLMA_182_196/RSCO                 td                    0.147      14.099 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[14]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      14.099         ntR139           
 CLMA_182_200/RSCO                 td                    0.147      14.246 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.246         ntR138           
 CLMA_182_204/RSCO                 td                    0.147      14.393 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.393         ntR137           
 CLMA_182_208/RSCO                 td                    0.147      14.540 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      14.540         ntR136           
 CLMA_182_212/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  14.540         Logic Levels: 12 
                                                                                   Logic: 2.055ns(20.282%), Route: 8.077ns(79.718%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.723      23.570         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_212/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.525      24.095                          
 clock uncertainty                                      -0.150      23.945                          

 Recovery time                                           0.000      23.945                          

 Data required time                                                 23.945                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.945                          
 Data arrival time                                                  14.540                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.405                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.313  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.570
  Launch Clock Delay      :  4.408
  Clock Pessimism Removal :  0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.036       4.408         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_198_60/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_198_60/Q0                    tco                   0.289       4.697 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=34)       2.562       7.259         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_222_220/Y6CD                 td                    0.149       7.408 r       CLKROUTE_103/Z   
                                   net (fanout=457)      5.515      12.923         ntR1370          
 CLMA_182_164/RSCO                 td                    0.147      13.070 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/r_cnt_pass/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      13.070         ntR146           
 CLMA_182_168/RSCO                 td                    0.147      13.217 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[25]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=5)        0.000      13.217         ntR145           
 CLMA_182_172/RSCO                 td                    0.147      13.364 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_l[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      13.364         ntR144           
 CLMA_182_176/RSCO                 td                    0.147      13.511 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[22]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      13.511         ntR143           
 CLMA_182_180/RSCO                 td                    0.147      13.658 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[27]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      13.658         ntR142           
 CLMA_182_184/RSCO                 td                    0.147      13.805 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      13.805         ntR141           
 CLMA_182_192/RSCO                 td                    0.147      13.952 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_cmd[0]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      13.952         ntR140           
 CLMA_182_196/RSCO                 td                    0.147      14.099 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[14]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      14.099         ntR139           
 CLMA_182_200/RSCO                 td                    0.147      14.246 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.246         ntR138           
 CLMA_182_204/RSCO                 td                    0.147      14.393 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.393         ntR137           
 CLMA_182_208/RSCO                 td                    0.147      14.540 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      14.540         ntR136           
 CLMA_182_212/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  14.540         Logic Levels: 12 
                                                                                   Logic: 2.055ns(20.282%), Route: 8.077ns(79.718%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.723      23.570         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_212/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.525      24.095                          
 clock uncertainty                                      -0.150      23.945                          

 Recovery time                                           0.000      23.945                          

 Data required time                                                 23.945                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.945                          
 Data arrival time                                                  14.540                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.405                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[1]/opit_0_inv/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.102  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.405
  Launch Clock Delay      :  3.551
  Clock Pessimism Removal :  -0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.704       3.551         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_186_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_186_72/Q1                    tco                   0.224       3.775 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=16)       0.309       4.084         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMA_182_68/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[1]/opit_0_inv/RS

 Data arrival time                                                   4.084         Logic Levels: 0  
                                                                                   Logic: 0.224ns(42.026%), Route: 0.309ns(57.974%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.033       4.405         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[1]/opit_0_inv/CLK
 clock pessimism                                        -0.752       3.653                          
 clock uncertainty                                       0.000       3.653                          

 Removal time                                           -0.220       3.433                          

 Data required time                                                  3.433                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.433                          
 Data arrival time                                                   4.084                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.651                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[1]/opit_0_inv/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.102  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.405
  Launch Clock Delay      :  3.551
  Clock Pessimism Removal :  -0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.704       3.551         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_186_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_186_72/Q1                    tco                   0.224       3.775 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=16)       0.309       4.084         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMA_182_68/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[1]/opit_0_inv/RS

 Data arrival time                                                   4.084         Logic Levels: 0  
                                                                                   Logic: 0.224ns(42.026%), Route: 0.309ns(57.974%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.033       4.405         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[1]/opit_0_inv/CLK
 clock pessimism                                        -0.752       3.653                          
 clock uncertainty                                       0.000       3.653                          

 Removal time                                           -0.220       3.433                          

 Data required time                                                  3.433                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.433                          
 Data arrival time                                                   4.084                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.651                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.118  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.421
  Launch Clock Delay      :  3.551
  Clock Pessimism Removal :  -0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.704       3.551         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_186_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_186_72/Q1                    tco                   0.224       3.775 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=16)       0.331       4.106         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMA_194_72/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.106         Logic Levels: 0  
                                                                                   Logic: 0.224ns(40.360%), Route: 0.331ns(59.640%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.049       4.421         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_194_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.752       3.669                          
 clock uncertainty                                       0.000       3.669                          

 Removal time                                           -0.220       3.449                          

 Data required time                                                  3.449                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.449                          
 Data arrival time                                                   4.106                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.657                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -4.522  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.629
  Launch Clock Delay      :  8.572
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 V9                                                      0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      50.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      51.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      51.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      51.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107      51.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543      52.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      52.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      54.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      54.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      55.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      55.634 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      55.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      55.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      56.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      56.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     2.102      58.572         ntclkbufg_0      
 CLMA_146_140/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_146_140/Q0                   tco                   0.289      58.861 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.424      59.285         init_calib_complete
 CLMA_146_124/Y0                   td                    0.196      59.481 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/N0/gateop_perm/Z
                                   net (fanout=53)       1.941      61.422         u_hdmi_top/u_rgb2dvi_0/reset_syn/N0
 CLMS_214_9/RS                                                             f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/RS

 Data arrival time                                                  61.422         Logic Levels: 1  
                                                                                   Logic: 0.485ns(17.018%), Route: 2.365ns(82.982%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        53.332      53.332 r                        
 V9                                                      0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.044      53.376         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      54.289 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      54.289         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      54.337 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      54.633         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      54.731 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446      55.177         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      55.177 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.784      56.961         ntclkbufg_1      
 CLMS_214_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
 clock pessimism                                         0.421      57.382                          
 clock uncertainty                                      -0.150      57.232                          

 Recovery time                                          -0.617      56.615                          

 Data required time                                                 56.615                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 56.615                          
 Data arrival time                                                  61.422                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.807                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_1/opit_0/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -4.567  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.584
  Launch Clock Delay      :  8.572
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 V9                                                      0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      50.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      51.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      51.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      51.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107      51.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543      52.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      52.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      54.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      54.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      55.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      55.634 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      55.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      55.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      56.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      56.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     2.102      58.572         ntclkbufg_0      
 CLMA_146_140/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_146_140/Q0                   tco                   0.289      58.861 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.424      59.285         init_calib_complete
 CLMA_146_124/Y0                   td                    0.196      59.481 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/N0/gateop_perm/Z
                                   net (fanout=53)       1.817      61.298         u_hdmi_top/u_rgb2dvi_0/reset_syn/N0
 CLMA_174_16/RS                                                            f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_1/opit_0/RS

 Data arrival time                                                  61.298         Logic Levels: 1  
                                                                                   Logic: 0.485ns(17.792%), Route: 2.241ns(82.208%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        53.332      53.332 r                        
 V9                                                      0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.044      53.376         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      54.289 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      54.289         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      54.337 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      54.633         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      54.731 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446      55.177         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      55.177 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.739      56.916         ntclkbufg_1      
 CLMA_174_16/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_1/opit_0/CLK
 clock pessimism                                         0.421      57.337                          
 clock uncertainty                                      -0.150      57.187                          

 Recovery time                                          -0.617      56.570                          

 Data required time                                                 56.570                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 56.570                          
 Data arrival time                                                  61.298                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.728                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_video_driver/cnt_h[2]/opit_0_A2Q21/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -4.570  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.581
  Launch Clock Delay      :  8.572
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 V9                                                      0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      50.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      51.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      51.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      51.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107      51.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543      52.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      52.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      54.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      54.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      55.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      55.634 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      55.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      55.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      56.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      56.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     2.102      58.572         ntclkbufg_0      
 CLMA_146_140/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_146_140/Q0                   tco                   0.289      58.861 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.424      59.285         init_calib_complete
 CLMA_146_124/Y0                   td                    0.196      59.481 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/N0/gateop_perm/Z
                                   net (fanout=53)       1.541      61.022         u_hdmi_top/u_rgb2dvi_0/reset_syn/N0
 CLMA_158_28/RS                                                            f       u_hdmi_top/u_video_driver/cnt_h[2]/opit_0_A2Q21/RS

 Data arrival time                                                  61.022         Logic Levels: 1  
                                                                                   Logic: 0.485ns(19.796%), Route: 1.965ns(80.204%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        53.332      53.332 r                        
 V9                                                      0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.044      53.376         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      54.289 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      54.289         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      54.337 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      54.633         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      54.731 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446      55.177         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      55.177 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.736      56.913         ntclkbufg_1      
 CLMA_158_28/CLK                                                           r       u_hdmi_top/u_video_driver/cnt_h[2]/opit_0_A2Q21/CLK
 clock pessimism                                         0.421      57.334                          
 clock uncertainty                                      -0.150      57.184                          

 Recovery time                                          -0.617      56.567                          

 Data required time                                                 56.567                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 56.567                          
 Data arrival time                                                  61.022                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.455                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.490
  Launch Clock Delay      :  7.097
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      40.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      41.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      41.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      41.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      41.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      41.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      43.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      43.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      44.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      44.602 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      44.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      44.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      45.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      45.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     1.780      47.097         ntclkbufg_0      
 CLMS_138_133/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMS_138_133/Q0                   tco                   0.222      47.319 f       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.084      47.403         u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h
 CLMA_138_132/Y1                   td                    0.156      47.559 f       u_ddr3_ctrl_top/u_ctrl_fifo/N21/gateop_perm/Z
                                   net (fanout=82)       0.315      47.874         u_ddr3_ctrl_top/u_ctrl_fifo/N21
 DRM_142_128/RSTB[0]                                                       f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                  47.874         Logic Levels: 1  
                                                                                   Logic: 0.378ns(48.649%), Route: 0.399ns(51.351%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        39.999      39.999 r                        
 V9                                                      0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.043         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      41.297 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.297         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      41.373 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      41.721         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103      41.824 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543      42.367         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      42.367 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.122      44.489         ntclkbufg_1      
 DRM_142_128/CLKB[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.421      44.068                          
 clock uncertainty                                       0.150      44.218                          

 Removal time                                           -0.022      44.196                          

 Data required time                                                 44.196                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.196                          
 Data arrival time                                                  47.874                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.678                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.085  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.433
  Launch Clock Delay      :  7.097
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      40.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      41.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      41.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      41.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      41.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      41.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      43.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      43.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      44.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      44.602 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      44.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      44.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      45.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      45.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     1.780      47.097         ntclkbufg_0      
 CLMS_138_133/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMS_138_133/Q0                   tco                   0.222      47.319 f       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.084      47.403         u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h
 CLMA_138_132/Y1                   td                    0.156      47.559 f       u_ddr3_ctrl_top/u_ctrl_fifo/N21/gateop_perm/Z
                                   net (fanout=82)       0.692      48.251         u_ddr3_ctrl_top/u_ctrl_fifo/N21
 DRM_142_168/RSTB[0]                                                       f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                  48.251         Logic Levels: 1  
                                                                                   Logic: 0.378ns(32.756%), Route: 0.776ns(67.244%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        39.999      39.999 r                        
 V9                                                      0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.043         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      41.297 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.297         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      41.373 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      41.721         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103      41.824 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543      42.367         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      42.367 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.065      44.432         ntclkbufg_1      
 DRM_142_168/CLKB[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.421      44.011                          
 clock uncertainty                                       0.150      44.161                          

 Removal time                                           -0.022      44.139                          

 Data required time                                                 44.139                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.139                          
 Data arrival time                                                  48.251                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.112                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.449
  Launch Clock Delay      :  7.097
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      40.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      41.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      41.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      41.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      41.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      41.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      43.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      43.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      44.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      44.602 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      44.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      44.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      45.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      45.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     1.780      47.097         ntclkbufg_0      
 CLMS_138_133/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMS_138_133/Q0                   tco                   0.222      47.319 f       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.084      47.403         u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h
 CLMA_138_132/Y1                   td                    0.163      47.566 r       u_ddr3_ctrl_top/u_ctrl_fifo/N21/gateop_perm/Z
                                   net (fanout=82)       0.612      48.178         u_ddr3_ctrl_top/u_ctrl_fifo/N21
 CLMA_130_165/RS                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/RS

 Data arrival time                                                  48.178         Logic Levels: 1  
                                                                                   Logic: 0.385ns(35.615%), Route: 0.696ns(64.385%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        39.999      39.999 r                        
 V9                                                      0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.043         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      41.297 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.297         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      41.373 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      41.721         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103      41.824 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543      42.367         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      42.367 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.081      44.448         ntclkbufg_1      
 CLMA_130_165/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/CLK
 clock pessimism                                        -0.421      44.027                          
 clock uncertainty                                       0.150      44.177                          

 Removal time                                           -0.226      43.951                          

 Data required time                                                 43.951                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.951                          
 Data arrival time                                                  48.178                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.227                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[0]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.167  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.574
  Launch Clock Delay      :  4.491
  Clock Pessimism Removal :  0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543       2.368         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.368 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.123       4.491         ntclkbufg_1      
 CLMS_214_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_214_9/Q0                     tco                   0.287       4.778 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=80)       1.264       6.042         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_166_28/RS                                                            f       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.042         Logic Levels: 0  
                                                                                   Logic: 0.287ns(18.504%), Route: 1.264ns(81.496%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.044      13.377         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      14.290 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.290         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      14.338 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      14.634         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      14.732 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446      15.178         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      15.178 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.729      16.907         ntclkbufg_1      
 CLMA_166_28/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.750      17.657                          
 clock uncertainty                                      -0.150      17.507                          

 Recovery time                                          -0.617      16.890                          

 Data required time                                                 16.890                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.890                          
 Data arrival time                                                   6.042                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.848                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[1]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.167  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.574
  Launch Clock Delay      :  4.491
  Clock Pessimism Removal :  0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543       2.368         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.368 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.123       4.491         ntclkbufg_1      
 CLMS_214_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_214_9/Q0                     tco                   0.287       4.778 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=80)       1.264       6.042         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_166_28/RS                                                            f       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.042         Logic Levels: 0  
                                                                                   Logic: 0.287ns(18.504%), Route: 1.264ns(81.496%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.044      13.377         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      14.290 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.290         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      14.338 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      14.634         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      14.732 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446      15.178         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      15.178 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.729      16.907         ntclkbufg_1      
 CLMA_166_28/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.750      17.657                          
 clock uncertainty                                      -0.150      17.507                          

 Recovery time                                          -0.617      16.890                          

 Data required time                                                 16.890                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.890                          
 Data arrival time                                                   6.042                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.848                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[2]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.167  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.574
  Launch Clock Delay      :  4.491
  Clock Pessimism Removal :  0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543       2.368         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.368 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.123       4.491         ntclkbufg_1      
 CLMS_214_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_214_9/Q0                     tco                   0.287       4.778 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=80)       1.264       6.042         u_hdmi_top/u_rgb2dvi_0/reset
 CLMS_166_29/RS                                                            f       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[2]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.042         Logic Levels: 0  
                                                                                   Logic: 0.287ns(18.504%), Route: 1.264ns(81.496%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.044      13.377         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      14.290 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.290         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      14.338 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      14.634         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      14.732 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446      15.178         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      15.178 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.729      16.907         ntclkbufg_1      
 CLMS_166_29/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.750      17.657                          
 clock uncertainty                                      -0.150      17.507                          

 Recovery time                                          -0.617      16.890                          

 Data required time                                                 16.890                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.890                          
 Data arrival time                                                   6.042                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.848                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_r/cnt[1]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.102  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.481
  Launch Clock Delay      :  3.629
  Clock Pessimism Removal :  -0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446       1.845         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.845 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.784       3.629         ntclkbufg_1      
 CLMS_214_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_214_9/Q0                     tco                   0.222       3.851 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=80)       0.374       4.225         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_202_8/RS                                                             f       u_hdmi_top/u_rgb2dvi_0/encoder_r/cnt[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.225         Logic Levels: 0  
                                                                                   Logic: 0.222ns(37.248%), Route: 0.374ns(62.752%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543       2.368         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.368 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.113       4.481         ntclkbufg_1      
 CLMA_202_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_r/cnt[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.750       3.731                          
 clock uncertainty                                       0.000       3.731                          

 Removal time                                           -0.220       3.511                          

 Data required time                                                  3.511                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.511                          
 Data arrival time                                                   4.225                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.714                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_r/cnt[2]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.102  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.481
  Launch Clock Delay      :  3.629
  Clock Pessimism Removal :  -0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446       1.845         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.845 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.784       3.629         ntclkbufg_1      
 CLMS_214_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_214_9/Q0                     tco                   0.222       3.851 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=80)       0.374       4.225         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_202_8/RS                                                             f       u_hdmi_top/u_rgb2dvi_0/encoder_r/cnt[2]/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.225         Logic Levels: 0  
                                                                                   Logic: 0.222ns(37.248%), Route: 0.374ns(62.752%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543       2.368         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.368 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.113       4.481         ntclkbufg_1      
 CLMA_202_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_r/cnt[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.750       3.731                          
 clock uncertainty                                       0.000       3.731                          

 Removal time                                           -0.220       3.511                          

 Data required time                                                  3.511                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.511                          
 Data arrival time                                                   4.225                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.714                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[0]/opit_0_MUX4TO1Q/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.102  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.481
  Launch Clock Delay      :  3.629
  Clock Pessimism Removal :  -0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446       1.845         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.845 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.784       3.629         ntclkbufg_1      
 CLMS_214_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_214_9/Q0                     tco                   0.222       3.851 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=80)       0.374       4.225         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_202_8/RS                                                             f       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[0]/opit_0_MUX4TO1Q/RS

 Data arrival time                                                   4.225         Logic Levels: 0  
                                                                                   Logic: 0.222ns(37.248%), Route: 0.374ns(62.752%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543       2.368         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.368 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.113       4.481         ntclkbufg_1      
 CLMA_202_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[0]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                        -0.750       3.731                          
 clock uncertainty                                       0.000       3.731                          

 Removal time                                           -0.220       3.511                          

 Data required time                                                  3.511                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.511                          
 Data arrival time                                                   4.225                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.714                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       6.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     2.118       8.588         ntclkbufg_0      
 CLMS_214_137/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK

 CLMS_214_137/Q0                   tco                   0.287       8.875 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=314)      1.082       9.957         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/calib_done
 CLMA_230_200/Y0                   td                    0.341      10.298 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/N44/gateop_perm/Z
                                   net (fanout=1)        0.564      10.862         nt_mem_rst_n     
 IOL_243_206/DO                    td                    0.139      11.001 f       mem_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000      11.001         mem_rst_n_obuf/ntO
 IOBS_244_205/PAD                  td                    3.119      14.120 f       mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.041      14.161         mem_rst_n        
 F14                                                                       f       mem_rst_n (port) 

 Data arrival time                                                  14.161         Logic Levels: 3  
                                                                                   Logic: 3.886ns(69.729%), Route: 1.687ns(30.271%)
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/sd_mosi/opit_0_MUX4TO1Q/CLK
Endpoint    : sd_mosi (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000       2.372 r       USCMROUTE_1/CLKOUT
                                   net (fanout=222)      2.056       4.428         ntR1372          
 CLMA_146_73/CLK                                                           r       u_sd_ctrl_top/u_sd_read/sd_mosi/opit_0_MUX4TO1Q/CLK

 CLMA_146_73/Q1                    tco                   0.291       4.719 r       u_sd_ctrl_top/u_sd_read/sd_mosi/opit_0_MUX4TO1Q/Q
                                   net (fanout=2)        0.614       5.333         u_sd_ctrl_top/rd_sd_mosi
 CLMA_150_60/Y1                    td                    0.197       5.530 f       u_sd_ctrl_top/N8/gateop_perm/Z
                                   net (fanout=1)        1.353       6.883         nt_sd_mosi       
 IOL_179_5/DO                      td                    0.139       7.022 f       sd_mosi_obuf/opit_1/O
                                   net (fanout=1)        0.000       7.022         sd_mosi_obuf/ntO 
 IOBS_176_0/PAD                    td                    3.056      10.078 f       sd_mosi_obuf/opit_0/O
                                   net (fanout=1)        0.047      10.125         sd_mosi          
 P11                                                                       f       sd_mosi (port)   

 Data arrival time                                                  10.125         Logic Levels: 3  
                                                                                   Logic: 3.683ns(64.648%), Route: 2.014ns(35.352%)
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rd_busy/opit_0_L5Q_perm/CLK
Endpoint    : sd_cs (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000       2.372 r       USCMROUTE_1/CLKOUT
                                   net (fanout=222)      2.056       4.428         ntR1372          
 CLMA_146_73/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rd_busy/opit_0_L5Q_perm/CLK

 CLMA_146_73/Q3                    tco                   0.288       4.716 r       u_sd_ctrl_top/u_sd_read/rd_busy/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.443       5.159         sd_rd_busy       
 CLMA_150_60/Y0                    td                    0.490       5.649 f       u_sd_ctrl_top/N7/gateop_perm/Z
                                   net (fanout=1)        1.219       6.868         nt_sd_cs         
 IOL_163_5/DO                      td                    0.139       7.007 f       sd_cs_obuf/opit_1/O
                                   net (fanout=1)        0.000       7.007         sd_cs_obuf/ntO   
 IOBS_160_0/PAD                    td                    3.056      10.063 f       sd_cs_obuf/opit_0/O
                                   net (fanout=1)        0.050      10.113         sd_cs            
 N9                                                                        f       sd_cs (port)     

 Data arrival time                                                  10.113         Logic Levels: 3  
                                                                                   Logic: 3.973ns(69.886%), Route: 1.712ns(30.114%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[1] (port)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M18                                                     0.000       0.000 f       mem_dq[1] (port) 
                                   net (fanout=1)        0.038       0.038         nt_mem_dq[1]     
 IOBS_244_88/DIN                   td                    0.461       0.499 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[1].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.499         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[1].u_iobuf_dq/ntI
 IOL_243_89/RX_DATA_DD             td                    0.461       0.960 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[1].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.284       1.244         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_in_dly [1]
 CLMA_238_88/Y1                    td                    0.156       1.400 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N257[0]_6/gateop_perm/Z
                                   net (fanout=1)        0.084       1.484         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/_N41773
 CLMS_238_89/B3                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   1.484         Logic Levels: 3  
                                                                                   Logic: 1.078ns(72.642%), Route: 0.406ns(27.358%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[5] (port)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L1
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H18                                                     0.000       0.000 f       mem_dq[5] (port) 
                                   net (fanout=1)        0.053       0.053         nt_mem_dq[5]     
 IOBS_244_112/DIN                  td                    0.461       0.514 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[5].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.514         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[5].u_iobuf_dq/ntI
 IOL_243_113/RX_DATA_DD            td                    0.461       0.975 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[5].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.397       1.372         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_in_dly [5]
 CLMS_238_109/Y3                   td                    0.197       1.569 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N257[0]_7/gateop_perm/Z
                                   net (fanout=1)        0.352       1.921         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/_N41774
 CLMS_238_89/B1                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   1.921         Logic Levels: 3  
                                                                                   Logic: 1.119ns(58.251%), Route: 0.802ns(41.749%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[9] (port)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L0
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 N18                                                     0.000       0.000 f       mem_dq[9] (port) 
                                   net (fanout=1)        0.056       0.056         nt_mem_dq[9]     
 IOBS_244_80/DIN                   td                    0.461       0.517 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[1].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.517         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[1].u_iobuf_dq/ntI
 IOL_243_81/RX_DATA_DD             td                    0.461       0.978 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[1].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.388       1.366         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_in_dly [1]
 CLMS_238_77/Y0                    td                    0.155       1.521 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N257[0]_6/gateop_perm/Z
                                   net (fanout=1)        0.411       1.932         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/_N41865
 CLMS_238_49/A0                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   1.932         Logic Levels: 3  
                                                                                   Logic: 1.077ns(55.745%), Route: 0.855ns(44.255%)
====================================================================================================

{ui_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.100       5.000           1.900           High Pulse Width  CLMS_154_173/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           Low Pulse Width   CLMS_154_173/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           Low Pulse Width   CLMS_162_193/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_242_180/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_242_180/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_242_152/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_242_100/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_242_100/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_242_56/CLK_IO      u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.580       5.000           0.420           High Pulse Width  CLMA_118_68/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.580       5.000           0.420           Low Pulse Width   CLMA_118_68/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.380       10.000          0.620           High Pulse Width  CLMS_134_73/CLK         u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/CLK
 9.380       10.000          0.620           Low Pulse Width   CLMS_134_73/CLK         u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/CLK
 9.380       10.000          0.620           Low Pulse Width   CLMS_134_73/CLK         u_sd_ctrl_top/u_sd_read/res_flag/opit_0_L5Q_perm/CLK
====================================================================================================

{sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.102       10.000          0.898           Low Pulse Width   DRM_210_88/CLKA[0]      u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 9.102       10.000          0.898           High Pulse Width  DRM_210_88/CLKA[0]      u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 9.102       10.000          0.898           Low Pulse Width   DRM_142_68/CLKA[0]      u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
====================================================================================================

{sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 -0.184      1.333           1.517           High Pulse Width  IOL_147_5/CLK_SYS       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_outbuft_n/opit_1_IOL/SYSCLK
 -0.184      1.333           1.517           Low Pulse Width   IOL_147_5/CLK_SYS       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_outbuft_n/opit_1_IOL/SYSCLK
 -0.184      1.333           1.517           Low Pulse Width   IOL_147_6/CLK_SYS       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_outbuft_p/opit_1_IOL/SYSCLK
====================================================================================================

{sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.768       6.666           0.898           High Pulse Width  DRM_142_128/CLKB[0]     u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 5.768       6.666           0.898           High Pulse Width  DRM_142_168/CLKB[0]     u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 5.768       6.666           0.898           High Pulse Width  DRM_210_168/CLKB[0]     u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/S0
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.081  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.365
  Launch Clock Delay      :  5.001
  Clock Pessimism Removal :  0.555

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       3.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     1.117       5.001         ntclkbufg_0      
 CLMA_222_160/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_222_160/Q0                   tco                   0.221       5.222 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.350       5.572         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mr0_ddr3 [2]
 CLMS_226_153/Y1                   td                    0.360       5.932 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N144_8[0]_3/gateop_perm/Z
                                   net (fanout=4)        0.512       6.444         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_cl [0]
                                   td                    0.250       6.694 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.694         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMS_226_125/Y3                   td                    0.387       7.081 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=4)        0.160       7.241         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMA_230_124/COUT                 td                    0.391       7.632 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N178_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.632         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/_N4892
 CLMA_230_128/Y0                   td                    0.206       7.838 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N178_5/gateop/Y
                                   net (fanout=4)        0.170       8.008         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mc_rl [4]
 CLMS_226_129/Y3                   td                    0.360       8.368 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_5/gateop_perm/Z
                                   net (fanout=20)       0.506       8.874         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N8144
 CLMA_238_108/Y1                   td                    0.360       9.234 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[4]/gateop/F
                                   net (fanout=1)        0.474       9.708         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N8229
 CLMS_238_109/A3                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/S0

 Data arrival time                                                   9.708         Logic Levels: 6  
                                                                                   Logic: 2.535ns(53.856%), Route: 2.172ns(46.144%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      11.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      11.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.946 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      13.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     1.036      14.365         ntclkbufg_0      
 CLMS_238_109/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.555      14.920                          
 clock uncertainty                                      -0.150      14.770                          

 Setup time                                             -0.308      14.462                          

 Data required time                                                 14.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.462                          
 Data arrival time                                                   9.708                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.754                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/gate_move_en/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/opit_0_inv_L5Q_perm/L4
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.110  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.304
  Launch Clock Delay      :  5.033
  Clock Pessimism Removal :  0.619

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       3.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     1.149       5.033         ntclkbufg_0      
 CLMA_218_117/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/gate_move_en/opit_0_inv_L5Q_perm/CLK

 CLMA_218_117/Q0                   tco                   0.221       5.254 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/gate_move_en/opit_0_inv_L5Q_perm/Q
                                   net (fanout=24)       0.684       5.938         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/gate_move_en
 CLMA_226_68/Y0                    td                    0.378       6.316 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_6[0]/gateop_perm/Z
                                   net (fanout=1)        0.259       6.575         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N8923
 CLMA_226_60/Y2                    td                    0.150       6.725 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_7[0]/gateop_perm/Z
                                   net (fanout=6)        0.272       6.997         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N8926
 CLMS_222_69/Y3                    td                    0.162       7.159 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N139/gateop_perm/Z
                                   net (fanout=9)        0.271       7.430         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N139
 CLMA_230_69/Y2                    td                    0.150       7.580 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N396_2/gateop_perm/Z
                                   net (fanout=10)       0.262       7.842         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N396
 CLMS_226_69/Y1                    td                    0.162       8.004 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_26/gateop_perm/Z
                                   net (fanout=11)       0.277       8.281         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N7689
 CLMS_226_77/Y0                    td                    0.150       8.431 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_49[3]_1/gateop_perm/Z
                                   net (fanout=1)        0.270       8.701         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N7720
 CLMA_230_68/COUT                  td                    0.397       9.098 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.098         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.co [3]
 CLMA_230_72/Y1                    td                    0.383       9.481 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_4/gateop_A2/Y1
                                   net (fanout=1)        0.288       9.769         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N7728
 CLMS_226_61/C4                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   9.769         Logic Levels: 8  
                                                                                   Logic: 2.153ns(45.460%), Route: 2.583ns(54.540%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      11.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      11.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.946 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      13.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     0.975      14.304         ntclkbufg_0      
 CLMS_226_61/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.619      14.923                          
 clock uncertainty                                      -0.150      14.773                          

 Setup time                                             -0.094      14.679                          

 Data required time                                                 14.679                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.679                          
 Data arrival time                                                   9.769                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.910                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_win_size[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[3]/opit_0_inv_L5Q_perm/L4
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.342
  Launch Clock Delay      :  5.013
  Clock Pessimism Removal :  0.619

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       3.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     1.129       5.013         ntclkbufg_0      
 CLMA_226_92/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_win_size[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_226_92/Q1                    tco                   0.223       5.236 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_win_size[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.171       5.407         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_win_size [1]
 CLMS_226_97/Y3                    td                    0.360       5.767 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N34_3/gateop_perm/Z
                                   net (fanout=2)        0.160       5.927         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N567 [6]
 CLMS_226_97/Y0                    td                    0.162       6.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_6[0]/gateop_perm/Z
                                   net (fanout=1)        0.074       6.163         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N8891
 CLMS_226_97/Y2                    td                    0.379       6.542 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_7[0]/gateop_perm/Z
                                   net (fanout=5)        0.257       6.799         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N8894
 CLMS_226_93/Y1                    td                    0.244       7.043 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N139/gateop_perm/Z
                                   net (fanout=9)        0.074       7.117         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N139
 CLMS_226_93/Y0                    td                    0.378       7.495 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N396_3/gateop_perm/Z
                                   net (fanout=10)       0.074       7.569         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N396
 CLMS_226_93/Y2                    td                    0.379       7.948 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_26/gateop_perm/Z
                                   net (fanout=11)       0.265       8.213         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N8830
 CLMS_222_93/Y3                    td                    0.151       8.364 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_49[1]_1/gateop_perm/Z
                                   net (fanout=1)        0.360       8.724         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N8859
                                   td                    0.368       9.092 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.092         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.co [1]
 CLMA_230_89/Y3                    td                    0.387       9.479 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_2/gateop_A2/Y1
                                   net (fanout=1)        0.243       9.722         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N8867
 CLMA_230_93/C4                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   9.722         Logic Levels: 8  
                                                                                   Logic: 3.031ns(64.366%), Route: 1.678ns(35.634%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      11.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      11.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.946 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      13.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     1.013      14.342         ntclkbufg_0      
 CLMA_230_93/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.619      14.961                          
 clock uncertainty                                      -0.150      14.811                          

 Setup time                                             -0.094      14.717                          

 Data required time                                                 14.717                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.717                          
 Data arrival time                                                   9.722                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.995                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[17]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_22/ram16x1d/WD
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.947
  Launch Clock Delay      :  4.280
  Clock Pessimism Removal :  -0.619

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.946 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       3.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     0.951       4.280         ntclkbufg_0      
 CLMA_162_176/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[17]/opit_0_inv/CLK

 CLMA_162_176/Q1                   tco                   0.180       4.460 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[17]/opit_0_inv/Q
                                   net (fanout=2)        0.268       4.728         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/dcd_wr_addr [17]
 CLMS_178_177/CD                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_22/ram16x1d/WD

 Data arrival time                                                   4.728         Logic Levels: 0  
                                                                                   Logic: 0.180ns(40.179%), Route: 0.268ns(59.821%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       3.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     1.063       4.947         ntclkbufg_0      
 CLMS_178_177/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_22/ram16x1d/WCLK
 clock pessimism                                        -0.619       4.328                          
 clock uncertainty                                       0.000       4.328                          

 Hold time                                               0.293       4.621                          

 Data required time                                                  4.621                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.621                          
 Data arrival time                                                   4.728                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.107                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[16]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_21/ram16x1d/WD
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.947
  Launch Clock Delay      :  4.280
  Clock Pessimism Removal :  -0.619

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.946 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       3.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     0.951       4.280         ntclkbufg_0      
 CLMA_162_176/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[16]/opit_0_inv/CLK

 CLMA_162_176/Q0                   tco                   0.179       4.459 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[16]/opit_0_inv/Q
                                   net (fanout=2)        0.271       4.730         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/dcd_wr_addr [16]
 CLMS_178_177/DD                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_21/ram16x1d/WD

 Data arrival time                                                   4.730         Logic Levels: 0  
                                                                                   Logic: 0.179ns(39.778%), Route: 0.271ns(60.222%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       3.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     1.063       4.947         ntclkbufg_0      
 CLMS_178_177/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_21/ram16x1d/WCLK
 clock pessimism                                        -0.619       4.328                          
 clock uncertainty                                       0.000       4.328                          

 Hold time                                               0.293       4.621                          

 Data required time                                                  4.621                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.621                          
 Data arrival time                                                   4.730                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.109                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[10]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_15/ram16x1d/WD
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.947
  Launch Clock Delay      :  4.280
  Clock Pessimism Removal :  -0.619

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.946 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       3.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     0.951       4.280         ntclkbufg_0      
 CLMA_162_176/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[10]/opit_0_inv/CLK

 CLMA_162_176/Q2                   tco                   0.180       4.460 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[10]/opit_0_inv/Q
                                   net (fanout=2)        0.271       4.731         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/dcd_wr_addr [10]
 CLMS_178_177/AD                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_15/ram16x1d/WD

 Data arrival time                                                   4.731         Logic Levels: 0  
                                                                                   Logic: 0.180ns(39.911%), Route: 0.271ns(60.089%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       3.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     1.063       4.947         ntclkbufg_0      
 CLMS_178_177/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_15/ram16x1d/WCLK
 clock pessimism                                        -0.619       4.328                          
 clock uncertainty                                       0.000       4.328                          

 Hold time                                               0.293       4.621                          

 Data required time                                                  4.621                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.621                          
 Data arrival time                                                   4.731                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.110                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[11]/opit_0/D
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.867  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.299
  Launch Clock Delay      :  2.704
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044      26.710         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      27.678 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.678         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      27.736 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      27.927         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089      28.016 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269      28.285         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      28.285 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.085      29.370         ntclkbufg_1      
 CLMA_138_180/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/CLK

 CLMA_138_180/Q3                   tco                   0.220      29.590 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.381      30.971         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [11]
 CLMS_198_241/Y6AB                 td                    0.101      31.072 f       CLKROUTE_32/Z    
                                   net (fanout=1)        0.839      31.911         ntR1299          
 CLMA_218_228/Y6CD                 td                    0.103      32.014 f       CLKROUTE_31/Z    
                                   net (fanout=1)        0.559      32.573         ntR1298          
 CLMA_218_232/Y6CD                 td                    0.103      32.676 f       CLKROUTE_30/Z    
                                   net (fanout=1)        0.327      33.003         ntR1297          
 CLMA_218_245/Y6CD                 td                    0.103      33.106 f       CLKROUTE_29/Z    
                                   net (fanout=1)        0.498      33.604         ntR1296          
 CLMA_218_240/Y6CD                 td                    0.103      33.707 f       CLKROUTE_28/Z    
                                   net (fanout=1)        0.477      34.184         ntR1295          
 CLMA_214_228/Y6CD                 td                    0.103      34.287 f       CLKROUTE_27/Z    
                                   net (fanout=1)        0.447      34.734         ntR1294          
 CLMA_218_236/Y6CD                 td                    0.103      34.837 f       CLKROUTE_26/Z    
                                   net (fanout=1)        0.172      35.009         ntR1293          
 CLMA_214_232/Y6CD                 td                    0.103      35.112 f       CLKROUTE_25/Z    
                                   net (fanout=1)        1.700      36.812         ntR1292          
 CLMA_138_176/AD                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[11]/opit_0/D

 Data arrival time                                                  36.812         Logic Levels: 8  
                                                                                   Logic: 1.042ns(14.002%), Route: 6.400ns(85.998%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      30.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      30.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      30.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      30.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      31.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      31.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      31.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      32.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      32.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      32.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      32.946 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      32.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      32.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      33.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      33.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     0.970      34.299         ntclkbufg_0      
 CLMA_138_176/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[11]/opit_0/CLK
 clock pessimism                                         0.272      34.571                          
 clock uncertainty                                      -0.150      34.421                          

 Setup time                                              0.024      34.445                          

 Data required time                                                 34.445                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.445                          
 Data arrival time                                                  36.812                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.367                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/D
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.867  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.299
  Launch Clock Delay      :  2.704
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044      26.710         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      27.678 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.678         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      27.736 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      27.927         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089      28.016 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269      28.285         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      28.285 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.085      29.370         ntclkbufg_1      
 CLMA_138_180/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/CLK

 CLMA_138_180/Q2                   tco                   0.223      29.593 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.588      31.181         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [10]
 CLMA_62_241/Y6CD                  td                    0.103      31.284 f       CLKROUTE_24/Z    
                                   net (fanout=1)        1.101      32.385         ntR1291          
 CLMS_66_233/Y6CD                  td                    0.103      32.488 f       CLKROUTE_23/Z    
                                   net (fanout=1)        0.192      32.680         ntR1290          
 CLMS_66_241/Y6AB                  td                    0.101      32.781 f       CLKROUTE_22/Z    
                                   net (fanout=1)        0.413      33.194         ntR1289          
 CLMA_62_241/Y6AB                  td                    0.101      33.295 f       CLKROUTE_21/Z    
                                   net (fanout=1)        0.414      33.709         ntR1288          
 CLMA_62_237/Y6CD                  td                    0.103      33.812 f       CLKROUTE_20/Z    
                                   net (fanout=1)        0.192      34.004         ntR1287          
 CLMA_62_244/Y6AB                  td                    0.101      34.105 f       CLKROUTE_19/Z    
                                   net (fanout=1)        0.431      34.536         ntR1286          
 CLMA_62_237/Y6AB                  td                    0.101      34.637 f       CLKROUTE_18/Z    
                                   net (fanout=1)        0.345      34.982         ntR1285          
 CLMA_62_232/Y6CD                  td                    0.103      35.085 f       CLKROUTE_17/Z    
                                   net (fanout=1)        1.621      36.706         ntR1284          
 CLMA_138_176/M3                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/D

 Data arrival time                                                  36.706         Logic Levels: 8  
                                                                                   Logic: 1.039ns(14.163%), Route: 6.297ns(85.837%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      30.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      30.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      30.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      30.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      31.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      31.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      31.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      32.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      32.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      32.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      32.946 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      32.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      32.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      33.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      33.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     0.970      34.299         ntclkbufg_0      
 CLMA_138_176/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/CLK
 clock pessimism                                         0.272      34.571                          
 clock uncertainty                                      -0.150      34.421                          

 Setup time                                             -0.068      34.353                          

 Data required time                                                 34.353                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.353                          
 Data arrival time                                                  36.706                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.353                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_video_driver/cnt_v[4]/opit_0_A2Q21/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q_perm/L3
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.866  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.299
  Launch Clock Delay      :  2.705
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044      26.710         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      27.678 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.678         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      27.736 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      27.927         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089      28.016 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269      28.285         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      28.285 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.086      29.371         ntclkbufg_1      
 CLMA_158_40/CLK                                                           r       u_hdmi_top/u_video_driver/cnt_v[4]/opit_0_A2Q21/CLK

 CLMA_158_40/Q2                    tco                   0.223      29.594 f       u_hdmi_top/u_video_driver/cnt_v[4]/opit_0_A2Q21/Q0
                                   net (fanout=4)        5.005      34.599         u_hdmi_top/u_video_driver/cnt_v [3]
 CLMS_78_17/Y3                     td                    0.145      34.744 f       CLKROUTE_92/Z    
                                   net (fanout=1)        1.626      36.370         ntR1359          
 CLMS_154_41/A3                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q_perm/L3

 Data arrival time                                                  36.370         Logic Levels: 1  
                                                                                   Logic: 0.368ns(5.258%), Route: 6.631ns(94.742%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      30.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      30.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      30.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      30.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      31.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      31.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      31.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      32.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      32.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      32.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      32.946 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      32.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      32.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      33.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      33.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     0.970      34.299         ntclkbufg_0      
 CLMS_154_41/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.272      34.571                          
 clock uncertainty                                      -0.150      34.421                          

 Setup time                                             -0.308      34.113                          

 Data required time                                                 34.113                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.113                          
 Data arrival time                                                  36.370                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.257                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[12]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[12]/opit_0/D
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.426  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.979
  Launch Clock Delay      :  2.281
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240       1.313         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.313 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.968       2.281         ntclkbufg_1      
 CLMA_130_185/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[12]/opit_0_L5Q_perm/CLK

 CLMA_130_185/Q0                   tco                   0.182       2.463 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[12]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.203       2.666         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [12]
 CLMS_126_181/AD                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[12]/opit_0/D

 Data arrival time                                                   2.666         Logic Levels: 0  
                                                                                   Logic: 0.182ns(47.273%), Route: 0.203ns(52.727%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       3.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     1.095       4.979         ntclkbufg_0      
 CLMS_126_181/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[12]/opit_0/CLK
 clock pessimism                                        -0.272       4.707                          
 clock uncertainty                                       0.150       4.857                          

 Hold time                                               0.034       4.891                          

 Data required time                                                  4.891                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.891                          
 Data arrival time                                                   2.666                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.225                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.414  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.974
  Launch Clock Delay      :  2.288
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240       1.313         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.313 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.975       2.288         ntclkbufg_1      
 CLMA_138_172/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK

 CLMA_138_172/Q1                   tco                   0.184       2.472 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.068       3.540         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [7]
 CLMA_62_92/Y6CD                   td                    0.093       3.633 r       CLKROUTE_11/Z    
                                   net (fanout=1)        0.384       4.017         ntR1278          
 CLMA_74_93/Y6CD                   td                    0.093       4.110 r       CLKROUTE_10/Z    
                                   net (fanout=1)        1.574       5.684         ntR1277          
 CLMA_138_176/M2                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D

 Data arrival time                                                   5.684         Logic Levels: 2  
                                                                                   Logic: 0.370ns(10.895%), Route: 3.026ns(89.105%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       3.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     1.090       4.974         ntclkbufg_0      
 CLMA_138_176/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/CLK
 clock pessimism                                        -0.272       4.702                          
 clock uncertainty                                       0.150       4.852                          

 Hold time                                              -0.011       4.841                          

 Data required time                                                  4.841                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.841                          
 Data arrival time                                                   5.684                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.843                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.429  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.989
  Launch Clock Delay      :  2.288
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240       1.313         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.313 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.975       2.288         ntclkbufg_1      
 CLMA_138_172/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK

 CLMA_138_172/Q3                   tco                   0.182       2.470 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.633       4.103         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [4]
 CLMA_218_237/Y6CD                 td                    0.093       4.196 r       CLKROUTE_91/Z    
                                   net (fanout=1)        1.632       5.828         ntR1358          
 CLMA_130_169/M3                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D

 Data arrival time                                                   5.828         Logic Levels: 1  
                                                                                   Logic: 0.275ns(7.768%), Route: 3.265ns(92.232%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       3.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     1.105       4.989         ntclkbufg_0      
 CLMA_130_169/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/CLK
 clock pessimism                                        -0.272       4.717                          
 clock uncertainty                                       0.150       4.867                          

 Hold time                                              -0.011       4.856                          

 Data required time                                                  4.856                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.856                          
 Data arrival time                                                   5.828                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.972                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/D
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.898  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.345
  Launch Clock Delay      :  2.741
  Clock Pessimism Removal :  0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000       1.613 r       USCMROUTE_1/CLKOUT
                                   net (fanout=222)      1.128       2.741         ntR1372          
 CLMS_150_113/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/CLK

 CLMS_150_113/Q1                   tco                   0.223       2.964 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        2.306       5.270         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [10]
 CLMS_70_45/Y6CD                   td                    0.103       5.373 f       CLKROUTE_72/Z    
                                   net (fanout=1)        0.575       5.948         ntR1339          
 CLMS_66_37/Y6CD                   td                    0.103       6.051 f       CLKROUTE_71/Z    
                                   net (fanout=1)        1.498       7.549         ntR1338          
 CLMA_70_40/Y6CD                   td                    0.103       7.652 f       CLKROUTE_70/Z    
                                   net (fanout=1)        0.172       7.824         ntR1337          
 CLMS_66_41/Y6CD                   td                    0.103       7.927 f       CLKROUTE_69/Z    
                                   net (fanout=1)        0.278       8.205         ntR1336          
 CLMA_70_36/Y6CD                   td                    0.103       8.308 f       CLKROUTE_68/Z    
                                   net (fanout=1)        0.174       8.482         ntR1335          
 CLMA_74_33/Y6CD                   td                    0.103       8.585 f       CLKROUTE_67/Z    
                                   net (fanout=1)        1.625      10.210         ntR1334          
 CLMA_146_116/M0                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/D

 Data arrival time                                                  10.210         Logic Levels: 6  
                                                                                   Logic: 0.841ns(11.260%), Route: 6.628ns(88.740%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      11.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      11.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.946 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      13.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     1.016      14.345         ntclkbufg_0      
 CLMA_146_116/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/CLK
 clock pessimism                                         0.294      14.639                          
 clock uncertainty                                      -0.150      14.489                          

 Setup time                                             -0.068      14.421                          

 Data required time                                                 14.421                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.421                          
 Data arrival time                                                  10.210                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.211                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[13]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[13]/opit_0/D
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.898  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.345
  Launch Clock Delay      :  2.741
  Clock Pessimism Removal :  0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000       1.613 r       USCMROUTE_1/CLKOUT
                                   net (fanout=222)      1.128       2.741         ntR1372          
 CLMA_150_112/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[13]/opit_0_L5Q_perm/CLK

 CLMA_150_112/Q1                   tco                   0.223       2.964 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[13]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        2.862       5.826         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [13]
 CLMA_66_36/Y6CD                   td                    0.103       5.929 f       CLKROUTE_66/Z    
                                   net (fanout=1)        0.276       6.205         ntR1333          
 CLMS_66_33/Y6CD                   td                    0.103       6.308 f       CLKROUTE_65/Z    
                                   net (fanout=1)        0.941       7.249         ntR1332          
 CLMA_70_60/Y6CD                   td                    0.103       7.352 f       CLKROUTE_64/Z    
                                   net (fanout=1)        0.172       7.524         ntR1331          
 CLMA_66_56/Y6CD                   td                    0.103       7.627 f       CLKROUTE_63/Z    
                                   net (fanout=1)        2.417      10.044         ntR1330          
 CLMA_146_116/M2                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[13]/opit_0/D

 Data arrival time                                                  10.044         Logic Levels: 4  
                                                                                   Logic: 0.635ns(8.695%), Route: 6.668ns(91.305%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      11.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      11.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.946 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      13.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     1.016      14.345         ntclkbufg_0      
 CLMA_146_116/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[13]/opit_0/CLK
 clock pessimism                                         0.294      14.639                          
 clock uncertainty                                      -0.150      14.489                          

 Setup time                                             -0.068      14.421                          

 Data required time                                                 14.421                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.421                          
 Data arrival time                                                  10.044                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.377                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[11]/opit_0/D
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.886  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.333
  Launch Clock Delay      :  2.741
  Clock Pessimism Removal :  0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000       1.613 r       USCMROUTE_1/CLKOUT
                                   net (fanout=222)      1.128       2.741         ntR1372          
 CLMS_150_113/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/CLK

 CLMS_150_113/Q2                   tco                   0.223       2.964 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.878       3.842         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [11]
 CLMS_94_149/Y6AB                  td                    0.101       3.943 f       CLKROUTE_60/Z    
                                   net (fanout=1)        1.104       5.047         ntR1327          
 CLMS_70_185/Y6CD                  td                    0.103       5.150 f       CLKROUTE_59/Z    
                                   net (fanout=1)        0.487       5.637         ntR1326          
 CLMA_78_184/Y6CD                  td                    0.103       5.740 f       CLKROUTE_58/Z    
                                   net (fanout=1)        0.184       5.924         ntR1325          
 CLMA_74_192/Y6CD                  td                    0.103       6.027 f       CLKROUTE_57/Z    
                                   net (fanout=1)        0.407       6.434         ntR1324          
 CLMA_70_192/Y6CD                  td                    0.103       6.537 f       CLKROUTE_56/Z    
                                   net (fanout=1)        0.184       6.721         ntR1323          
 CLMA_74_184/Y6CD                  td                    0.103       6.824 f       CLKROUTE_55/Z    
                                   net (fanout=1)        1.272       8.096         ntR1322          
 CLMA_74_177/Y6AB                  td                    0.101       8.197 f       CLKROUTE_54/Z    
                                   net (fanout=1)        1.751       9.948         ntR1321          
 CLMA_150_108/M2                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[11]/opit_0/D

 Data arrival time                                                   9.948         Logic Levels: 7  
                                                                                   Logic: 0.940ns(13.043%), Route: 6.267ns(86.957%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      11.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      11.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.946 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      13.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     1.004      14.333         ntclkbufg_0      
 CLMA_150_108/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[11]/opit_0/CLK
 clock pessimism                                         0.294      14.627                          
 clock uncertainty                                      -0.150      14.477                          

 Setup time                                             -0.068      14.409                          

 Data required time                                                 14.409                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.409                          
 Data arrival time                                                   9.948                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.461                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.411  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.007
  Launch Clock Delay      :  2.302
  Clock Pessimism Removal :  -0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000       1.307 r       USCMROUTE_1/CLKOUT
                                   net (fanout=222)      0.995       2.302         ntR1372          
 CLMS_150_101/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK

 CLMS_150_101/Q0                   tco                   0.182       2.484 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.234       2.718         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [6]
 CLMA_146_105/M1                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D

 Data arrival time                                                   2.718         Logic Levels: 0  
                                                                                   Logic: 0.182ns(43.750%), Route: 0.234ns(56.250%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       3.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     1.123       5.007         ntclkbufg_0      
 CLMA_146_105/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/CLK
 clock pessimism                                        -0.294       4.713                          
 clock uncertainty                                       0.150       4.863                          

 Hold time                                              -0.011       4.852                          

 Data required time                                                  4.852                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.852                          
 Data arrival time                                                   2.718                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.134                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[12]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[12]/opit_0/D
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.413  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.022
  Launch Clock Delay      :  2.315
  Clock Pessimism Removal :  -0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000       1.307 r       USCMROUTE_1/CLKOUT
                                   net (fanout=222)      1.008       2.315         ntR1372          
 CLMS_150_113/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[12]/opit_0_L5Q_perm/CLK

 CLMS_150_113/Q0                   tco                   0.182       2.497 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[12]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        3.069       5.566         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [12]
 CLMA_138_112/CD                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[12]/opit_0/D

 Data arrival time                                                   5.566         Logic Levels: 0  
                                                                                   Logic: 0.182ns(5.598%), Route: 3.069ns(94.402%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       3.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     1.138       5.022         ntclkbufg_0      
 CLMA_138_112/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[12]/opit_0/CLK
 clock pessimism                                        -0.294       4.728                          
 clock uncertainty                                       0.150       4.878                          

 Hold time                                               0.034       4.912                          

 Data required time                                                  4.912                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.912                          
 Data arrival time                                                   5.566                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/D
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.412  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.013
  Launch Clock Delay      :  2.307
  Clock Pessimism Removal :  -0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000       1.307 r       USCMROUTE_1/CLKOUT
                                   net (fanout=222)      1.000       2.307         ntR1372          
 CLMS_150_105/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/CLK

 CLMS_150_105/Q1                   tco                   0.184       2.491 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.947       3.438         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [8]
 CLMA_218_28/Y6CD                  td                    0.093       3.531 r       CLKROUTE_90/Z    
                                   net (fanout=1)        0.308       3.839         ntR1357          
 CLMA_230_32/Y6CD                  td                    0.093       3.932 r       CLKROUTE_89/Z    
                                   net (fanout=1)        1.670       5.602         ntR1356          
 CLMA_138_104/M3                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/D

 Data arrival time                                                   5.602         Logic Levels: 2  
                                                                                   Logic: 0.370ns(11.229%), Route: 2.925ns(88.771%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       3.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     1.129       5.013         ntclkbufg_0      
 CLMA_138_104/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/CLK
 clock pessimism                                        -0.294       4.719                          
 clock uncertainty                                       0.150       4.869                          

 Hold time                                              -0.011       4.858                          

 Data required time                                                  4.858                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.858                          
 Data arrival time                                                   5.602                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.744                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.991
  Launch Clock Delay      :  3.517
  Clock Pessimism Removal :  0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.046       3.517         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[0]       tco                   0.408       3.925 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       3.925         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_243_90/IFIFO_RADDR[0]                                                 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   3.925         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       3.278 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.278         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       3.316 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       3.489         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078       3.567 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       3.807         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       3.807 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       4.883         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       4.972 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       5.246         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       5.446 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.045       5.491         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.525       6.016                          
 clock uncertainty                                      -0.150       5.866                          

 Setup time                                             -0.105       5.761                          

 Data required time                                                  5.761                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.761                          
 Data arrival time                                                   3.925                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.836                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.991
  Launch Clock Delay      :  3.517
  Clock Pessimism Removal :  0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.046       3.517         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[1]       tco                   0.408       3.925 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       3.925         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_243_90/IFIFO_RADDR[1]                                                 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   3.925         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       3.278 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.278         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       3.316 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       3.489         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078       3.567 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       3.807         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       3.807 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       4.883         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       4.972 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       5.246         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       5.446 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.045       5.491         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.525       6.016                          
 clock uncertainty                                      -0.150       5.866                          

 Setup time                                             -0.105       5.761                          

 Data required time                                                  5.761                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.761                          
 Data arrival time                                                   3.925                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.836                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.991
  Launch Clock Delay      :  3.517
  Clock Pessimism Removal :  0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.046       3.517         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[2]       tco                   0.408       3.925 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       3.925         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_243_90/IFIFO_RADDR[2]                                                 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   3.925         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       3.278 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.278         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       3.316 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       3.489         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078       3.567 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       3.807         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       3.807 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       4.883         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       4.972 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       5.246         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       5.446 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.045       5.491         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.525       6.016                          
 clock uncertainty                                      -0.150       5.866                          

 Setup time                                             -0.105       5.761                          

 Data required time                                                  5.761                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.761                          
 Data arrival time                                                   3.925                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.836                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.520
  Launch Clock Delay      :  2.983
  Clock Pessimism Removal :  -0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.746         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       2.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.037       2.983         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[0]       tco                   0.339       3.322 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       3.322         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_243_90/IFIFO_RADDR[0]                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   3.322         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.049       3.520         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.525       2.995                          
 clock uncertainty                                       0.000       2.995                          

 Hold time                                              -0.053       2.942                          

 Data required time                                                  2.942                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.942                          
 Data arrival time                                                   3.322                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.380                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.520
  Launch Clock Delay      :  2.983
  Clock Pessimism Removal :  -0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.746         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       2.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.037       2.983         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[1]       tco                   0.339       3.322 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       3.322         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_243_90/IFIFO_RADDR[1]                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   3.322         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.049       3.520         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.525       2.995                          
 clock uncertainty                                       0.000       2.995                          

 Hold time                                              -0.053       2.942                          

 Data required time                                                  2.942                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.942                          
 Data arrival time                                                   3.322                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.380                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.520
  Launch Clock Delay      :  2.983
  Clock Pessimism Removal :  -0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.746         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       2.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.037       2.983         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[2]       tco                   0.339       3.322 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       3.322         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_243_90/IFIFO_RADDR[2]                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   3.322         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.049       3.520         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.525       2.995                          
 clock uncertainty                                       0.000       2.995                          

 Hold time                                              -0.053       2.942                          

 Data required time                                                  2.942                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.942                          
 Data arrival time                                                   3.322                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.380                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rx_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_data_cnt[8]/opit_0_A2Q21/Cin
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.011  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.269
  Launch Clock Delay      :  2.690
  Clock Pessimism Removal :  0.410

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N23             
 PLL_122_55/CLK_OUT1               td                    0.079      11.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.269      11.609         clk_50m_180deg   
 USCM_56_115/CLK_USCM              td                    0.000      11.609 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.081      12.690         ntclkbufg_3      
 CLMA_154_72/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_flag/opit_0_L5Q_perm/CLK

 CLMA_154_72/Q0                    tco                   0.221      12.911 f       u_sd_ctrl_top/u_sd_read/rx_flag/opit_0_L5Q_perm/Q
                                   net (fanout=23)       0.274      13.185         u_sd_ctrl_top/u_sd_read/rx_flag
 CLMA_154_68/Y2                    td                    0.379      13.564 f       u_sd_ctrl_top/u_sd_read/N264_7/gateop_perm/Z
                                   net (fanout=6)        0.352      13.916         u_sd_ctrl_top/u_sd_read/N264
 CLMA_158_76/Y0                    td                    0.264      14.180 f       u_sd_ctrl_top/u_sd_read/rx_data_cnt[8:0]_2/gateop_perm/Z
                                   net (fanout=9)        0.353      14.533         u_sd_ctrl_top/u_sd_read/_N26353
                                   td                    0.365      14.898 f       u_sd_ctrl_top/u_sd_read/rx_data_cnt[2]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      14.898         u_sd_ctrl_top/u_sd_read/_N5533
 CLMS_154_73/COUT                  td                    0.044      14.942 r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[4]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      14.942         u_sd_ctrl_top/u_sd_read/_N5535
                                   td                    0.044      14.986 r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[6]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      14.986         u_sd_ctrl_top/u_sd_read/_N5537
                                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[8]/opit_0_A2Q21/Cin

 Data arrival time                                                  14.986         Logic Levels: 3  
                                                                                   Logic: 1.317ns(57.361%), Route: 0.979ns(42.639%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      30.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      30.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      30.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      30.989         _N23             
 PLL_122_55/CLK_OUT1               td                    0.074      31.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.240      31.303         clk_50m_180deg   
 USCM_56_115/CLK_USCM              td                    0.000      31.303 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=34)       0.966      32.269         ntclkbufg_3      
 CLMS_154_77/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[8]/opit_0_A2Q21/CLK
 clock pessimism                                         0.410      32.679                          
 clock uncertainty                                      -0.150      32.529                          

 Setup time                                             -0.128      32.401                          

 Data required time                                                 32.401                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 32.401                          
 Data arrival time                                                  14.986                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.415                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rx_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_data_cnt[6]/opit_0_A2Q21/Cin
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.011  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.269
  Launch Clock Delay      :  2.690
  Clock Pessimism Removal :  0.410

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N23             
 PLL_122_55/CLK_OUT1               td                    0.079      11.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.269      11.609         clk_50m_180deg   
 USCM_56_115/CLK_USCM              td                    0.000      11.609 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.081      12.690         ntclkbufg_3      
 CLMA_154_72/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_flag/opit_0_L5Q_perm/CLK

 CLMA_154_72/Q0                    tco                   0.221      12.911 f       u_sd_ctrl_top/u_sd_read/rx_flag/opit_0_L5Q_perm/Q
                                   net (fanout=23)       0.274      13.185         u_sd_ctrl_top/u_sd_read/rx_flag
 CLMA_154_68/Y2                    td                    0.379      13.564 f       u_sd_ctrl_top/u_sd_read/N264_7/gateop_perm/Z
                                   net (fanout=6)        0.352      13.916         u_sd_ctrl_top/u_sd_read/N264
 CLMA_158_76/Y0                    td                    0.264      14.180 f       u_sd_ctrl_top/u_sd_read/rx_data_cnt[8:0]_2/gateop_perm/Z
                                   net (fanout=9)        0.353      14.533         u_sd_ctrl_top/u_sd_read/_N26353
                                   td                    0.365      14.898 f       u_sd_ctrl_top/u_sd_read/rx_data_cnt[2]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      14.898         u_sd_ctrl_top/u_sd_read/_N5533
 CLMS_154_73/COUT                  td                    0.044      14.942 r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[4]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      14.942         u_sd_ctrl_top/u_sd_read/_N5535
 CLMS_154_77/CIN                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[6]/opit_0_A2Q21/Cin

 Data arrival time                                                  14.942         Logic Levels: 3  
                                                                                   Logic: 1.273ns(56.528%), Route: 0.979ns(43.472%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      30.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      30.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      30.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      30.989         _N23             
 PLL_122_55/CLK_OUT1               td                    0.074      31.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.240      31.303         clk_50m_180deg   
 USCM_56_115/CLK_USCM              td                    0.000      31.303 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=34)       0.966      32.269         ntclkbufg_3      
 CLMS_154_77/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[6]/opit_0_A2Q21/CLK
 clock pessimism                                         0.410      32.679                          
 clock uncertainty                                      -0.150      32.529                          

 Setup time                                             -0.132      32.397                          

 Data required time                                                 32.397                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 32.397                          
 Data arrival time                                                  14.942                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.455                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rx_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_data_cnt[4]/opit_0_A2Q21/Cin
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.265
  Launch Clock Delay      :  2.690
  Clock Pessimism Removal :  0.410

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N23             
 PLL_122_55/CLK_OUT1               td                    0.079      11.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.269      11.609         clk_50m_180deg   
 USCM_56_115/CLK_USCM              td                    0.000      11.609 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.081      12.690         ntclkbufg_3      
 CLMA_154_72/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_flag/opit_0_L5Q_perm/CLK

 CLMA_154_72/Q0                    tco                   0.221      12.911 f       u_sd_ctrl_top/u_sd_read/rx_flag/opit_0_L5Q_perm/Q
                                   net (fanout=23)       0.274      13.185         u_sd_ctrl_top/u_sd_read/rx_flag
 CLMA_154_68/Y2                    td                    0.379      13.564 f       u_sd_ctrl_top/u_sd_read/N264_7/gateop_perm/Z
                                   net (fanout=6)        0.352      13.916         u_sd_ctrl_top/u_sd_read/N264
 CLMA_158_76/Y0                    td                    0.264      14.180 f       u_sd_ctrl_top/u_sd_read/rx_data_cnt[8:0]_2/gateop_perm/Z
                                   net (fanout=9)        0.353      14.533         u_sd_ctrl_top/u_sd_read/_N26353
                                   td                    0.353      14.886 r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[2]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      14.886         u_sd_ctrl_top/u_sd_read/_N5533
                                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[4]/opit_0_A2Q21/Cin

 Data arrival time                                                  14.886         Logic Levels: 2  
                                                                                   Logic: 1.217ns(55.419%), Route: 0.979ns(44.581%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      30.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      30.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      30.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      30.989         _N23             
 PLL_122_55/CLK_OUT1               td                    0.074      31.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.240      31.303         clk_50m_180deg   
 USCM_56_115/CLK_USCM              td                    0.000      31.303 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=34)       0.962      32.265         ntclkbufg_3      
 CLMS_154_73/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[4]/opit_0_A2Q21/CLK
 clock pessimism                                         0.410      32.675                          
 clock uncertainty                                      -0.150      32.525                          

 Setup time                                             -0.128      32.397                          

 Data required time                                                 32.397                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 32.397                          
 Data arrival time                                                  14.886                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.511                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rx_bit_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_bit_cnt[2]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.689
  Launch Clock Delay      :  2.264
  Clock Pessimism Removal :  -0.425

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT1               td                    0.074      11.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.240      11.303         clk_50m_180deg   
 USCM_56_115/CLK_USCM              td                    0.000      11.303 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=34)       0.961      12.264         ntclkbufg_3      
 CLMA_150_68/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_bit_cnt[2]/opit_0_L5Q_perm/CLK

 CLMA_150_68/Q3                    tco                   0.178      12.442 f       u_sd_ctrl_top/u_sd_read/rx_bit_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.059      12.501         u_sd_ctrl_top/u_sd_read/rx_bit_cnt [2]
 CLMA_150_68/D4                                                            f       u_sd_ctrl_top/u_sd_read/rx_bit_cnt[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                  12.501         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.105%), Route: 0.059ns(24.895%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N23             
 PLL_122_55/CLK_OUT1               td                    0.079      11.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.269      11.609         clk_50m_180deg   
 USCM_56_115/CLK_USCM              td                    0.000      11.609 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.080      12.689         ntclkbufg_3      
 CLMA_150_68/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_bit_cnt[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.425      12.264                          
 clock uncertainty                                       0.000      12.264                          

 Hold time                                              -0.028      12.236                          

 Data required time                                                 12.236                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.236                          
 Data arrival time                                                  12.501                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rx_data_t[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_data_t[5]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.687
  Launch Clock Delay      :  2.262
  Clock Pessimism Removal :  -0.424

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT1               td                    0.074      11.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.240      11.303         clk_50m_180deg   
 USCM_56_115/CLK_USCM              td                    0.000      11.303 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=34)       0.959      12.262         ntclkbufg_3      
 CLMA_158_73/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[4]/opit_0_L5Q_perm/CLK

 CLMA_158_73/Q1                    tco                   0.180      12.442 f       u_sd_ctrl_top/u_sd_read/rx_data_t[4]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.059      12.501         u_sd_ctrl_top/u_sd_read/rx_data_t [4]
 CLMA_158_73/C4                                                            f       u_sd_ctrl_top/u_sd_read/rx_data_t[5]/opit_0_L5Q_perm/L4

 Data arrival time                                                  12.501         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N23             
 PLL_122_55/CLK_OUT1               td                    0.079      11.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.269      11.609         clk_50m_180deg   
 USCM_56_115/CLK_USCM              td                    0.000      11.609 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.078      12.687         ntclkbufg_3      
 CLMA_158_73/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.424      12.263                          
 clock uncertainty                                       0.000      12.263                          

 Hold time                                              -0.028      12.235                          

 Data required time                                                 12.235                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.235                          
 Data arrival time                                                  12.501                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rx_data_t[13]/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_data_t[14]/opit_0_L5Q_perm/L0
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.682
  Launch Clock Delay      :  2.257
  Clock Pessimism Removal :  -0.424

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT1               td                    0.074      11.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.240      11.303         clk_50m_180deg   
 USCM_56_115/CLK_USCM              td                    0.000      11.303 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=34)       0.954      12.257         ntclkbufg_3      
 CLMA_158_69/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[13]/opit_0_L5Q_perm/CLK

 CLMA_158_69/Q3                    tco                   0.178      12.435 f       u_sd_ctrl_top/u_sd_read/rx_data_t[13]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.059      12.494         u_sd_ctrl_top/u_sd_read/rx_data_t [13]
 CLMA_158_69/B0                                                            f       u_sd_ctrl_top/u_sd_read/rx_data_t[14]/opit_0_L5Q_perm/L0

 Data arrival time                                                  12.494         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.105%), Route: 0.059ns(24.895%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N23             
 PLL_122_55/CLK_OUT1               td                    0.079      11.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.269      11.609         clk_50m_180deg   
 USCM_56_115/CLK_USCM              td                    0.000      11.609 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.073      12.682         ntclkbufg_3      
 CLMA_158_69/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[14]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.424      12.258                          
 clock uncertainty                                       0.000      12.258                          

 Hold time                                              -0.066      12.192                          

 Data required time                                                 12.192                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.192                          
 Data arrival time                                                  12.494                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.302                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_data_t[8]/opit_0_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.162  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.266
  Launch Clock Delay      :  2.700
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000       1.613 r       USCMROUTE_1/CLKOUT
                                   net (fanout=222)      1.087       2.700         ntR1372          
 CLMA_146_73/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK

 CLMA_146_73/Q0                    tco                   0.221       2.921 f       u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.272       3.193         u_sd_ctrl_top/u_sd_read/rd_data_flag
 CLMA_154_68/Y1                    td                    0.162       3.355 r       u_sd_ctrl_top/u_sd_read/N262/gateop_perm/Z
                                   net (fanout=8)        0.240       3.595         u_sd_ctrl_top/u_sd_read/N262
 CLMA_158_69/CECO                  td                    0.141       3.736 r       u_sd_ctrl_top/u_sd_read/rx_data_t[14]/opit_0_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       3.736         ntR770           
 CLMA_158_73/CECO                  td                    0.141       3.877 r       u_sd_ctrl_top/u_sd_read/rx_data_t[12]/opit_0_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       3.877         ntR769           
 CLMA_158_77/CECI                                                          r       u_sd_ctrl_top/u_sd_read/rx_data_t[8]/opit_0_L5Q_perm/CE

 Data arrival time                                                   3.877         Logic Levels: 3  
                                                                                   Logic: 0.665ns(56.500%), Route: 0.512ns(43.500%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT1               td                    0.074      11.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.240      11.303         clk_50m_180deg   
 USCM_56_115/CLK_USCM              td                    0.000      11.303 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=34)       0.963      12.266         ntclkbufg_3      
 CLMA_158_77/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.272      12.538                          
 clock uncertainty                                      -0.150      12.388                          

 Setup time                                             -0.563      11.825                          

 Data required time                                                 11.825                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.825                          
 Data arrival time                                                   3.877                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.948                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_data_t[9]/opit_0_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.162  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.266
  Launch Clock Delay      :  2.700
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000       1.613 r       USCMROUTE_1/CLKOUT
                                   net (fanout=222)      1.087       2.700         ntR1372          
 CLMA_146_73/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK

 CLMA_146_73/Q0                    tco                   0.221       2.921 f       u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.272       3.193         u_sd_ctrl_top/u_sd_read/rd_data_flag
 CLMA_154_68/Y1                    td                    0.162       3.355 r       u_sd_ctrl_top/u_sd_read/N262/gateop_perm/Z
                                   net (fanout=8)        0.240       3.595         u_sd_ctrl_top/u_sd_read/N262
 CLMA_158_69/CECO                  td                    0.141       3.736 r       u_sd_ctrl_top/u_sd_read/rx_data_t[14]/opit_0_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       3.736         ntR770           
 CLMA_158_73/CECO                  td                    0.141       3.877 r       u_sd_ctrl_top/u_sd_read/rx_data_t[12]/opit_0_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       3.877         ntR769           
 CLMA_158_77/CECI                                                          r       u_sd_ctrl_top/u_sd_read/rx_data_t[9]/opit_0_L5Q_perm/CE

 Data arrival time                                                   3.877         Logic Levels: 3  
                                                                                   Logic: 0.665ns(56.500%), Route: 0.512ns(43.500%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT1               td                    0.074      11.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.240      11.303         clk_50m_180deg   
 USCM_56_115/CLK_USCM              td                    0.000      11.303 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=34)       0.963      12.266         ntclkbufg_3      
 CLMA_158_77/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.272      12.538                          
 clock uncertainty                                      -0.150      12.388                          

 Setup time                                             -0.563      11.825                          

 Data required time                                                 11.825                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.825                          
 Data arrival time                                                   3.877                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.948                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_data_t[10]/opit_0_L5Q/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.162  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.266
  Launch Clock Delay      :  2.700
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000       1.613 r       USCMROUTE_1/CLKOUT
                                   net (fanout=222)      1.087       2.700         ntR1372          
 CLMA_146_73/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK

 CLMA_146_73/Q0                    tco                   0.221       2.921 f       u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.272       3.193         u_sd_ctrl_top/u_sd_read/rd_data_flag
 CLMA_154_68/Y1                    td                    0.162       3.355 r       u_sd_ctrl_top/u_sd_read/N262/gateop_perm/Z
                                   net (fanout=8)        0.240       3.595         u_sd_ctrl_top/u_sd_read/N262
 CLMA_158_69/CECO                  td                    0.141       3.736 r       u_sd_ctrl_top/u_sd_read/rx_data_t[14]/opit_0_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       3.736         ntR770           
 CLMA_158_73/CECO                  td                    0.141       3.877 r       u_sd_ctrl_top/u_sd_read/rx_data_t[12]/opit_0_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       3.877         ntR769           
 CLMA_158_77/CECI                                                          r       u_sd_ctrl_top/u_sd_read/rx_data_t[10]/opit_0_L5Q/CE

 Data arrival time                                                   3.877         Logic Levels: 3  
                                                                                   Logic: 0.665ns(56.500%), Route: 0.512ns(43.500%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT1               td                    0.074      11.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.240      11.303         clk_50m_180deg   
 USCM_56_115/CLK_USCM              td                    0.000      11.303 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=34)       0.963      12.266         ntclkbufg_3      
 CLMA_158_77/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[10]/opit_0_L5Q/CLK
 clock pessimism                                         0.272      12.538                          
 clock uncertainty                                      -0.150      12.388                          

 Setup time                                             -0.563      11.825                          

 Data required time                                                 11.825                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.825                          
 Data arrival time                                                   3.877                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.948                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_flag/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.143  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.690
  Launch Clock Delay      :  2.275
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000      21.307 r       USCMROUTE_1/CLKOUT
                                   net (fanout=222)      0.968      22.275         ntR1372          
 CLMA_146_73/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK

 CLMA_146_73/Q0                    tco                   0.182      22.457 r       u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.289      22.746         u_sd_ctrl_top/u_sd_read/rd_data_flag
 CLMA_154_72/A4                                                            r       u_sd_ctrl_top/u_sd_read/rx_flag/opit_0_L5Q_perm/L4

 Data arrival time                                                  22.746         Logic Levels: 0  
                                                                                   Logic: 0.182ns(38.641%), Route: 0.289ns(61.359%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N23             
 PLL_122_55/CLK_OUT1               td                    0.079      11.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.269      11.609         clk_50m_180deg   
 USCM_56_115/CLK_USCM              td                    0.000      11.609 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.081      12.690         ntclkbufg_3      
 CLMA_154_72/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_flag/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.272      12.418                          
 clock uncertainty                                       0.150      12.568                          

 Hold time                                              -0.039      12.529                          

 Data required time                                                 12.529                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.529                          
 Data arrival time                                                  22.746                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.217                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_data_t[0]/opit_0_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.138  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.685
  Launch Clock Delay      :  2.275
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000      21.307 r       USCMROUTE_1/CLKOUT
                                   net (fanout=222)      0.968      22.275         ntR1372          
 CLMA_146_73/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK

 CLMA_146_73/Q0                    tco                   0.182      22.457 r       u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.217      22.674         u_sd_ctrl_top/u_sd_read/rd_data_flag
 CLMA_154_68/Y1                    td                    0.126      22.800 f       u_sd_ctrl_top/u_sd_read/N262/gateop_perm/Z
                                   net (fanout=8)        0.059      22.859         u_sd_ctrl_top/u_sd_read/N262
 CLMS_154_69/CE                                                            f       u_sd_ctrl_top/u_sd_read/rx_data_t[0]/opit_0_L5Q_perm/CE

 Data arrival time                                                  22.859         Logic Levels: 1  
                                                                                   Logic: 0.308ns(52.740%), Route: 0.276ns(47.260%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N23             
 PLL_122_55/CLK_OUT1               td                    0.079      11.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.269      11.609         clk_50m_180deg   
 USCM_56_115/CLK_USCM              td                    0.000      11.609 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.076      12.685         ntclkbufg_3      
 CLMS_154_69/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.272      12.413                          
 clock uncertainty                                       0.150      12.563                          

 Hold time                                              -0.181      12.382                          

 Data required time                                                 12.382                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.382                          
 Data arrival time                                                  22.859                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.477                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_data_t[1]/opit_0_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.138  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.685
  Launch Clock Delay      :  2.275
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000      21.307 r       USCMROUTE_1/CLKOUT
                                   net (fanout=222)      0.968      22.275         ntR1372          
 CLMA_146_73/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK

 CLMA_146_73/Q0                    tco                   0.182      22.457 r       u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.217      22.674         u_sd_ctrl_top/u_sd_read/rd_data_flag
 CLMA_154_68/Y1                    td                    0.126      22.800 f       u_sd_ctrl_top/u_sd_read/N262/gateop_perm/Z
                                   net (fanout=8)        0.059      22.859         u_sd_ctrl_top/u_sd_read/N262
 CLMS_154_69/CE                                                            f       u_sd_ctrl_top/u_sd_read/rx_data_t[1]/opit_0_L5Q_perm/CE

 Data arrival time                                                  22.859         Logic Levels: 1  
                                                                                   Logic: 0.308ns(52.740%), Route: 0.276ns(47.260%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N23             
 PLL_122_55/CLK_OUT1               td                    0.079      11.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.269      11.609         clk_50m_180deg   
 USCM_56_115/CLK_USCM              td                    0.000      11.609 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.076      12.685         ntclkbufg_3      
 CLMS_154_69/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.272      12.413                          
 clock uncertainty                                       0.150      12.563                          

 Hold time                                              -0.181      12.382                          

 Data required time                                                 12.382                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.382                          
 Data arrival time                                                  22.859                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.477                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.011  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.276
  Launch Clock Delay      :  2.697
  Clock Pessimism Removal :  0.410

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.084       2.697         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_208/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CLK

 CLMA_182_208/Q1                   tco                   0.223       2.920 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.257       3.177         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [18]
 CLMA_182_212/Y2                   td                    0.379       3.556 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_15/gateop_perm/Z
                                   net (fanout=1)        0.365       3.921         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N41834
 CLMA_182_200/Y1                   td                    0.162       4.083 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_18/gateop_perm/Z
                                   net (fanout=2)        0.278       4.361         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N41837
 CLMS_178_209/Y1                   td                    0.151       4.512 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/Z
                                   net (fanout=20)       1.177       5.689         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMS_182_125/Y2                   td                    0.150       5.839 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=9)        0.726       6.565         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_182_200/CECO                 td                    0.132       6.697 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[2]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.697         ntR716           
 CLMA_182_204/CECO                 td                    0.132       6.829 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[8]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.829         ntR715           
 CLMA_182_208/CECO                 td                    0.132       6.961 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=2)        0.000       6.961         ntR714           
 CLMA_182_212/CECI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.961         Logic Levels: 7  
                                                                                   Logic: 1.461ns(34.264%), Route: 2.803ns(65.736%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.969      22.276         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_212/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.410      22.686                          
 clock uncertainty                                      -0.150      22.536                          

 Setup time                                             -0.576      21.960                          

 Data required time                                                 21.960                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.960                          
 Data arrival time                                                   6.961                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.999                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.011  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.276
  Launch Clock Delay      :  2.697
  Clock Pessimism Removal :  0.410

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.084       2.697         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_208/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CLK

 CLMA_182_208/Q1                   tco                   0.223       2.920 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.257       3.177         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [18]
 CLMA_182_212/Y2                   td                    0.379       3.556 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_15/gateop_perm/Z
                                   net (fanout=1)        0.365       3.921         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N41834
 CLMA_182_200/Y1                   td                    0.162       4.083 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_18/gateop_perm/Z
                                   net (fanout=2)        0.278       4.361         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N41837
 CLMS_178_209/Y1                   td                    0.151       4.512 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/Z
                                   net (fanout=20)       1.177       5.689         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMS_182_125/Y2                   td                    0.150       5.839 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=9)        0.726       6.565         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_182_200/CECO                 td                    0.132       6.697 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[2]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.697         ntR716           
 CLMA_182_204/CECO                 td                    0.132       6.829 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[8]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.829         ntR715           
 CLMA_182_208/CECO                 td                    0.132       6.961 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=2)        0.000       6.961         ntR714           
 CLMA_182_212/CECI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.961         Logic Levels: 7  
                                                                                   Logic: 1.461ns(34.264%), Route: 2.803ns(65.736%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.969      22.276         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_212/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.410      22.686                          
 clock uncertainty                                      -0.150      22.536                          

 Setup time                                             -0.576      21.960                          

 Data required time                                                 21.960                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.960                          
 Data arrival time                                                   6.961                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.999                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[9]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.272
  Launch Clock Delay      :  2.697
  Clock Pessimism Removal :  0.425

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.084       2.697         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_208/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CLK

 CLMA_182_208/Q1                   tco                   0.223       2.920 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.257       3.177         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [18]
 CLMA_182_212/Y2                   td                    0.379       3.556 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_15/gateop_perm/Z
                                   net (fanout=1)        0.365       3.921         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N41834
 CLMA_182_200/Y1                   td                    0.162       4.083 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_18/gateop_perm/Z
                                   net (fanout=2)        0.278       4.361         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N41837
 CLMS_178_209/Y1                   td                    0.151       4.512 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/Z
                                   net (fanout=20)       1.177       5.689         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMS_182_125/Y2                   td                    0.150       5.839 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=9)        0.726       6.565         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_182_200/CECO                 td                    0.132       6.697 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[2]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.697         ntR716           
 CLMA_182_204/CECO                 td                    0.132       6.829 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[8]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.829         ntR715           
 CLMA_182_208/CECI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[9]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.829         Logic Levels: 6  
                                                                                   Logic: 1.329ns(32.164%), Route: 2.803ns(67.836%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.965      22.272         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_208/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[9]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.425      22.697                          
 clock uncertainty                                      -0.150      22.547                          

 Setup time                                             -0.576      21.971                          

 Data required time                                                 21.971                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.971                          
 Data arrival time                                                   6.829                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.142                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_read_photo/rd_sec_addr[20]/opit_0_A2Q21/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/cmd_rd[28]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.710
  Launch Clock Delay      :  2.285
  Clock Pessimism Removal :  -0.410

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000       1.307 r       USCMROUTE_1/CLKOUT
                                   net (fanout=222)      0.978       2.285         ntR1372          
 CLMS_150_85/CLK                                                           r       u_sd_read_photo/rd_sec_addr[20]/opit_0_A2Q21/CLK

 CLMS_150_85/Q3                    tco                   0.178       2.463 f       u_sd_read_photo/rd_sec_addr[20]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.061       2.524         sd_rd_sec_addr[20]
 CLMA_150_84/AD                                                            f       u_sd_ctrl_top/u_sd_read/cmd_rd[28]/opit_0/D

 Data arrival time                                                   2.524         Logic Levels: 0  
                                                                                   Logic: 0.178ns(74.477%), Route: 0.061ns(25.523%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000       1.613 r       USCMROUTE_1/CLKOUT
                                   net (fanout=222)      1.097       2.710         ntR1372          
 CLMA_150_84/CLK                                                           r       u_sd_ctrl_top/u_sd_read/cmd_rd[28]/opit_0/CLK
 clock pessimism                                        -0.410       2.300                          
 clock uncertainty                                       0.000       2.300                          

 Hold time                                               0.040       2.340                          

 Data required time                                                  2.340                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.340                          
 Data arrival time                                                   2.524                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.184                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_read_photo/rd_sec_addr[28]/opit_0_A2Q21/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/cmd_rd[36]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.719
  Launch Clock Delay      :  2.294
  Clock Pessimism Removal :  -0.410

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000       1.307 r       USCMROUTE_1/CLKOUT
                                   net (fanout=222)      0.987       2.294         ntR1372          
 CLMS_150_93/CLK                                                           r       u_sd_read_photo/rd_sec_addr[28]/opit_0_A2Q21/CLK

 CLMS_150_93/Q3                    tco                   0.178       2.472 f       u_sd_read_photo/rd_sec_addr[28]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.061       2.533         sd_rd_sec_addr[28]
 CLMA_150_92/AD                                                            f       u_sd_ctrl_top/u_sd_read/cmd_rd[36]/opit_0/D

 Data arrival time                                                   2.533         Logic Levels: 0  
                                                                                   Logic: 0.178ns(74.477%), Route: 0.061ns(25.523%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000       1.613 r       USCMROUTE_1/CLKOUT
                                   net (fanout=222)      1.106       2.719         ntR1372          
 CLMA_150_92/CLK                                                           r       u_sd_ctrl_top/u_sd_read/cmd_rd[36]/opit_0/CLK
 clock pessimism                                        -0.410       2.309                          
 clock uncertainty                                       0.000       2.309                          

 Hold time                                               0.040       2.349                          

 Data required time                                                  2.349                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.349                          
 Data arrival time                                                   2.533                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.184                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_read_photo/rd_sec_addr[4]/opit_0_A2Q21/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/cmd_rd[12]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.058  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.696
  Launch Clock Delay      :  2.268
  Clock Pessimism Removal :  -0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000       1.307 r       USCMROUTE_1/CLKOUT
                                   net (fanout=222)      0.961       2.268         ntR1372          
 CLMS_150_69/CLK                                                           r       u_sd_read_photo/rd_sec_addr[4]/opit_0_A2Q21/CLK

 CLMS_150_69/Q3                    tco                   0.182       2.450 r       u_sd_read_photo/rd_sec_addr[4]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.139       2.589         sd_rd_sec_addr[4]
 CLMA_146_69/AD                                                            r       u_sd_ctrl_top/u_sd_read/cmd_rd[12]/opit_0/D

 Data arrival time                                                   2.589         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.698%), Route: 0.139ns(43.302%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000       1.613 r       USCMROUTE_1/CLKOUT
                                   net (fanout=222)      1.083       2.696         ntR1372          
 CLMA_146_69/CLK                                                           r       u_sd_ctrl_top/u_sd_read/cmd_rd[12]/opit_0/CLK
 clock pessimism                                        -0.370       2.326                          
 clock uncertainty                                       0.000       2.326                          

 Hold time                                               0.034       2.360                          

 Data required time                                                  2.360                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.360                          
 Data arrival time                                                   2.589                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.229                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[0]/opit_0_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.159  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.275
  Launch Clock Delay      :  2.706
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N23             
 PLL_122_55/CLK_OUT1               td                    0.079      11.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.269      11.609         clk_50m_180deg   
 USCM_56_115/CLK_USCM              td                    0.000      11.609 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.097      12.706         ntclkbufg_3      
 CLMS_134_73/CLK                                                           r       u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/CLK

 CLMS_134_73/Q1                    tco                   0.223      12.929 f       u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.298      13.227         u_sd_ctrl_top/u_sd_read/res_en
 CLMA_146_76/Y3                    td                    0.243      13.470 f       u_sd_ctrl_top/u_sd_read/N385_2/gateop/F
                                   net (fanout=1)        0.152      13.622         u_sd_ctrl_top/u_sd_read/_N40486
 CLMA_146_76/Y0                    td                    0.150      13.772 f       u_sd_ctrl_top/u_sd_read/N388/gateop_perm/Z
                                   net (fanout=4)        0.167      13.939         u_sd_ctrl_top/u_sd_read/N388
 CLMA_146_72/CE                                                            f       u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[0]/opit_0_L5Q_perm/CE

 Data arrival time                                                  13.939         Logic Levels: 2  
                                                                                   Logic: 0.616ns(49.959%), Route: 0.617ns(50.041%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000      21.307 r       USCMROUTE_1/CLKOUT
                                   net (fanout=222)      0.968      22.275         ntR1372          
 CLMA_146_72/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.272      22.547                          
 clock uncertainty                                      -0.150      22.397                          

 Setup time                                             -0.476      21.921                          

 Data required time                                                 21.921                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.921                          
 Data arrival time                                                  13.939                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.982                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[1]/opit_0_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.159  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.275
  Launch Clock Delay      :  2.706
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N23             
 PLL_122_55/CLK_OUT1               td                    0.079      11.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.269      11.609         clk_50m_180deg   
 USCM_56_115/CLK_USCM              td                    0.000      11.609 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.097      12.706         ntclkbufg_3      
 CLMS_134_73/CLK                                                           r       u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/CLK

 CLMS_134_73/Q1                    tco                   0.223      12.929 f       u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.298      13.227         u_sd_ctrl_top/u_sd_read/res_en
 CLMA_146_76/Y3                    td                    0.243      13.470 f       u_sd_ctrl_top/u_sd_read/N385_2/gateop/F
                                   net (fanout=1)        0.152      13.622         u_sd_ctrl_top/u_sd_read/_N40486
 CLMA_146_76/Y0                    td                    0.150      13.772 f       u_sd_ctrl_top/u_sd_read/N388/gateop_perm/Z
                                   net (fanout=4)        0.167      13.939         u_sd_ctrl_top/u_sd_read/N388
 CLMA_146_72/CE                                                            f       u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[1]/opit_0_L5Q_perm/CE

 Data arrival time                                                  13.939         Logic Levels: 2  
                                                                                   Logic: 0.616ns(49.959%), Route: 0.617ns(50.041%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000      21.307 r       USCMROUTE_1/CLKOUT
                                   net (fanout=222)      0.968      22.275         ntR1372          
 CLMA_146_72/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.272      22.547                          
 clock uncertainty                                      -0.150      22.397                          

 Setup time                                             -0.476      21.921                          

 Data required time                                                 21.921                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.921                          
 Data arrival time                                                  13.939                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.982                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[2]/opit_0_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.159  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.275
  Launch Clock Delay      :  2.706
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N23             
 PLL_122_55/CLK_OUT1               td                    0.079      11.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.269      11.609         clk_50m_180deg   
 USCM_56_115/CLK_USCM              td                    0.000      11.609 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.097      12.706         ntclkbufg_3      
 CLMS_134_73/CLK                                                           r       u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/CLK

 CLMS_134_73/Q1                    tco                   0.223      12.929 f       u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.298      13.227         u_sd_ctrl_top/u_sd_read/res_en
 CLMA_146_76/Y3                    td                    0.243      13.470 f       u_sd_ctrl_top/u_sd_read/N385_2/gateop/F
                                   net (fanout=1)        0.152      13.622         u_sd_ctrl_top/u_sd_read/_N40486
 CLMA_146_76/Y0                    td                    0.150      13.772 f       u_sd_ctrl_top/u_sd_read/N388/gateop_perm/Z
                                   net (fanout=4)        0.167      13.939         u_sd_ctrl_top/u_sd_read/N388
 CLMA_146_72/CE                                                            f       u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[2]/opit_0_L5Q_perm/CE

 Data arrival time                                                  13.939         Logic Levels: 2  
                                                                                   Logic: 0.616ns(49.959%), Route: 0.617ns(50.041%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000      21.307 r       USCMROUTE_1/CLKOUT
                                   net (fanout=222)      0.968      22.275         ntR1372          
 CLMA_146_72/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.272      22.547                          
 clock uncertainty                                      -0.150      22.397                          

 Setup time                                             -0.476      21.921                          

 Data required time                                                 21.921                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.921                          
 Data arrival time                                                  13.939                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.982                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rx_data_t[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rd_val_data[6]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.152  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.681
  Launch Clock Delay      :  2.257
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT1               td                    0.074      11.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.240      11.303         clk_50m_180deg   
 USCM_56_115/CLK_USCM              td                    0.000      11.303 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=34)       0.954      12.257         ntclkbufg_3      
 CLMA_158_69/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[6]/opit_0_L5Q_perm/CLK

 CLMA_158_69/Q2                    tco                   0.183      12.440 r       u_sd_ctrl_top/u_sd_read/rx_data_t[6]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.152      12.592         u_sd_ctrl_top/u_sd_read/rx_data_t [6]
 CLMS_154_61/M1                                                            r       u_sd_ctrl_top/u_sd_read/rd_val_data[6]/opit_0/D

 Data arrival time                                                  12.592         Logic Levels: 0  
                                                                                   Logic: 0.183ns(54.627%), Route: 0.152ns(45.373%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000       1.613 r       USCMROUTE_1/CLKOUT
                                   net (fanout=222)      1.068       2.681         ntR1372          
 CLMS_154_61/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rd_val_data[6]/opit_0/CLK
 clock pessimism                                        -0.272       2.409                          
 clock uncertainty                                       0.150       2.559                          

 Hold time                                              -0.011       2.548                          

 Data required time                                                  2.548                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.548                          
 Data arrival time                                                  12.592                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.044                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rx_data_t[14]/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rd_val_data[14]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.154  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.683
  Launch Clock Delay      :  2.257
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT1               td                    0.074      11.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.240      11.303         clk_50m_180deg   
 USCM_56_115/CLK_USCM              td                    0.000      11.303 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=34)       0.954      12.257         ntclkbufg_3      
 CLMA_158_69/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[14]/opit_0_L5Q_perm/CLK

 CLMA_158_69/Q1                    tco                   0.184      12.441 r       u_sd_ctrl_top/u_sd_read/rx_data_t[14]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.199      12.640         u_sd_ctrl_top/u_sd_read/rx_data_t [14]
 CLMA_162_68/CD                                                            r       u_sd_ctrl_top/u_sd_read/rd_val_data[14]/opit_0/D

 Data arrival time                                                  12.640         Logic Levels: 0  
                                                                                   Logic: 0.184ns(48.042%), Route: 0.199ns(51.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000       1.613 r       USCMROUTE_1/CLKOUT
                                   net (fanout=222)      1.070       2.683         ntR1372          
 CLMA_162_68/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rd_val_data[14]/opit_0/CLK
 clock pessimism                                        -0.272       2.411                          
 clock uncertainty                                       0.150       2.561                          

 Hold time                                               0.034       2.595                          

 Data required time                                                  2.595                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.595                          
 Data arrival time                                                  12.640                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.045                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rx_data_t[15]/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rd_val_data[15]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.149  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.681
  Launch Clock Delay      :  2.260
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT1               td                    0.074      11.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.240      11.303         clk_50m_180deg   
 USCM_56_115/CLK_USCM              td                    0.000      11.303 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=34)       0.957      12.260         ntclkbufg_3      
 CLMS_154_69/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[15]/opit_0_L5Q_perm/CLK

 CLMS_154_69/Q3                    tco                   0.182      12.442 r       u_sd_ctrl_top/u_sd_read/rx_data_t[15]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.151      12.593         u_sd_ctrl_top/u_sd_read/rx_data_t [15]
 CLMS_154_61/M2                                                            r       u_sd_ctrl_top/u_sd_read/rd_val_data[15]/opit_0/D

 Data arrival time                                                  12.593         Logic Levels: 0  
                                                                                   Logic: 0.182ns(54.655%), Route: 0.151ns(45.345%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000       1.613 r       USCMROUTE_1/CLKOUT
                                   net (fanout=222)      1.068       2.681         ntR1372          
 CLMS_154_61/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rd_val_data[15]/opit_0/CLK
 clock pessimism                                        -0.272       2.409                          
 clock uncertainty                                       0.150       2.559                          

 Hold time                                              -0.011       2.548                          

 Data required time                                                  2.548                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.548                          
 Data arrival time                                                  12.593                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.045                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.425  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.260
  Launch Clock Delay      :  4.991
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083      11.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269      11.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.471 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      13.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     1.107      14.991         ntclkbufg_0      
 CLMA_226_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMA_226_72/Q0                    tco                   0.221      15.212 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.568      15.780         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [1]
 CLMA_182_72/Y0                    td                    0.264      16.044 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N19/gateop_perm/Z
                                   net (fanout=6)        0.267      16.311         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/gate_check_error_rnmt
 CLMS_178_73/Y2                    td                    0.162      16.473 r       _N6519_inv/gateop_perm/Z
                                   net (fanout=8)        0.157      16.630         _N6519           
                                   td                    0.368      16.998 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      16.998         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4902
 CLMA_178_72/COUT                  td                    0.044      17.042 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.042         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4904
                                   td                    0.044      17.086 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.086         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4906
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                  17.086         Logic Levels: 3  
                                                                                   Logic: 1.103ns(52.649%), Route: 0.992ns(47.351%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.953      22.260         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_178_76/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.306      22.566                          
 clock uncertainty                                      -0.150      22.416                          

 Setup time                                             -0.128      22.288                          

 Data required time                                                 22.288                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.288                          
 Data arrival time                                                  17.086                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.202                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.425  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.260
  Launch Clock Delay      :  4.991
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083      11.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269      11.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.471 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      13.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     1.107      14.991         ntclkbufg_0      
 CLMA_226_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMA_226_72/Q0                    tco                   0.221      15.212 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.568      15.780         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [1]
 CLMA_182_72/Y0                    td                    0.264      16.044 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N19/gateop_perm/Z
                                   net (fanout=6)        0.267      16.311         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/gate_check_error_rnmt
 CLMS_178_73/Y2                    td                    0.162      16.473 r       _N6519_inv/gateop_perm/Z
                                   net (fanout=8)        0.157      16.630         _N6519           
                                   td                    0.368      16.998 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      16.998         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4902
 CLMA_178_72/COUT                  td                    0.044      17.042 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.042         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4904
 CLMA_178_76/CIN                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  17.042         Logic Levels: 3  
                                                                                   Logic: 1.059ns(51.633%), Route: 0.992ns(48.367%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.953      22.260         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_178_76/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.306      22.566                          
 clock uncertainty                                      -0.150      22.416                          

 Setup time                                             -0.132      22.284                          

 Data required time                                                 22.284                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.284                          
 Data arrival time                                                  17.042                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.242                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.429  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.256
  Launch Clock Delay      :  4.991
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083      11.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269      11.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.471 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      13.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     1.107      14.991         ntclkbufg_0      
 CLMA_226_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMA_226_72/Q0                    tco                   0.221      15.212 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.568      15.780         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [1]
 CLMA_182_72/Y0                    td                    0.264      16.044 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N19/gateop_perm/Z
                                   net (fanout=6)        0.267      16.311         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/gate_check_error_rnmt
 CLMS_178_73/Y2                    td                    0.162      16.473 r       _N6519_inv/gateop_perm/Z
                                   net (fanout=8)        0.157      16.630         _N6519           
                                   td                    0.368      16.998 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      16.998         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4902
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  16.998         Logic Levels: 2  
                                                                                   Logic: 1.015ns(50.573%), Route: 0.992ns(49.427%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.949      22.256         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_178_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.306      22.562                          
 clock uncertainty                                      -0.150      22.412                          

 Setup time                                             -0.115      22.297                          

 Data required time                                                 22.297                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.297                          
 Data arrival time                                                  16.998                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.299                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.890  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.744
  Launch Clock Delay      :  4.340
  Clock Pessimism Removal :  -0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.946 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      23.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     1.011      24.340         ntclkbufg_0      
 CLMA_146_112/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK

 CLMA_146_112/Q2                   tco                   0.180      24.520 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.058      24.578         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [6]
 CLMA_146_113/CD                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/D

 Data arrival time                                                  24.578         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.630%), Route: 0.058ns(24.370%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      21.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      21.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      21.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083      21.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269      21.613         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000      21.613 r       USCMROUTE_1/CLKOUT
                                   net (fanout=222)      1.131      22.744         ntR1372          
 CLMA_146_113/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/CLK
 clock pessimism                                        -0.294      22.450                          
 clock uncertainty                                       0.150      22.600                          

 Hold time                                               0.040      22.640                          

 Data required time                                                 22.640                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.640                          
 Data arrival time                                                  24.578                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.938                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.893  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.741
  Launch Clock Delay      :  4.340
  Clock Pessimism Removal :  -0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.946 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      23.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     1.011      24.340         ntclkbufg_0      
 CLMA_146_112/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK

 CLMA_146_112/Q3                   tco                   0.182      24.522 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.139      24.661         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [7]
 CLMS_150_113/M3                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D

 Data arrival time                                                  24.661         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.698%), Route: 0.139ns(43.302%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      21.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      21.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      21.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083      21.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269      21.613         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000      21.613 r       USCMROUTE_1/CLKOUT
                                   net (fanout=222)      1.128      22.741         ntR1372          
 CLMS_150_113/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/CLK
 clock pessimism                                        -0.294      22.447                          
 clock uncertainty                                       0.150      22.597                          

 Hold time                                              -0.011      22.586                          

 Data required time                                                 22.586                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.586                          
 Data arrival time                                                  24.661                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.075                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.894  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.740
  Launch Clock Delay      :  4.340
  Clock Pessimism Removal :  -0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.946 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      23.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     1.011      24.340         ntclkbufg_0      
 CLMA_146_112/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK

 CLMA_146_112/Q1                   tco                   0.184      24.524 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.137      24.661         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [9]
 CLMA_146_109/M2                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D

 Data arrival time                                                  24.661         Logic Levels: 0  
                                                                                   Logic: 0.184ns(57.321%), Route: 0.137ns(42.679%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      21.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      21.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      21.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083      21.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269      21.613         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000      21.613 r       USCMROUTE_1/CLKOUT
                                   net (fanout=222)      1.127      22.740         ntR1372          
 CLMA_146_109/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/CLK
 clock pessimism                                        -0.294      22.446                          
 clock uncertainty                                       0.150      22.596                          

 Hold time                                              -0.011      22.585                          

 Data required time                                                 22.585                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.585                          
 Data arrival time                                                  24.661                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.076                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_clk/bit_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[1]/opit_0_L5Q_perm/L1
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.307
  Launch Clock Delay      :  2.733
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT3               td                    0.088       1.349 r       u_pll_clk/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.269       1.618         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.618 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.115       2.733         ntclkbufg_2      
 CLMS_182_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/bit_cnt[2]/opit_0_L5Q_perm/CLK

 CLMS_182_9/Q0                     tco                   0.221       2.954 f       u_hdmi_top/u_rgb2dvi_0/serializer_clk/bit_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=30)       0.830       3.784         u_hdmi_top/u_rgb2dvi_0/serializer_clk/bit_cnt [2]
 CLMA_166_8/C1                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[1]/opit_0_L5Q_perm/L1

 Data arrival time                                                   3.784         Logic Levels: 0  
                                                                                   Logic: 0.221ns(21.028%), Route: 0.830ns(78.972%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         2.666       2.666 r                        
 V9                                                      0.000       2.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.710         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       3.444 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.444         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       3.482 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       3.655         _N23             
 PLL_122_55/CLK_OUT3               td                    0.083       3.738 r       u_pll_clk/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.240       3.978         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       3.978 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=52)       0.995       4.973         ntclkbufg_2      
 CLMA_166_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.370       5.343                          
 clock uncertainty                                      -0.150       5.193                          

 Setup time                                             -0.190       5.003                          

 Data required time                                                  5.003                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.003                          
 Data arrival time                                                   3.784                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.219                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_clk/bit_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[3]/opit_0_L5Q_perm/L2
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.062  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.301
  Launch Clock Delay      :  2.733
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT3               td                    0.088       1.349 r       u_pll_clk/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.269       1.618         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.618 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.115       2.733         ntclkbufg_2      
 CLMS_182_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/bit_cnt[2]/opit_0_L5Q_perm/CLK

 CLMS_182_9/Q0                     tco                   0.221       2.954 f       u_hdmi_top/u_rgb2dvi_0/serializer_clk/bit_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=30)       0.680       3.634         u_hdmi_top/u_rgb2dvi_0/serializer_clk/bit_cnt [2]
 CLMA_174_9/C2                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[3]/opit_0_L5Q_perm/L2

 Data arrival time                                                   3.634         Logic Levels: 0  
                                                                                   Logic: 0.221ns(24.528%), Route: 0.680ns(75.472%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         2.666       2.666 r                        
 V9                                                      0.000       2.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.710         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       3.444 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.444         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       3.482 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       3.655         _N23             
 PLL_122_55/CLK_OUT3               td                    0.083       3.738 r       u_pll_clk/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.240       3.978         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       3.978 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=52)       0.989       4.967         ntclkbufg_2      
 CLMA_174_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.370       5.337                          
 clock uncertainty                                      -0.150       5.187                          

 Setup time                                             -0.305       4.882                          

 Data required time                                                  4.882                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.882                          
 Data arrival time                                                   3.634                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.248                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_clk/bit_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[4]/opit_0_L5Q_perm/L2
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.304
  Launch Clock Delay      :  2.733
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT3               td                    0.088       1.349 r       u_pll_clk/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.269       1.618         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.618 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.115       2.733         ntclkbufg_2      
 CLMS_182_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/bit_cnt[2]/opit_0_L5Q_perm/CLK

 CLMS_182_9/Q0                     tco                   0.221       2.954 f       u_hdmi_top/u_rgb2dvi_0/serializer_clk/bit_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=30)       0.682       3.636         u_hdmi_top/u_rgb2dvi_0/serializer_clk/bit_cnt [2]
 CLMA_178_8/A2                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[4]/opit_0_L5Q_perm/L2

 Data arrival time                                                   3.636         Logic Levels: 0  
                                                                                   Logic: 0.221ns(24.474%), Route: 0.682ns(75.526%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         2.666       2.666 r                        
 V9                                                      0.000       2.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.710         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       3.444 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.444         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       3.482 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       3.655         _N23             
 PLL_122_55/CLK_OUT3               td                    0.083       3.738 r       u_pll_clk/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.240       3.978         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       3.978 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=52)       0.992       4.970         ntclkbufg_2      
 CLMA_178_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.370       5.340                          
 clock uncertainty                                      -0.150       5.190                          

 Setup time                                             -0.305       4.885                          

 Data required time                                                  4.885                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.885                          
 Data arrival time                                                   3.636                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.249                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_clk/bit_cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[2]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.733
  Launch Clock Delay      :  2.307
  Clock Pessimism Removal :  -0.410

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT3               td                    0.083       1.072 r       u_pll_clk/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.240       1.312         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.312 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=52)       0.995       2.307         ntclkbufg_2      
 CLMS_166_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/bit_cnt[1]/opit_0_L5Q_perm/CLK

 CLMS_166_9/Q0                     tco                   0.179       2.486 f       u_hdmi_top/u_rgb2dvi_0/serializer_clk/bit_cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=31)       0.067       2.553         u_hdmi_top/u_rgb2dvi_0/serializer_clk/bit_cnt [1]
 CLMA_166_8/B4                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.553         Logic Levels: 0  
                                                                                   Logic: 0.179ns(72.764%), Route: 0.067ns(27.236%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT3               td                    0.088       1.349 r       u_pll_clk/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.269       1.618         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.618 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.115       2.733         ntclkbufg_2      
 CLMA_166_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.410       2.323                          
 clock uncertainty                                       0.000       2.323                          

 Hold time                                              -0.029       2.294                          

 Data required time                                                  2.294                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.294                          
 Data arrival time                                                   2.553                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.259                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_clk/bit_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[1]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.733
  Launch Clock Delay      :  2.307
  Clock Pessimism Removal :  -0.410

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT3               td                    0.083       1.072 r       u_pll_clk/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.240       1.312         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.312 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=52)       0.995       2.307         ntclkbufg_2      
 CLMS_166_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/bit_cnt[0]/opit_0_L5Q_perm/CLK

 CLMS_166_9/Q1                     tco                   0.180       2.487 f       u_hdmi_top/u_rgb2dvi_0/serializer_clk/bit_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=31)       0.068       2.555         u_hdmi_top/u_rgb2dvi_0/serializer_clk/bit_cnt [0]
 CLMA_166_8/C4                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.555         Logic Levels: 0  
                                                                                   Logic: 0.180ns(72.581%), Route: 0.068ns(27.419%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT3               td                    0.088       1.349 r       u_pll_clk/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.269       1.618         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.618 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.115       2.733         ntclkbufg_2      
 CLMA_166_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.410       2.323                          
 clock uncertainty                                       0.000       2.323                          

 Hold time                                              -0.028       2.295                          

 Data required time                                                  2.295                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.295                          
 Data arrival time                                                   2.555                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.260                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_clk/bit_cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_clk/bit_cnt[0]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.733
  Launch Clock Delay      :  2.307
  Clock Pessimism Removal :  -0.425

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT3               td                    0.083       1.072 r       u_pll_clk/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.240       1.312         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.312 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=52)       0.995       2.307         ntclkbufg_2      
 CLMS_166_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/bit_cnt[1]/opit_0_L5Q_perm/CLK

 CLMS_166_9/Q0                     tco                   0.179       2.486 f       u_hdmi_top/u_rgb2dvi_0/serializer_clk/bit_cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=31)       0.067       2.553         u_hdmi_top/u_rgb2dvi_0/serializer_clk/bit_cnt [1]
 CLMS_166_9/B4                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_clk/bit_cnt[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.553         Logic Levels: 0  
                                                                                   Logic: 0.179ns(72.764%), Route: 0.067ns(27.236%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT3               td                    0.088       1.349 r       u_pll_clk/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.269       1.618         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.618 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.115       2.733         ntclkbufg_2      
 CLMS_166_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/bit_cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.425       2.308                          
 clock uncertainty                                       0.000       2.308                          

 Hold time                                              -0.029       2.279                          

 Data required time                                                  2.279                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.279                          
 Data arrival time                                                   2.553                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.274                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[0]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.174  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.314
  Launch Clock Delay      :  2.760
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044      26.710         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      27.678 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.678         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      27.736 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      27.927         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089      28.016 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269      28.285         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      28.285 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.141      29.426         ntclkbufg_1      
 CLMS_214_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_214_9/Q0                     tco                   0.221      29.647 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=80)       0.702      30.349         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_158_8/RS                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                  30.349         Logic Levels: 0  
                                                                                   Logic: 0.221ns(23.944%), Route: 0.702ns(76.056%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                        29.326      29.326 r                        
 V9                                                      0.000      29.326 r       sys_clk (port)   
                                   net (fanout=1)        0.044      29.370         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      30.104 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.104         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      30.142 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      30.315         _N23             
 PLL_122_55/CLK_OUT3               td                    0.083      30.398 r       u_pll_clk/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.240      30.638         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000      30.638 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.002      31.640         ntclkbufg_2      
 CLMA_158_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.272      31.912                          
 clock uncertainty                                      -0.150      31.762                          

 Setup time                                             -0.270      31.492                          

 Data required time                                                 31.492                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.492                          
 Data arrival time                                                  30.349                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.143                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[1]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.174  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.314
  Launch Clock Delay      :  2.760
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044      26.710         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      27.678 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.678         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      27.736 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      27.927         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089      28.016 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269      28.285         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      28.285 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.141      29.426         ntclkbufg_1      
 CLMS_214_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_214_9/Q0                     tco                   0.221      29.647 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=80)       0.702      30.349         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_158_9/RS                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                  30.349         Logic Levels: 0  
                                                                                   Logic: 0.221ns(23.944%), Route: 0.702ns(76.056%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                        29.326      29.326 r                        
 V9                                                      0.000      29.326 r       sys_clk (port)   
                                   net (fanout=1)        0.044      29.370         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      30.104 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.104         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      30.142 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      30.315         _N23             
 PLL_122_55/CLK_OUT3               td                    0.083      30.398 r       u_pll_clk/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.240      30.638         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000      30.638 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.002      31.640         ntclkbufg_2      
 CLMA_158_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.272      31.912                          
 clock uncertainty                                      -0.150      31.762                          

 Setup time                                             -0.270      31.492                          

 Data required time                                                 31.492                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.492                          
 Data arrival time                                                  30.349                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.143                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_fall_shift[0]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.174  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.314
  Launch Clock Delay      :  2.760
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044      26.710         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      27.678 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.678         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      27.736 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      27.927         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089      28.016 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269      28.285         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      28.285 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.141      29.426         ntclkbufg_1      
 CLMS_214_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_214_9/Q0                     tco                   0.221      29.647 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=80)       0.702      30.349         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_158_9/RS                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_fall_shift[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                  30.349         Logic Levels: 0  
                                                                                   Logic: 0.221ns(23.944%), Route: 0.702ns(76.056%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                        29.326      29.326 r                        
 V9                                                      0.000      29.326 r       sys_clk (port)   
                                   net (fanout=1)        0.044      29.370         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      30.104 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.104         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      30.142 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      30.315         _N23             
 PLL_122_55/CLK_OUT3               td                    0.083      30.398 r       u_pll_clk/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.240      30.638         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000      30.638 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.002      31.640         ntclkbufg_2      
 CLMA_158_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_fall_shift[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.272      31.912                          
 clock uncertainty                                      -0.150      31.762                          

 Setup time                                             -0.270      31.492                          

 Data required time                                                 31.492                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.492                          
 Data arrival time                                                  30.349                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.143                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_fall_shift[0]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.157  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.763
  Launch Clock Delay      :  2.334
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240       1.313         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.313 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.021       2.334         ntclkbufg_1      
 CLMS_214_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_214_9/Q0                     tco                   0.182       2.516 r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=80)       0.196       2.712         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_218_8/RS                                                             r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_fall_shift[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                   2.712         Logic Levels: 0  
                                                                                   Logic: 0.182ns(48.148%), Route: 0.196ns(51.852%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT3               td                    0.088       1.349 r       u_pll_clk/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.269       1.618         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.618 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.145       2.763         ntclkbufg_2      
 CLMA_218_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_fall_shift[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.272       2.491                          
 clock uncertainty                                       0.150       2.641                          

 Hold time                                              -0.146       2.495                          

 Data required time                                                  2.495                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.495                          
 Data arrival time                                                   2.712                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.217                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[1]/opit_0_L5Q_perm/L3
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.159  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.733
  Launch Clock Delay      :  2.302
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240       1.313         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.313 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.989       2.302         ntclkbufg_1      
 CLMA_174_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[2]/opit_0_L5Q_perm/CLK

 CLMA_174_8/Q2                     tco                   0.180       2.482 f       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.169       2.651         u_hdmi_top/u_rgb2dvi_0/green_10bit [2]
 CLMA_166_8/C3                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[1]/opit_0_L5Q_perm/L3

 Data arrival time                                                   2.651         Logic Levels: 0  
                                                                                   Logic: 0.180ns(51.576%), Route: 0.169ns(48.424%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT3               td                    0.088       1.349 r       u_pll_clk/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.269       1.618         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.618 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.115       2.733         ntclkbufg_2      
 CLMA_166_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.272       2.461                          
 clock uncertainty                                       0.150       2.611                          

 Hold time                                              -0.196       2.415                          

 Data required time                                                  2.415                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.415                          
 Data arrival time                                                   2.651                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.236                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[2]/opit_0_L5Q_perm/L1
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.159  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.733
  Launch Clock Delay      :  2.302
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240       1.313         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.313 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.989       2.302         ntclkbufg_1      
 CLMA_174_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[4]/opit_0_L5Q_perm/CLK

 CLMA_174_8/Q1                     tco                   0.184       2.486 r       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.291       2.777         u_hdmi_top/u_rgb2dvi_0/green_10bit [4]
 CLMA_166_8/B1                                                             r       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[2]/opit_0_L5Q_perm/L1

 Data arrival time                                                   2.777         Logic Levels: 0  
                                                                                   Logic: 0.184ns(38.737%), Route: 0.291ns(61.263%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT3               td                    0.088       1.349 r       u_pll_clk/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.269       1.618         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.618 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.115       2.733         ntclkbufg_2      
 CLMA_166_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.272       2.461                          
 clock uncertainty                                       0.150       2.611                          

 Hold time                                              -0.084       2.527                          

 Data required time                                                  2.527                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.527                          
 Data arrival time                                                   2.777                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.250                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_video_driver/cnt_v[4]/opit_0_A2Q21/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/c1_q/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.039  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.296
  Launch Clock Delay      :  2.705
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269       1.619         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.619 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.086       2.705         ntclkbufg_1      
 CLMA_158_40/CLK                                                           r       u_hdmi_top/u_video_driver/cnt_v[4]/opit_0_A2Q21/CLK

 CLMA_158_40/Q2                    tco                   0.223       2.928 f       u_hdmi_top/u_video_driver/cnt_v[4]/opit_0_A2Q21/Q0
                                   net (fanout=4)        5.005       7.933         u_hdmi_top/u_video_driver/cnt_v [3]
 CLMS_78_17/Y3                     td                    0.145       8.078 f       CLKROUTE_92/Z    
                                   net (fanout=1)        1.626       9.704         ntR1359          
 CLMS_154_41/Y0                    td                    0.380      10.084 f       u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q_perm/Z
                                   net (fanout=1)        0.555      10.639         rd_vsync         
 CLMS_178_17/M0                                                            f       u_hdmi_top/u_rgb2dvi_0/encoder_b/c1_q/opit_0/D

 Data arrival time                                                  10.639         Logic Levels: 2  
                                                                                   Logic: 0.748ns(9.428%), Route: 7.186ns(90.572%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.044      13.377         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      14.111 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.111         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      14.149 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      14.322         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      14.406 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240      14.646         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      14.646 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.983      15.629         ntclkbufg_1      
 CLMS_178_17/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/c1_q/opit_0/CLK
 clock pessimism                                         0.370      15.999                          
 clock uncertainty                                      -0.150      15.849                          

 Setup time                                             -0.068      15.781                          

 Data required time                                                 15.781                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.781                          
 Data arrival time                                                  10.639                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.142                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[3]/opit_0_L5Q_perm/L3
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.287
  Launch Clock Delay      :  2.709
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269       1.619         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.619 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.090       2.709         ntclkbufg_1      
 CLMA_178_28/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m[1]/opit_0_L5Q_perm/CLK

 CLMA_178_28/Q0                    tco                   0.221       2.930 f       u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m[1]/opit_0_L5Q_perm/Q
                                   net (fanout=8)        0.442       3.372         u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m [1]
 CLMA_178_32/Y1                    td                    0.443       3.815 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N94.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.407       4.222         _N3              
 CLMS_166_21/Y2                    td                    0.162       4.384 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N95/gateop_perm/Z
                                   net (fanout=7)        0.077       4.461         u_hdmi_top/u_rgb2dvi_0/encoder_b/decision2
 CLMS_166_21/Y1                    td                    0.244       4.705 f       u_hdmi_top/u_rgb2dvi_0/encoder_b/N214/gateop_perm/Z
                                   net (fanout=6)        0.290       4.995         u_hdmi_top/u_rgb2dvi_0/encoder_b/N214
 CLMS_166_33/Y0                    td                    0.378       5.373 f       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_8[1]/gateop_perm/Z
                                   net (fanout=1)        0.266       5.639         u_hdmi_top/u_rgb2dvi_0/encoder_b/nb11 [1]
                                   td                    0.365       6.004 f       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_7_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.004         u_hdmi_top/u_rgb2dvi_0/encoder_b/_N5100
 CLMA_166_24/Y2                    td                    0.209       6.213 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_7_3/gateop_A2/Y0
                                   net (fanout=2)        0.154       6.367         u_hdmi_top/u_rgb2dvi_0/encoder_b/nb12 [2]
 CLMS_166_25/Y3                    td                    0.521       6.888 f       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_9.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.172       7.060         u_hdmi_top/u_rgb2dvi_0/encoder_b/nb7 [3]
 CLMS_166_29/C3                                                            f       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[3]/opit_0_L5Q_perm/L3

 Data arrival time                                                   7.060         Logic Levels: 6  
                                                                                   Logic: 2.543ns(58.446%), Route: 1.808ns(41.554%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.044      13.377         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      14.111 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.111         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      14.149 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      14.322         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      14.406 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240      14.646         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      14.646 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.974      15.620         ntclkbufg_1      
 CLMS_166_29/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.370      15.990                          
 clock uncertainty                                      -0.150      15.840                          

 Setup time                                             -0.308      15.532                          

 Data required time                                                 15.532                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.532                          
 Data arrival time                                                   7.060                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.472                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[4]/opit_0_L5Q_perm/L0
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.287
  Launch Clock Delay      :  2.709
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269       1.619         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.619 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.090       2.709         ntclkbufg_1      
 CLMA_178_28/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m[1]/opit_0_L5Q_perm/CLK

 CLMA_178_28/Q0                    tco                   0.221       2.930 f       u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m[1]/opit_0_L5Q_perm/Q
                                   net (fanout=8)        0.442       3.372         u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m [1]
 CLMA_178_32/Y1                    td                    0.443       3.815 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N94.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.407       4.222         _N3              
 CLMS_166_21/Y2                    td                    0.162       4.384 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N95/gateop_perm/Z
                                   net (fanout=7)        0.077       4.461         u_hdmi_top/u_rgb2dvi_0/encoder_b/decision2
 CLMS_166_21/Y1                    td                    0.244       4.705 f       u_hdmi_top/u_rgb2dvi_0/encoder_b/N214/gateop_perm/Z
                                   net (fanout=6)        0.290       4.995         u_hdmi_top/u_rgb2dvi_0/encoder_b/N214
 CLMS_166_33/Y0                    td                    0.378       5.373 f       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_8[1]/gateop_perm/Z
                                   net (fanout=1)        0.266       5.639         u_hdmi_top/u_rgb2dvi_0/encoder_b/nb11 [1]
                                   td                    0.365       6.004 f       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_7_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.004         u_hdmi_top/u_rgb2dvi_0/encoder_b/_N5100
 CLMA_166_24/Y3                    td                    0.387       6.391 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_7_3/gateop_A2/Y1
                                   net (fanout=2)        0.073       6.464         u_hdmi_top/u_rgb2dvi_0/encoder_b/nb12 [3]
 CLMS_166_25/COUT                  td                    0.391       6.855 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_9.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.855         u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_9.co [4]
 CLMS_166_29/Y0                    td                    0.206       7.061 f       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_9.fsub_5/gateop/Y
                                   net (fanout=1)        0.157       7.218         u_hdmi_top/u_rgb2dvi_0/encoder_b/nb7 [4]
 CLMS_166_29/B0                                                            f       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[4]/opit_0_L5Q_perm/L0

 Data arrival time                                                   7.218         Logic Levels: 7  
                                                                                   Logic: 2.797ns(62.031%), Route: 1.712ns(37.969%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.044      13.377         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      14.111 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.111         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      14.149 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      14.322         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      14.406 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240      14.646         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      14.646 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.974      15.620         ntclkbufg_1      
 CLMS_166_29/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.370      15.990                          
 clock uncertainty                                      -0.150      15.840                          

 Setup time                                             -0.149      15.691                          

 Data required time                                                 15.691                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.691                          
 Data arrival time                                                   7.218                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.473                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[3]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.721
  Launch Clock Delay      :  2.295
  Clock Pessimism Removal :  -0.425

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240       1.313         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.313 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.982       2.295         ntclkbufg_1      
 CLMA_134_168/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/CLK

 CLMA_134_168/Q2                   tco                   0.180       2.475 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/Q
                                   net (fanout=1)        0.058       2.533         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr1 [3]
 CLMA_134_168/CD                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[3]/opit_0/D

 Data arrival time                                                   2.533         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.630%), Route: 0.058ns(24.370%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269       1.619         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.619 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.102       2.721         ntclkbufg_1      
 CLMA_134_168/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[3]/opit_0/CLK
 clock pessimism                                        -0.425       2.296                          
 clock uncertainty                                       0.000       2.296                          

 Hold time                                               0.040       2.336                          

 Data required time                                                  2.336                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.336                          
 Data arrival time                                                   2.533                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.197                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_video_driver/cnt_h[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_video_driver/cnt_h[0]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.710
  Launch Clock Delay      :  2.285
  Clock Pessimism Removal :  -0.425

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240       1.313         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.313 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.972       2.285         ntclkbufg_1      
 CLMA_158_36/CLK                                                           r       u_hdmi_top/u_video_driver/cnt_h[0]/opit_0_L5Q_perm/CLK

 CLMA_158_36/Q3                    tco                   0.178       2.463 f       u_hdmi_top/u_video_driver/cnt_h[0]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.059       2.522         u_hdmi_top/u_video_driver/cnt_h [0]
 CLMA_158_36/D4                                                            f       u_hdmi_top/u_video_driver/cnt_h[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.522         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.105%), Route: 0.059ns(24.895%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269       1.619         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.619 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.091       2.710         ntclkbufg_1      
 CLMA_158_36/CLK                                                           r       u_hdmi_top/u_video_driver/cnt_h[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.425       2.285                          
 clock uncertainty                                       0.000       2.285                          

 Hold time                                              -0.028       2.257                          

 Data required time                                                  2.257                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.257                          
 Data arrival time                                                   2.522                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[7]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.053  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.720
  Launch Clock Delay      :  2.297
  Clock Pessimism Removal :  -0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240       1.313         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.313 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.984       2.297         ntclkbufg_1      
 CLMS_126_173/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/CLK

 CLMS_126_173/Q2                   tco                   0.183       2.480 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/Q
                                   net (fanout=1)        0.139       2.619         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr1 [7]
 CLMA_130_173/M3                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[7]/opit_0/D

 Data arrival time                                                   2.619         Logic Levels: 0  
                                                                                   Logic: 0.183ns(56.832%), Route: 0.139ns(43.168%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269       1.619         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.619 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.101       2.720         ntclkbufg_1      
 CLMA_130_173/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[7]/opit_0/CLK
 clock pessimism                                        -0.370       2.350                          
 clock uncertainty                                       0.000       2.350                          

 Hold time                                              -0.011       2.339                          

 Data required time                                                  2.339                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.339                          
 Data arrival time                                                   2.619                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.280                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.407  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.297
  Launch Clock Delay      :  4.976
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 V9                                                      0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      50.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      51.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      51.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      51.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083      51.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269      51.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      51.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      52.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      52.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      53.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      53.471 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      53.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      53.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      53.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      53.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     1.092      54.976         ntclkbufg_0      
 CLMA_130_180/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/CLK

 CLMA_130_180/Q1                   tco                   0.223      55.199 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.382      55.581         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [7]
 CLMS_126_173/M1                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/D

 Data arrival time                                                  55.581         Logic Levels: 0  
                                                                                   Logic: 0.223ns(36.860%), Route: 0.382ns(63.140%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        53.332      53.332 r                        
 V9                                                      0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.044      53.376         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      54.110 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      54.110         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      54.148 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      54.321         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      54.405 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240      54.645         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      54.645 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.984      55.629         ntclkbufg_1      
 CLMS_126_173/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/CLK
 clock pessimism                                         0.272      55.901                          
 clock uncertainty                                      -0.150      55.751                          

 Setup time                                             -0.068      55.683                          

 Data required time                                                 55.683                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 55.683                          
 Data arrival time                                                  55.581                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.102                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.425  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.295
  Launch Clock Delay      :  4.992
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 V9                                                      0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      50.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      51.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      51.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      51.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083      51.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269      51.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      51.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      52.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      52.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      53.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      53.471 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      53.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      53.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      53.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      53.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     1.108      54.992         ntclkbufg_0      
 CLMS_126_169/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK

 CLMS_126_169/Q3                   tco                   0.220      55.212 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.282      55.494         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [4]
 CLMA_134_168/M3                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/D

 Data arrival time                                                  55.494         Logic Levels: 0  
                                                                                   Logic: 0.220ns(43.825%), Route: 0.282ns(56.175%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        53.332      53.332 r                        
 V9                                                      0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.044      53.376         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      54.110 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      54.110         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      54.148 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      54.321         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      54.405 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240      54.645         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      54.645 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.982      55.627         ntclkbufg_1      
 CLMA_134_168/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/CLK
 clock pessimism                                         0.272      55.899                          
 clock uncertainty                                      -0.150      55.749                          

 Setup time                                             -0.068      55.681                          

 Data required time                                                 55.681                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 55.681                          
 Data arrival time                                                  55.494                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.187                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.417  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.303
  Launch Clock Delay      :  4.992
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 V9                                                      0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      50.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      51.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      51.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      51.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083      51.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269      51.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      51.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      52.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      52.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      53.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      53.471 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      53.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      53.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      53.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      53.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     1.108      54.992         ntclkbufg_0      
 CLMS_126_169/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/CLK

 CLMS_126_169/Q1                   tco                   0.223      55.215 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.271      55.486         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [1]
 CLMA_130_165/M2                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/D

 Data arrival time                                                  55.486         Logic Levels: 0  
                                                                                   Logic: 0.223ns(45.142%), Route: 0.271ns(54.858%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        53.332      53.332 r                        
 V9                                                      0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.044      53.376         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      54.110 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      54.110         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      54.148 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      54.321         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      54.405 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240      54.645         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      54.645 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.990      55.635         ntclkbufg_1      
 CLMA_130_165/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/CLK
 clock pessimism                                         0.272      55.907                          
 clock uncertainty                                      -0.150      55.757                          

 Setup time                                             -0.068      55.689                          

 Data required time                                                 55.689                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 55.689                          
 Data arrival time                                                  55.486                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.203                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.862  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.728
  Launch Clock Delay      :  4.318
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      40.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      40.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      40.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      41.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      41.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      41.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      42.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      42.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      42.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      42.946 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      42.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      42.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      43.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      43.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     0.989      44.318         ntclkbufg_0      
 CLMS_126_169/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/CLK

 CLMS_126_169/Q2                   tco                   0.183      44.501 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.137      44.638         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [0]
 CLMA_130_165/M1                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/D

 Data arrival time                                                  44.638         Logic Levels: 0  
                                                                                   Logic: 0.183ns(57.188%), Route: 0.137ns(42.812%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        39.999      39.999 r                        
 V9                                                      0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.043         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      41.011 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.011         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      41.069 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      41.260         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089      41.349 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269      41.618         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      41.618 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.109      42.727         ntclkbufg_1      
 CLMA_130_165/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/CLK
 clock pessimism                                        -0.272      42.455                          
 clock uncertainty                                       0.150      42.605                          

 Hold time                                              -0.011      42.594                          

 Data required time                                                 42.594                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.594                          
 Data arrival time                                                  44.638                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.044                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.858  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.723
  Launch Clock Delay      :  4.309
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      40.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      40.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      40.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      41.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      41.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      41.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      42.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      42.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      42.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      42.946 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      42.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      42.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      43.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      43.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     0.980      44.309         ntclkbufg_0      
 CLMS_126_177/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK

 CLMS_126_177/Q1                   tco                   0.184      44.493 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.141      44.634         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [6]
 CLMS_126_173/M3                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D

 Data arrival time                                                  44.634         Logic Levels: 0  
                                                                                   Logic: 0.184ns(56.615%), Route: 0.141ns(43.385%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        39.999      39.999 r                        
 V9                                                      0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.043         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      41.011 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.011         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      41.069 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      41.260         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089      41.349 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269      41.618         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      41.618 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.104      42.722         ntclkbufg_1      
 CLMS_126_173/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/CLK
 clock pessimism                                        -0.272      42.450                          
 clock uncertainty                                       0.150      42.600                          

 Hold time                                              -0.011      42.589                          

 Data required time                                                 42.589                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.589                          
 Data arrival time                                                  44.634                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.045                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.870  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.720
  Launch Clock Delay      :  4.318
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      40.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      40.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      40.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      41.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      41.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      41.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      42.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      42.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      42.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      42.946 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      42.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      42.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      43.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      43.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     0.989      44.318         ntclkbufg_0      
 CLMS_126_169/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK

 CLMS_126_169/Q0                   tco                   0.182      44.500 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.133      44.633         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [5]
 CLMA_130_173/M0                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D

 Data arrival time                                                  44.633         Logic Levels: 0  
                                                                                   Logic: 0.182ns(57.778%), Route: 0.133ns(42.222%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        39.999      39.999 r                        
 V9                                                      0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.043         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      41.011 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.011         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      41.069 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      41.260         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089      41.349 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269      41.618         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      41.618 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.101      42.719         ntclkbufg_1      
 CLMA_130_173/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/CLK
 clock pessimism                                        -0.272      42.447                          
 clock uncertainty                                       0.150      42.597                          

 Hold time                                              -0.011      42.586                          

 Data required time                                                 42.586                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.586                          
 Data arrival time                                                  44.633                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.047                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr[9]/opit_0_inv/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.103  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.297
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.555

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       3.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     1.071       4.955         ntclkbufg_0      
 CLMA_182_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_182_72/Q1                    tco                   0.223       5.178 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=640)      1.231       6.409         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_218_140/RSCO                 td                    0.105       6.514 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_odt[2]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       6.514         ntR440           
 CLMA_218_144/RSCO                 td                    0.105       6.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/ref_cnt_done/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.619         ntR439           
 CLMA_218_148/RSCO                 td                    0.105       6.724 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_calib_done/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       6.724         ntR438           
 CLMA_218_152/RSCO                 td                    0.105       6.829 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr3_ddr3[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.829         ntR437           
 CLMA_218_156/RSCO                 td                    0.105       6.934 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_cas_n/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       6.934         ntR436           
 CLMA_218_160/RSCO                 td                    0.105       7.039 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.039         ntR435           
 CLMA_218_164/RSCO                 td                    0.105       7.144 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.144         ntR434           
 CLMA_218_168/RSCO                 td                    0.105       7.249 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.249         ntR433           
 CLMA_218_172/RSCO                 td                    0.105       7.354 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.354         ntR432           
 CLMA_218_176/RSCO                 td                    0.105       7.459 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.459         ntR431           
 CLMA_218_180/RSCO                 td                    0.105       7.564 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       7.564         ntR430           
 CLMA_218_184/RSCI                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr[9]/opit_0_inv/RS

 Data arrival time                                                   7.564         Logic Levels: 11 
                                                                                   Logic: 1.378ns(52.817%), Route: 1.231ns(47.183%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      11.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      11.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.946 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      13.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     0.968      14.297         ntclkbufg_0      
 CLMA_218_184/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr[9]/opit_0_inv/CLK
 clock pessimism                                         0.555      14.852                          
 clock uncertainty                                      -0.150      14.702                          

 Recovery time                                           0.000      14.702                          

 Data required time                                                 14.702                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.702                          
 Data arrival time                                                   7.564                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.138                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr[10]/opit_0_inv/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.103  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.297
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.555

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       3.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     1.071       4.955         ntclkbufg_0      
 CLMA_182_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_182_72/Q1                    tco                   0.223       5.178 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=640)      1.231       6.409         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_218_140/RSCO                 td                    0.105       6.514 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_odt[2]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       6.514         ntR440           
 CLMA_218_144/RSCO                 td                    0.105       6.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/ref_cnt_done/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.619         ntR439           
 CLMA_218_148/RSCO                 td                    0.105       6.724 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_calib_done/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       6.724         ntR438           
 CLMA_218_152/RSCO                 td                    0.105       6.829 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr3_ddr3[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.829         ntR437           
 CLMA_218_156/RSCO                 td                    0.105       6.934 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_cas_n/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       6.934         ntR436           
 CLMA_218_160/RSCO                 td                    0.105       7.039 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.039         ntR435           
 CLMA_218_164/RSCO                 td                    0.105       7.144 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.144         ntR434           
 CLMA_218_168/RSCO                 td                    0.105       7.249 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.249         ntR433           
 CLMA_218_172/RSCO                 td                    0.105       7.354 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.354         ntR432           
 CLMA_218_176/RSCO                 td                    0.105       7.459 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.459         ntR431           
 CLMA_218_180/RSCO                 td                    0.105       7.564 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       7.564         ntR430           
 CLMA_218_184/RSCI                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr[10]/opit_0_inv/RS

 Data arrival time                                                   7.564         Logic Levels: 11 
                                                                                   Logic: 1.378ns(52.817%), Route: 1.231ns(47.183%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      11.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      11.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.946 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      13.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     0.968      14.297         ntclkbufg_0      
 CLMA_218_184/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr[10]/opit_0_inv/CLK
 clock pessimism                                         0.555      14.852                          
 clock uncertainty                                      -0.150      14.702                          

 Recovery time                                           0.000      14.702                          

 Data required time                                                 14.702                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.702                          
 Data arrival time                                                   7.564                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.138                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr[11]/opit_0_inv/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.103  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.297
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.555

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       3.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     1.071       4.955         ntclkbufg_0      
 CLMA_182_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_182_72/Q1                    tco                   0.223       5.178 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=640)      1.231       6.409         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_218_140/RSCO                 td                    0.105       6.514 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_odt[2]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       6.514         ntR440           
 CLMA_218_144/RSCO                 td                    0.105       6.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/ref_cnt_done/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.619         ntR439           
 CLMA_218_148/RSCO                 td                    0.105       6.724 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_calib_done/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       6.724         ntR438           
 CLMA_218_152/RSCO                 td                    0.105       6.829 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr3_ddr3[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.829         ntR437           
 CLMA_218_156/RSCO                 td                    0.105       6.934 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_cas_n/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       6.934         ntR436           
 CLMA_218_160/RSCO                 td                    0.105       7.039 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.039         ntR435           
 CLMA_218_164/RSCO                 td                    0.105       7.144 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.144         ntR434           
 CLMA_218_168/RSCO                 td                    0.105       7.249 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.249         ntR433           
 CLMA_218_172/RSCO                 td                    0.105       7.354 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.354         ntR432           
 CLMA_218_176/RSCO                 td                    0.105       7.459 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.459         ntR431           
 CLMA_218_180/RSCO                 td                    0.105       7.564 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       7.564         ntR430           
 CLMA_218_184/RSCI                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr[11]/opit_0_inv/RS

 Data arrival time                                                   7.564         Logic Levels: 11 
                                                                                   Logic: 1.378ns(52.817%), Route: 1.231ns(47.183%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      11.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      11.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.946 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      13.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     0.968      14.297         ntclkbufg_0      
 CLMA_218_184/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr[11]/opit_0_inv/CLK
 clock pessimism                                         0.555      14.852                          
 clock uncertainty                                      -0.150      14.702                          

 Recovery time                                           0.000      14.702                          

 Data required time                                                 14.702                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.702                          
 Data arrival time                                                   7.564                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.138                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[0]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.076  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.976
  Launch Clock Delay      :  4.281
  Clock Pessimism Removal :  -0.619

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.946 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       3.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     0.952       4.281         ntclkbufg_0      
 CLMA_182_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_182_72/Q1                    tco                   0.184       4.465 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=640)      0.313       4.778         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_186_84/RSCO                  td                    0.092       4.870 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[98]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.870         ntR502           
 CLMA_186_88/RSCI                                                          f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.870         Logic Levels: 1  
                                                                                   Logic: 0.276ns(46.859%), Route: 0.313ns(53.141%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       3.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     1.092       4.976         ntclkbufg_0      
 CLMA_186_88/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.619       4.357                          
 clock uncertainty                                       0.000       4.357                          

 Removal time                                            0.000       4.357                          

 Data required time                                                  4.357                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.357                          
 Data arrival time                                                   4.870                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.513                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[64]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.076  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.976
  Launch Clock Delay      :  4.281
  Clock Pessimism Removal :  -0.619

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.946 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       3.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     0.952       4.281         ntclkbufg_0      
 CLMA_182_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_182_72/Q1                    tco                   0.184       4.465 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=640)      0.313       4.778         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_186_84/RSCO                  td                    0.092       4.870 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[98]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.870         ntR502           
 CLMA_186_88/RSCI                                                          f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[64]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.870         Logic Levels: 1  
                                                                                   Logic: 0.276ns(46.859%), Route: 0.313ns(53.141%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       3.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     1.092       4.976         ntclkbufg_0      
 CLMA_186_88/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[64]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.619       4.357                          
 clock uncertainty                                       0.000       4.357                          

 Removal time                                            0.000       4.357                          

 Data required time                                                  4.357                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.357                          
 Data arrival time                                                   4.870                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.513                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[66]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.076  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.976
  Launch Clock Delay      :  4.281
  Clock Pessimism Removal :  -0.619

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.946 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       3.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     0.952       4.281         ntclkbufg_0      
 CLMA_182_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_182_72/Q1                    tco                   0.184       4.465 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=640)      0.313       4.778         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_186_84/RSCO                  td                    0.092       4.870 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[98]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.870         ntR502           
 CLMA_186_88/RSCI                                                          f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[66]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.870         Logic Levels: 1  
                                                                                   Logic: 0.276ns(46.859%), Route: 0.313ns(53.141%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       3.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     1.092       4.976         ntclkbufg_0      
 CLMA_186_88/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[66]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.619       4.357                          
 clock uncertainty                                       0.000       4.357                          

 Removal time                                            0.000       4.357                          

 Data required time                                                  4.357                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.357                          
 Data arrival time                                                   4.870                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.513                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[122]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    1.918  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.296
  Launch Clock Delay      :  2.684
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.071       2.684         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_198_60/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_198_60/Q0                    tco                   0.221       2.905 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=34)       1.842       4.747         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_222_220/Y6CD                 td                    0.103       4.850 f       CLKROUTE_103/Z   
                                   net (fanout=457)      4.938       9.788         ntR1370          
 CLMS_206_53/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[122]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.788         Logic Levels: 1  
                                                                                   Logic: 0.324ns(4.561%), Route: 6.780ns(95.439%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      11.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      11.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.946 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      13.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     0.967      14.296         ntclkbufg_0      
 CLMS_206_53/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[122]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.306      14.602                          
 clock uncertainty                                      -0.150      14.452                          

 Recovery time                                          -0.476      13.976                          

 Data required time                                                 13.976                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.976                          
 Data arrival time                                                   9.788                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.188                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[123]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    1.918  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.296
  Launch Clock Delay      :  2.684
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.071       2.684         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_198_60/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_198_60/Q0                    tco                   0.221       2.905 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=34)       1.842       4.747         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_222_220/Y6CD                 td                    0.103       4.850 f       CLKROUTE_103/Z   
                                   net (fanout=457)      4.938       9.788         ntR1370          
 CLMS_206_53/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[123]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.788         Logic Levels: 1  
                                                                                   Logic: 0.324ns(4.561%), Route: 6.780ns(95.439%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      11.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      11.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.946 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      13.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     0.967      14.296         ntclkbufg_0      
 CLMS_206_53/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[123]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.306      14.602                          
 clock uncertainty                                      -0.150      14.452                          

 Recovery time                                          -0.476      13.976                          

 Data required time                                                 13.976                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.976                          
 Data arrival time                                                   9.788                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.188                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[58]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    1.918  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.296
  Launch Clock Delay      :  2.684
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.071       2.684         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_198_60/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_198_60/Q0                    tco                   0.221       2.905 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=34)       1.842       4.747         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_222_220/Y6CD                 td                    0.103       4.850 f       CLKROUTE_103/Z   
                                   net (fanout=457)      4.938       9.788         ntR1370          
 CLMS_206_53/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[58]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.788         Logic Levels: 1  
                                                                                   Logic: 0.324ns(4.561%), Route: 6.780ns(95.439%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      11.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      11.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.946 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      13.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     0.967      14.296         ntclkbufg_0      
 CLMS_206_53/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[58]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.306      14.602                          
 clock uncertainty                                      -0.150      14.452                          

 Recovery time                                          -0.476      13.976                          

 Data required time                                                 13.976                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.976                          
 Data arrival time                                                   9.788                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.188                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO/RESET
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    2.467  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.044
  Launch Clock Delay      :  2.271
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.964       2.271         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_202_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK

 CLMA_202_69/Q0                    tco                   0.182       2.453 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/Q
                                   net (fanout=51)       0.710       3.163         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_dqs_rst
 IOL_243_110/LRS                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO/RESET

 Data arrival time                                                   3.163         Logic Levels: 0  
                                                                                   Logic: 0.182ns(20.404%), Route: 0.710ns(79.596%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       3.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     1.160       5.044         ntclkbufg_0      
 IOL_243_110/CLK_SYS                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO/SYSCLK
 clock pessimism                                        -0.306       4.738                          
 clock uncertainty                                       0.150       4.888                          

 Removal time                                           -0.125       4.763                          

 Data required time                                                  4.763                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.763                          
 Data arrival time                                                   3.163                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.600                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[7].DQ0_GTP_ISERDES/gateop_a_IO/RESET
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    2.467  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.044
  Launch Clock Delay      :  2.271
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.964       2.271         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_202_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK

 CLMA_202_69/Q0                    tco                   0.182       2.453 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/Q
                                   net (fanout=51)       0.710       3.163         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_dqs_rst
 IOL_243_109/LRS                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[7].DQ0_GTP_ISERDES/gateop_a_IO/RESET

 Data arrival time                                                   3.163         Logic Levels: 0  
                                                                                   Logic: 0.182ns(20.404%), Route: 0.710ns(79.596%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       3.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     1.160       5.044         ntclkbufg_0      
 IOL_243_109/CLK_SYS                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[7].DQ0_GTP_ISERDES/gateop_a_IO/SYSCLK
 clock pessimism                                        -0.306       4.738                          
 clock uncertainty                                       0.150       4.888                          

 Removal time                                           -0.125       4.763                          

 Data required time                                                  4.763                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.763                          
 Data arrival time                                                   3.163                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.600                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt0[2]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    2.437  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.002
  Launch Clock Delay      :  2.259
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.952       2.259         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_198_60/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_198_60/Q0                    tco                   0.182       2.441 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=34)       0.756       3.197         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMS_162_133/RS                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt0[2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.197         Logic Levels: 0  
                                                                                   Logic: 0.182ns(19.403%), Route: 0.756ns(80.597%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       3.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     1.118       5.002         ntclkbufg_0      
 CLMS_162_133/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt0[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.306       4.696                          
 clock uncertainty                                       0.150       4.846                          

 Removal time                                           -0.187       4.659                          

 Data required time                                                  4.659                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.659                          
 Data arrival time                                                   3.197                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.462                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_read_photo/rd_sec_addr[30]/opit_0_A2Q21/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -2.415  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.298
  Launch Clock Delay      :  5.007
  Clock Pessimism Removal :  0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083      11.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269      11.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.471 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      13.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     1.123      15.007         ntclkbufg_0      
 CLMA_146_140/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_146_140/Q0                   tco                   0.221      15.228 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.286      15.514         init_calib_complete
 CLMA_146_124/Y0                   td                    0.150      15.664 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/N0/gateop_perm/Z
                                   net (fanout=53)       0.971      16.635         u_hdmi_top/u_rgb2dvi_0/reset_syn/N0
 CLMS_150_61/RSCO                  td                    0.113      16.748 f       u_sd_read_photo/rd_sec_addr[0]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      16.748         ntR69            
 CLMS_150_69/RSCO                  td                    0.113      16.861 f       u_sd_read_photo/rd_sec_addr[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.861         ntR68            
 CLMS_150_73/RSCO                  td                    0.113      16.974 f       u_sd_read_photo/rd_sec_addr[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.974         ntR67            
 CLMS_150_77/RSCO                  td                    0.113      17.087 f       u_sd_read_photo/rd_sec_addr[12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      17.087         ntR66            
 CLMS_150_81/RSCO                  td                    0.113      17.200 f       u_sd_read_photo/rd_sec_addr[16]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      17.200         ntR65            
 CLMS_150_85/RSCO                  td                    0.113      17.313 f       u_sd_read_photo/rd_sec_addr[20]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      17.313         ntR64            
 CLMS_150_89/RSCO                  td                    0.113      17.426 f       u_sd_read_photo/rd_sec_addr[24]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      17.426         ntR63            
 CLMS_150_93/RSCO                  td                    0.113      17.539 f       u_sd_read_photo/rd_sec_addr[28]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      17.539         ntR62            
 CLMS_150_97/RSCI                                                          f       u_sd_read_photo/rd_sec_addr[30]/opit_0_A2Q21/RS

 Data arrival time                                                  17.539         Logic Levels: 9  
                                                                                   Logic: 1.275ns(50.355%), Route: 1.257ns(49.645%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000      21.307 r       USCMROUTE_1/CLKOUT
                                   net (fanout=222)      0.991      22.298         ntR1372          
 CLMS_150_97/CLK                                                           r       u_sd_read_photo/rd_sec_addr[30]/opit_0_A2Q21/CLK
 clock pessimism                                         0.294      22.592                          
 clock uncertainty                                      -0.150      22.442                          

 Recovery time                                           0.000      22.442                          

 Data required time                                                 22.442                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.442                          
 Data arrival time                                                  17.539                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.903                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_read_photo/rd_sec_addr[31]/opit_0_AQ/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -2.415  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.298
  Launch Clock Delay      :  5.007
  Clock Pessimism Removal :  0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083      11.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269      11.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.471 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      13.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     1.123      15.007         ntclkbufg_0      
 CLMA_146_140/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_146_140/Q0                   tco                   0.221      15.228 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.286      15.514         init_calib_complete
 CLMA_146_124/Y0                   td                    0.150      15.664 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/N0/gateop_perm/Z
                                   net (fanout=53)       0.971      16.635         u_hdmi_top/u_rgb2dvi_0/reset_syn/N0
 CLMS_150_61/RSCO                  td                    0.113      16.748 f       u_sd_read_photo/rd_sec_addr[0]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      16.748         ntR69            
 CLMS_150_69/RSCO                  td                    0.113      16.861 f       u_sd_read_photo/rd_sec_addr[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.861         ntR68            
 CLMS_150_73/RSCO                  td                    0.113      16.974 f       u_sd_read_photo/rd_sec_addr[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.974         ntR67            
 CLMS_150_77/RSCO                  td                    0.113      17.087 f       u_sd_read_photo/rd_sec_addr[12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      17.087         ntR66            
 CLMS_150_81/RSCO                  td                    0.113      17.200 f       u_sd_read_photo/rd_sec_addr[16]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      17.200         ntR65            
 CLMS_150_85/RSCO                  td                    0.113      17.313 f       u_sd_read_photo/rd_sec_addr[20]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      17.313         ntR64            
 CLMS_150_89/RSCO                  td                    0.113      17.426 f       u_sd_read_photo/rd_sec_addr[24]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      17.426         ntR63            
 CLMS_150_93/RSCO                  td                    0.113      17.539 f       u_sd_read_photo/rd_sec_addr[28]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      17.539         ntR62            
 CLMS_150_97/RSCI                                                          f       u_sd_read_photo/rd_sec_addr[31]/opit_0_AQ/RS

 Data arrival time                                                  17.539         Logic Levels: 9  
                                                                                   Logic: 1.275ns(50.355%), Route: 1.257ns(49.645%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000      21.307 r       USCMROUTE_1/CLKOUT
                                   net (fanout=222)      0.991      22.298         ntR1372          
 CLMS_150_97/CLK                                                           r       u_sd_read_photo/rd_sec_addr[31]/opit_0_AQ/CLK
 clock pessimism                                         0.294      22.592                          
 clock uncertainty                                      -0.150      22.442                          

 Recovery time                                           0.000      22.442                          

 Data required time                                                 22.442                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.442                          
 Data arrival time                                                  17.539                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.903                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_read_photo/rd_sec_addr[26]/opit_0_A2Q21/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -2.419  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.294
  Launch Clock Delay      :  5.007
  Clock Pessimism Removal :  0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083      11.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269      11.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.471 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      13.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     1.123      15.007         ntclkbufg_0      
 CLMA_146_140/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_146_140/Q0                   tco                   0.221      15.228 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.286      15.514         init_calib_complete
 CLMA_146_124/Y0                   td                    0.150      15.664 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/N0/gateop_perm/Z
                                   net (fanout=53)       0.971      16.635         u_hdmi_top/u_rgb2dvi_0/reset_syn/N0
 CLMS_150_61/RSCO                  td                    0.113      16.748 f       u_sd_read_photo/rd_sec_addr[0]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      16.748         ntR69            
 CLMS_150_69/RSCO                  td                    0.113      16.861 f       u_sd_read_photo/rd_sec_addr[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.861         ntR68            
 CLMS_150_73/RSCO                  td                    0.113      16.974 f       u_sd_read_photo/rd_sec_addr[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.974         ntR67            
 CLMS_150_77/RSCO                  td                    0.113      17.087 f       u_sd_read_photo/rd_sec_addr[12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      17.087         ntR66            
 CLMS_150_81/RSCO                  td                    0.113      17.200 f       u_sd_read_photo/rd_sec_addr[16]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      17.200         ntR65            
 CLMS_150_85/RSCO                  td                    0.113      17.313 f       u_sd_read_photo/rd_sec_addr[20]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      17.313         ntR64            
 CLMS_150_89/RSCO                  td                    0.113      17.426 f       u_sd_read_photo/rd_sec_addr[24]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      17.426         ntR63            
 CLMS_150_93/RSCI                                                          f       u_sd_read_photo/rd_sec_addr[26]/opit_0_A2Q21/RS

 Data arrival time                                                  17.426         Logic Levels: 8  
                                                                                   Logic: 1.162ns(48.036%), Route: 1.257ns(51.964%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000      21.307 r       USCMROUTE_1/CLKOUT
                                   net (fanout=222)      0.987      22.294         ntR1372          
 CLMS_150_93/CLK                                                           r       u_sd_read_photo/rd_sec_addr[26]/opit_0_A2Q21/CLK
 clock pessimism                                         0.294      22.588                          
 clock uncertainty                                      -0.150      22.438                          

 Recovery time                                           0.000      22.438                          

 Data required time                                                 22.438                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.438                          
 Data arrival time                                                  17.426                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.012                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_read_photo/delay_cnt[0]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -1.910  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.716
  Launch Clock Delay      :  4.332
  Clock Pessimism Removal :  -0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.946 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      23.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     1.003      24.332         ntclkbufg_0      
 CLMA_146_140/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_146_140/Q0                   tco                   0.182      24.514 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.217      24.731         init_calib_complete
 CLMA_146_124/Y0                   td                    0.130      24.861 r       u_hdmi_top/u_rgb2dvi_0/reset_syn/N0/gateop_perm/Z
                                   net (fanout=53)       0.457      25.318         u_hdmi_top/u_rgb2dvi_0/reset_syn/N0
 CLMS_154_89/RSCO                  td                    0.085      25.403 r       u_sd_read_photo/rd_flow_cnt_reg[2]/opit_0/RSOUT
                                   net (fanout=4)        0.000      25.403         ntR666           
 CLMS_154_93/RSCI                                                          r       u_sd_read_photo/delay_cnt[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                  25.403         Logic Levels: 2  
                                                                                   Logic: 0.397ns(37.068%), Route: 0.674ns(62.932%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      21.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      21.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      21.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083      21.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269      21.613         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000      21.613 r       USCMROUTE_1/CLKOUT
                                   net (fanout=222)      1.103      22.716         ntR1372          
 CLMS_154_93/CLK                                                           r       u_sd_read_photo/delay_cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.294      22.422                          
 clock uncertainty                                       0.150      22.572                          

 Removal time                                            0.000      22.572                          

 Data required time                                                 22.572                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.572                          
 Data arrival time                                                  25.403                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.831                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_read_photo/delay_cnt[13]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -1.910  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.716
  Launch Clock Delay      :  4.332
  Clock Pessimism Removal :  -0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.946 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      23.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     1.003      24.332         ntclkbufg_0      
 CLMA_146_140/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_146_140/Q0                   tco                   0.182      24.514 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.217      24.731         init_calib_complete
 CLMA_146_124/Y0                   td                    0.130      24.861 r       u_hdmi_top/u_rgb2dvi_0/reset_syn/N0/gateop_perm/Z
                                   net (fanout=53)       0.457      25.318         u_hdmi_top/u_rgb2dvi_0/reset_syn/N0
 CLMS_154_89/RSCO                  td                    0.085      25.403 r       u_sd_read_photo/rd_flow_cnt_reg[2]/opit_0/RSOUT
                                   net (fanout=4)        0.000      25.403         ntR666           
 CLMS_154_93/RSCI                                                          r       u_sd_read_photo/delay_cnt[13]/opit_0_L5Q_perm/RS

 Data arrival time                                                  25.403         Logic Levels: 2  
                                                                                   Logic: 0.397ns(37.068%), Route: 0.674ns(62.932%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      21.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      21.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      21.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083      21.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269      21.613         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000      21.613 r       USCMROUTE_1/CLKOUT
                                   net (fanout=222)      1.103      22.716         ntR1372          
 CLMS_154_93/CLK                                                           r       u_sd_read_photo/delay_cnt[13]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.294      22.422                          
 clock uncertainty                                       0.150      22.572                          

 Removal time                                            0.000      22.572                          

 Data required time                                                 22.572                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.572                          
 Data arrival time                                                  25.403                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.831                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_read_photo/delay_cnt[14]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -1.910  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.716
  Launch Clock Delay      :  4.332
  Clock Pessimism Removal :  -0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.946 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      23.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     1.003      24.332         ntclkbufg_0      
 CLMA_146_140/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_146_140/Q0                   tco                   0.182      24.514 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.217      24.731         init_calib_complete
 CLMA_146_124/Y0                   td                    0.130      24.861 r       u_hdmi_top/u_rgb2dvi_0/reset_syn/N0/gateop_perm/Z
                                   net (fanout=53)       0.457      25.318         u_hdmi_top/u_rgb2dvi_0/reset_syn/N0
 CLMS_154_89/RSCO                  td                    0.085      25.403 r       u_sd_read_photo/rd_flow_cnt_reg[2]/opit_0/RSOUT
                                   net (fanout=4)        0.000      25.403         ntR666           
 CLMS_154_93/RSCI                                                          r       u_sd_read_photo/delay_cnt[14]/opit_0_L5Q_perm/RS

 Data arrival time                                                  25.403         Logic Levels: 2  
                                                                                   Logic: 0.397ns(37.068%), Route: 0.674ns(62.932%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      21.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      21.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      21.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083      21.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269      21.613         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000      21.613 r       USCMROUTE_1/CLKOUT
                                   net (fanout=222)      1.103      22.716         ntR1372          
 CLMS_154_93/CLK                                                           r       u_sd_read_photo/delay_cnt[14]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.294      22.422                          
 clock uncertainty                                       0.150      22.572                          

 Removal time                                            0.000      22.572                          

 Data required time                                                 22.572                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.572                          
 Data arrival time                                                  25.403                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.831                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.043  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.271
  Launch Clock Delay      :  2.684
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.071       2.684         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_198_60/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_198_60/Q0                    tco                   0.221       2.905 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=34)       1.842       4.747         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_222_220/Y6CD                 td                    0.103       4.850 f       CLKROUTE_103/Z   
                                   net (fanout=457)      4.957       9.807         ntR1370          
 CLMA_202_69/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/RS

 Data arrival time                                                   9.807         Logic Levels: 1  
                                                                                   Logic: 0.324ns(4.549%), Route: 6.799ns(95.451%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.964      22.271         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_202_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
 clock pessimism                                         0.370      22.641                          
 clock uncertainty                                      -0.150      22.491                          

 Recovery time                                          -0.476      22.015                          

 Data required time                                                 22.015                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.015                          
 Data arrival time                                                   9.807                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.208                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.102  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.276
  Launch Clock Delay      :  2.684
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.071       2.684         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_198_60/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_198_60/Q0                    tco                   0.221       2.905 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=34)       1.842       4.747         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_222_220/Y6CD                 td                    0.103       4.850 f       CLKROUTE_103/Z   
                                   net (fanout=457)      3.746       8.596         ntR1370          
 CLMA_182_164/RSCO                 td                    0.105       8.701 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/r_cnt_pass/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       8.701         ntR146           
 CLMA_182_168/RSCO                 td                    0.105       8.806 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[25]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=5)        0.000       8.806         ntR145           
 CLMA_182_172/RSCO                 td                    0.105       8.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_l[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.911         ntR144           
 CLMA_182_176/RSCO                 td                    0.105       9.016 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[22]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       9.016         ntR143           
 CLMA_182_180/RSCO                 td                    0.105       9.121 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[27]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.121         ntR142           
 CLMA_182_184/RSCO                 td                    0.105       9.226 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       9.226         ntR141           
 CLMA_182_192/RSCO                 td                    0.105       9.331 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_cmd[0]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       9.331         ntR140           
 CLMA_182_196/RSCO                 td                    0.105       9.436 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[14]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000       9.436         ntR139           
 CLMA_182_200/RSCO                 td                    0.105       9.541 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.541         ntR138           
 CLMA_182_204/RSCO                 td                    0.105       9.646 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.646         ntR137           
 CLMA_182_208/RSCO                 td                    0.105       9.751 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.751         ntR136           
 CLMA_182_212/RSCI                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.751         Logic Levels: 12 
                                                                                   Logic: 1.479ns(20.928%), Route: 5.588ns(79.072%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.969      22.276         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_212/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.306      22.582                          
 clock uncertainty                                      -0.150      22.432                          

 Recovery time                                           0.000      22.432                          

 Data required time                                                 22.432                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.432                          
 Data arrival time                                                   9.751                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.681                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.102  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.276
  Launch Clock Delay      :  2.684
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.071       2.684         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_198_60/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_198_60/Q0                    tco                   0.221       2.905 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=34)       1.842       4.747         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_222_220/Y6CD                 td                    0.103       4.850 f       CLKROUTE_103/Z   
                                   net (fanout=457)      3.746       8.596         ntR1370          
 CLMA_182_164/RSCO                 td                    0.105       8.701 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/r_cnt_pass/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       8.701         ntR146           
 CLMA_182_168/RSCO                 td                    0.105       8.806 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[25]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=5)        0.000       8.806         ntR145           
 CLMA_182_172/RSCO                 td                    0.105       8.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_l[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.911         ntR144           
 CLMA_182_176/RSCO                 td                    0.105       9.016 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[22]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       9.016         ntR143           
 CLMA_182_180/RSCO                 td                    0.105       9.121 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[27]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.121         ntR142           
 CLMA_182_184/RSCO                 td                    0.105       9.226 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       9.226         ntR141           
 CLMA_182_192/RSCO                 td                    0.105       9.331 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_cmd[0]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       9.331         ntR140           
 CLMA_182_196/RSCO                 td                    0.105       9.436 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[14]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000       9.436         ntR139           
 CLMA_182_200/RSCO                 td                    0.105       9.541 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.541         ntR138           
 CLMA_182_204/RSCO                 td                    0.105       9.646 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.646         ntR137           
 CLMA_182_208/RSCO                 td                    0.105       9.751 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.751         ntR136           
 CLMA_182_212/RSCI                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.751         Logic Levels: 12 
                                                                                   Logic: 1.479ns(20.928%), Route: 5.588ns(79.072%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.969      22.276         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_212/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.306      22.582                          
 clock uncertainty                                      -0.150      22.432                          

 Recovery time                                           0.000      22.432                          

 Data required time                                                 22.432                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.432                          
 Data arrival time                                                   9.751                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.681                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[1]/opit_0_inv/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.680
  Launch Clock Delay      :  2.262
  Clock Pessimism Removal :  -0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.955       2.262         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_186_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_186_72/Q1                    tco                   0.184       2.446 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=16)       0.201       2.647         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMA_182_68/RS                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[1]/opit_0_inv/RS

 Data arrival time                                                   2.647         Logic Levels: 0  
                                                                                   Logic: 0.184ns(47.792%), Route: 0.201ns(52.208%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.067       2.680         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[1]/opit_0_inv/CLK
 clock pessimism                                        -0.370       2.310                          
 clock uncertainty                                       0.000       2.310                          

 Removal time                                           -0.187       2.123                          

 Data required time                                                  2.123                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.123                          
 Data arrival time                                                   2.647                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.524                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[1]/opit_0_inv/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.680
  Launch Clock Delay      :  2.262
  Clock Pessimism Removal :  -0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.955       2.262         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_186_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_186_72/Q1                    tco                   0.184       2.446 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=16)       0.201       2.647         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMA_182_68/RS                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[1]/opit_0_inv/RS

 Data arrival time                                                   2.647         Logic Levels: 0  
                                                                                   Logic: 0.184ns(47.792%), Route: 0.201ns(52.208%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.067       2.680         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[1]/opit_0_inv/CLK
 clock pessimism                                        -0.370       2.310                          
 clock uncertainty                                       0.000       2.310                          

 Removal time                                           -0.187       2.123                          

 Data required time                                                  2.123                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.123                          
 Data arrival time                                                   2.647                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.524                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.062  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.694
  Launch Clock Delay      :  2.262
  Clock Pessimism Removal :  -0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.955       2.262         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_186_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_186_72/Q1                    tco                   0.184       2.446 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=16)       0.221       2.667         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMA_194_72/RS                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.667         Logic Levels: 0  
                                                                                   Logic: 0.184ns(45.432%), Route: 0.221ns(54.568%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.081       2.694         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_194_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.370       2.324                          
 clock uncertainty                                       0.000       2.324                          

 Removal time                                           -0.187       2.137                          

 Data required time                                                  2.137                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.137                          
 Data arrival time                                                   2.667                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.530                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -2.401  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.334
  Launch Clock Delay      :  5.007
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 V9                                                      0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      50.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      51.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      51.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      51.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083      51.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269      51.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      51.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      52.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      52.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      53.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      53.471 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      53.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      53.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      53.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      53.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     1.123      55.007         ntclkbufg_0      
 CLMA_146_140/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_146_140/Q0                   tco                   0.221      55.228 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.286      55.514         init_calib_complete
 CLMA_146_124/Y0                   td                    0.150      55.664 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/N0/gateop_perm/Z
                                   net (fanout=53)       1.333      56.997         u_hdmi_top/u_rgb2dvi_0/reset_syn/N0
 CLMS_214_9/RS                                                             f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/RS

 Data arrival time                                                  56.997         Logic Levels: 1  
                                                                                   Logic: 0.371ns(18.643%), Route: 1.619ns(81.357%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        53.332      53.332 r                        
 V9                                                      0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.044      53.376         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      54.110 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      54.110         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      54.148 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      54.321         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      54.405 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240      54.645         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      54.645 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.021      55.666         ntclkbufg_1      
 CLMS_214_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
 clock pessimism                                         0.272      55.938                          
 clock uncertainty                                      -0.150      55.788                          

 Recovery time                                          -0.476      55.312                          

 Data required time                                                 55.312                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 55.312                          
 Data arrival time                                                  56.997                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.685                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_1/opit_0/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -2.442  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.293
  Launch Clock Delay      :  5.007
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 V9                                                      0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      50.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      51.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      51.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      51.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083      51.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269      51.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      51.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      52.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      52.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      53.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      53.471 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      53.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      53.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      53.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      53.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     1.123      55.007         ntclkbufg_0      
 CLMA_146_140/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_146_140/Q0                   tco                   0.221      55.228 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.286      55.514         init_calib_complete
 CLMA_146_124/Y0                   td                    0.150      55.664 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/N0/gateop_perm/Z
                                   net (fanout=53)       1.260      56.924         u_hdmi_top/u_rgb2dvi_0/reset_syn/N0
 CLMA_174_16/RS                                                            f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_1/opit_0/RS

 Data arrival time                                                  56.924         Logic Levels: 1  
                                                                                   Logic: 0.371ns(19.353%), Route: 1.546ns(80.647%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        53.332      53.332 r                        
 V9                                                      0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.044      53.376         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      54.110 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      54.110         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      54.148 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      54.321         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      54.405 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240      54.645         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      54.645 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.980      55.625         ntclkbufg_1      
 CLMA_174_16/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_1/opit_0/CLK
 clock pessimism                                         0.272      55.897                          
 clock uncertainty                                      -0.150      55.747                          

 Recovery time                                          -0.476      55.271                          

 Data required time                                                 55.271                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 55.271                          
 Data arrival time                                                  56.924                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.653                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_video_driver/cnt_h[6]/opit_0_A2Q21/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -2.446  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.289
  Launch Clock Delay      :  5.007
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 V9                                                      0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      50.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      51.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      51.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      51.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083      51.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269      51.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      51.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      52.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      52.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      53.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      53.471 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      53.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      53.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      53.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      53.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     1.123      55.007         ntclkbufg_0      
 CLMA_146_140/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_146_140/Q0                   tco                   0.221      55.228 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.286      55.514         init_calib_complete
 CLMA_146_124/Y0                   td                    0.150      55.664 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/N0/gateop_perm/Z
                                   net (fanout=53)       1.052      56.716         u_hdmi_top/u_rgb2dvi_0/reset_syn/N0
 CLMA_158_32/RS                                                            f       u_hdmi_top/u_video_driver/cnt_h[6]/opit_0_A2Q21/RS

 Data arrival time                                                  56.716         Logic Levels: 1  
                                                                                   Logic: 0.371ns(21.709%), Route: 1.338ns(78.291%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        53.332      53.332 r                        
 V9                                                      0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.044      53.376         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      54.110 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      54.110         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      54.148 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      54.321         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      54.405 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240      54.645         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      54.645 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.976      55.621         ntclkbufg_1      
 CLMA_158_32/CLK                                                           r       u_hdmi_top/u_video_driver/cnt_h[6]/opit_0_A2Q21/CLK
 clock pessimism                                         0.272      55.893                          
 clock uncertainty                                      -0.150      55.743                          

 Recovery time                                          -0.476      55.267                          

 Data required time                                                 55.267                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 55.267                          
 Data arrival time                                                  56.716                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.449                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -1.861  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.758
  Launch Clock Delay      :  4.347
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      40.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      40.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      40.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      41.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      41.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      41.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      42.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      42.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      42.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      42.946 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      42.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      42.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      43.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      43.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     1.018      44.347         ntclkbufg_0      
 CLMS_138_133/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMS_138_133/Q0                   tco                   0.179      44.526 f       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.060      44.586         u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h
 CLMA_138_132/Y1                   td                    0.126      44.712 f       u_ddr3_ctrl_top/u_ctrl_fifo/N21/gateop_perm/Z
                                   net (fanout=82)       0.220      44.932         u_ddr3_ctrl_top/u_ctrl_fifo/N21
 DRM_142_128/RSTB[0]                                                       f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                  44.932         Logic Levels: 1  
                                                                                   Logic: 0.305ns(52.137%), Route: 0.280ns(47.863%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        39.999      39.999 r                        
 V9                                                      0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.043         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      41.011 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.011         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      41.069 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      41.260         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089      41.349 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269      41.618         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      41.618 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.139      42.757         ntclkbufg_1      
 DRM_142_128/CLKB[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.272      42.485                          
 clock uncertainty                                       0.150      42.635                          

 Removal time                                           -0.018      42.617                          

 Data required time                                                 42.617                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.617                          
 Data arrival time                                                  44.932                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.315                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -1.905  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.714
  Launch Clock Delay      :  4.347
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      40.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      40.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      40.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      41.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      41.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      41.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      42.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      42.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      42.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      42.946 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      42.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      42.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      43.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      43.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     1.018      44.347         ntclkbufg_0      
 CLMS_138_133/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMS_138_133/Q0                   tco                   0.179      44.526 f       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.060      44.586         u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h
 CLMA_138_132/Y1                   td                    0.131      44.717 r       u_ddr3_ctrl_top/u_ctrl_fifo/N21/gateop_perm/Z
                                   net (fanout=82)       0.426      45.143         u_ddr3_ctrl_top/u_ctrl_fifo/N21
 DRM_142_168/RSTB[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                  45.143         Logic Levels: 1  
                                                                                   Logic: 0.310ns(38.945%), Route: 0.486ns(61.055%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        39.999      39.999 r                        
 V9                                                      0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.043         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      41.011 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.011         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      41.069 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      41.260         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089      41.349 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269      41.618         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      41.618 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.095      42.713         ntclkbufg_1      
 DRM_142_168/CLKB[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.272      42.441                          
 clock uncertainty                                       0.150      42.591                          

 Removal time                                           -0.063      42.528                          

 Data required time                                                 42.528                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.528                          
 Data arrival time                                                  45.143                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.615                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -1.898  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.721
  Launch Clock Delay      :  4.347
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      40.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      40.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      40.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      41.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      41.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      41.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      42.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      42.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      42.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      42.946 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      42.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      42.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      43.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      43.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     1.018      44.347         ntclkbufg_0      
 CLMS_138_133/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMS_138_133/Q0                   tco                   0.179      44.526 f       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.060      44.586         u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h
 CLMA_138_132/Y1                   td                    0.131      44.717 r       u_ddr3_ctrl_top/u_ctrl_fifo/N21/gateop_perm/Z
                                   net (fanout=82)       0.383      45.100         u_ddr3_ctrl_top/u_ctrl_fifo/N21
 CLMA_134_168/RS                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/RS

 Data arrival time                                                  45.100         Logic Levels: 1  
                                                                                   Logic: 0.310ns(41.169%), Route: 0.443ns(58.831%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        39.999      39.999 r                        
 V9                                                      0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.043         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      41.011 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.011         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      41.069 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      41.260         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089      41.349 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269      41.618         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      41.618 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.102      42.720         ntclkbufg_1      
 CLMA_134_168/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.272      42.448                          
 clock uncertainty                                       0.150      42.598                          

 Removal time                                           -0.187      42.411                          

 Data required time                                                 42.411                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.411                          
 Data arrival time                                                  45.100                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.689                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[0]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.103  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.287
  Launch Clock Delay      :  2.760
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269       1.619         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.619 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.141       2.760         ntclkbufg_1      
 CLMS_214_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_214_9/Q0                     tco                   0.221       2.981 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=80)       0.880       3.861         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_166_28/RS                                                            f       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                   3.861         Logic Levels: 0  
                                                                                   Logic: 0.221ns(20.073%), Route: 0.880ns(79.927%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.044      13.377         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      14.111 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.111         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      14.149 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      14.322         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      14.406 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240      14.646         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      14.646 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.974      15.620         ntclkbufg_1      
 CLMA_166_28/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.370      15.990                          
 clock uncertainty                                      -0.150      15.840                          

 Recovery time                                          -0.476      15.364                          

 Data required time                                                 15.364                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.364                          
 Data arrival time                                                   3.861                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.503                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[1]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.103  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.287
  Launch Clock Delay      :  2.760
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269       1.619         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.619 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.141       2.760         ntclkbufg_1      
 CLMS_214_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_214_9/Q0                     tco                   0.221       2.981 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=80)       0.880       3.861         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_166_28/RS                                                            f       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                   3.861         Logic Levels: 0  
                                                                                   Logic: 0.221ns(20.073%), Route: 0.880ns(79.927%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.044      13.377         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      14.111 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.111         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      14.149 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      14.322         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      14.406 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240      14.646         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      14.646 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.974      15.620         ntclkbufg_1      
 CLMA_166_28/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.370      15.990                          
 clock uncertainty                                      -0.150      15.840                          

 Recovery time                                          -0.476      15.364                          

 Data required time                                                 15.364                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.364                          
 Data arrival time                                                   3.861                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.503                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[2]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.103  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.287
  Launch Clock Delay      :  2.760
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269       1.619         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.619 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.141       2.760         ntclkbufg_1      
 CLMS_214_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_214_9/Q0                     tco                   0.221       2.981 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=80)       0.880       3.861         u_hdmi_top/u_rgb2dvi_0/reset
 CLMS_166_29/RS                                                            f       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[2]/opit_0_L5Q_perm/RS

 Data arrival time                                                   3.861         Logic Levels: 0  
                                                                                   Logic: 0.221ns(20.073%), Route: 0.880ns(79.927%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.044      13.377         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      14.111 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.111         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      14.149 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      14.322         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      14.406 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240      14.646         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      14.646 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.974      15.620         ntclkbufg_1      
 CLMS_166_29/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.370      15.990                          
 clock uncertainty                                      -0.150      15.840                          

 Recovery time                                          -0.476      15.364                          

 Data required time                                                 15.364                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.364                          
 Data arrival time                                                   3.861                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.503                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_r/cnt[1]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.750
  Launch Clock Delay      :  2.334
  Clock Pessimism Removal :  -0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240       1.313         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.313 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.021       2.334         ntclkbufg_1      
 CLMS_214_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_214_9/Q0                     tco                   0.179       2.513 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=80)       0.258       2.771         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_202_8/RS                                                             f       u_hdmi_top/u_rgb2dvi_0/encoder_r/cnt[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                   2.771         Logic Levels: 0  
                                                                                   Logic: 0.179ns(40.961%), Route: 0.258ns(59.039%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269       1.619         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.619 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.131       2.750         ntclkbufg_1      
 CLMA_202_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_r/cnt[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.370       2.380                          
 clock uncertainty                                       0.000       2.380                          

 Removal time                                           -0.181       2.199                          

 Data required time                                                  2.199                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.199                          
 Data arrival time                                                   2.771                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.572                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_r/cnt[2]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.750
  Launch Clock Delay      :  2.334
  Clock Pessimism Removal :  -0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240       1.313         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.313 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.021       2.334         ntclkbufg_1      
 CLMS_214_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_214_9/Q0                     tco                   0.179       2.513 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=80)       0.258       2.771         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_202_8/RS                                                             f       u_hdmi_top/u_rgb2dvi_0/encoder_r/cnt[2]/opit_0_L5Q_perm/RS

 Data arrival time                                                   2.771         Logic Levels: 0  
                                                                                   Logic: 0.179ns(40.961%), Route: 0.258ns(59.039%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269       1.619         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.619 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.131       2.750         ntclkbufg_1      
 CLMA_202_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_r/cnt[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.370       2.380                          
 clock uncertainty                                       0.000       2.380                          

 Removal time                                           -0.181       2.199                          

 Data required time                                                  2.199                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.199                          
 Data arrival time                                                   2.771                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.572                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[0]/opit_0_MUX4TO1Q/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.750
  Launch Clock Delay      :  2.334
  Clock Pessimism Removal :  -0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240       1.313         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.313 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.021       2.334         ntclkbufg_1      
 CLMS_214_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_214_9/Q0                     tco                   0.179       2.513 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=80)       0.258       2.771         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_202_8/RS                                                             f       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[0]/opit_0_MUX4TO1Q/RS

 Data arrival time                                                   2.771         Logic Levels: 0  
                                                                                   Logic: 0.179ns(40.961%), Route: 0.258ns(59.039%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269       1.619         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.619 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.131       2.750         ntclkbufg_1      
 CLMA_202_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[0]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                        -0.370       2.380                          
 clock uncertainty                                       0.000       2.380                          

 Removal time                                           -0.181       2.199                          

 Data required time                                                  2.199                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.199                          
 Data arrival time                                                   2.771                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.572                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       3.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3370)     1.137       5.021         ntclkbufg_0      
 CLMS_214_137/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK

 CLMS_214_137/Q0                   tco                   0.221       5.242 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=314)      0.743       5.985         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/calib_done
 CLMA_230_200/Y0                   td                    0.264       6.249 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/N44/gateop_perm/Z
                                   net (fanout=1)        0.387       6.636         nt_mem_rst_n     
 IOL_243_206/DO                    td                    0.106       6.742 f       mem_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000       6.742         mem_rst_n_obuf/ntO
 IOBS_244_205/PAD                  td                    2.406       9.148 f       mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.041       9.189         mem_rst_n        
 F14                                                                       f       mem_rst_n (port) 

 Data arrival time                                                   9.189         Logic Levels: 3  
                                                                                   Logic: 2.997ns(71.905%), Route: 1.171ns(28.095%)
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rd_busy/opit_0_L5Q_perm/CLK
Endpoint    : sd_cs (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000       1.613 r       USCMROUTE_1/CLKOUT
                                   net (fanout=222)      1.087       2.700         ntR1372          
 CLMA_146_73/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rd_busy/opit_0_L5Q_perm/CLK

 CLMA_146_73/Q3                    tco                   0.220       2.920 f       u_sd_ctrl_top/u_sd_read/rd_busy/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.284       3.204         sd_rd_busy       
 CLMA_150_60/Y0                    td                    0.378       3.582 f       u_sd_ctrl_top/N7/gateop_perm/Z
                                   net (fanout=1)        0.829       4.411         nt_sd_cs         
 IOL_163_5/DO                      td                    0.106       4.517 f       sd_cs_obuf/opit_1/O
                                   net (fanout=1)        0.000       4.517         sd_cs_obuf/ntO   
 IOBS_160_0/PAD                    td                    2.358       6.875 f       sd_cs_obuf/opit_0/O
                                   net (fanout=1)        0.050       6.925         sd_cs            
 N9                                                                        f       sd_cs (port)     

 Data arrival time                                                   6.925         Logic Levels: 3  
                                                                                   Logic: 3.062ns(72.473%), Route: 1.163ns(27.527%)
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rd_busy/opit_0_L5Q_perm/CLK
Endpoint    : sd_mosi (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000       1.613 r       USCMROUTE_1/CLKOUT
                                   net (fanout=222)      1.087       2.700         ntR1372          
 CLMA_146_73/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rd_busy/opit_0_L5Q_perm/CLK

 CLMA_146_73/Q3                    tco                   0.222       2.922 r       u_sd_ctrl_top/u_sd_read/rd_busy/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.296       3.218         sd_rd_busy       
 CLMA_150_60/Y1                    td                    0.244       3.462 f       u_sd_ctrl_top/N8/gateop_perm/Z
                                   net (fanout=1)        0.931       4.393         nt_sd_mosi       
 IOL_179_5/DO                      td                    0.106       4.499 f       sd_mosi_obuf/opit_1/O
                                   net (fanout=1)        0.000       4.499         sd_mosi_obuf/ntO 
 IOBS_176_0/PAD                    td                    2.358       6.857 f       sd_mosi_obuf/opit_0/O
                                   net (fanout=1)        0.047       6.904         sd_mosi          
 P11                                                                       f       sd_mosi (port)   

 Data arrival time                                                   6.904         Logic Levels: 3  
                                                                                   Logic: 2.930ns(69.696%), Route: 1.274ns(30.304%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[1] (port)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M18                                                     0.000       0.000 f       mem_dq[1] (port) 
                                   net (fanout=1)        0.038       0.038         nt_mem_dq[1]     
 IOBS_244_88/DIN                   td                    0.371       0.409 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[1].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.409         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[1].u_iobuf_dq/ntI
 IOL_243_89/RX_DATA_DD             td                    0.371       0.780 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[1].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.185       0.965         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_in_dly [1]
 CLMA_238_88/Y1                    td                    0.126       1.091 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N257[0]_6/gateop_perm/Z
                                   net (fanout=1)        0.058       1.149         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/_N41773
 CLMS_238_89/B3                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   1.149         Logic Levels: 3  
                                                                                   Logic: 0.868ns(75.544%), Route: 0.281ns(24.456%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[5] (port)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L1
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H18                                                     0.000       0.000 f       mem_dq[5] (port) 
                                   net (fanout=1)        0.053       0.053         nt_mem_dq[5]     
 IOBS_244_112/DIN                  td                    0.371       0.424 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[5].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.424         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[5].u_iobuf_dq/ntI
 IOL_243_113/RX_DATA_DD            td                    0.371       0.795 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[5].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.267       1.062         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_in_dly [5]
 CLMS_238_109/Y3                   td                    0.158       1.220 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N257[0]_7/gateop_perm/Z
                                   net (fanout=1)        0.223       1.443         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/_N41774
 CLMS_238_89/B1                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   1.443         Logic Levels: 3  
                                                                                   Logic: 0.900ns(62.370%), Route: 0.543ns(37.630%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[9] (port)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L0
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 N18                                                     0.000       0.000 f       mem_dq[9] (port) 
                                   net (fanout=1)        0.056       0.056         nt_mem_dq[9]     
 IOBS_244_80/DIN                   td                    0.371       0.427 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[1].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.427         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[1].u_iobuf_dq/ntI
 IOL_243_81/RX_DATA_DD             td                    0.371       0.798 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[1].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.262       1.060         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_in_dly [1]
 CLMS_238_77/Y0                    td                    0.130       1.190 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N257[0]_6/gateop_perm/Z
                                   net (fanout=1)        0.264       1.454         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/_N41865
 CLMS_238_49/A0                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   1.454         Logic Levels: 3  
                                                                                   Logic: 0.872ns(59.972%), Route: 0.582ns(40.028%)
====================================================================================================

{ui_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.480       5.000           1.520           High Pulse Width  CLMS_154_173/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           Low Pulse Width   CLMS_154_173/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           Low Pulse Width   CLMS_162_193/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_242_180/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_242_180/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_242_152/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_242_100/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_242_100/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_242_56/CLK_IO      u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.664       5.000           0.336           High Pulse Width  CLMA_118_68/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.664       5.000           0.336           Low Pulse Width   CLMA_118_68/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.504       10.000          0.496           High Pulse Width  CLMS_134_73/CLK         u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/CLK
 9.504       10.000          0.496           Low Pulse Width   CLMS_134_73/CLK         u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/CLK
 9.504       10.000          0.496           Low Pulse Width   CLMS_134_73/CLK         u_sd_ctrl_top/u_sd_read/res_flag/opit_0_L5Q_perm/CLK
====================================================================================================

{sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.282       10.000          0.718           Low Pulse Width   DRM_210_88/CLKA[0]      u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 9.282       10.000          0.718           High Pulse Width  DRM_210_88/CLKA[0]      u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 9.282       10.000          0.718           Low Pulse Width   DRM_142_68/CLKA[0]      u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
====================================================================================================

{sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.120       1.333           1.213           High Pulse Width  IOL_147_5/CLK_SYS       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_outbuft_n/opit_1_IOL/SYSCLK
 0.120       1.333           1.213           Low Pulse Width   IOL_147_5/CLK_SYS       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_outbuft_n/opit_1_IOL/SYSCLK
 0.120       1.333           1.213           Low Pulse Width   IOL_147_6/CLK_SYS       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_outbuft_p/opit_1_IOL/SYSCLK
====================================================================================================

{sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.948       6.666           0.718           High Pulse Width  DRM_142_128/CLKB[0]     u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 5.948       6.666           0.718           High Pulse Width  DRM_142_168/CLKB[0]     u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 5.948       6.666           0.718           High Pulse Width  DRM_210_168/CLKB[0]     u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]
====================================================================================================

====================================================================================================

Inputs and Outputs :
+--------------------------------------------------------------------------------+
| Type       | File Name                                                        
+--------------------------------------------------------------------------------+
| Input      | D:/ywd1/dm/sd_bmp_hdmi/prj/place_route/sd_bmp_hdmi_pnr.adf       
| Output     | D:/ywd1/dm/sd_bmp_hdmi/prj/report_timing/sd_bmp_hdmi_rtp.adf     
|            | D:/ywd1/dm/sd_bmp_hdmi/prj/report_timing/sd_bmp_hdmi.rtr         
|            | D:/ywd1/dm/sd_bmp_hdmi/prj/report_timing/rtr.db                  
+--------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 927 MB
Total CPU time to report_timing completion : 0h:0m:10s
Process Total CPU time to report_timing completion : 0h:0m:12s
Total real time to report_timing completion : 0h:0m:12s
