
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= min_tt_025C_5v00 Corner ===================================

Startpoint: ena (input port clocked by clk)
Endpoint: _225_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004264    0.117927    0.042330    4.042330 ^ ena (in)
                                                         ena (net)
                      0.117927    0.000000    4.042330 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018448    0.341702    0.336486    4.378816 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.341702    0.000423    4.379239 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.035719    0.326868    0.260506    4.639745 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.326868    0.000252    4.639997 v _168_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004107    0.400369    0.284858    4.924855 ^ _168_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.400369    0.000043    4.924898 ^ _225_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.924898   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025818    0.138936    0.064563   20.064564 ^ clk (in)
                                                         clk (net)
                      0.138937    0.000000   20.064564 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048845    0.114036    0.251342   20.315907 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114038    0.000922   20.316828 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035766    0.102792    0.237698   20.554525 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102792    0.000501   20.555027 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.455027   clock uncertainty
                                  0.000000   20.455027   clock reconvergence pessimism
                                 -0.352637   20.102390   library setup time
                                             20.102390   data required time
---------------------------------------------------------------------------------------------
                                             20.102390   data required time
                                             -4.924898   data arrival time
---------------------------------------------------------------------------------------------
                                             15.177492   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _224_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004264    0.117927    0.042330    4.042330 ^ ena (in)
                                                         ena (net)
                      0.117927    0.000000    4.042330 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018448    0.341702    0.336486    4.378816 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.341702    0.000423    4.379239 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.035719    0.326868    0.260506    4.639745 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.326868    0.000353    4.640098 v _165_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003791    0.382993    0.277590    4.917688 ^ _165_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.382993    0.000071    4.917758 ^ _224_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.917758   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025818    0.138936    0.064563   20.064564 ^ clk (in)
                                                         clk (net)
                      0.138937    0.000000   20.064564 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048845    0.114036    0.251342   20.315907 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114038    0.000922   20.316828 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035766    0.102792    0.237698   20.554525 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102793    0.000789   20.555315 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.455315   clock uncertainty
                                  0.000000   20.455315   clock reconvergence pessimism
                                 -0.349973   20.105343   library setup time
                                             20.105343   data required time
---------------------------------------------------------------------------------------------
                                             20.105343   data required time
                                             -4.917758   data arrival time
---------------------------------------------------------------------------------------------
                                             15.187583   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _226_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004264    0.117927    0.042330    4.042330 ^ ena (in)
                                                         ena (net)
                      0.117927    0.000000    4.042330 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018448    0.341702    0.336486    4.378816 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.341702    0.000423    4.379239 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.035719    0.326868    0.260506    4.639745 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.326869    0.000740    4.640485 v _170_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003854    0.252537    0.220919    4.861404 ^ _170_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.252537    0.000041    4.861445 ^ _226_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.861445   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025818    0.138936    0.064563   20.064564 ^ clk (in)
                                                         clk (net)
                      0.138937    0.000000   20.064564 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048845    0.114036    0.251342   20.315907 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114038    0.000922   20.316828 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035766    0.102792    0.237698   20.554525 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102795    0.001148   20.555674 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.455673   clock uncertainty
                                  0.000000   20.455673   clock reconvergence pessimism
                                 -0.327067   20.128605   library setup time
                                             20.128605   data required time
---------------------------------------------------------------------------------------------
                                             20.128605   data required time
                                             -4.861445   data arrival time
---------------------------------------------------------------------------------------------
                                             15.267160   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004264    0.117927    0.042330    4.042330 ^ ena (in)
                                                         ena (net)
                      0.117927    0.000000    4.042330 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018448    0.341702    0.336486    4.378816 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.341702    0.000423    4.379239 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.035719    0.326868    0.260506    4.639745 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.326868    0.000684    4.640429 v _162_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003625    0.244099    0.216902    4.857330 ^ _162_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.244099    0.000067    4.857397 ^ _223_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.857397   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025818    0.138936    0.064563   20.064564 ^ clk (in)
                                                         clk (net)
                      0.138937    0.000000   20.064564 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048845    0.114036    0.251342   20.315907 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114038    0.000922   20.316828 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035766    0.102792    0.237698   20.554525 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102795    0.001162   20.555687 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.455687   clock uncertainty
                                  0.000000   20.455687   clock reconvergence pessimism
                                 -0.325449   20.130239   library setup time
                                             20.130239   data required time
---------------------------------------------------------------------------------------------
                                             20.130239   data required time
                                             -4.857397   data arrival time
---------------------------------------------------------------------------------------------
                                             15.272843   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _227_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004264    0.117927    0.042330    4.042330 ^ ena (in)
                                                         ena (net)
                      0.117927    0.000000    4.042330 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018448    0.341702    0.336486    4.378816 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.341702    0.000423    4.379239 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.035719    0.326868    0.260506    4.639745 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.326869    0.000747    4.640491 v _172_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003305    0.238302    0.211319    4.851810 ^ _172_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _007_ (net)
                      0.238302    0.000032    4.851842 ^ _227_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.851842   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025818    0.138936    0.064563   20.064564 ^ clk (in)
                                                         clk (net)
                      0.138937    0.000000   20.064564 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048845    0.114036    0.251342   20.315907 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114038    0.000922   20.316828 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035766    0.102792    0.237698   20.554525 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102795    0.001158   20.555683 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.455685   clock uncertainty
                                  0.000000   20.455685   clock reconvergence pessimism
                                 -0.324337   20.131346   library setup time
                                             20.131346   data required time
---------------------------------------------------------------------------------------------
                                             20.131346   data required time
                                             -4.851842   data arrival time
---------------------------------------------------------------------------------------------
                                             15.279505   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _222_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004264    0.117927    0.042330    4.042330 ^ ena (in)
                                                         ena (net)
                      0.117927    0.000000    4.042330 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018448    0.341702    0.336486    4.378816 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.341702    0.000423    4.379239 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.035719    0.326868    0.260506    4.639745 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.326868    0.000654    4.640399 v _160_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003357    0.242545    0.206512    4.846910 ^ _160_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.242545    0.000032    4.846942 ^ _222_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.846942   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025818    0.138936    0.064563   20.064564 ^ clk (in)
                                                         clk (net)
                      0.138937    0.000000   20.064564 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048845    0.114036    0.251342   20.315907 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114038    0.000922   20.316828 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035766    0.102792    0.237698   20.554525 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102794    0.001029   20.555553 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.455555   clock uncertainty
                                  0.000000   20.455555   clock reconvergence pessimism
                                 -0.325151   20.130404   library setup time
                                             20.130404   data required time
---------------------------------------------------------------------------------------------
                                             20.130404   data required time
                                             -4.846942   data arrival time
---------------------------------------------------------------------------------------------
                                             15.283461   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _253_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004264    0.117927    0.042330    4.042330 ^ ena (in)
                                                         ena (net)
                      0.117927    0.000000    4.042330 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018448    0.341702    0.336486    4.378816 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.341702    0.000388    4.379204 ^ _208_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004890    0.240706    0.183511    4.562716 v _208_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _105_ (net)
                      0.240706    0.000093    4.562809 v _209_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003915    0.321124    0.267287    4.830096 ^ _209_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _044_ (net)
                      0.321124    0.000073    4.830169 ^ _253_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.830169   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025818    0.138936    0.064563   20.064564 ^ clk (in)
                                                         clk (net)
                      0.138937    0.000000   20.064564 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048845    0.114036    0.251342   20.315907 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114038    0.000922   20.316828 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035766    0.102792    0.237698   20.554525 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102792    0.000222   20.554749 ^ _253_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.454748   clock uncertainty
                                  0.000000   20.454748   clock reconvergence pessimism
                                 -0.340223   20.114525   library setup time
                                             20.114525   data required time
---------------------------------------------------------------------------------------------
                                             20.114525   data required time
                                             -4.830169   data arrival time
---------------------------------------------------------------------------------------------
                                             15.284355   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _231_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004278    0.118162    0.042471    4.042471 ^ rst_n (in)
                                                         rst_n (net)
                      0.118162    0.000000    4.042471 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006630    0.158690    0.226303    4.268775 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.158690    0.000080    4.268854 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.057664    0.497805    0.425102    4.693956 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.497825    0.001795    4.695751 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.068783    0.586209    0.511650    5.207400 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.586246    0.002565    5.209966 ^ _231_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.209966   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025818    0.138936    0.064563   20.064564 ^ clk (in)
                                                         clk (net)
                      0.138937    0.000000   20.064564 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048845    0.114036    0.251342   20.315907 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114038    0.000908   20.316814 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031268    0.098912    0.234806   20.551620 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.098913    0.000348   20.551968 ^ _231_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.451967   clock uncertainty
                                  0.000000   20.451967   clock reconvergence pessimism
                                  0.170323   20.622290   library recovery time
                                             20.622290   data required time
---------------------------------------------------------------------------------------------
                                             20.622290   data required time
                                             -5.209966   data arrival time
---------------------------------------------------------------------------------------------
                                             15.412324   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _253_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004278    0.118162    0.042471    4.042471 ^ rst_n (in)
                                                         rst_n (net)
                      0.118162    0.000000    4.042471 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006630    0.158690    0.226303    4.268775 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.158690    0.000080    4.268854 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.057664    0.497805    0.425102    4.693956 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.497825    0.001795    4.695751 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.068783    0.586209    0.511650    5.207400 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.586245    0.002561    5.209961 ^ _253_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.209961   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025818    0.138936    0.064563   20.064564 ^ clk (in)
                                                         clk (net)
                      0.138937    0.000000   20.064564 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048845    0.114036    0.251342   20.315907 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114038    0.000922   20.316828 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035766    0.102792    0.237698   20.554525 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102792    0.000222   20.554749 ^ _253_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.454748   clock uncertainty
                                  0.000000   20.454748   clock reconvergence pessimism
                                  0.170777   20.625525   library recovery time
                                             20.625525   data required time
---------------------------------------------------------------------------------------------
                                             20.625525   data required time
                                             -5.209961   data arrival time
---------------------------------------------------------------------------------------------
                                             15.415563   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _225_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004278    0.118162    0.042471    4.042471 ^ rst_n (in)
                                                         rst_n (net)
                      0.118162    0.000000    4.042471 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006630    0.158690    0.226303    4.268775 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.158690    0.000080    4.268854 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.057664    0.497805    0.425102    4.693956 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.497825    0.001795    4.695751 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.068783    0.586209    0.511650    5.207400 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.586240    0.002357    5.209757 ^ _225_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.209757   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025818    0.138936    0.064563   20.064564 ^ clk (in)
                                                         clk (net)
                      0.138937    0.000000   20.064564 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048845    0.114036    0.251342   20.315907 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114038    0.000922   20.316828 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035766    0.102792    0.237698   20.554525 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102792    0.000501   20.555027 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.455027   clock uncertainty
                                  0.000000   20.455027   clock reconvergence pessimism
                                  0.170778   20.625805   library recovery time
                                             20.625805   data required time
---------------------------------------------------------------------------------------------
                                             20.625805   data required time
                                             -5.209757   data arrival time
---------------------------------------------------------------------------------------------
                                             15.416049   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _224_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004278    0.118162    0.042471    4.042471 ^ rst_n (in)
                                                         rst_n (net)
                      0.118162    0.000000    4.042471 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006630    0.158690    0.226303    4.268775 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.158690    0.000080    4.268854 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.057664    0.497805    0.425102    4.693956 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.497825    0.001795    4.695751 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.068783    0.586209    0.511650    5.207400 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.586241    0.002404    5.209804 ^ _224_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.209804   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025818    0.138936    0.064563   20.064564 ^ clk (in)
                                                         clk (net)
                      0.138937    0.000000   20.064564 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048845    0.114036    0.251342   20.315907 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114038    0.000922   20.316828 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035766    0.102792    0.237698   20.554525 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102793    0.000789   20.555315 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.455315   clock uncertainty
                                  0.000000   20.455315   clock reconvergence pessimism
                                  0.170778   20.626093   library recovery time
                                             20.626093   data required time
---------------------------------------------------------------------------------------------
                                             20.626093   data required time
                                             -5.209804   data arrival time
---------------------------------------------------------------------------------------------
                                             15.416289   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _228_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004278    0.118162    0.042471    4.042471 ^ rst_n (in)
                                                         rst_n (net)
                      0.118162    0.000000    4.042471 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006630    0.158690    0.226303    4.268775 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.158690    0.000080    4.268854 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.057664    0.497805    0.425102    4.693956 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.497835    0.002175    4.696131 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084420    0.378010    0.502025    5.198155 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.378059    0.002729    5.200884 ^ _228_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.200884   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025818    0.138936    0.064563   20.064564 ^ clk (in)
                                                         clk (net)
                      0.138937    0.000000   20.064564 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048845    0.114036    0.251342   20.315907 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114038    0.000908   20.316814 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031268    0.098912    0.234806   20.551620 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.098913    0.000480   20.552099 ^ _228_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.452099   clock uncertainty
                                  0.000000   20.452099   clock reconvergence pessimism
                                  0.202687   20.654785   library recovery time
                                             20.654785   data required time
---------------------------------------------------------------------------------------------
                                             20.654785   data required time
                                             -5.200884   data arrival time
---------------------------------------------------------------------------------------------
                                             15.453900   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _232_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004278    0.118162    0.042471    4.042471 ^ rst_n (in)
                                                         rst_n (net)
                      0.118162    0.000000    4.042471 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006630    0.158690    0.226303    4.268775 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.158690    0.000080    4.268854 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.057664    0.497805    0.425102    4.693956 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.497835    0.002175    4.696131 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084420    0.378010    0.502025    5.198155 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.378059    0.002748    5.200903 ^ _232_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.200903   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025818    0.138936    0.064563   20.064564 ^ clk (in)
                                                         clk (net)
                      0.138937    0.000000   20.064564 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048845    0.114036    0.251342   20.315907 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114038    0.000908   20.316814 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031268    0.098912    0.234806   20.551620 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.098913    0.000490   20.552111 ^ _232_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.452110   clock uncertainty
                                  0.000000   20.452110   clock reconvergence pessimism
                                  0.202687   20.654797   library recovery time
                                             20.654797   data required time
---------------------------------------------------------------------------------------------
                                             20.654797   data required time
                                             -5.200903   data arrival time
---------------------------------------------------------------------------------------------
                                             15.453893   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _230_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004278    0.118162    0.042471    4.042471 ^ rst_n (in)
                                                         rst_n (net)
                      0.118162    0.000000    4.042471 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006630    0.158690    0.226303    4.268775 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.158690    0.000080    4.268854 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.057664    0.497805    0.425102    4.693956 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.497835    0.002175    4.696131 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084420    0.378010    0.502025    5.198155 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.378050    0.002407    5.200562 ^ _230_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.200562   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025818    0.138936    0.064563   20.064564 ^ clk (in)
                                                         clk (net)
                      0.138937    0.000000   20.064564 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048845    0.114036    0.251342   20.315907 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114038    0.000908   20.316814 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031268    0.098912    0.234806   20.551620 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.098913    0.000446   20.552065 ^ _230_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.452066   clock uncertainty
                                  0.000000   20.452066   clock reconvergence pessimism
                                  0.202688   20.654753   library recovery time
                                             20.654753   data required time
---------------------------------------------------------------------------------------------
                                             20.654753   data required time
                                             -5.200562   data arrival time
---------------------------------------------------------------------------------------------
                                             15.454191   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _233_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004278    0.118162    0.042471    4.042471 ^ rst_n (in)
                                                         rst_n (net)
                      0.118162    0.000000    4.042471 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006630    0.158690    0.226303    4.268775 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.158690    0.000080    4.268854 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.057664    0.497805    0.425102    4.693956 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.497835    0.002175    4.696131 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084420    0.378010    0.502025    5.198155 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.378049    0.002357    5.200512 ^ _233_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.200512   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025818    0.138936    0.064563   20.064564 ^ clk (in)
                                                         clk (net)
                      0.138937    0.000000   20.064564 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048845    0.114036    0.251342   20.315907 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114038    0.000908   20.316814 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031268    0.098912    0.234806   20.551620 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.098913    0.000455   20.552074 ^ _233_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.452074   clock uncertainty
                                  0.000000   20.452074   clock reconvergence pessimism
                                  0.202688   20.654762   library recovery time
                                             20.654762   data required time
---------------------------------------------------------------------------------------------
                                             20.654762   data required time
                                             -5.200512   data arrival time
---------------------------------------------------------------------------------------------
                                             15.454250   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _229_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004278    0.118162    0.042471    4.042471 ^ rst_n (in)
                                                         rst_n (net)
                      0.118162    0.000000    4.042471 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006630    0.158690    0.226303    4.268775 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.158690    0.000080    4.268854 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.057664    0.497805    0.425102    4.693956 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.497835    0.002175    4.696131 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084420    0.378010    0.502025    5.198155 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.378048    0.002306    5.200461 ^ _229_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.200461   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025818    0.138936    0.064563   20.064564 ^ clk (in)
                                                         clk (net)
                      0.138937    0.000000   20.064564 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048845    0.114036    0.251342   20.315907 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114038    0.000908   20.316814 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031268    0.098912    0.234806   20.551620 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.098913    0.000465   20.552086 ^ _229_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.452085   clock uncertainty
                                  0.000000   20.452085   clock reconvergence pessimism
                                  0.202688   20.654772   library recovery time
                                             20.654772   data required time
---------------------------------------------------------------------------------------------
                                             20.654772   data required time
                                             -5.200461   data arrival time
---------------------------------------------------------------------------------------------
                                             15.454312   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _227_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004278    0.118162    0.042471    4.042471 ^ rst_n (in)
                                                         rst_n (net)
                      0.118162    0.000000    4.042471 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006630    0.158690    0.226303    4.268775 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.158690    0.000080    4.268854 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.057664    0.497805    0.425102    4.693956 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.497835    0.002175    4.696131 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084420    0.378010    0.502025    5.198155 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.378031    0.001570    5.199726 ^ _227_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.199726   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025818    0.138936    0.064563   20.064564 ^ clk (in)
                                                         clk (net)
                      0.138937    0.000000   20.064564 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048845    0.114036    0.251342   20.315907 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114038    0.000922   20.316828 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035766    0.102792    0.237698   20.554525 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102795    0.001158   20.555683 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.455685   clock uncertainty
                                  0.000000   20.455685   clock reconvergence pessimism
                                  0.203234   20.658916   library recovery time
                                             20.658916   data required time
---------------------------------------------------------------------------------------------
                                             20.658916   data required time
                                             -5.199726   data arrival time
---------------------------------------------------------------------------------------------
                                             15.459191   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _226_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004278    0.118162    0.042471    4.042471 ^ rst_n (in)
                                                         rst_n (net)
                      0.118162    0.000000    4.042471 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006630    0.158690    0.226303    4.268775 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.158690    0.000080    4.268854 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.057664    0.497805    0.425102    4.693956 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.497835    0.002175    4.696131 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084420    0.378010    0.502025    5.198155 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.378028    0.001432    5.199587 ^ _226_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.199587   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025818    0.138936    0.064563   20.064564 ^ clk (in)
                                                         clk (net)
                      0.138937    0.000000   20.064564 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048845    0.114036    0.251342   20.315907 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114038    0.000922   20.316828 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035766    0.102792    0.237698   20.554525 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102795    0.001148   20.555674 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.455673   clock uncertainty
                                  0.000000   20.455673   clock reconvergence pessimism
                                  0.203234   20.658909   library recovery time
                                             20.658909   data required time
---------------------------------------------------------------------------------------------
                                             20.658909   data required time
                                             -5.199587   data arrival time
---------------------------------------------------------------------------------------------
                                             15.459321   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _223_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004278    0.118162    0.042471    4.042471 ^ rst_n (in)
                                                         rst_n (net)
                      0.118162    0.000000    4.042471 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006630    0.158690    0.226303    4.268775 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.158690    0.000080    4.268854 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.057664    0.497805    0.425102    4.693956 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.497835    0.002175    4.696131 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084420    0.378010    0.502025    5.198155 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.378021    0.001003    5.199159 ^ _223_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.199159   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025818    0.138936    0.064563   20.064564 ^ clk (in)
                                                         clk (net)
                      0.138937    0.000000   20.064564 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048845    0.114036    0.251342   20.315907 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114038    0.000922   20.316828 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035766    0.102792    0.237698   20.554525 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102795    0.001162   20.555687 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.455687   clock uncertainty
                                  0.000000   20.455687   clock reconvergence pessimism
                                  0.203235   20.658922   library recovery time
                                             20.658922   data required time
---------------------------------------------------------------------------------------------
                                             20.658922   data required time
                                             -5.199159   data arrival time
---------------------------------------------------------------------------------------------
                                             15.459764   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _222_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004278    0.118162    0.042471    4.042471 ^ rst_n (in)
                                                         rst_n (net)
                      0.118162    0.000000    4.042471 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006630    0.158690    0.226303    4.268775 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.158690    0.000080    4.268854 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.057664    0.497805    0.425102    4.693956 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.497835    0.002175    4.696131 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084420    0.378010    0.502025    5.198155 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.378013    0.000437    5.198593 ^ _222_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.198593   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025818    0.138936    0.064563   20.064564 ^ clk (in)
                                                         clk (net)
                      0.138937    0.000000   20.064564 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048845    0.114036    0.251342   20.315907 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114038    0.000922   20.316828 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035766    0.102792    0.237698   20.554525 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102794    0.001029   20.555553 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.455555   clock uncertainty
                                  0.000000   20.455555   clock reconvergence pessimism
                                  0.203236   20.658791   library recovery time
                                             20.658791   data required time
---------------------------------------------------------------------------------------------
                                             20.658791   data required time
                                             -5.198593   data arrival time
---------------------------------------------------------------------------------------------
                                             15.460199   slack (MET)



