\doxysection{FMC\+\_\+\+Bank1\+E\+\_\+\+Type\+Def Struct Reference}
\label{struct_f_m_c___bank1_e___type_def}\index{FMC\_Bank1E\_TypeDef@{FMC\_Bank1E\_TypeDef}}


Flexible Memory Controller Bank1E.  




{\ttfamily \#include $<$stm32g474xx.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ BWTR} [7]
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Flexible Memory Controller Bank1E. 

Definition at line \textbf{ 510} of file \textbf{ stm32g474xx.\+h}.



\doxysubsection{Field Documentation}
\mbox{\label{struct_f_m_c___bank1_e___type_def_a20f13b79c0f8670af319af0c5ebd5c91}} 
\index{FMC\_Bank1E\_TypeDef@{FMC\_Bank1E\_TypeDef}!BWTR@{BWTR}}
\index{BWTR@{BWTR}!FMC\_Bank1E\_TypeDef@{FMC\_Bank1E\_TypeDef}}
\doxysubsubsection{BWTR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t BWTR[7]}

NOR/\+PSRAM write timing registers, Address offset\+: 0x104-\/0x11C 

Definition at line \textbf{ 512} of file \textbf{ stm32g474xx.\+h}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/yule/\+Documents/\+ENSEA/\+Ensea\+\_\+2022-\/2023/\+Actionneur\+\_\+et\+\_\+automatique/\+TP\+\_\+actionneur/\+TP\+\_\+actionneur/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+G4xx/\+Include/\textbf{ stm32g474xx.\+h}\end{DoxyCompactItemize}
