<HTML>
<HEAD><TITLE>Lattice Map TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Map TRACE Report</big></U></B>

Loading design for application trce from file forthcpu_impl1_map.ncd.
Design name: mcu
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3L-6900C
Package:     CABGA256
Performance: 5
Loading device for application trce from file 'xo3c6900.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.17.
Performance Hardware Data Status:   Final          Version 37.5.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Map_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.1.454</big></U></B>
Sun Dec 03 12:54:38 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o ForthCPU_impl1.tw1 -gui -msgset C:/Users/Duncan/git/ForthCPU/promote.xml ForthCPU_impl1_map.ncd ForthCPU_impl1.prf 
Design file:     forthcpu_impl1_map.ncd
Preference file: forthcpu_impl1.prf
Device,speed:    LCMXO3L-6900C,5
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

<A name="mtw1_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#map_twr_pref_0_0' Target='right'>FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   18.043MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="map_twr_pref_0_0"></A>Preference: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 13.954ns (weighted slack = 27.908ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionPhaseDecoderInst/INSTRUCTION_fast[11]  (from PIN_CLK_X1_c +)
   Destination:    DP8KC      Port           mcuResourcesInst/ROMInst/rom_0_10_5(ASIC)  (to PIN_CLK_X1_c -)

   Delay:              27.736ns  (37.7% logic, 62.3% route), 25 logic levels.

 Constraint Details:

     27.736ns physical path delay SLICE_329 to mcuResourcesInst/ROMInst/rom_0_10_5 meets
     41.667ns delay constraint less
     -0.023ns ADDR_SET requirement (totaling 41.690ns) by 13.954ns

 Physical Path Details:

      Data path SLICE_329 to mcuResourcesInst/ROMInst/rom_0_10_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409  SLICE_329.CLK to   SLICE_329.Q0 SLICE_329 (from PIN_CLK_X1_c)
ROUTE         4   e 1.030   SLICE_329.Q0 to */SLICE_454.A1 coreInst/INSTRUCTION_fast[11]
CTOOFX_DEL  ---     0.661 */SLICE_454.A1 to *LICE_454.OFX0 coreInst/jumpGroupDecoderInst/CC_1_i_m3/SLICE_454
ROUTE         2   e 1.030 *LICE_454.OFX0 to *SLICE_1003.A0 coreInst/jumpGroupDecoderInst/N_524
CTOF_DEL    ---     0.452 *SLICE_1003.A0 to *SLICE_1003.F0 coreInst/SLICE_1003
ROUTE         2   e 1.030 *SLICE_1003.F0 to */SLICE_668.D0 coreInst/CC_1_i_m3_RNI4B9E
CTOF_DEL    ---     0.452 */SLICE_668.D0 to */SLICE_668.F0 coreInst/opxMultiplexerInst/SLICE_668
ROUTE         1   e 0.401 */SLICE_668.F0 to */SLICE_668.D1 coreInst/opxMultiplexerInst/ALUB_SRCX_0_RNO_1[0]
CTOF_DEL    ---     0.452 */SLICE_668.D1 to */SLICE_668.F1 coreInst/opxMultiplexerInst/SLICE_668
ROUTE         1   e 1.030 */SLICE_668.F1 to */SLICE_667.D0 coreInst/opxMultiplexerInst/d_N_8_mux
CTOF_DEL    ---     0.452 */SLICE_667.D0 to */SLICE_667.F0 coreInst/SLICE_667
ROUTE        25   e 1.030 */SLICE_667.F0 to */SLICE_944.A0 coreInst/ALUB_SRCX[0]
CTOF_DEL    ---     0.452 */SLICE_944.A0 to */SLICE_944.F0 coreInst/fullALUInst/muxB/SLICE_944
ROUTE         1   e 1.030 */SLICE_944.F0 to */SLICE_672.B1 coreInst/fullALUInst/ALUB_DATA_5_0[0]
CTOF_DEL    ---     0.452 */SLICE_672.B1 to */SLICE_672.F1 coreInst/SLICE_672
ROUTE         1   e 1.030 */SLICE_672.F1 to */SLICE_228.B1 coreInst/fullALUInst/aluInst/N_438_i
C1TOFCO_DE  ---     0.786 */SLICE_228.B1 to *SLICE_228.FCO coreInst/fullALUInst/aluInst/SLICE_228
ROUTE         1   e 0.001 *SLICE_228.FCO to *SLICE_227.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_0
FCITOFCO_D  ---     0.146 *SLICE_227.FCI to *SLICE_227.FCO coreInst/fullALUInst/aluInst/SLICE_227
ROUTE         1   e 0.001 *SLICE_227.FCO to *SLICE_226.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_2
FCITOFCO_D  ---     0.146 *SLICE_226.FCI to *SLICE_226.FCO coreInst/fullALUInst/aluInst/SLICE_226
ROUTE         1   e 0.001 *SLICE_226.FCO to *SLICE_225.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_4
FCITOFCO_D  ---     0.146 *SLICE_225.FCI to *SLICE_225.FCO coreInst/fullALUInst/aluInst/SLICE_225
ROUTE         1   e 0.001 *SLICE_225.FCO to *SLICE_224.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_6
FCITOFCO_D  ---     0.146 *SLICE_224.FCI to *SLICE_224.FCO coreInst/fullALUInst/aluInst/SLICE_224
ROUTE         1   e 0.001 *SLICE_224.FCO to *SLICE_223.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_8
FCITOFCO_D  ---     0.146 *SLICE_223.FCI to *SLICE_223.FCO coreInst/fullALUInst/aluInst/SLICE_223
ROUTE         1   e 0.001 *SLICE_223.FCO to *SLICE_222.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_10
FCITOFCO_D  ---     0.146 *SLICE_222.FCI to *SLICE_222.FCO coreInst/fullALUInst/aluInst/SLICE_222
ROUTE         1   e 0.001 *SLICE_222.FCO to *SLICE_221.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_12
FCITOF0_DE  ---     0.517 *SLICE_221.FCI to */SLICE_221.F0 coreInst/fullALUInst/aluInst/SLICE_221
ROUTE         1   e 1.030 */SLICE_221.F0 to */SLICE_870.D1 coreInst/fullALUInst/aluInst/un47_RESULT[13]
CTOF_DEL    ---     0.452 */SLICE_870.D1 to */SLICE_870.F1 coreInst/fullALUInst/aluInst/SLICE_870
ROUTE         1   e 0.401 */SLICE_870.F1 to */SLICE_870.A0 coreInst/fullALUInst/aluInst/OVER_i_1_a2_8
CTOF_DEL    ---     0.452 */SLICE_870.A0 to */SLICE_870.F0 coreInst/fullALUInst/aluInst/SLICE_870
ROUTE         1   e 1.030 */SLICE_870.F0 to */SLICE_806.B1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_10
CTOF_DEL    ---     0.452 */SLICE_806.B1 to */SLICE_806.F1 coreInst/fullALUInst/aluInst/SLICE_806
ROUTE        17   e 1.030 */SLICE_806.F1 to */SLICE_826.C0 coreInst/fullALUInst/aluInst/OVER_i
CTOF_DEL    ---     0.452 */SLICE_826.C0 to */SLICE_826.F0 coreInst/fullALUInst/aluInst/SLICE_826
ROUTE         1   e 1.030 */SLICE_826.F0 to */SLICE_491.D1 coreInst/fullALUInst/aluInst/un53_RESULT[11]
CTOOFX_DEL  ---     0.661 */SLICE_491.D1 to *LICE_491.OFX0 coreInst/fullALUInst/aluInst/RESULT_11[11]/SLICE_491
ROUTE         1   e 1.030 *LICE_491.OFX0 to */SLICE_472.A0 coreInst/fullALUInst/aluInst/N_262
CTOOFX_DEL  ---     0.661 */SLICE_472.A0 to *LICE_472.OFX0 coreInst/fullALUInst/aluInst/RESULT_d_0[11]/SLICE_472
ROUTE         1   e 1.030 *LICE_472.OFX0 to */SLICE_793.B0 coreInst/fullALUInst/aluInst/RESULT_d_0[11]
CTOF_DEL    ---     0.452 */SLICE_793.B0 to */SLICE_793.F0 coreInst/fullALUInst/aluInst/SLICE_793
ROUTE         2   e 1.030 */SLICE_793.F0 to   SLICE_745.C1 RESULT_d_1[11]
CTOF_DEL    ---     0.452   SLICE_745.C1 to   SLICE_745.F1 SLICE_745
ROUTE         2   e 1.030   SLICE_745.F1 to   SLICE_384.C0 BPIN_ADDR_i_a3_0_RNINO0P1[11]
CTOF_DEL    ---     0.452   SLICE_384.C0 to   SLICE_384.F0 SLICE_384
ROUTE        25   e 1.030   SLICE_384.F0 to *_0_10_5.ADA11 N_228_i (to PIN_CLK_X1_c)
                  --------
                   27.736   (37.7% logic, 62.3% route), 25 logic levels.

Report:   18.043MHz is the maximum frequency for this preference.

<A name="mtw1_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "PIN_CLK_X1" 12.000000   |             |             |
MHz ;                                   |   12.000 MHz|   18.043 MHz|  25  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="mtw1_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: coreInst/instructionPhaseDecoderInst/PHASE_NEXT_2_sqmuxa_i   Source: coreInst/instructionPhaseDecoderInst/SLICE_872.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: PIN_CLK_X1_c   Source: PIN_CLK_X1.PAD
      Covered under: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;   Transfers: 5

Clock Domain: PIN_CLK_X1_c   Source: PIN_CLK_X1.PAD   Loads: 204
   Covered under: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;

   Data transfers from:
   Clock Domain: coreInst/instructionPhaseDecoderInst/PHASE_NEXT_2_sqmuxa_i   Source: coreInst/instructionPhaseDecoderInst/SLICE_872.F0
      Covered under: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;   Transfers: 4


<A name="mtw1_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2147483647 paths, 4 nets, and 7007 connections (93.46% coverage)

--------------------------------------------------------------------------------
<A name="Map_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.1.454</big></U></B>
Sun Dec 03 12:54:39 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o ForthCPU_impl1.tw1 -gui -msgset C:/Users/Duncan/git/ForthCPU/promote.xml ForthCPU_impl1_map.ncd ForthCPU_impl1.prf 
Design file:     forthcpu_impl1_map.ncd
Preference file: forthcpu_impl1.prf
Device,speed:    LCMXO3L-6900C,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

<A name="mtw1_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#map_twr_pref_1_0' Target='right'>FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="map_twr_pref_1_0"></A>Preference: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.447ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcuResourcesInst/UARTInst/uartRXInst/r_Bit_Index[0]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        mcuResourcesInst/UARTInst/uartRXInst/r_Bit_Index[1]  (to PIN_CLK_X1_c +)

   Delay:               0.434ns  (53.9% logic, 46.1% route), 2 logic levels.

 Constraint Details:

      0.434ns physical path delay mcuResourcesInst/UARTInst/uartRXInst/SLICE_413 to mcuResourcesInst/UARTInst/uartRXInst/SLICE_413 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint requirement (totaling -0.013ns) by 0.447ns

 Physical Path Details:

      Data path mcuResourcesInst/UARTInst/uartRXInst/SLICE_413 to mcuResourcesInst/UARTInst/uartRXInst/SLICE_413:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133 *SLICE_413.CLK to */SLICE_413.Q0 mcuResourcesInst/UARTInst/uartRXInst/SLICE_413 (from PIN_CLK_X1_c)
ROUTE        11   e 0.199 */SLICE_413.Q0 to */SLICE_413.A1 mcuResourcesInst/UARTInst/uartRXInst/r_Bit_Index[0]
CTOF_DEL    ---     0.101 */SLICE_413.A1 to */SLICE_413.F1 mcuResourcesInst/UARTInst/uartRXInst/SLICE_413
ROUTE         1   e 0.001 */SLICE_413.F1 to *SLICE_413.DI1 mcuResourcesInst/UARTInst/uartRXInst/r_Bit_Index_5[1] (to PIN_CLK_X1_c)
                  --------
                    0.434   (53.9% logic, 46.1% route), 2 logic levels.

<A name="mtw1_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "PIN_CLK_X1" 12.000000   |             |             |
MHz ;                                   |            -|            -|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="mtw1_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: coreInst/instructionPhaseDecoderInst/PHASE_NEXT_2_sqmuxa_i   Source: coreInst/instructionPhaseDecoderInst/SLICE_872.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: PIN_CLK_X1_c   Source: PIN_CLK_X1.PAD
      Covered under: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;   Transfers: 5

Clock Domain: PIN_CLK_X1_c   Source: PIN_CLK_X1.PAD   Loads: 204
   Covered under: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;

   Data transfers from:
   Clock Domain: coreInst/instructionPhaseDecoderInst/PHASE_NEXT_2_sqmuxa_i   Source: coreInst/instructionPhaseDecoderInst/SLICE_872.F0
      Covered under: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;   Transfers: 4


<A name="mtw1_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2147483647 paths, 4 nets, and 7168 connections (95.61% coverage)



<A name="mtw1_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
