// File: VerilogVersion.v
// Generated by MyHDL 0.7
// Date: Thu Mar 10 00:44:11 2011


`timescale 1ns/10ps

module VerilogVersion (
    input_line_real,
    input_line_imag,
    input_trigger,
    input_enable,
    output_line_real,
    output_line_imag,
    output_trigger,
    output_enable,
    reset
);


input signed [15:0] input_line_real;
input signed [15:0] input_line_imag;
input input_trigger;
output input_enable;
reg input_enable;
output signed [35:0] output_line_real;
reg signed [35:0] output_line_real;
output signed [35:0] output_line_imag;
reg signed [35:0] output_line_imag;
output output_trigger;
reg output_trigger;
input output_enable;
input reset;

reg transmitting_flag;
reg processing_output_trigger;
reg processing_input_trigger;
reg processing_input_enable;
reg processing_output_enable;
reg receiving_flag;
reg process_inst_processing_iteration;
reg process_inst_iteration_start;
reg process_inst_iteration_finished;
reg [4:0] process_inst_iteration_count;
reg [4:0] process_inst_loop_count;
reg [4:0] transmit_inst_output_count;
reg [4:0] receive_inst_input_count;
reg complex_adder_insts_14_output_a_trigger;
reg complex_adder_insts_14_input_a_trigger;
reg complex_adder_insts_14_input_b_trigger;
reg complex_adder_insts_13_input_a_trigger;
reg complex_adder_insts_13_input_b_trigger;
reg complex_adder_insts_12_input_a_trigger;
reg complex_adder_insts_12_input_b_trigger;
reg complex_adder_insts_11_input_a_trigger;
reg complex_adder_insts_11_input_b_trigger;
reg complex_adder_insts_10_input_a_trigger;
reg complex_adder_insts_10_input_b_trigger;
reg complex_adder_insts_9_input_a_trigger;
reg complex_adder_insts_9_input_b_trigger;
reg complex_adder_insts_8_input_a_trigger;
reg complex_adder_insts_8_input_b_trigger;
wire signed [35:0] complex_adder_insts_7_input_b_imag;
wire signed [35:0] complex_adder_insts_7_input_a_real;
wire signed [35:0] complex_adder_insts_7_input_b_real;
wire signed [35:0] complex_adder_insts_7_input_a_imag;
wire signed [35:0] complex_multi_adder_insts_15_multiplier_1_output;
wire signed [35:0] complex_multi_adder_insts_15_multiplier_2_output;
wire signed [35:0] complex_multi_adder_insts_15_multiplier_3_output;
wire signed [18:0] complex_multi_loader_insts_15_multiplier_1_input_b_signal;
wire signed [18:0] complex_multi_loader_insts_15_multiplier_3_input_a_signal;
wire signed [18:0] complex_multi_loader_insts_15_multiplier_1_input_a_signal;
wire signed [18:0] complex_multi_loader_insts_15_multiplier_2_input_a_signal;
wire signed [18:0] complex_multi_loader_insts_15_multiplier_2_input_b_signal;
reg signed [17:0] complex_multi_loader_insts_15_input_b_imag;
reg signed [17:0] complex_multi_loader_insts_15_input_b_real;
wire signed [18:0] complex_multi_loader_insts_15_multiplier_3_input_b_signal;
wire signed [35:0] complex_multi_adder_insts_14_multiplier_1_output;
wire signed [35:0] complex_multi_adder_insts_14_multiplier_2_output;
wire signed [35:0] complex_multi_adder_insts_14_multiplier_3_output;
wire signed [18:0] complex_multi_loader_insts_14_multiplier_1_input_b_signal;
wire signed [18:0] complex_multi_loader_insts_14_multiplier_3_input_a_signal;
wire signed [18:0] complex_multi_loader_insts_14_multiplier_1_input_a_signal;
wire signed [18:0] complex_multi_loader_insts_14_multiplier_2_input_a_signal;
wire signed [18:0] complex_multi_loader_insts_14_multiplier_2_input_b_signal;
reg signed [17:0] complex_multi_loader_insts_14_input_b_imag;
reg signed [17:0] complex_multi_loader_insts_14_input_b_real;
wire signed [18:0] complex_multi_loader_insts_14_multiplier_3_input_b_signal;
wire signed [35:0] complex_adder_insts_6_input_b_imag;
wire signed [35:0] complex_adder_insts_6_input_a_real;
wire signed [35:0] complex_adder_insts_6_input_b_real;
wire signed [35:0] complex_adder_insts_6_input_a_imag;
wire signed [35:0] complex_multi_adder_insts_13_multiplier_1_output;
wire signed [35:0] complex_multi_adder_insts_13_multiplier_2_output;
wire signed [35:0] complex_multi_adder_insts_13_multiplier_3_output;
wire signed [18:0] complex_multi_loader_insts_13_multiplier_1_input_b_signal;
wire signed [18:0] complex_multi_loader_insts_13_multiplier_3_input_a_signal;
wire signed [18:0] complex_multi_loader_insts_13_multiplier_1_input_a_signal;
wire signed [18:0] complex_multi_loader_insts_13_multiplier_2_input_a_signal;
wire signed [18:0] complex_multi_loader_insts_13_multiplier_2_input_b_signal;
reg signed [17:0] complex_multi_loader_insts_13_input_b_imag;
reg signed [17:0] complex_multi_loader_insts_13_input_b_real;
wire signed [18:0] complex_multi_loader_insts_13_multiplier_3_input_b_signal;
wire signed [35:0] complex_multi_adder_insts_12_multiplier_1_output;
wire signed [35:0] complex_multi_adder_insts_12_multiplier_2_output;
wire signed [35:0] complex_multi_adder_insts_12_multiplier_3_output;
wire signed [18:0] complex_multi_loader_insts_12_multiplier_1_input_b_signal;
wire signed [18:0] complex_multi_loader_insts_12_multiplier_3_input_a_signal;
wire signed [18:0] complex_multi_loader_insts_12_multiplier_1_input_a_signal;
wire signed [18:0] complex_multi_loader_insts_12_multiplier_2_input_a_signal;
wire signed [18:0] complex_multi_loader_insts_12_multiplier_2_input_b_signal;
reg signed [17:0] complex_multi_loader_insts_12_input_b_imag;
reg signed [17:0] complex_multi_loader_insts_12_input_b_real;
wire signed [18:0] complex_multi_loader_insts_12_multiplier_3_input_b_signal;
wire signed [35:0] complex_adder_insts_5_input_b_imag;
wire signed [35:0] complex_adder_insts_5_input_a_real;
wire signed [35:0] complex_adder_insts_5_input_b_real;
wire signed [35:0] complex_adder_insts_5_input_a_imag;
wire signed [35:0] complex_multi_adder_insts_11_multiplier_1_output;
wire signed [35:0] complex_multi_adder_insts_11_multiplier_2_output;
wire signed [35:0] complex_multi_adder_insts_11_multiplier_3_output;
wire signed [18:0] complex_multi_loader_insts_11_multiplier_1_input_b_signal;
wire signed [18:0] complex_multi_loader_insts_11_multiplier_3_input_a_signal;
wire signed [18:0] complex_multi_loader_insts_11_multiplier_1_input_a_signal;
wire signed [18:0] complex_multi_loader_insts_11_multiplier_2_input_a_signal;
wire signed [18:0] complex_multi_loader_insts_11_multiplier_2_input_b_signal;
reg signed [17:0] complex_multi_loader_insts_11_input_b_imag;
reg signed [17:0] complex_multi_loader_insts_11_input_b_real;
wire signed [18:0] complex_multi_loader_insts_11_multiplier_3_input_b_signal;
wire signed [35:0] complex_multi_adder_insts_10_multiplier_1_output;
wire signed [35:0] complex_multi_adder_insts_10_multiplier_2_output;
wire signed [35:0] complex_multi_adder_insts_10_multiplier_3_output;
wire signed [18:0] complex_multi_loader_insts_10_multiplier_1_input_b_signal;
wire signed [18:0] complex_multi_loader_insts_10_multiplier_3_input_a_signal;
wire signed [18:0] complex_multi_loader_insts_10_multiplier_1_input_a_signal;
wire signed [18:0] complex_multi_loader_insts_10_multiplier_2_input_a_signal;
wire signed [18:0] complex_multi_loader_insts_10_multiplier_2_input_b_signal;
reg signed [17:0] complex_multi_loader_insts_10_input_b_imag;
reg signed [17:0] complex_multi_loader_insts_10_input_b_real;
wire signed [18:0] complex_multi_loader_insts_10_multiplier_3_input_b_signal;
wire signed [35:0] complex_adder_insts_4_input_b_imag;
wire signed [35:0] complex_adder_insts_4_input_a_real;
wire signed [35:0] complex_adder_insts_4_input_b_real;
wire signed [35:0] complex_adder_insts_4_input_a_imag;
wire signed [35:0] complex_multi_adder_insts_9_multiplier_1_output;
wire signed [35:0] complex_multi_adder_insts_9_multiplier_2_output;
wire signed [35:0] complex_multi_adder_insts_9_multiplier_3_output;
wire signed [18:0] complex_multi_loader_insts_9_multiplier_1_input_b_signal;
wire signed [18:0] complex_multi_loader_insts_9_multiplier_3_input_a_signal;
wire signed [18:0] complex_multi_loader_insts_9_multiplier_1_input_a_signal;
wire signed [18:0] complex_multi_loader_insts_9_multiplier_2_input_a_signal;
wire signed [18:0] complex_multi_loader_insts_9_multiplier_2_input_b_signal;
reg signed [17:0] complex_multi_loader_insts_9_input_b_imag;
reg signed [17:0] complex_multi_loader_insts_9_input_b_real;
wire signed [18:0] complex_multi_loader_insts_9_multiplier_3_input_b_signal;
wire signed [35:0] complex_multi_adder_insts_8_multiplier_1_output;
wire signed [35:0] complex_multi_adder_insts_8_multiplier_2_output;
wire signed [35:0] complex_multi_adder_insts_8_multiplier_3_output;
wire signed [18:0] complex_multi_loader_insts_8_multiplier_1_input_b_signal;
wire signed [18:0] complex_multi_loader_insts_8_multiplier_3_input_a_signal;
wire signed [18:0] complex_multi_loader_insts_8_multiplier_1_input_a_signal;
wire signed [18:0] complex_multi_loader_insts_8_multiplier_2_input_a_signal;
wire signed [18:0] complex_multi_loader_insts_8_multiplier_2_input_b_signal;
reg signed [17:0] complex_multi_loader_insts_8_input_b_imag;
reg signed [17:0] complex_multi_loader_insts_8_input_b_real;
wire signed [18:0] complex_multi_loader_insts_8_multiplier_3_input_b_signal;
wire signed [35:0] complex_adder_insts_3_input_b_imag;
wire signed [35:0] complex_adder_insts_3_input_a_real;
wire signed [35:0] complex_adder_insts_3_input_b_real;
wire signed [35:0] complex_adder_insts_3_input_a_imag;
wire signed [35:0] complex_multi_adder_insts_7_multiplier_1_output;
wire signed [35:0] complex_multi_adder_insts_7_multiplier_2_output;
wire signed [35:0] complex_multi_adder_insts_7_multiplier_3_output;
wire signed [18:0] complex_multi_loader_insts_7_multiplier_1_input_b_signal;
wire signed [18:0] complex_multi_loader_insts_7_multiplier_3_input_a_signal;
wire signed [18:0] complex_multi_loader_insts_7_multiplier_1_input_a_signal;
wire signed [18:0] complex_multi_loader_insts_7_multiplier_2_input_a_signal;
wire signed [18:0] complex_multi_loader_insts_7_multiplier_2_input_b_signal;
reg signed [17:0] complex_multi_loader_insts_7_input_b_imag;
reg signed [17:0] complex_multi_loader_insts_7_input_b_real;
wire signed [18:0] complex_multi_loader_insts_7_multiplier_3_input_b_signal;
wire signed [35:0] complex_multi_adder_insts_6_multiplier_1_output;
wire signed [35:0] complex_multi_adder_insts_6_multiplier_2_output;
wire signed [35:0] complex_multi_adder_insts_6_multiplier_3_output;
wire signed [18:0] complex_multi_loader_insts_6_multiplier_1_input_b_signal;
wire signed [18:0] complex_multi_loader_insts_6_multiplier_3_input_a_signal;
wire signed [18:0] complex_multi_loader_insts_6_multiplier_1_input_a_signal;
wire signed [18:0] complex_multi_loader_insts_6_multiplier_2_input_a_signal;
wire signed [18:0] complex_multi_loader_insts_6_multiplier_2_input_b_signal;
reg signed [17:0] complex_multi_loader_insts_6_input_b_imag;
reg signed [17:0] complex_multi_loader_insts_6_input_b_real;
wire signed [18:0] complex_multi_loader_insts_6_multiplier_3_input_b_signal;
wire signed [35:0] complex_adder_insts_2_input_b_imag;
wire signed [35:0] complex_adder_insts_2_input_a_real;
wire signed [35:0] complex_adder_insts_2_input_b_real;
wire signed [35:0] complex_adder_insts_2_input_a_imag;
wire signed [35:0] complex_multi_adder_insts_5_multiplier_1_output;
wire signed [35:0] complex_multi_adder_insts_5_multiplier_2_output;
wire signed [35:0] complex_multi_adder_insts_5_multiplier_3_output;
wire signed [18:0] complex_multi_loader_insts_5_multiplier_1_input_b_signal;
wire signed [18:0] complex_multi_loader_insts_5_multiplier_3_input_a_signal;
wire signed [18:0] complex_multi_loader_insts_5_multiplier_1_input_a_signal;
wire signed [18:0] complex_multi_loader_insts_5_multiplier_2_input_a_signal;
wire signed [18:0] complex_multi_loader_insts_5_multiplier_2_input_b_signal;
reg signed [17:0] complex_multi_loader_insts_5_input_b_imag;
reg signed [17:0] complex_multi_loader_insts_5_input_b_real;
wire signed [18:0] complex_multi_loader_insts_5_multiplier_3_input_b_signal;
wire signed [35:0] complex_multi_adder_insts_4_multiplier_1_output;
wire signed [35:0] complex_multi_adder_insts_4_multiplier_2_output;
wire signed [35:0] complex_multi_adder_insts_4_multiplier_3_output;
wire signed [18:0] complex_multi_loader_insts_4_multiplier_1_input_b_signal;
wire signed [18:0] complex_multi_loader_insts_4_multiplier_3_input_a_signal;
wire signed [18:0] complex_multi_loader_insts_4_multiplier_1_input_a_signal;
wire signed [18:0] complex_multi_loader_insts_4_multiplier_2_input_a_signal;
wire signed [18:0] complex_multi_loader_insts_4_multiplier_2_input_b_signal;
reg signed [17:0] complex_multi_loader_insts_4_input_b_imag;
reg signed [17:0] complex_multi_loader_insts_4_input_b_real;
wire signed [18:0] complex_multi_loader_insts_4_multiplier_3_input_b_signal;
wire signed [35:0] complex_adder_insts_1_input_b_imag;
wire signed [35:0] complex_adder_insts_1_input_a_real;
wire signed [35:0] complex_adder_insts_1_input_b_real;
wire signed [35:0] complex_adder_insts_1_input_a_imag;
wire signed [35:0] complex_multi_adder_insts_3_multiplier_1_output;
wire signed [35:0] complex_multi_adder_insts_3_multiplier_2_output;
wire signed [35:0] complex_multi_adder_insts_3_multiplier_3_output;
wire signed [18:0] complex_multi_loader_insts_3_multiplier_1_input_b_signal;
wire signed [18:0] complex_multi_loader_insts_3_multiplier_3_input_a_signal;
wire signed [18:0] complex_multi_loader_insts_3_multiplier_1_input_a_signal;
wire signed [18:0] complex_multi_loader_insts_3_multiplier_2_input_a_signal;
wire signed [18:0] complex_multi_loader_insts_3_multiplier_2_input_b_signal;
reg signed [17:0] complex_multi_loader_insts_3_input_b_imag;
reg signed [17:0] complex_multi_loader_insts_3_input_b_real;
wire signed [18:0] complex_multi_loader_insts_3_multiplier_3_input_b_signal;
wire signed [35:0] complex_multi_adder_insts_2_multiplier_1_output;
wire signed [35:0] complex_multi_adder_insts_2_multiplier_2_output;
wire signed [35:0] complex_multi_adder_insts_2_multiplier_3_output;
wire signed [18:0] complex_multi_loader_insts_2_multiplier_1_input_b_signal;
wire signed [18:0] complex_multi_loader_insts_2_multiplier_3_input_a_signal;
wire signed [18:0] complex_multi_loader_insts_2_multiplier_1_input_a_signal;
wire signed [18:0] complex_multi_loader_insts_2_multiplier_2_input_a_signal;
wire signed [18:0] complex_multi_loader_insts_2_multiplier_2_input_b_signal;
reg signed [17:0] complex_multi_loader_insts_2_input_b_imag;
reg signed [17:0] complex_multi_loader_insts_2_input_b_real;
wire signed [18:0] complex_multi_loader_insts_2_multiplier_3_input_b_signal;
wire signed [35:0] complex_adder_insts_0_input_b_imag;
wire signed [35:0] complex_adder_insts_0_input_a_real;
wire signed [35:0] complex_adder_insts_0_input_b_real;
wire signed [35:0] complex_adder_insts_0_input_a_imag;
wire signed [35:0] complex_multi_adder_insts_1_multiplier_1_output;
wire signed [35:0] complex_multi_adder_insts_1_multiplier_2_output;
wire signed [35:0] complex_multi_adder_insts_1_multiplier_3_output;
wire signed [18:0] complex_multi_loader_insts_1_multiplier_1_input_b_signal;
wire signed [18:0] complex_multi_loader_insts_1_multiplier_3_input_a_signal;
wire signed [18:0] complex_multi_loader_insts_1_multiplier_1_input_a_signal;
wire signed [18:0] complex_multi_loader_insts_1_multiplier_2_input_a_signal;
wire signed [18:0] complex_multi_loader_insts_1_multiplier_2_input_b_signal;
reg signed [17:0] complex_multi_loader_insts_1_input_b_imag;
reg signed [17:0] complex_multi_loader_insts_1_input_b_real;
wire signed [18:0] complex_multi_loader_insts_1_multiplier_3_input_b_signal;
wire signed [35:0] complex_multi_adder_insts_0_multiplier_1_output;
wire signed [35:0] complex_multi_adder_insts_0_multiplier_2_output;
wire signed [35:0] complex_multi_adder_insts_0_multiplier_3_output;
wire signed [18:0] complex_multi_loader_insts_0_multiplier_1_input_b_signal;
wire signed [18:0] complex_multi_loader_insts_0_multiplier_3_input_a_signal;
wire signed [18:0] complex_multi_loader_insts_0_multiplier_1_input_a_signal;
wire signed [18:0] complex_multi_loader_insts_0_multiplier_2_input_a_signal;
wire signed [18:0] complex_multi_loader_insts_0_multiplier_2_input_b_signal;
reg signed [17:0] complex_multi_loader_insts_0_input_b_imag;
reg signed [17:0] complex_multi_loader_insts_0_input_b_real;
wire signed [18:0] complex_multi_loader_insts_0_multiplier_3_input_b_signal;

reg signed [35:0] process_inst_output_buffer_imag [0:16-1];
reg signed [40:0] process_inst_complex_adders_output_real [0:15-1];
reg signed [35:0] process_inst_output_buffer_real [0:16-1];
reg signed [15:0] process_inst_input_buffer_imag [0:16-1];
reg signed [40:0] process_inst_complex_adders_output_imag [0:15-1];
reg signed [15:0] process_inst_input_buffer_real [0:16-1];




always @(posedge input_trigger, posedge processing_input_enable, posedge reset, negedge input_trigger) begin: VERILOGVERSION_CUT_INST_LOGIC_BASECLASS_LOGIC_RECEIVE_INST_RECEIVING_LOGIC
    if ((reset == 1)) begin
        receive_inst_input_count <= 0;
        input_enable <= 1;
        processing_input_trigger <= 0;
        receiving_flag <= 0;
    end
    else if (((processing_input_enable == 1) && (input_trigger == 1))) begin
        if ((receive_inst_input_count < (16 - 1))) begin
            process_inst_input_buffer_real[receive_inst_input_count] <= input_line_real;
            process_inst_input_buffer_imag[receive_inst_input_count] <= input_line_imag;
            input_enable <= 0;
            processing_input_trigger <= 0;
            receive_inst_input_count <= (receive_inst_input_count + 1);
            receiving_flag <= 1;
        end
        else begin
            $write("%0d", $time);
            $write(": receive logic for ");
            $write("%0d", receive_inst_input_count);
            $write("\n");
            process_inst_input_buffer_real[receive_inst_input_count] <= input_line_real;
            process_inst_input_buffer_imag[receive_inst_input_count] <= input_line_imag;
            receive_inst_input_count <= 0;
            input_enable <= 0;
            receiving_flag <= 0;
            processing_input_trigger <= 1;
        end
    end
    else if (((input_trigger == 0) && receiving_flag)) begin
        input_enable <= (!input_enable);
    end
    else begin
        processing_input_trigger <= 0;
    end
    // elif(input_trigger): #If a new value is input, but the processor is busy, stall the input by lowering enable flag
    // #if(self.verbosity): print "processor busy - input stalled"
    // if (receiving_flag):
    //   input_enable.next = 1
    //   
    // else:
    //   input_enable.next = 0
end


always @(posedge processing_output_trigger, posedge output_enable, posedge reset, negedge output_enable) begin: VERILOGVERSION_CUT_INST_LOGIC_BASECLASS_LOGIC_TRANSMIT_INST_TRANSMITING_LOGIC
    if ((reset == 1)) begin
        transmit_inst_output_count <= 0;
        output_line_real <= 0;
        output_line_imag <= 0;
        processing_output_enable <= 1;
        output_trigger <= 0;
        transmitting_flag <= 0;
    end
    else if (((processing_output_trigger == 1) && (output_enable == 1))) begin
        if ((transmit_inst_output_count < 16)) begin
            output_line_real <= process_inst_output_buffer_real[transmit_inst_output_count];
            output_line_imag <= process_inst_output_buffer_imag[transmit_inst_output_count];
            processing_output_enable <= 0;
            output_trigger <= 1;
            transmitting_flag <= 1;
            transmit_inst_output_count <= (transmit_inst_output_count + 1);
        end
        else begin
            output_trigger <= 1;
            transmit_inst_output_count <= 0;
            transmitting_flag <= 0;
            processing_output_enable <= 1;
        end
    end
    else if (((output_enable == 0) && transmitting_flag)) begin
        output_trigger <= 0;
    end
    else if (processing_output_trigger) begin
        processing_output_enable <= 0;
    end
    else begin
        output_trigger <= 0;
    end
end


always @(complex_adder_insts_14_output_a_trigger, posedge process_inst_iteration_start) begin: VERILOGVERSION_CUT_INST_LOGIC_BASECLASS_LOGIC_PROCESS_INST_PROCESSING_ITERATION_LOGIC
    if (process_inst_iteration_start) begin
        if ((process_inst_loop_count < 2)) begin
            process_inst_processing_iteration <= (!process_inst_processing_iteration);
            process_inst_loop_count <= (process_inst_loop_count + 1);
        end
        else if ((process_inst_iteration_count < (16 - 1))) begin
            process_inst_iteration_finished <= 0;
            process_inst_processing_iteration <= (!process_inst_processing_iteration);
            process_inst_loop_count <= 0;
            process_inst_output_buffer_real[process_inst_iteration_count] <= process_inst_complex_adders_output_real[-1];
            process_inst_output_buffer_imag[process_inst_iteration_count] <= process_inst_complex_adders_output_imag[-1];
            process_inst_iteration_count <= (process_inst_iteration_count + 1);
        end
        else begin
            process_inst_output_buffer_real[process_inst_iteration_count] <= process_inst_complex_adders_output_real[-1];
            process_inst_output_buffer_imag[process_inst_iteration_count] <= process_inst_complex_adders_output_imag[-1];
            process_inst_iteration_count <= 0;
            process_inst_iteration_finished <= 1;
            process_inst_loop_count <= 0;
        end
    end
end


always @(posedge processing_input_trigger, posedge processing_output_enable, posedge reset, posedge process_inst_iteration_finished) begin: VERILOGVERSION_CUT_INST_LOGIC_BASECLASS_LOGIC_PROCESS_INST_PROCESSING_LOGIC
    if (reset) begin
        processing_output_trigger <= 0;
        processing_input_enable <= 1;
        process_inst_iteration_start <= 0;
    end
    else if ((processing_output_enable && processing_input_trigger && (!process_inst_iteration_finished))) begin
        process_inst_iteration_start <= 1;
        processing_output_trigger <= 0;
        processing_input_enable <= 0;
    end
    else if ((processing_input_trigger && (!process_inst_iteration_finished) && (!processing_output_enable))) begin
        processing_input_enable <= 0;
    end
    else if (process_inst_iteration_finished) begin
        process_inst_iteration_start <= 0;
        processing_output_trigger <= 1;
        processing_input_enable <= 1;
    end
    else begin
        processing_output_trigger <= 0;
        processing_input_enable <= 1;
    end
end



assign complex_adder_insts_0_input_a_real = (complex_multi_adder_insts_0_multiplier_1_output - complex_multi_adder_insts_0_multiplier_2_output);
assign complex_adder_insts_0_input_a_imag = (complex_multi_adder_insts_0_multiplier_1_output + complex_multi_adder_insts_0_multiplier_3_output);



assign complex_adder_insts_0_input_b_real = (complex_multi_adder_insts_1_multiplier_1_output - complex_multi_adder_insts_1_multiplier_2_output);
assign complex_adder_insts_0_input_b_imag = (complex_multi_adder_insts_1_multiplier_1_output + complex_multi_adder_insts_1_multiplier_3_output);



assign complex_adder_insts_1_input_a_real = (complex_multi_adder_insts_2_multiplier_1_output - complex_multi_adder_insts_2_multiplier_2_output);
assign complex_adder_insts_1_input_a_imag = (complex_multi_adder_insts_2_multiplier_1_output + complex_multi_adder_insts_2_multiplier_3_output);



assign complex_adder_insts_1_input_b_real = (complex_multi_adder_insts_3_multiplier_1_output - complex_multi_adder_insts_3_multiplier_2_output);
assign complex_adder_insts_1_input_b_imag = (complex_multi_adder_insts_3_multiplier_1_output + complex_multi_adder_insts_3_multiplier_3_output);



assign complex_adder_insts_2_input_a_real = (complex_multi_adder_insts_4_multiplier_1_output - complex_multi_adder_insts_4_multiplier_2_output);
assign complex_adder_insts_2_input_a_imag = (complex_multi_adder_insts_4_multiplier_1_output + complex_multi_adder_insts_4_multiplier_3_output);



assign complex_adder_insts_2_input_b_real = (complex_multi_adder_insts_5_multiplier_1_output - complex_multi_adder_insts_5_multiplier_2_output);
assign complex_adder_insts_2_input_b_imag = (complex_multi_adder_insts_5_multiplier_1_output + complex_multi_adder_insts_5_multiplier_3_output);



assign complex_adder_insts_3_input_a_real = (complex_multi_adder_insts_6_multiplier_1_output - complex_multi_adder_insts_6_multiplier_2_output);
assign complex_adder_insts_3_input_a_imag = (complex_multi_adder_insts_6_multiplier_1_output + complex_multi_adder_insts_6_multiplier_3_output);



assign complex_adder_insts_3_input_b_real = (complex_multi_adder_insts_7_multiplier_1_output - complex_multi_adder_insts_7_multiplier_2_output);
assign complex_adder_insts_3_input_b_imag = (complex_multi_adder_insts_7_multiplier_1_output + complex_multi_adder_insts_7_multiplier_3_output);



assign complex_adder_insts_4_input_a_real = (complex_multi_adder_insts_8_multiplier_1_output - complex_multi_adder_insts_8_multiplier_2_output);
assign complex_adder_insts_4_input_a_imag = (complex_multi_adder_insts_8_multiplier_1_output + complex_multi_adder_insts_8_multiplier_3_output);



assign complex_adder_insts_4_input_b_real = (complex_multi_adder_insts_9_multiplier_1_output - complex_multi_adder_insts_9_multiplier_2_output);
assign complex_adder_insts_4_input_b_imag = (complex_multi_adder_insts_9_multiplier_1_output + complex_multi_adder_insts_9_multiplier_3_output);



assign complex_adder_insts_5_input_a_real = (complex_multi_adder_insts_10_multiplier_1_output - complex_multi_adder_insts_10_multiplier_2_output);
assign complex_adder_insts_5_input_a_imag = (complex_multi_adder_insts_10_multiplier_1_output + complex_multi_adder_insts_10_multiplier_3_output);



assign complex_adder_insts_5_input_b_real = (complex_multi_adder_insts_11_multiplier_1_output - complex_multi_adder_insts_11_multiplier_2_output);
assign complex_adder_insts_5_input_b_imag = (complex_multi_adder_insts_11_multiplier_1_output + complex_multi_adder_insts_11_multiplier_3_output);



assign complex_adder_insts_6_input_a_real = (complex_multi_adder_insts_12_multiplier_1_output - complex_multi_adder_insts_12_multiplier_2_output);
assign complex_adder_insts_6_input_a_imag = (complex_multi_adder_insts_12_multiplier_1_output + complex_multi_adder_insts_12_multiplier_3_output);



assign complex_adder_insts_6_input_b_real = (complex_multi_adder_insts_13_multiplier_1_output - complex_multi_adder_insts_13_multiplier_2_output);
assign complex_adder_insts_6_input_b_imag = (complex_multi_adder_insts_13_multiplier_1_output + complex_multi_adder_insts_13_multiplier_3_output);



assign complex_adder_insts_7_input_a_real = (complex_multi_adder_insts_14_multiplier_1_output - complex_multi_adder_insts_14_multiplier_2_output);
assign complex_adder_insts_7_input_a_imag = (complex_multi_adder_insts_14_multiplier_1_output + complex_multi_adder_insts_14_multiplier_3_output);



assign complex_adder_insts_7_input_b_real = (complex_multi_adder_insts_15_multiplier_1_output - complex_multi_adder_insts_15_multiplier_2_output);
assign complex_adder_insts_7_input_b_imag = (complex_multi_adder_insts_15_multiplier_1_output + complex_multi_adder_insts_15_multiplier_3_output);


always @(process_inst_iteration_count) begin: VERILOGVERSION_CUT_INST_LOGIC_TF_UNIT_INSTS_0_READ
    case (process_inst_iteration_count)
        0: complex_multi_loader_insts_0_input_b_real = 32767;
        1: complex_multi_loader_insts_0_input_b_real = 32767;
        2: complex_multi_loader_insts_0_input_b_real = 32767;
        3: complex_multi_loader_insts_0_input_b_real = 32767;
        4: complex_multi_loader_insts_0_input_b_real = 32767;
        5: complex_multi_loader_insts_0_input_b_real = 32767;
        6: complex_multi_loader_insts_0_input_b_real = 32767;
        7: complex_multi_loader_insts_0_input_b_real = 32767;
        8: complex_multi_loader_insts_0_input_b_real = 32767;
        9: complex_multi_loader_insts_0_input_b_real = 32767;
        10: complex_multi_loader_insts_0_input_b_real = 32767;
        11: complex_multi_loader_insts_0_input_b_real = 32767;
        12: complex_multi_loader_insts_0_input_b_real = 32767;
        13: complex_multi_loader_insts_0_input_b_real = 32767;
        14: complex_multi_loader_insts_0_input_b_real = 32767;
        default: complex_multi_loader_insts_0_input_b_real = 32767;
    endcase
end


always @(process_inst_iteration_count) begin: VERILOGVERSION_CUT_INST_LOGIC_TF_UNIT_INSTS_1_READ
    case (process_inst_iteration_count)
        0: complex_multi_loader_insts_0_input_b_imag = 0;
        1: complex_multi_loader_insts_0_input_b_imag = 0;
        2: complex_multi_loader_insts_0_input_b_imag = 0;
        3: complex_multi_loader_insts_0_input_b_imag = 0;
        4: complex_multi_loader_insts_0_input_b_imag = 0;
        5: complex_multi_loader_insts_0_input_b_imag = 0;
        6: complex_multi_loader_insts_0_input_b_imag = 0;
        7: complex_multi_loader_insts_0_input_b_imag = 0;
        8: complex_multi_loader_insts_0_input_b_imag = 0;
        9: complex_multi_loader_insts_0_input_b_imag = 0;
        10: complex_multi_loader_insts_0_input_b_imag = 0;
        11: complex_multi_loader_insts_0_input_b_imag = 0;
        12: complex_multi_loader_insts_0_input_b_imag = 0;
        13: complex_multi_loader_insts_0_input_b_imag = 0;
        14: complex_multi_loader_insts_0_input_b_imag = 0;
        default: complex_multi_loader_insts_0_input_b_imag = 0;
    endcase
end


always @(process_inst_iteration_count) begin: VERILOGVERSION_CUT_INST_LOGIC_TF_UNIT_INSTS_2_READ
    case (process_inst_iteration_count)
        0: complex_multi_loader_insts_1_input_b_real = 32767;
        1: complex_multi_loader_insts_1_input_b_real = 30273;
        2: complex_multi_loader_insts_1_input_b_real = 23170;
        3: complex_multi_loader_insts_1_input_b_real = 12539;
        4: complex_multi_loader_insts_1_input_b_real = 0;
        5: complex_multi_loader_insts_1_input_b_real = -12539;
        6: complex_multi_loader_insts_1_input_b_real = -23170;
        7: complex_multi_loader_insts_1_input_b_real = -30273;
        8: complex_multi_loader_insts_1_input_b_real = -32768;
        9: complex_multi_loader_insts_1_input_b_real = -30273;
        10: complex_multi_loader_insts_1_input_b_real = -23170;
        11: complex_multi_loader_insts_1_input_b_real = -12539;
        12: complex_multi_loader_insts_1_input_b_real = 0;
        13: complex_multi_loader_insts_1_input_b_real = 12539;
        14: complex_multi_loader_insts_1_input_b_real = 23170;
        default: complex_multi_loader_insts_1_input_b_real = 30273;
    endcase
end


always @(process_inst_iteration_count) begin: VERILOGVERSION_CUT_INST_LOGIC_TF_UNIT_INSTS_3_READ
    case (process_inst_iteration_count)
        0: complex_multi_loader_insts_1_input_b_imag = 0;
        1: complex_multi_loader_insts_1_input_b_imag = -12539;
        2: complex_multi_loader_insts_1_input_b_imag = -23170;
        3: complex_multi_loader_insts_1_input_b_imag = -30273;
        4: complex_multi_loader_insts_1_input_b_imag = -32768;
        5: complex_multi_loader_insts_1_input_b_imag = -30273;
        6: complex_multi_loader_insts_1_input_b_imag = -23170;
        7: complex_multi_loader_insts_1_input_b_imag = -12539;
        8: complex_multi_loader_insts_1_input_b_imag = 0;
        9: complex_multi_loader_insts_1_input_b_imag = 12539;
        10: complex_multi_loader_insts_1_input_b_imag = 23170;
        11: complex_multi_loader_insts_1_input_b_imag = 30273;
        12: complex_multi_loader_insts_1_input_b_imag = 32767;
        13: complex_multi_loader_insts_1_input_b_imag = 30273;
        14: complex_multi_loader_insts_1_input_b_imag = 23170;
        default: complex_multi_loader_insts_1_input_b_imag = 12539;
    endcase
end


always @(process_inst_iteration_count) begin: VERILOGVERSION_CUT_INST_LOGIC_TF_UNIT_INSTS_4_READ
    case (process_inst_iteration_count)
        0: complex_multi_loader_insts_2_input_b_real = 32767;
        1: complex_multi_loader_insts_2_input_b_real = 23170;
        2: complex_multi_loader_insts_2_input_b_real = 0;
        3: complex_multi_loader_insts_2_input_b_real = -23170;
        4: complex_multi_loader_insts_2_input_b_real = -32768;
        5: complex_multi_loader_insts_2_input_b_real = -23170;
        6: complex_multi_loader_insts_2_input_b_real = 0;
        7: complex_multi_loader_insts_2_input_b_real = 23170;
        8: complex_multi_loader_insts_2_input_b_real = 32767;
        9: complex_multi_loader_insts_2_input_b_real = 23170;
        10: complex_multi_loader_insts_2_input_b_real = 0;
        11: complex_multi_loader_insts_2_input_b_real = -23170;
        12: complex_multi_loader_insts_2_input_b_real = -32768;
        13: complex_multi_loader_insts_2_input_b_real = -23170;
        14: complex_multi_loader_insts_2_input_b_real = 0;
        default: complex_multi_loader_insts_2_input_b_real = 23170;
    endcase
end


always @(process_inst_iteration_count) begin: VERILOGVERSION_CUT_INST_LOGIC_TF_UNIT_INSTS_5_READ
    case (process_inst_iteration_count)
        0: complex_multi_loader_insts_2_input_b_imag = 0;
        1: complex_multi_loader_insts_2_input_b_imag = -23170;
        2: complex_multi_loader_insts_2_input_b_imag = -32768;
        3: complex_multi_loader_insts_2_input_b_imag = -23170;
        4: complex_multi_loader_insts_2_input_b_imag = 0;
        5: complex_multi_loader_insts_2_input_b_imag = 23170;
        6: complex_multi_loader_insts_2_input_b_imag = 32767;
        7: complex_multi_loader_insts_2_input_b_imag = 23170;
        8: complex_multi_loader_insts_2_input_b_imag = 0;
        9: complex_multi_loader_insts_2_input_b_imag = -23170;
        10: complex_multi_loader_insts_2_input_b_imag = -32768;
        11: complex_multi_loader_insts_2_input_b_imag = -23170;
        12: complex_multi_loader_insts_2_input_b_imag = 0;
        13: complex_multi_loader_insts_2_input_b_imag = 23170;
        14: complex_multi_loader_insts_2_input_b_imag = 32767;
        default: complex_multi_loader_insts_2_input_b_imag = 23170;
    endcase
end


always @(process_inst_iteration_count) begin: VERILOGVERSION_CUT_INST_LOGIC_TF_UNIT_INSTS_6_READ
    case (process_inst_iteration_count)
        0: complex_multi_loader_insts_3_input_b_real = 32767;
        1: complex_multi_loader_insts_3_input_b_real = 12539;
        2: complex_multi_loader_insts_3_input_b_real = -23170;
        3: complex_multi_loader_insts_3_input_b_real = -30273;
        4: complex_multi_loader_insts_3_input_b_real = 0;
        5: complex_multi_loader_insts_3_input_b_real = 30273;
        6: complex_multi_loader_insts_3_input_b_real = 23170;
        7: complex_multi_loader_insts_3_input_b_real = -12539;
        8: complex_multi_loader_insts_3_input_b_real = -32768;
        9: complex_multi_loader_insts_3_input_b_real = -12539;
        10: complex_multi_loader_insts_3_input_b_real = 23170;
        11: complex_multi_loader_insts_3_input_b_real = 30273;
        12: complex_multi_loader_insts_3_input_b_real = 0;
        13: complex_multi_loader_insts_3_input_b_real = -30273;
        14: complex_multi_loader_insts_3_input_b_real = -23170;
        default: complex_multi_loader_insts_3_input_b_real = 12539;
    endcase
end


always @(process_inst_iteration_count) begin: VERILOGVERSION_CUT_INST_LOGIC_TF_UNIT_INSTS_7_READ
    case (process_inst_iteration_count)
        0: complex_multi_loader_insts_3_input_b_imag = 0;
        1: complex_multi_loader_insts_3_input_b_imag = -30273;
        2: complex_multi_loader_insts_3_input_b_imag = -23170;
        3: complex_multi_loader_insts_3_input_b_imag = 12539;
        4: complex_multi_loader_insts_3_input_b_imag = 32767;
        5: complex_multi_loader_insts_3_input_b_imag = 12539;
        6: complex_multi_loader_insts_3_input_b_imag = -23170;
        7: complex_multi_loader_insts_3_input_b_imag = -30273;
        8: complex_multi_loader_insts_3_input_b_imag = 0;
        9: complex_multi_loader_insts_3_input_b_imag = 30273;
        10: complex_multi_loader_insts_3_input_b_imag = 23170;
        11: complex_multi_loader_insts_3_input_b_imag = -12539;
        12: complex_multi_loader_insts_3_input_b_imag = -32768;
        13: complex_multi_loader_insts_3_input_b_imag = -12539;
        14: complex_multi_loader_insts_3_input_b_imag = 23170;
        default: complex_multi_loader_insts_3_input_b_imag = 30273;
    endcase
end


always @(process_inst_iteration_count) begin: VERILOGVERSION_CUT_INST_LOGIC_TF_UNIT_INSTS_8_READ
    case (process_inst_iteration_count)
        0: complex_multi_loader_insts_4_input_b_real = 32767;
        1: complex_multi_loader_insts_4_input_b_real = 0;
        2: complex_multi_loader_insts_4_input_b_real = -32768;
        3: complex_multi_loader_insts_4_input_b_real = 0;
        4: complex_multi_loader_insts_4_input_b_real = 32767;
        5: complex_multi_loader_insts_4_input_b_real = 0;
        6: complex_multi_loader_insts_4_input_b_real = -32768;
        7: complex_multi_loader_insts_4_input_b_real = 0;
        8: complex_multi_loader_insts_4_input_b_real = 32767;
        9: complex_multi_loader_insts_4_input_b_real = 0;
        10: complex_multi_loader_insts_4_input_b_real = -32768;
        11: complex_multi_loader_insts_4_input_b_real = 0;
        12: complex_multi_loader_insts_4_input_b_real = 32767;
        13: complex_multi_loader_insts_4_input_b_real = 0;
        14: complex_multi_loader_insts_4_input_b_real = -32768;
        default: complex_multi_loader_insts_4_input_b_real = 0;
    endcase
end


always @(process_inst_iteration_count) begin: VERILOGVERSION_CUT_INST_LOGIC_TF_UNIT_INSTS_9_READ
    case (process_inst_iteration_count)
        0: complex_multi_loader_insts_4_input_b_imag = 0;
        1: complex_multi_loader_insts_4_input_b_imag = -32768;
        2: complex_multi_loader_insts_4_input_b_imag = 0;
        3: complex_multi_loader_insts_4_input_b_imag = 32767;
        4: complex_multi_loader_insts_4_input_b_imag = 0;
        5: complex_multi_loader_insts_4_input_b_imag = -32768;
        6: complex_multi_loader_insts_4_input_b_imag = 0;
        7: complex_multi_loader_insts_4_input_b_imag = 32767;
        8: complex_multi_loader_insts_4_input_b_imag = 0;
        9: complex_multi_loader_insts_4_input_b_imag = -32768;
        10: complex_multi_loader_insts_4_input_b_imag = 0;
        11: complex_multi_loader_insts_4_input_b_imag = 32767;
        12: complex_multi_loader_insts_4_input_b_imag = 0;
        13: complex_multi_loader_insts_4_input_b_imag = -32768;
        14: complex_multi_loader_insts_4_input_b_imag = 0;
        default: complex_multi_loader_insts_4_input_b_imag = 32767;
    endcase
end


always @(process_inst_iteration_count) begin: VERILOGVERSION_CUT_INST_LOGIC_TF_UNIT_INSTS_10_READ
    case (process_inst_iteration_count)
        0: complex_multi_loader_insts_5_input_b_real = 32767;
        1: complex_multi_loader_insts_5_input_b_real = -12539;
        2: complex_multi_loader_insts_5_input_b_real = -23170;
        3: complex_multi_loader_insts_5_input_b_real = 30273;
        4: complex_multi_loader_insts_5_input_b_real = 0;
        5: complex_multi_loader_insts_5_input_b_real = -30273;
        6: complex_multi_loader_insts_5_input_b_real = 23170;
        7: complex_multi_loader_insts_5_input_b_real = 12539;
        8: complex_multi_loader_insts_5_input_b_real = -32768;
        9: complex_multi_loader_insts_5_input_b_real = 12539;
        10: complex_multi_loader_insts_5_input_b_real = 23170;
        11: complex_multi_loader_insts_5_input_b_real = -30273;
        12: complex_multi_loader_insts_5_input_b_real = 0;
        13: complex_multi_loader_insts_5_input_b_real = 30273;
        14: complex_multi_loader_insts_5_input_b_real = -23170;
        default: complex_multi_loader_insts_5_input_b_real = -12539;
    endcase
end


always @(process_inst_iteration_count) begin: VERILOGVERSION_CUT_INST_LOGIC_TF_UNIT_INSTS_11_READ
    case (process_inst_iteration_count)
        0: complex_multi_loader_insts_5_input_b_imag = 0;
        1: complex_multi_loader_insts_5_input_b_imag = -30273;
        2: complex_multi_loader_insts_5_input_b_imag = 23170;
        3: complex_multi_loader_insts_5_input_b_imag = 12539;
        4: complex_multi_loader_insts_5_input_b_imag = -32768;
        5: complex_multi_loader_insts_5_input_b_imag = 12539;
        6: complex_multi_loader_insts_5_input_b_imag = 23170;
        7: complex_multi_loader_insts_5_input_b_imag = -30273;
        8: complex_multi_loader_insts_5_input_b_imag = 0;
        9: complex_multi_loader_insts_5_input_b_imag = 30273;
        10: complex_multi_loader_insts_5_input_b_imag = -23170;
        11: complex_multi_loader_insts_5_input_b_imag = -12539;
        12: complex_multi_loader_insts_5_input_b_imag = 32767;
        13: complex_multi_loader_insts_5_input_b_imag = -12539;
        14: complex_multi_loader_insts_5_input_b_imag = -23170;
        default: complex_multi_loader_insts_5_input_b_imag = 30273;
    endcase
end


always @(process_inst_iteration_count) begin: VERILOGVERSION_CUT_INST_LOGIC_TF_UNIT_INSTS_12_READ
    case (process_inst_iteration_count)
        0: complex_multi_loader_insts_6_input_b_real = 32767;
        1: complex_multi_loader_insts_6_input_b_real = -23170;
        2: complex_multi_loader_insts_6_input_b_real = 0;
        3: complex_multi_loader_insts_6_input_b_real = 23170;
        4: complex_multi_loader_insts_6_input_b_real = -32768;
        5: complex_multi_loader_insts_6_input_b_real = 23170;
        6: complex_multi_loader_insts_6_input_b_real = 0;
        7: complex_multi_loader_insts_6_input_b_real = -23170;
        8: complex_multi_loader_insts_6_input_b_real = 32767;
        9: complex_multi_loader_insts_6_input_b_real = -23170;
        10: complex_multi_loader_insts_6_input_b_real = 0;
        11: complex_multi_loader_insts_6_input_b_real = 23170;
        12: complex_multi_loader_insts_6_input_b_real = -32768;
        13: complex_multi_loader_insts_6_input_b_real = 23170;
        14: complex_multi_loader_insts_6_input_b_real = 0;
        default: complex_multi_loader_insts_6_input_b_real = -23170;
    endcase
end


always @(process_inst_iteration_count) begin: VERILOGVERSION_CUT_INST_LOGIC_TF_UNIT_INSTS_13_READ
    case (process_inst_iteration_count)
        0: complex_multi_loader_insts_6_input_b_imag = 0;
        1: complex_multi_loader_insts_6_input_b_imag = -23170;
        2: complex_multi_loader_insts_6_input_b_imag = 32767;
        3: complex_multi_loader_insts_6_input_b_imag = -23170;
        4: complex_multi_loader_insts_6_input_b_imag = 0;
        5: complex_multi_loader_insts_6_input_b_imag = 23170;
        6: complex_multi_loader_insts_6_input_b_imag = -32768;
        7: complex_multi_loader_insts_6_input_b_imag = 23170;
        8: complex_multi_loader_insts_6_input_b_imag = 0;
        9: complex_multi_loader_insts_6_input_b_imag = -23170;
        10: complex_multi_loader_insts_6_input_b_imag = 32767;
        11: complex_multi_loader_insts_6_input_b_imag = -23170;
        12: complex_multi_loader_insts_6_input_b_imag = 0;
        13: complex_multi_loader_insts_6_input_b_imag = 23170;
        14: complex_multi_loader_insts_6_input_b_imag = -32768;
        default: complex_multi_loader_insts_6_input_b_imag = 23170;
    endcase
end


always @(process_inst_iteration_count) begin: VERILOGVERSION_CUT_INST_LOGIC_TF_UNIT_INSTS_14_READ
    case (process_inst_iteration_count)
        0: complex_multi_loader_insts_7_input_b_real = 32767;
        1: complex_multi_loader_insts_7_input_b_real = -30273;
        2: complex_multi_loader_insts_7_input_b_real = 23170;
        3: complex_multi_loader_insts_7_input_b_real = -12539;
        4: complex_multi_loader_insts_7_input_b_real = 0;
        5: complex_multi_loader_insts_7_input_b_real = 12539;
        6: complex_multi_loader_insts_7_input_b_real = -23170;
        7: complex_multi_loader_insts_7_input_b_real = 30273;
        8: complex_multi_loader_insts_7_input_b_real = -32768;
        9: complex_multi_loader_insts_7_input_b_real = 30273;
        10: complex_multi_loader_insts_7_input_b_real = -23170;
        11: complex_multi_loader_insts_7_input_b_real = 12539;
        12: complex_multi_loader_insts_7_input_b_real = 0;
        13: complex_multi_loader_insts_7_input_b_real = -12539;
        14: complex_multi_loader_insts_7_input_b_real = 23170;
        default: complex_multi_loader_insts_7_input_b_real = -30273;
    endcase
end


always @(process_inst_iteration_count) begin: VERILOGVERSION_CUT_INST_LOGIC_TF_UNIT_INSTS_15_READ
    case (process_inst_iteration_count)
        0: complex_multi_loader_insts_7_input_b_imag = 0;
        1: complex_multi_loader_insts_7_input_b_imag = -12539;
        2: complex_multi_loader_insts_7_input_b_imag = 23170;
        3: complex_multi_loader_insts_7_input_b_imag = -30273;
        4: complex_multi_loader_insts_7_input_b_imag = 32767;
        5: complex_multi_loader_insts_7_input_b_imag = -30273;
        6: complex_multi_loader_insts_7_input_b_imag = 23170;
        7: complex_multi_loader_insts_7_input_b_imag = -12539;
        8: complex_multi_loader_insts_7_input_b_imag = 0;
        9: complex_multi_loader_insts_7_input_b_imag = 12539;
        10: complex_multi_loader_insts_7_input_b_imag = -23170;
        11: complex_multi_loader_insts_7_input_b_imag = 30273;
        12: complex_multi_loader_insts_7_input_b_imag = -32768;
        13: complex_multi_loader_insts_7_input_b_imag = 30273;
        14: complex_multi_loader_insts_7_input_b_imag = -23170;
        default: complex_multi_loader_insts_7_input_b_imag = 12539;
    endcase
end


always @(process_inst_iteration_count) begin: VERILOGVERSION_CUT_INST_LOGIC_TF_UNIT_INSTS_16_READ
    case (process_inst_iteration_count)
        0: complex_multi_loader_insts_8_input_b_real = 32767;
        1: complex_multi_loader_insts_8_input_b_real = -32768;
        2: complex_multi_loader_insts_8_input_b_real = 32767;
        3: complex_multi_loader_insts_8_input_b_real = -32768;
        4: complex_multi_loader_insts_8_input_b_real = 32767;
        5: complex_multi_loader_insts_8_input_b_real = -32768;
        6: complex_multi_loader_insts_8_input_b_real = 32767;
        7: complex_multi_loader_insts_8_input_b_real = -32768;
        8: complex_multi_loader_insts_8_input_b_real = 32767;
        9: complex_multi_loader_insts_8_input_b_real = -32768;
        10: complex_multi_loader_insts_8_input_b_real = 32767;
        11: complex_multi_loader_insts_8_input_b_real = -32768;
        12: complex_multi_loader_insts_8_input_b_real = 32767;
        13: complex_multi_loader_insts_8_input_b_real = -32768;
        14: complex_multi_loader_insts_8_input_b_real = 32767;
        default: complex_multi_loader_insts_8_input_b_real = -32768;
    endcase
end


always @(process_inst_iteration_count) begin: VERILOGVERSION_CUT_INST_LOGIC_TF_UNIT_INSTS_17_READ
    case (process_inst_iteration_count)
        0: complex_multi_loader_insts_8_input_b_imag = 0;
        1: complex_multi_loader_insts_8_input_b_imag = 0;
        2: complex_multi_loader_insts_8_input_b_imag = 0;
        3: complex_multi_loader_insts_8_input_b_imag = 0;
        4: complex_multi_loader_insts_8_input_b_imag = 0;
        5: complex_multi_loader_insts_8_input_b_imag = 0;
        6: complex_multi_loader_insts_8_input_b_imag = 0;
        7: complex_multi_loader_insts_8_input_b_imag = 0;
        8: complex_multi_loader_insts_8_input_b_imag = 0;
        9: complex_multi_loader_insts_8_input_b_imag = 0;
        10: complex_multi_loader_insts_8_input_b_imag = 0;
        11: complex_multi_loader_insts_8_input_b_imag = 0;
        12: complex_multi_loader_insts_8_input_b_imag = 0;
        13: complex_multi_loader_insts_8_input_b_imag = 0;
        14: complex_multi_loader_insts_8_input_b_imag = 0;
        default: complex_multi_loader_insts_8_input_b_imag = 0;
    endcase
end


always @(process_inst_iteration_count) begin: VERILOGVERSION_CUT_INST_LOGIC_TF_UNIT_INSTS_18_READ
    case (process_inst_iteration_count)
        0: complex_multi_loader_insts_9_input_b_real = 32767;
        1: complex_multi_loader_insts_9_input_b_real = -30273;
        2: complex_multi_loader_insts_9_input_b_real = 23170;
        3: complex_multi_loader_insts_9_input_b_real = -12539;
        4: complex_multi_loader_insts_9_input_b_real = 0;
        5: complex_multi_loader_insts_9_input_b_real = 12539;
        6: complex_multi_loader_insts_9_input_b_real = -23170;
        7: complex_multi_loader_insts_9_input_b_real = 30273;
        8: complex_multi_loader_insts_9_input_b_real = -32768;
        9: complex_multi_loader_insts_9_input_b_real = 30273;
        10: complex_multi_loader_insts_9_input_b_real = -23170;
        11: complex_multi_loader_insts_9_input_b_real = 12539;
        12: complex_multi_loader_insts_9_input_b_real = 0;
        13: complex_multi_loader_insts_9_input_b_real = -12539;
        14: complex_multi_loader_insts_9_input_b_real = 23170;
        default: complex_multi_loader_insts_9_input_b_real = -30273;
    endcase
end


always @(process_inst_iteration_count) begin: VERILOGVERSION_CUT_INST_LOGIC_TF_UNIT_INSTS_19_READ
    case (process_inst_iteration_count)
        0: complex_multi_loader_insts_9_input_b_imag = 0;
        1: complex_multi_loader_insts_9_input_b_imag = 12539;
        2: complex_multi_loader_insts_9_input_b_imag = -23170;
        3: complex_multi_loader_insts_9_input_b_imag = 30273;
        4: complex_multi_loader_insts_9_input_b_imag = -32768;
        5: complex_multi_loader_insts_9_input_b_imag = 30273;
        6: complex_multi_loader_insts_9_input_b_imag = -23170;
        7: complex_multi_loader_insts_9_input_b_imag = 12539;
        8: complex_multi_loader_insts_9_input_b_imag = 0;
        9: complex_multi_loader_insts_9_input_b_imag = -12539;
        10: complex_multi_loader_insts_9_input_b_imag = 23170;
        11: complex_multi_loader_insts_9_input_b_imag = -30273;
        12: complex_multi_loader_insts_9_input_b_imag = 32767;
        13: complex_multi_loader_insts_9_input_b_imag = -30273;
        14: complex_multi_loader_insts_9_input_b_imag = 23170;
        default: complex_multi_loader_insts_9_input_b_imag = -12539;
    endcase
end


always @(process_inst_iteration_count) begin: VERILOGVERSION_CUT_INST_LOGIC_TF_UNIT_INSTS_20_READ
    case (process_inst_iteration_count)
        0: complex_multi_loader_insts_10_input_b_real = 32767;
        1: complex_multi_loader_insts_10_input_b_real = -23170;
        2: complex_multi_loader_insts_10_input_b_real = 0;
        3: complex_multi_loader_insts_10_input_b_real = 23170;
        4: complex_multi_loader_insts_10_input_b_real = -32768;
        5: complex_multi_loader_insts_10_input_b_real = 23170;
        6: complex_multi_loader_insts_10_input_b_real = 0;
        7: complex_multi_loader_insts_10_input_b_real = -23170;
        8: complex_multi_loader_insts_10_input_b_real = 32767;
        9: complex_multi_loader_insts_10_input_b_real = -23170;
        10: complex_multi_loader_insts_10_input_b_real = 0;
        11: complex_multi_loader_insts_10_input_b_real = 23170;
        12: complex_multi_loader_insts_10_input_b_real = -32768;
        13: complex_multi_loader_insts_10_input_b_real = 23170;
        14: complex_multi_loader_insts_10_input_b_real = 0;
        default: complex_multi_loader_insts_10_input_b_real = -23170;
    endcase
end


always @(process_inst_iteration_count) begin: VERILOGVERSION_CUT_INST_LOGIC_TF_UNIT_INSTS_21_READ
    case (process_inst_iteration_count)
        0: complex_multi_loader_insts_10_input_b_imag = 0;
        1: complex_multi_loader_insts_10_input_b_imag = 23170;
        2: complex_multi_loader_insts_10_input_b_imag = -32768;
        3: complex_multi_loader_insts_10_input_b_imag = 23170;
        4: complex_multi_loader_insts_10_input_b_imag = 0;
        5: complex_multi_loader_insts_10_input_b_imag = -23170;
        6: complex_multi_loader_insts_10_input_b_imag = 32767;
        7: complex_multi_loader_insts_10_input_b_imag = -23170;
        8: complex_multi_loader_insts_10_input_b_imag = 0;
        9: complex_multi_loader_insts_10_input_b_imag = 23170;
        10: complex_multi_loader_insts_10_input_b_imag = -32768;
        11: complex_multi_loader_insts_10_input_b_imag = 23170;
        12: complex_multi_loader_insts_10_input_b_imag = 0;
        13: complex_multi_loader_insts_10_input_b_imag = -23170;
        14: complex_multi_loader_insts_10_input_b_imag = 32767;
        default: complex_multi_loader_insts_10_input_b_imag = -23170;
    endcase
end


always @(process_inst_iteration_count) begin: VERILOGVERSION_CUT_INST_LOGIC_TF_UNIT_INSTS_22_READ
    case (process_inst_iteration_count)
        0: complex_multi_loader_insts_11_input_b_real = 32767;
        1: complex_multi_loader_insts_11_input_b_real = -12539;
        2: complex_multi_loader_insts_11_input_b_real = -23170;
        3: complex_multi_loader_insts_11_input_b_real = 30273;
        4: complex_multi_loader_insts_11_input_b_real = 0;
        5: complex_multi_loader_insts_11_input_b_real = -30273;
        6: complex_multi_loader_insts_11_input_b_real = 23170;
        7: complex_multi_loader_insts_11_input_b_real = 12539;
        8: complex_multi_loader_insts_11_input_b_real = -32768;
        9: complex_multi_loader_insts_11_input_b_real = 12539;
        10: complex_multi_loader_insts_11_input_b_real = 23170;
        11: complex_multi_loader_insts_11_input_b_real = -30273;
        12: complex_multi_loader_insts_11_input_b_real = 0;
        13: complex_multi_loader_insts_11_input_b_real = 30273;
        14: complex_multi_loader_insts_11_input_b_real = -23170;
        default: complex_multi_loader_insts_11_input_b_real = -12539;
    endcase
end


always @(process_inst_iteration_count) begin: VERILOGVERSION_CUT_INST_LOGIC_TF_UNIT_INSTS_23_READ
    case (process_inst_iteration_count)
        0: complex_multi_loader_insts_11_input_b_imag = 0;
        1: complex_multi_loader_insts_11_input_b_imag = 30273;
        2: complex_multi_loader_insts_11_input_b_imag = -23170;
        3: complex_multi_loader_insts_11_input_b_imag = -12539;
        4: complex_multi_loader_insts_11_input_b_imag = 32767;
        5: complex_multi_loader_insts_11_input_b_imag = -12539;
        6: complex_multi_loader_insts_11_input_b_imag = -23170;
        7: complex_multi_loader_insts_11_input_b_imag = 30273;
        8: complex_multi_loader_insts_11_input_b_imag = 0;
        9: complex_multi_loader_insts_11_input_b_imag = -30273;
        10: complex_multi_loader_insts_11_input_b_imag = 23170;
        11: complex_multi_loader_insts_11_input_b_imag = 12539;
        12: complex_multi_loader_insts_11_input_b_imag = -32768;
        13: complex_multi_loader_insts_11_input_b_imag = 12539;
        14: complex_multi_loader_insts_11_input_b_imag = 23170;
        default: complex_multi_loader_insts_11_input_b_imag = -30273;
    endcase
end


always @(process_inst_iteration_count) begin: VERILOGVERSION_CUT_INST_LOGIC_TF_UNIT_INSTS_24_READ
    case (process_inst_iteration_count)
        0: complex_multi_loader_insts_12_input_b_real = 32767;
        1: complex_multi_loader_insts_12_input_b_real = 0;
        2: complex_multi_loader_insts_12_input_b_real = -32768;
        3: complex_multi_loader_insts_12_input_b_real = 0;
        4: complex_multi_loader_insts_12_input_b_real = 32767;
        5: complex_multi_loader_insts_12_input_b_real = 0;
        6: complex_multi_loader_insts_12_input_b_real = -32768;
        7: complex_multi_loader_insts_12_input_b_real = 0;
        8: complex_multi_loader_insts_12_input_b_real = 32767;
        9: complex_multi_loader_insts_12_input_b_real = 0;
        10: complex_multi_loader_insts_12_input_b_real = -32768;
        11: complex_multi_loader_insts_12_input_b_real = 0;
        12: complex_multi_loader_insts_12_input_b_real = 32767;
        13: complex_multi_loader_insts_12_input_b_real = 0;
        14: complex_multi_loader_insts_12_input_b_real = -32768;
        default: complex_multi_loader_insts_12_input_b_real = 0;
    endcase
end


always @(process_inst_iteration_count) begin: VERILOGVERSION_CUT_INST_LOGIC_TF_UNIT_INSTS_25_READ
    case (process_inst_iteration_count)
        0: complex_multi_loader_insts_12_input_b_imag = 0;
        1: complex_multi_loader_insts_12_input_b_imag = 32767;
        2: complex_multi_loader_insts_12_input_b_imag = 0;
        3: complex_multi_loader_insts_12_input_b_imag = -32768;
        4: complex_multi_loader_insts_12_input_b_imag = 0;
        5: complex_multi_loader_insts_12_input_b_imag = 32767;
        6: complex_multi_loader_insts_12_input_b_imag = 0;
        7: complex_multi_loader_insts_12_input_b_imag = -32768;
        8: complex_multi_loader_insts_12_input_b_imag = 0;
        9: complex_multi_loader_insts_12_input_b_imag = 32767;
        10: complex_multi_loader_insts_12_input_b_imag = 0;
        11: complex_multi_loader_insts_12_input_b_imag = -32768;
        12: complex_multi_loader_insts_12_input_b_imag = 0;
        13: complex_multi_loader_insts_12_input_b_imag = 32767;
        14: complex_multi_loader_insts_12_input_b_imag = 0;
        default: complex_multi_loader_insts_12_input_b_imag = -32768;
    endcase
end


always @(process_inst_iteration_count) begin: VERILOGVERSION_CUT_INST_LOGIC_TF_UNIT_INSTS_26_READ
    case (process_inst_iteration_count)
        0: complex_multi_loader_insts_13_input_b_real = 32767;
        1: complex_multi_loader_insts_13_input_b_real = 12539;
        2: complex_multi_loader_insts_13_input_b_real = -23170;
        3: complex_multi_loader_insts_13_input_b_real = -30273;
        4: complex_multi_loader_insts_13_input_b_real = 0;
        5: complex_multi_loader_insts_13_input_b_real = 30273;
        6: complex_multi_loader_insts_13_input_b_real = 23170;
        7: complex_multi_loader_insts_13_input_b_real = -12539;
        8: complex_multi_loader_insts_13_input_b_real = -32768;
        9: complex_multi_loader_insts_13_input_b_real = -12539;
        10: complex_multi_loader_insts_13_input_b_real = 23170;
        11: complex_multi_loader_insts_13_input_b_real = 30273;
        12: complex_multi_loader_insts_13_input_b_real = 0;
        13: complex_multi_loader_insts_13_input_b_real = -30273;
        14: complex_multi_loader_insts_13_input_b_real = -23170;
        default: complex_multi_loader_insts_13_input_b_real = 12539;
    endcase
end


always @(process_inst_iteration_count) begin: VERILOGVERSION_CUT_INST_LOGIC_TF_UNIT_INSTS_27_READ
    case (process_inst_iteration_count)
        0: complex_multi_loader_insts_13_input_b_imag = 0;
        1: complex_multi_loader_insts_13_input_b_imag = 30273;
        2: complex_multi_loader_insts_13_input_b_imag = 23170;
        3: complex_multi_loader_insts_13_input_b_imag = -12539;
        4: complex_multi_loader_insts_13_input_b_imag = -32768;
        5: complex_multi_loader_insts_13_input_b_imag = -12539;
        6: complex_multi_loader_insts_13_input_b_imag = 23170;
        7: complex_multi_loader_insts_13_input_b_imag = 30273;
        8: complex_multi_loader_insts_13_input_b_imag = 0;
        9: complex_multi_loader_insts_13_input_b_imag = -30273;
        10: complex_multi_loader_insts_13_input_b_imag = -23170;
        11: complex_multi_loader_insts_13_input_b_imag = 12539;
        12: complex_multi_loader_insts_13_input_b_imag = 32767;
        13: complex_multi_loader_insts_13_input_b_imag = 12539;
        14: complex_multi_loader_insts_13_input_b_imag = -23170;
        default: complex_multi_loader_insts_13_input_b_imag = -30273;
    endcase
end


always @(process_inst_iteration_count) begin: VERILOGVERSION_CUT_INST_LOGIC_TF_UNIT_INSTS_28_READ
    case (process_inst_iteration_count)
        0: complex_multi_loader_insts_14_input_b_real = 32767;
        1: complex_multi_loader_insts_14_input_b_real = 23170;
        2: complex_multi_loader_insts_14_input_b_real = 0;
        3: complex_multi_loader_insts_14_input_b_real = -23170;
        4: complex_multi_loader_insts_14_input_b_real = -32768;
        5: complex_multi_loader_insts_14_input_b_real = -23170;
        6: complex_multi_loader_insts_14_input_b_real = 0;
        7: complex_multi_loader_insts_14_input_b_real = 23170;
        8: complex_multi_loader_insts_14_input_b_real = 32767;
        9: complex_multi_loader_insts_14_input_b_real = 23170;
        10: complex_multi_loader_insts_14_input_b_real = 0;
        11: complex_multi_loader_insts_14_input_b_real = -23170;
        12: complex_multi_loader_insts_14_input_b_real = -32768;
        13: complex_multi_loader_insts_14_input_b_real = -23170;
        14: complex_multi_loader_insts_14_input_b_real = 0;
        default: complex_multi_loader_insts_14_input_b_real = 23170;
    endcase
end


always @(process_inst_iteration_count) begin: VERILOGVERSION_CUT_INST_LOGIC_TF_UNIT_INSTS_29_READ
    case (process_inst_iteration_count)
        0: complex_multi_loader_insts_14_input_b_imag = 0;
        1: complex_multi_loader_insts_14_input_b_imag = 23170;
        2: complex_multi_loader_insts_14_input_b_imag = 32767;
        3: complex_multi_loader_insts_14_input_b_imag = 23170;
        4: complex_multi_loader_insts_14_input_b_imag = 0;
        5: complex_multi_loader_insts_14_input_b_imag = -23170;
        6: complex_multi_loader_insts_14_input_b_imag = -32768;
        7: complex_multi_loader_insts_14_input_b_imag = -23170;
        8: complex_multi_loader_insts_14_input_b_imag = 0;
        9: complex_multi_loader_insts_14_input_b_imag = 23170;
        10: complex_multi_loader_insts_14_input_b_imag = 32767;
        11: complex_multi_loader_insts_14_input_b_imag = 23170;
        12: complex_multi_loader_insts_14_input_b_imag = 0;
        13: complex_multi_loader_insts_14_input_b_imag = -23170;
        14: complex_multi_loader_insts_14_input_b_imag = -32768;
        default: complex_multi_loader_insts_14_input_b_imag = -23170;
    endcase
end


always @(process_inst_iteration_count) begin: VERILOGVERSION_CUT_INST_LOGIC_TF_UNIT_INSTS_30_READ
    case (process_inst_iteration_count)
        0: complex_multi_loader_insts_15_input_b_real = 32767;
        1: complex_multi_loader_insts_15_input_b_real = 30273;
        2: complex_multi_loader_insts_15_input_b_real = 23170;
        3: complex_multi_loader_insts_15_input_b_real = 12539;
        4: complex_multi_loader_insts_15_input_b_real = 0;
        5: complex_multi_loader_insts_15_input_b_real = -12539;
        6: complex_multi_loader_insts_15_input_b_real = -23170;
        7: complex_multi_loader_insts_15_input_b_real = -30273;
        8: complex_multi_loader_insts_15_input_b_real = -32768;
        9: complex_multi_loader_insts_15_input_b_real = -30273;
        10: complex_multi_loader_insts_15_input_b_real = -23170;
        11: complex_multi_loader_insts_15_input_b_real = -12539;
        12: complex_multi_loader_insts_15_input_b_real = 0;
        13: complex_multi_loader_insts_15_input_b_real = 12539;
        14: complex_multi_loader_insts_15_input_b_real = 23170;
        default: complex_multi_loader_insts_15_input_b_real = 30273;
    endcase
end


always @(process_inst_iteration_count) begin: VERILOGVERSION_CUT_INST_LOGIC_TF_UNIT_INSTS_31_READ
    case (process_inst_iteration_count)
        0: complex_multi_loader_insts_15_input_b_imag = 0;
        1: complex_multi_loader_insts_15_input_b_imag = 12539;
        2: complex_multi_loader_insts_15_input_b_imag = 23170;
        3: complex_multi_loader_insts_15_input_b_imag = 30273;
        4: complex_multi_loader_insts_15_input_b_imag = 32767;
        5: complex_multi_loader_insts_15_input_b_imag = 30273;
        6: complex_multi_loader_insts_15_input_b_imag = 23170;
        7: complex_multi_loader_insts_15_input_b_imag = 12539;
        8: complex_multi_loader_insts_15_input_b_imag = 0;
        9: complex_multi_loader_insts_15_input_b_imag = -12539;
        10: complex_multi_loader_insts_15_input_b_imag = -23170;
        11: complex_multi_loader_insts_15_input_b_imag = -30273;
        12: complex_multi_loader_insts_15_input_b_imag = -32768;
        13: complex_multi_loader_insts_15_input_b_imag = -30273;
        14: complex_multi_loader_insts_15_input_b_imag = -23170;
        default: complex_multi_loader_insts_15_input_b_imag = -12539;
    endcase
end



assign complex_multi_adder_insts_0_multiplier_1_output = (complex_multi_loader_insts_0_multiplier_1_input_a_signal * complex_multi_loader_insts_0_multiplier_1_input_b_signal);



assign complex_multi_adder_insts_0_multiplier_2_output = (complex_multi_loader_insts_0_multiplier_2_input_a_signal * complex_multi_loader_insts_0_multiplier_2_input_b_signal);



assign complex_multi_adder_insts_0_multiplier_3_output = (complex_multi_loader_insts_0_multiplier_3_input_a_signal * complex_multi_loader_insts_0_multiplier_3_input_b_signal);



assign complex_multi_adder_insts_1_multiplier_1_output = (complex_multi_loader_insts_1_multiplier_1_input_a_signal * complex_multi_loader_insts_1_multiplier_1_input_b_signal);



assign complex_multi_adder_insts_1_multiplier_2_output = (complex_multi_loader_insts_1_multiplier_2_input_a_signal * complex_multi_loader_insts_1_multiplier_2_input_b_signal);



assign complex_multi_adder_insts_1_multiplier_3_output = (complex_multi_loader_insts_1_multiplier_3_input_a_signal * complex_multi_loader_insts_1_multiplier_3_input_b_signal);



assign complex_multi_adder_insts_2_multiplier_1_output = (complex_multi_loader_insts_2_multiplier_1_input_a_signal * complex_multi_loader_insts_2_multiplier_1_input_b_signal);



assign complex_multi_adder_insts_2_multiplier_2_output = (complex_multi_loader_insts_2_multiplier_2_input_a_signal * complex_multi_loader_insts_2_multiplier_2_input_b_signal);



assign complex_multi_adder_insts_2_multiplier_3_output = (complex_multi_loader_insts_2_multiplier_3_input_a_signal * complex_multi_loader_insts_2_multiplier_3_input_b_signal);



assign complex_multi_adder_insts_3_multiplier_1_output = (complex_multi_loader_insts_3_multiplier_1_input_a_signal * complex_multi_loader_insts_3_multiplier_1_input_b_signal);



assign complex_multi_adder_insts_3_multiplier_2_output = (complex_multi_loader_insts_3_multiplier_2_input_a_signal * complex_multi_loader_insts_3_multiplier_2_input_b_signal);



assign complex_multi_adder_insts_3_multiplier_3_output = (complex_multi_loader_insts_3_multiplier_3_input_a_signal * complex_multi_loader_insts_3_multiplier_3_input_b_signal);



assign complex_multi_adder_insts_4_multiplier_1_output = (complex_multi_loader_insts_4_multiplier_1_input_a_signal * complex_multi_loader_insts_4_multiplier_1_input_b_signal);



assign complex_multi_adder_insts_4_multiplier_2_output = (complex_multi_loader_insts_4_multiplier_2_input_a_signal * complex_multi_loader_insts_4_multiplier_2_input_b_signal);



assign complex_multi_adder_insts_4_multiplier_3_output = (complex_multi_loader_insts_4_multiplier_3_input_a_signal * complex_multi_loader_insts_4_multiplier_3_input_b_signal);



assign complex_multi_adder_insts_5_multiplier_1_output = (complex_multi_loader_insts_5_multiplier_1_input_a_signal * complex_multi_loader_insts_5_multiplier_1_input_b_signal);



assign complex_multi_adder_insts_5_multiplier_2_output = (complex_multi_loader_insts_5_multiplier_2_input_a_signal * complex_multi_loader_insts_5_multiplier_2_input_b_signal);



assign complex_multi_adder_insts_5_multiplier_3_output = (complex_multi_loader_insts_5_multiplier_3_input_a_signal * complex_multi_loader_insts_5_multiplier_3_input_b_signal);



assign complex_multi_adder_insts_6_multiplier_1_output = (complex_multi_loader_insts_6_multiplier_1_input_a_signal * complex_multi_loader_insts_6_multiplier_1_input_b_signal);



assign complex_multi_adder_insts_6_multiplier_2_output = (complex_multi_loader_insts_6_multiplier_2_input_a_signal * complex_multi_loader_insts_6_multiplier_2_input_b_signal);



assign complex_multi_adder_insts_6_multiplier_3_output = (complex_multi_loader_insts_6_multiplier_3_input_a_signal * complex_multi_loader_insts_6_multiplier_3_input_b_signal);



assign complex_multi_adder_insts_7_multiplier_1_output = (complex_multi_loader_insts_7_multiplier_1_input_a_signal * complex_multi_loader_insts_7_multiplier_1_input_b_signal);



assign complex_multi_adder_insts_7_multiplier_2_output = (complex_multi_loader_insts_7_multiplier_2_input_a_signal * complex_multi_loader_insts_7_multiplier_2_input_b_signal);



assign complex_multi_adder_insts_7_multiplier_3_output = (complex_multi_loader_insts_7_multiplier_3_input_a_signal * complex_multi_loader_insts_7_multiplier_3_input_b_signal);



assign complex_multi_adder_insts_8_multiplier_1_output = (complex_multi_loader_insts_8_multiplier_1_input_a_signal * complex_multi_loader_insts_8_multiplier_1_input_b_signal);



assign complex_multi_adder_insts_8_multiplier_2_output = (complex_multi_loader_insts_8_multiplier_2_input_a_signal * complex_multi_loader_insts_8_multiplier_2_input_b_signal);



assign complex_multi_adder_insts_8_multiplier_3_output = (complex_multi_loader_insts_8_multiplier_3_input_a_signal * complex_multi_loader_insts_8_multiplier_3_input_b_signal);



assign complex_multi_adder_insts_9_multiplier_1_output = (complex_multi_loader_insts_9_multiplier_1_input_a_signal * complex_multi_loader_insts_9_multiplier_1_input_b_signal);



assign complex_multi_adder_insts_9_multiplier_2_output = (complex_multi_loader_insts_9_multiplier_2_input_a_signal * complex_multi_loader_insts_9_multiplier_2_input_b_signal);



assign complex_multi_adder_insts_9_multiplier_3_output = (complex_multi_loader_insts_9_multiplier_3_input_a_signal * complex_multi_loader_insts_9_multiplier_3_input_b_signal);



assign complex_multi_adder_insts_10_multiplier_1_output = (complex_multi_loader_insts_10_multiplier_1_input_a_signal * complex_multi_loader_insts_10_multiplier_1_input_b_signal);



assign complex_multi_adder_insts_10_multiplier_2_output = (complex_multi_loader_insts_10_multiplier_2_input_a_signal * complex_multi_loader_insts_10_multiplier_2_input_b_signal);



assign complex_multi_adder_insts_10_multiplier_3_output = (complex_multi_loader_insts_10_multiplier_3_input_a_signal * complex_multi_loader_insts_10_multiplier_3_input_b_signal);



assign complex_multi_adder_insts_11_multiplier_1_output = (complex_multi_loader_insts_11_multiplier_1_input_a_signal * complex_multi_loader_insts_11_multiplier_1_input_b_signal);



assign complex_multi_adder_insts_11_multiplier_2_output = (complex_multi_loader_insts_11_multiplier_2_input_a_signal * complex_multi_loader_insts_11_multiplier_2_input_b_signal);



assign complex_multi_adder_insts_11_multiplier_3_output = (complex_multi_loader_insts_11_multiplier_3_input_a_signal * complex_multi_loader_insts_11_multiplier_3_input_b_signal);



assign complex_multi_adder_insts_12_multiplier_1_output = (complex_multi_loader_insts_12_multiplier_1_input_a_signal * complex_multi_loader_insts_12_multiplier_1_input_b_signal);



assign complex_multi_adder_insts_12_multiplier_2_output = (complex_multi_loader_insts_12_multiplier_2_input_a_signal * complex_multi_loader_insts_12_multiplier_2_input_b_signal);



assign complex_multi_adder_insts_12_multiplier_3_output = (complex_multi_loader_insts_12_multiplier_3_input_a_signal * complex_multi_loader_insts_12_multiplier_3_input_b_signal);



assign complex_multi_adder_insts_13_multiplier_1_output = (complex_multi_loader_insts_13_multiplier_1_input_a_signal * complex_multi_loader_insts_13_multiplier_1_input_b_signal);



assign complex_multi_adder_insts_13_multiplier_2_output = (complex_multi_loader_insts_13_multiplier_2_input_a_signal * complex_multi_loader_insts_13_multiplier_2_input_b_signal);



assign complex_multi_adder_insts_13_multiplier_3_output = (complex_multi_loader_insts_13_multiplier_3_input_a_signal * complex_multi_loader_insts_13_multiplier_3_input_b_signal);



assign complex_multi_adder_insts_14_multiplier_1_output = (complex_multi_loader_insts_14_multiplier_1_input_a_signal * complex_multi_loader_insts_14_multiplier_1_input_b_signal);



assign complex_multi_adder_insts_14_multiplier_2_output = (complex_multi_loader_insts_14_multiplier_2_input_a_signal * complex_multi_loader_insts_14_multiplier_2_input_b_signal);



assign complex_multi_adder_insts_14_multiplier_3_output = (complex_multi_loader_insts_14_multiplier_3_input_a_signal * complex_multi_loader_insts_14_multiplier_3_input_b_signal);



assign complex_multi_adder_insts_15_multiplier_1_output = (complex_multi_loader_insts_15_multiplier_1_input_a_signal * complex_multi_loader_insts_15_multiplier_1_input_b_signal);



assign complex_multi_adder_insts_15_multiplier_2_output = (complex_multi_loader_insts_15_multiplier_2_input_a_signal * complex_multi_loader_insts_15_multiplier_2_input_b_signal);



assign complex_multi_adder_insts_15_multiplier_3_output = (complex_multi_loader_insts_15_multiplier_3_input_a_signal * complex_multi_loader_insts_15_multiplier_3_input_b_signal);


always @(process_inst_processing_iteration, process_inst_processing_iteration) begin: VERILOGVERSION_CUT_INST_LOGIC_COMPLEX_ADDER_INSTS_0_COMPLEX_ADDER_ADDING_LOGIC
    process_inst_complex_adders_output_real[0] <= (complex_adder_insts_0_input_a_real + complex_adder_insts_0_input_b_real);
    process_inst_complex_adders_output_imag[0] <= (complex_adder_insts_0_input_a_imag + complex_adder_insts_0_input_b_imag);
    complex_adder_insts_8_input_a_trigger <= (!complex_adder_insts_8_input_a_trigger);
end


always @(process_inst_processing_iteration, process_inst_processing_iteration) begin: VERILOGVERSION_CUT_INST_LOGIC_COMPLEX_ADDER_INSTS_1_COMPLEX_ADDER_ADDING_LOGIC
    process_inst_complex_adders_output_real[1] <= (complex_adder_insts_1_input_a_real + complex_adder_insts_1_input_b_real);
    process_inst_complex_adders_output_imag[1] <= (complex_adder_insts_1_input_a_imag + complex_adder_insts_1_input_b_imag);
    complex_adder_insts_8_input_b_trigger <= (!complex_adder_insts_8_input_b_trigger);
end


always @(process_inst_processing_iteration, process_inst_processing_iteration) begin: VERILOGVERSION_CUT_INST_LOGIC_COMPLEX_ADDER_INSTS_2_COMPLEX_ADDER_ADDING_LOGIC
    process_inst_complex_adders_output_real[2] <= (complex_adder_insts_2_input_a_real + complex_adder_insts_2_input_b_real);
    process_inst_complex_adders_output_imag[2] <= (complex_adder_insts_2_input_a_imag + complex_adder_insts_2_input_b_imag);
    complex_adder_insts_9_input_a_trigger <= (!complex_adder_insts_9_input_a_trigger);
end


always @(process_inst_processing_iteration, process_inst_processing_iteration) begin: VERILOGVERSION_CUT_INST_LOGIC_COMPLEX_ADDER_INSTS_3_COMPLEX_ADDER_ADDING_LOGIC
    process_inst_complex_adders_output_real[3] <= (complex_adder_insts_3_input_a_real + complex_adder_insts_3_input_b_real);
    process_inst_complex_adders_output_imag[3] <= (complex_adder_insts_3_input_a_imag + complex_adder_insts_3_input_b_imag);
    complex_adder_insts_9_input_b_trigger <= (!complex_adder_insts_9_input_b_trigger);
end


always @(process_inst_processing_iteration, process_inst_processing_iteration) begin: VERILOGVERSION_CUT_INST_LOGIC_COMPLEX_ADDER_INSTS_4_COMPLEX_ADDER_ADDING_LOGIC
    process_inst_complex_adders_output_real[4] <= (complex_adder_insts_4_input_a_real + complex_adder_insts_4_input_b_real);
    process_inst_complex_adders_output_imag[4] <= (complex_adder_insts_4_input_a_imag + complex_adder_insts_4_input_b_imag);
    complex_adder_insts_10_input_a_trigger <= (!complex_adder_insts_10_input_a_trigger);
end


always @(process_inst_processing_iteration, process_inst_processing_iteration) begin: VERILOGVERSION_CUT_INST_LOGIC_COMPLEX_ADDER_INSTS_5_COMPLEX_ADDER_ADDING_LOGIC
    process_inst_complex_adders_output_real[5] <= (complex_adder_insts_5_input_a_real + complex_adder_insts_5_input_b_real);
    process_inst_complex_adders_output_imag[5] <= (complex_adder_insts_5_input_a_imag + complex_adder_insts_5_input_b_imag);
    complex_adder_insts_10_input_b_trigger <= (!complex_adder_insts_10_input_b_trigger);
end


always @(process_inst_processing_iteration, process_inst_processing_iteration) begin: VERILOGVERSION_CUT_INST_LOGIC_COMPLEX_ADDER_INSTS_6_COMPLEX_ADDER_ADDING_LOGIC
    process_inst_complex_adders_output_real[6] <= (complex_adder_insts_6_input_a_real + complex_adder_insts_6_input_b_real);
    process_inst_complex_adders_output_imag[6] <= (complex_adder_insts_6_input_a_imag + complex_adder_insts_6_input_b_imag);
    complex_adder_insts_11_input_a_trigger <= (!complex_adder_insts_11_input_a_trigger);
end


always @(process_inst_processing_iteration, process_inst_processing_iteration) begin: VERILOGVERSION_CUT_INST_LOGIC_COMPLEX_ADDER_INSTS_7_COMPLEX_ADDER_ADDING_LOGIC
    process_inst_complex_adders_output_real[7] <= (complex_adder_insts_7_input_a_real + complex_adder_insts_7_input_b_real);
    process_inst_complex_adders_output_imag[7] <= (complex_adder_insts_7_input_a_imag + complex_adder_insts_7_input_b_imag);
    complex_adder_insts_11_input_b_trigger <= (!complex_adder_insts_11_input_b_trigger);
end


always @(complex_adder_insts_8_input_a_trigger, complex_adder_insts_8_input_b_trigger) begin: VERILOGVERSION_CUT_INST_LOGIC_COMPLEX_ADDER_INSTS_8_COMPLEX_ADDER_ADDING_LOGIC
    process_inst_complex_adders_output_real[8] <= (process_inst_complex_adders_output_real[0] + process_inst_complex_adders_output_real[1]);
    process_inst_complex_adders_output_imag[8] <= (process_inst_complex_adders_output_imag[0] + process_inst_complex_adders_output_imag[1]);
    complex_adder_insts_12_input_a_trigger <= (!complex_adder_insts_12_input_a_trigger);
end


always @(complex_adder_insts_9_input_a_trigger, complex_adder_insts_9_input_b_trigger) begin: VERILOGVERSION_CUT_INST_LOGIC_COMPLEX_ADDER_INSTS_9_COMPLEX_ADDER_ADDING_LOGIC
    process_inst_complex_adders_output_real[9] <= (process_inst_complex_adders_output_real[2] + process_inst_complex_adders_output_real[3]);
    process_inst_complex_adders_output_imag[9] <= (process_inst_complex_adders_output_imag[2] + process_inst_complex_adders_output_imag[3]);
    complex_adder_insts_12_input_b_trigger <= (!complex_adder_insts_12_input_b_trigger);
end


always @(complex_adder_insts_10_input_a_trigger, complex_adder_insts_10_input_b_trigger) begin: VERILOGVERSION_CUT_INST_LOGIC_COMPLEX_ADDER_INSTS_10_COMPLEX_ADDER_ADDING_LOGIC
    process_inst_complex_adders_output_real[10] <= (process_inst_complex_adders_output_real[4] + process_inst_complex_adders_output_real[5]);
    process_inst_complex_adders_output_imag[10] <= (process_inst_complex_adders_output_imag[4] + process_inst_complex_adders_output_imag[5]);
    complex_adder_insts_13_input_a_trigger <= (!complex_adder_insts_13_input_a_trigger);
end


always @(complex_adder_insts_11_input_a_trigger, complex_adder_insts_11_input_b_trigger) begin: VERILOGVERSION_CUT_INST_LOGIC_COMPLEX_ADDER_INSTS_11_COMPLEX_ADDER_ADDING_LOGIC
    process_inst_complex_adders_output_real[11] <= (process_inst_complex_adders_output_real[6] + process_inst_complex_adders_output_real[7]);
    process_inst_complex_adders_output_imag[11] <= (process_inst_complex_adders_output_imag[6] + process_inst_complex_adders_output_imag[7]);
    complex_adder_insts_13_input_b_trigger <= (!complex_adder_insts_13_input_b_trigger);
end


always @(complex_adder_insts_12_input_a_trigger, complex_adder_insts_12_input_b_trigger) begin: VERILOGVERSION_CUT_INST_LOGIC_COMPLEX_ADDER_INSTS_12_COMPLEX_ADDER_ADDING_LOGIC
    process_inst_complex_adders_output_real[12] <= (process_inst_complex_adders_output_real[8] + process_inst_complex_adders_output_real[9]);
    process_inst_complex_adders_output_imag[12] <= (process_inst_complex_adders_output_imag[8] + process_inst_complex_adders_output_imag[9]);
    complex_adder_insts_14_input_a_trigger <= (!complex_adder_insts_14_input_a_trigger);
end


always @(complex_adder_insts_13_input_a_trigger, complex_adder_insts_13_input_b_trigger) begin: VERILOGVERSION_CUT_INST_LOGIC_COMPLEX_ADDER_INSTS_13_COMPLEX_ADDER_ADDING_LOGIC
    process_inst_complex_adders_output_real[13] <= (process_inst_complex_adders_output_real[10] + process_inst_complex_adders_output_real[11]);
    process_inst_complex_adders_output_imag[13] <= (process_inst_complex_adders_output_imag[10] + process_inst_complex_adders_output_imag[11]);
    complex_adder_insts_14_input_b_trigger <= (!complex_adder_insts_14_input_b_trigger);
end


always @(complex_adder_insts_14_input_a_trigger, complex_adder_insts_14_input_b_trigger) begin: VERILOGVERSION_CUT_INST_LOGIC_COMPLEX_ADDER_INSTS_14_COMPLEX_ADDER_ADDING_LOGIC
    process_inst_complex_adders_output_real[14] <= (process_inst_complex_adders_output_real[12] + process_inst_complex_adders_output_real[13]);
    process_inst_complex_adders_output_imag[14] <= (process_inst_complex_adders_output_imag[12] + process_inst_complex_adders_output_imag[13]);
    complex_adder_insts_14_output_a_trigger <= (!complex_adder_insts_14_output_a_trigger);
end



assign complex_multi_loader_insts_0_multiplier_1_input_a_signal = process_inst_input_buffer_real[0];
assign complex_multi_loader_insts_0_multiplier_1_input_b_signal = (complex_multi_loader_insts_0_input_b_real + complex_multi_loader_insts_0_input_b_imag);
assign complex_multi_loader_insts_0_multiplier_2_input_a_signal = (process_inst_input_buffer_real[0] + process_inst_input_buffer_imag[0]);
assign complex_multi_loader_insts_0_multiplier_2_input_b_signal = complex_multi_loader_insts_0_input_b_imag;
assign complex_multi_loader_insts_0_multiplier_3_input_a_signal = (process_inst_input_buffer_real[0] - process_inst_input_buffer_imag[0]);
assign complex_multi_loader_insts_0_multiplier_3_input_b_signal = complex_multi_loader_insts_0_input_b_real;



assign complex_multi_loader_insts_1_multiplier_1_input_a_signal = process_inst_input_buffer_real[1];
assign complex_multi_loader_insts_1_multiplier_1_input_b_signal = (complex_multi_loader_insts_1_input_b_real + complex_multi_loader_insts_1_input_b_imag);
assign complex_multi_loader_insts_1_multiplier_2_input_a_signal = (process_inst_input_buffer_real[1] + process_inst_input_buffer_imag[1]);
assign complex_multi_loader_insts_1_multiplier_2_input_b_signal = complex_multi_loader_insts_1_input_b_imag;
assign complex_multi_loader_insts_1_multiplier_3_input_a_signal = (process_inst_input_buffer_real[1] - process_inst_input_buffer_imag[1]);
assign complex_multi_loader_insts_1_multiplier_3_input_b_signal = complex_multi_loader_insts_1_input_b_real;



assign complex_multi_loader_insts_2_multiplier_1_input_a_signal = process_inst_input_buffer_real[2];
assign complex_multi_loader_insts_2_multiplier_1_input_b_signal = (complex_multi_loader_insts_2_input_b_real + complex_multi_loader_insts_2_input_b_imag);
assign complex_multi_loader_insts_2_multiplier_2_input_a_signal = (process_inst_input_buffer_real[2] + process_inst_input_buffer_imag[2]);
assign complex_multi_loader_insts_2_multiplier_2_input_b_signal = complex_multi_loader_insts_2_input_b_imag;
assign complex_multi_loader_insts_2_multiplier_3_input_a_signal = (process_inst_input_buffer_real[2] - process_inst_input_buffer_imag[2]);
assign complex_multi_loader_insts_2_multiplier_3_input_b_signal = complex_multi_loader_insts_2_input_b_real;



assign complex_multi_loader_insts_3_multiplier_1_input_a_signal = process_inst_input_buffer_real[3];
assign complex_multi_loader_insts_3_multiplier_1_input_b_signal = (complex_multi_loader_insts_3_input_b_real + complex_multi_loader_insts_3_input_b_imag);
assign complex_multi_loader_insts_3_multiplier_2_input_a_signal = (process_inst_input_buffer_real[3] + process_inst_input_buffer_imag[3]);
assign complex_multi_loader_insts_3_multiplier_2_input_b_signal = complex_multi_loader_insts_3_input_b_imag;
assign complex_multi_loader_insts_3_multiplier_3_input_a_signal = (process_inst_input_buffer_real[3] - process_inst_input_buffer_imag[3]);
assign complex_multi_loader_insts_3_multiplier_3_input_b_signal = complex_multi_loader_insts_3_input_b_real;



assign complex_multi_loader_insts_4_multiplier_1_input_a_signal = process_inst_input_buffer_real[4];
assign complex_multi_loader_insts_4_multiplier_1_input_b_signal = (complex_multi_loader_insts_4_input_b_real + complex_multi_loader_insts_4_input_b_imag);
assign complex_multi_loader_insts_4_multiplier_2_input_a_signal = (process_inst_input_buffer_real[4] + process_inst_input_buffer_imag[4]);
assign complex_multi_loader_insts_4_multiplier_2_input_b_signal = complex_multi_loader_insts_4_input_b_imag;
assign complex_multi_loader_insts_4_multiplier_3_input_a_signal = (process_inst_input_buffer_real[4] - process_inst_input_buffer_imag[4]);
assign complex_multi_loader_insts_4_multiplier_3_input_b_signal = complex_multi_loader_insts_4_input_b_real;



assign complex_multi_loader_insts_5_multiplier_1_input_a_signal = process_inst_input_buffer_real[5];
assign complex_multi_loader_insts_5_multiplier_1_input_b_signal = (complex_multi_loader_insts_5_input_b_real + complex_multi_loader_insts_5_input_b_imag);
assign complex_multi_loader_insts_5_multiplier_2_input_a_signal = (process_inst_input_buffer_real[5] + process_inst_input_buffer_imag[5]);
assign complex_multi_loader_insts_5_multiplier_2_input_b_signal = complex_multi_loader_insts_5_input_b_imag;
assign complex_multi_loader_insts_5_multiplier_3_input_a_signal = (process_inst_input_buffer_real[5] - process_inst_input_buffer_imag[5]);
assign complex_multi_loader_insts_5_multiplier_3_input_b_signal = complex_multi_loader_insts_5_input_b_real;



assign complex_multi_loader_insts_6_multiplier_1_input_a_signal = process_inst_input_buffer_real[6];
assign complex_multi_loader_insts_6_multiplier_1_input_b_signal = (complex_multi_loader_insts_6_input_b_real + complex_multi_loader_insts_6_input_b_imag);
assign complex_multi_loader_insts_6_multiplier_2_input_a_signal = (process_inst_input_buffer_real[6] + process_inst_input_buffer_imag[6]);
assign complex_multi_loader_insts_6_multiplier_2_input_b_signal = complex_multi_loader_insts_6_input_b_imag;
assign complex_multi_loader_insts_6_multiplier_3_input_a_signal = (process_inst_input_buffer_real[6] - process_inst_input_buffer_imag[6]);
assign complex_multi_loader_insts_6_multiplier_3_input_b_signal = complex_multi_loader_insts_6_input_b_real;



assign complex_multi_loader_insts_7_multiplier_1_input_a_signal = process_inst_input_buffer_real[7];
assign complex_multi_loader_insts_7_multiplier_1_input_b_signal = (complex_multi_loader_insts_7_input_b_real + complex_multi_loader_insts_7_input_b_imag);
assign complex_multi_loader_insts_7_multiplier_2_input_a_signal = (process_inst_input_buffer_real[7] + process_inst_input_buffer_imag[7]);
assign complex_multi_loader_insts_7_multiplier_2_input_b_signal = complex_multi_loader_insts_7_input_b_imag;
assign complex_multi_loader_insts_7_multiplier_3_input_a_signal = (process_inst_input_buffer_real[7] - process_inst_input_buffer_imag[7]);
assign complex_multi_loader_insts_7_multiplier_3_input_b_signal = complex_multi_loader_insts_7_input_b_real;



assign complex_multi_loader_insts_8_multiplier_1_input_a_signal = process_inst_input_buffer_real[8];
assign complex_multi_loader_insts_8_multiplier_1_input_b_signal = (complex_multi_loader_insts_8_input_b_real + complex_multi_loader_insts_8_input_b_imag);
assign complex_multi_loader_insts_8_multiplier_2_input_a_signal = (process_inst_input_buffer_real[8] + process_inst_input_buffer_imag[8]);
assign complex_multi_loader_insts_8_multiplier_2_input_b_signal = complex_multi_loader_insts_8_input_b_imag;
assign complex_multi_loader_insts_8_multiplier_3_input_a_signal = (process_inst_input_buffer_real[8] - process_inst_input_buffer_imag[8]);
assign complex_multi_loader_insts_8_multiplier_3_input_b_signal = complex_multi_loader_insts_8_input_b_real;



assign complex_multi_loader_insts_9_multiplier_1_input_a_signal = process_inst_input_buffer_real[9];
assign complex_multi_loader_insts_9_multiplier_1_input_b_signal = (complex_multi_loader_insts_9_input_b_real + complex_multi_loader_insts_9_input_b_imag);
assign complex_multi_loader_insts_9_multiplier_2_input_a_signal = (process_inst_input_buffer_real[9] + process_inst_input_buffer_imag[9]);
assign complex_multi_loader_insts_9_multiplier_2_input_b_signal = complex_multi_loader_insts_9_input_b_imag;
assign complex_multi_loader_insts_9_multiplier_3_input_a_signal = (process_inst_input_buffer_real[9] - process_inst_input_buffer_imag[9]);
assign complex_multi_loader_insts_9_multiplier_3_input_b_signal = complex_multi_loader_insts_9_input_b_real;



assign complex_multi_loader_insts_10_multiplier_1_input_a_signal = process_inst_input_buffer_real[10];
assign complex_multi_loader_insts_10_multiplier_1_input_b_signal = (complex_multi_loader_insts_10_input_b_real + complex_multi_loader_insts_10_input_b_imag);
assign complex_multi_loader_insts_10_multiplier_2_input_a_signal = (process_inst_input_buffer_real[10] + process_inst_input_buffer_imag[10]);
assign complex_multi_loader_insts_10_multiplier_2_input_b_signal = complex_multi_loader_insts_10_input_b_imag;
assign complex_multi_loader_insts_10_multiplier_3_input_a_signal = (process_inst_input_buffer_real[10] - process_inst_input_buffer_imag[10]);
assign complex_multi_loader_insts_10_multiplier_3_input_b_signal = complex_multi_loader_insts_10_input_b_real;



assign complex_multi_loader_insts_11_multiplier_1_input_a_signal = process_inst_input_buffer_real[11];
assign complex_multi_loader_insts_11_multiplier_1_input_b_signal = (complex_multi_loader_insts_11_input_b_real + complex_multi_loader_insts_11_input_b_imag);
assign complex_multi_loader_insts_11_multiplier_2_input_a_signal = (process_inst_input_buffer_real[11] + process_inst_input_buffer_imag[11]);
assign complex_multi_loader_insts_11_multiplier_2_input_b_signal = complex_multi_loader_insts_11_input_b_imag;
assign complex_multi_loader_insts_11_multiplier_3_input_a_signal = (process_inst_input_buffer_real[11] - process_inst_input_buffer_imag[11]);
assign complex_multi_loader_insts_11_multiplier_3_input_b_signal = complex_multi_loader_insts_11_input_b_real;



assign complex_multi_loader_insts_12_multiplier_1_input_a_signal = process_inst_input_buffer_real[12];
assign complex_multi_loader_insts_12_multiplier_1_input_b_signal = (complex_multi_loader_insts_12_input_b_real + complex_multi_loader_insts_12_input_b_imag);
assign complex_multi_loader_insts_12_multiplier_2_input_a_signal = (process_inst_input_buffer_real[12] + process_inst_input_buffer_imag[12]);
assign complex_multi_loader_insts_12_multiplier_2_input_b_signal = complex_multi_loader_insts_12_input_b_imag;
assign complex_multi_loader_insts_12_multiplier_3_input_a_signal = (process_inst_input_buffer_real[12] - process_inst_input_buffer_imag[12]);
assign complex_multi_loader_insts_12_multiplier_3_input_b_signal = complex_multi_loader_insts_12_input_b_real;



assign complex_multi_loader_insts_13_multiplier_1_input_a_signal = process_inst_input_buffer_real[13];
assign complex_multi_loader_insts_13_multiplier_1_input_b_signal = (complex_multi_loader_insts_13_input_b_real + complex_multi_loader_insts_13_input_b_imag);
assign complex_multi_loader_insts_13_multiplier_2_input_a_signal = (process_inst_input_buffer_real[13] + process_inst_input_buffer_imag[13]);
assign complex_multi_loader_insts_13_multiplier_2_input_b_signal = complex_multi_loader_insts_13_input_b_imag;
assign complex_multi_loader_insts_13_multiplier_3_input_a_signal = (process_inst_input_buffer_real[13] - process_inst_input_buffer_imag[13]);
assign complex_multi_loader_insts_13_multiplier_3_input_b_signal = complex_multi_loader_insts_13_input_b_real;



assign complex_multi_loader_insts_14_multiplier_1_input_a_signal = process_inst_input_buffer_real[14];
assign complex_multi_loader_insts_14_multiplier_1_input_b_signal = (complex_multi_loader_insts_14_input_b_real + complex_multi_loader_insts_14_input_b_imag);
assign complex_multi_loader_insts_14_multiplier_2_input_a_signal = (process_inst_input_buffer_real[14] + process_inst_input_buffer_imag[14]);
assign complex_multi_loader_insts_14_multiplier_2_input_b_signal = complex_multi_loader_insts_14_input_b_imag;
assign complex_multi_loader_insts_14_multiplier_3_input_a_signal = (process_inst_input_buffer_real[14] - process_inst_input_buffer_imag[14]);
assign complex_multi_loader_insts_14_multiplier_3_input_b_signal = complex_multi_loader_insts_14_input_b_real;



assign complex_multi_loader_insts_15_multiplier_1_input_a_signal = process_inst_input_buffer_real[15];
assign complex_multi_loader_insts_15_multiplier_1_input_b_signal = (complex_multi_loader_insts_15_input_b_real + complex_multi_loader_insts_15_input_b_imag);
assign complex_multi_loader_insts_15_multiplier_2_input_a_signal = (process_inst_input_buffer_real[15] + process_inst_input_buffer_imag[15]);
assign complex_multi_loader_insts_15_multiplier_2_input_b_signal = complex_multi_loader_insts_15_input_b_imag;
assign complex_multi_loader_insts_15_multiplier_3_input_a_signal = (process_inst_input_buffer_real[15] - process_inst_input_buffer_imag[15]);
assign complex_multi_loader_insts_15_multiplier_3_input_b_signal = complex_multi_loader_insts_15_input_b_real;

endmodule
