@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: MT206 |Auto Constrain mode is enabled
@N: FX1016 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\test\blinker.vhd":9:2:9:10|SB_GB_IO inserted on the port CLK_27mhz.
@N: FX1017 :|SB_GB inserted on the net clk_1Khz_cnv_0.
@N: FX1017 :|SB_GB inserted on the net N_67.
@N: MT611 :|Automatically generated clock counter|clk_1MHz_derived_clock is not used and is being removed
@N: MT617 :|Automatically generated clock counter|clk_1Khz_derived_clock has lost its master clock counter|clk_1MHz_derived_clock and is being removed
@N: MT611 :|Automatically generated clock counter|clk_1Khz_derived_clock is not used and is being removed
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\test\Blinker\Blinker_Implmnt\Blinker.edf
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
