#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Fri Oct 28 05:02:13 2016
# Process ID: 8760
# Log file: C:/Users/sunny/GDrive/CMU/Courses/CMU/18643/Labs/Lab3/H05-lab3/H05-lab3/vivado.log
# Journal file: C:/Users/sunny/GDrive/CMU/Courses/CMU/18643/Labs/Lab3/H05-lab3/H05-lab3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/sunny/GDrive/CMU/Courses/CMU/18643/Labs/Lab3/H05-lab3/H05-lab3/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/sunny/GDrive/CMU/Courses/CMU/18643/Labs/Lab3/lab2-opt/mmm1/mmm1/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_matrix_mult_0_0
design_1_matrix_mult_1_0

open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:39 . Memory (MB): peak = 583.375 ; gain = 175.809
open_bd_design {C:/Users/sunny/GDrive/CMU/Courses/CMU/18643/Labs/Lab3/H05-lab3/H05-lab3/project_1.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding component instance block -- xilinx.com:hls:matrix_mult:1.0 - matrix_mult_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:axi_cdma:4.1 - axi_cdma_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.2 - blk_mem_gen_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:axi_cdma:4.1 - axi_cdma_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.2 - blk_mem_gen_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:axi_cdma:4.1 - axi_cdma_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.2 - blk_mem_gen_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
INFO: [BD 41-434] Could not find an IP with XCI file by name: design_1_auto_pc_0 
Successfully read diagram <design_1> from BD file <C:/Users/sunny/GDrive/CMU/Courses/CMU/18643/Labs/Lab3/H05-lab3/H05-lab3/project_1.srcs/sources_1/bd/design_1/design_1.bd>
INFO: [BD 41-433] 
Design successfully migrated to use XCI files...
Wrote  : <C:/Users/sunny/GDrive/CMU/Courses/CMU/18643/Labs/Lab3/H05-lab3/H05-lab3/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
open_bd_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 676.887 ; gain = 88.164
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:matrix_mult:1.0 matrix_mult_1
endgroup
set_property location {3 770 167} [get_bd_cells matrix_mult_1]
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_pins matrix_mult_1/ap_clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net -net [get_bd_nets rst_processing_system7_0_100M_peripheral_aresetn] [get_bd_pins matrix_mult_1/ap_rst_n] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M01_AXI]
connect_bd_intf_net [get_bd_intf_pins matrix_mult_1/s_axi_control] -boundary_type upper [get_bd_intf_pins processing_system7_0_axi_periph/M01_AXI]
delete_bd_objs [get_bd_intf_nets matrix_mult_0_a_PORTA]
connect_bd_intf_net [get_bd_intf_pins matrix_mult_1/a_PORTA] -boundary_type upper [get_bd_intf_pins hier_bram_0/BRAM_PORTB]
delete_bd_objs [get_bd_intf_nets matrix_mult_0_b_PORTA]
connect_bd_intf_net [get_bd_intf_pins matrix_mult_0/b_PORTA] -boundary_type upper [get_bd_intf_pins hier_bram_1/BRAM_PORTB]
delete_bd_objs [get_bd_intf_nets matrix_mult_0_prod_PORTA]
connect_bd_intf_net [get_bd_intf_pins matrix_mult_0/prod_PORTA] -boundary_type upper [get_bd_intf_pins hier_bram_2/BRAM_PORTB]
save_bd_design
Wrote  : <C:/Users/sunny/GDrive/CMU/Courses/CMU/18643/Labs/Lab3/H05-lab3/H05-lab3/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/sunny/GDrive/CMU/Courses/CMU/18643/Labs/Lab3/H05-lab3/H05-lab3/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library work [C:/Users/sunny/GDrive/CMU/Courses/CMU/18643/Labs/Lab3/H05-lab3/H05-lab3/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/sunny/GDrive/CMU/Courses/CMU/18643/Labs/Lab3/H05-lab3/H05-lab3/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v" into library work [C:/Users/sunny/GDrive/CMU/Courses/CMU/18643/Labs/Lab3/H05-lab3/H05-lab3/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:1]
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products cant be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
C:/Users/sunny/GDrive/CMU/Courses/CMU/18643/Labs/Lab3/H05-lab3/H05-lab3/project_1.srcs/sources_1/bd/design_1/design_1.bd

WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Implementation target. Since these IPs are locked, no update to the output products cant be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
C:/Users/sunny/GDrive/CMU/Courses/CMU/18643/Labs/Lab3/H05-lab3/H05-lab3/project_1.srcs/sources_1/bd/design_1/design_1.bd

[Fri Oct 28 05:06:38 2016] Launched synth_1...
Run output will be captured here: C:/Users/sunny/GDrive/CMU/Courses/CMU/18643/Labs/Lab3/H05-lab3/H05-lab3/project_1.runs/synth_1/runme.log
reset_run synth_1
reset_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 704.813 ; gain = 0.000
delete_bd_objs [get_bd_intf_nets matrix_mult_0_b_PORTA] [get_bd_intf_nets matrix_mult_0_prod_PORTA] [get_bd_cells matrix_mult_0]
save_bd_design
Wrote  : <C:/Users/sunny/GDrive/CMU/Courses/CMU/18643/Labs/Lab3/H05-lab3/H05-lab3/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
save_bd_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 715.184 ; gain = 2.652
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/sunny/GDrive/CMU/Courses/CMU/18643/Labs/Lab3/H05-lab3/H05-lab3/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library work [C:/Users/sunny/GDrive/CMU/Courses/CMU/18643/Labs/Lab3/H05-lab3/H05-lab3/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/sunny/GDrive/CMU/Courses/CMU/18643/Labs/Lab3/H05-lab3/H05-lab3/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v" into library work [C:/Users/sunny/GDrive/CMU/Courses/CMU/18643/Labs/Lab3/H05-lab3/H05-lab3/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:1]
INFO: [Ipptcl 7-578] No Compatible Board Interface found.Board Tab not created
CRITICAL WARNING: [BD 41-1356] Address block </matrix_mult_1/s_axi_control/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /hier_bram_0/blk_mem_gen_0/BRAM_PORTB(BRAM_CTRL) and /matrix_mult_1/a_PORTA(OTHER)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/matrix_mult_1/b_Dout_A
/matrix_mult_1/prod_Dout_A

WARNING: [BD 41-235] Width mismatch when connecting pin: '/hier_bram_0/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/hier_bram_1/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/hier_bram_2/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
Verilog Output written to : C:/Users/sunny/GDrive/CMU/Courses/CMU/18643/Labs/Lab3/H05-lab3/H05-lab3/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/Users/sunny/GDrive/CMU/Courses/CMU/18643/Labs/Lab3/H05-lab3/H05-lab3/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : <C:/Users/sunny/GDrive/CMU/Courses/CMU/18643/Labs/Lab3/H05-lab3/H05-lab3/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_axi_cdma_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_0/axi_cdma_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_axi_bram_ctrl_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_0/axi_bram_ctrl_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_blk_mem_gen_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_blk_mem_gen_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_0/blk_mem_gen_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'design_1_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xbar_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_xbar_2'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_0/axi_mem_intercon/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_axi_bram_ctrl_0_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_1/axi_bram_ctrl_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_axi_cdma_0_2'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_1/axi_cdma_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_blk_mem_gen_0_2'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_1/blk_mem_gen_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_xbar_3'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_1/axi_mem_intercon/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_axi_bram_ctrl_0_2'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_2/axi_bram_ctrl_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_axi_cdma_0_3'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_2/axi_cdma_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_blk_mem_gen_0_3'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_2/blk_mem_gen_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_xbar_4'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_2/axi_mem_intercon/xbar .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_matrix_mult_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block matrix_mult_1 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_s00_mmu_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_mmu .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_0/axi_mem_intercon/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_ds_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_0/axi_mem_intercon/m01_couplers/auto_ds .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_us_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_0/axi_mem_intercon/s00_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_1/axi_mem_intercon/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_ds_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_1/axi_mem_intercon/m01_couplers/auto_ds .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_us_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_1/axi_mem_intercon/s00_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_3'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_2/axi_mem_intercon/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_ds_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_2/axi_mem_intercon/m01_couplers/auto_ds .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_us_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_2/axi_mem_intercon/s00_couplers/auto_us .
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file C:/Users/sunny/GDrive/CMU/Courses/CMU/18643/Labs/Lab3/H05-lab3/H05-lab3/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/sunny/GDrive/CMU/Courses/CMU/18643/Labs/Lab3/H05-lab3/H05-lab3/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/sunny/GDrive/CMU/Courses/CMU/18643/Labs/Lab3/H05-lab3/H05-lab3/project_1.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-1356] Address block </matrix_mult_1/s_axi_control/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/matrix_mult_1/b_Dout_A
/matrix_mult_1/prod_Dout_A

WARNING: [BD 41-235] Width mismatch when connecting pin: '/hier_bram_0/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/hier_bram_1/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/hier_bram_2/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
Verilog Output written to : C:/Users/sunny/GDrive/CMU/Courses/CMU/18643/Labs/Lab3/H05-lab3/H05-lab3/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/Users/sunny/GDrive/CMU/Courses/CMU/18643/Labs/Lab3/H05-lab3/H05-lab3/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : <C:/Users/sunny/GDrive/CMU/Courses/CMU/18643/Labs/Lab3/H05-lab3/H05-lab3/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_axi_cdma_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_0/axi_cdma_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_axi_bram_ctrl_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_0/axi_bram_ctrl_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_blk_mem_gen_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_0/blk_mem_gen_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'design_1_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'design_1_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_xbar_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_xbar_2'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_0/axi_mem_intercon/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_axi_bram_ctrl_0_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_1/axi_bram_ctrl_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_axi_cdma_0_2'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_1/axi_cdma_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_blk_mem_gen_0_2'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_1/blk_mem_gen_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_xbar_3'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_1/axi_mem_intercon/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_axi_bram_ctrl_0_2'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_2/axi_bram_ctrl_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_axi_cdma_0_3'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_2/axi_cdma_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_blk_mem_gen_0_3'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_2/blk_mem_gen_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_xbar_4'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_2/axi_mem_intercon/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_matrix_mult_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block matrix_mult_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_auto_pc_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_s00_mmu_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_mmu .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_auto_pc_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_0/axi_mem_intercon/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_auto_ds_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_0/axi_mem_intercon/m01_couplers/auto_ds .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_auto_us_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_0/axi_mem_intercon/s00_couplers/auto_us .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_auto_pc_2'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_1/axi_mem_intercon/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_auto_ds_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_1/axi_mem_intercon/m01_couplers/auto_ds .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_auto_us_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_1/axi_mem_intercon/s00_couplers/auto_us .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_auto_pc_3'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_2/axi_mem_intercon/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_auto_ds_2'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_2/axi_mem_intercon/m01_couplers/auto_ds .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_auto_us_2'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_2/axi_mem_intercon/s00_couplers/auto_us .
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file C:/Users/sunny/GDrive/CMU/Courses/CMU/18643/Labs/Lab3/H05-lab3/H05-lab3/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/sunny/GDrive/CMU/Courses/CMU/18643/Labs/Lab3/H05-lab3/H05-lab3/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/sunny/GDrive/CMU/Courses/CMU/18643/Labs/Lab3/H05-lab3/H05-lab3/project_1.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
[Fri Oct 28 05:11:24 2016] Launched synth_1...
Run output will be captured here: C:/Users/sunny/GDrive/CMU/Courses/CMU/18643/Labs/Lab3/H05-lab3/H05-lab3/project_1.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:01:08 ; elapsed = 00:01:57 . Memory (MB): peak = 984.031 ; gain = 268.848
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Users/sunny/GDrive/CMU/Courses/CMU/18643/Labs/Lab3/lab2-opt/mmm1/mmm1/solution1/impl/ip/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/sunny/GDrive/CMU/Courses/CMU/18643/Labs/Lab3/lab2-opt/mmm1/mmm1/solution1/impl/ip'.
report_ip_status -name ip_status
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/sunny/GDrive/CMU/Courses/CMU/18643/Labs/Lab3/H05-lab3/H05-lab3/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library work [C:/Users/sunny/GDrive/CMU/Courses/CMU/18643/Labs/Lab3/H05-lab3/H05-lab3/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/sunny/GDrive/CMU/Courses/CMU/18643/Labs/Lab3/H05-lab3/H05-lab3/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v" into library work [C:/Users/sunny/GDrive/CMU/Courses/CMU/18643/Labs/Lab3/H05-lab3/H05-lab3/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:1]
[Fri Oct 28 06:01:00 2016] Launched synth_1...
Run output will be captured here: C:/Users/sunny/GDrive/CMU/Courses/CMU/18643/Labs/Lab3/H05-lab3/H05-lab3/project_1.runs/synth_1/runme.log
launch_runs impl_1
[Fri Oct 28 06:45:29 2016] Launched impl_1...
Run output will be captured here: C:/Users/sunny/GDrive/CMU/Courses/CMU/18643/Labs/Lab3/H05-lab3/H05-lab3/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1016.508 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream
[Fri Oct 28 06:54:12 2016] Launched impl_1...
Run output will be captured here: C:/Users/sunny/GDrive/CMU/Courses/CMU/18643/Labs/Lab3/H05-lab3/H05-lab3/project_1.runs/impl_1/runme.log
WARNING: [Vivado 12-4351] Exported hardware design may be stale because one or more Block Designs are locked. It is recommended to re-generate the locked block designs and re-export.
write_hwdef -force  -file C:/Users/sunny/GDrive/CMU/Courses/CMU/18643/Labs/Lab3/H05-lab3/H05-lab3/project_1.sdk/design_1_wrapper.hdf
WARNING: [Vivado_Tcl 4-413] Exported hardware design may be stale because Block Design is locked for the following reasons 
* BD design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
design_1_matrix_mult_1_0

launch_sdk -workspace C:/Users/sunny/GDrive/CMU/Courses/CMU/18643/Labs/Lab3/H05-lab3/H05-lab3/project_1.sdk -hwspec C:/Users/sunny/GDrive/CMU/Courses/CMU/18643/Labs/Lab3/H05-lab3/H05-lab3/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/sunny/GDrive/CMU/Courses/CMU/18643/Labs/Lab3/H05-lab3/H05-lab3/project_1.sdk -hwspec C:/Users/sunny/GDrive/CMU/Courses/CMU/18643/Labs/Lab3/H05-lab3/H05-lab3/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace C:/Users/sunny/GDrive/CMU/Courses/CMU/18643/Labs/Lab3/H05-lab3/H05-lab3/project_1.sdk -hwspec C:/Users/sunny/GDrive/CMU/Courses/CMU/18643/Labs/Lab3/H05-lab3/H05-lab3/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/sunny/GDrive/CMU/Courses/CMU/18643/Labs/Lab3/H05-lab3/H05-lab3/project_1.sdk -hwspec C:/Users/sunny/GDrive/CMU/Courses/CMU/18643/Labs/Lab3/H05-lab3/H05-lab3/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
