// Seed: 1176119334
module module_0 (
    input tri1 id_0,
    input supply0 id_1
);
  always disable id_3;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input  wand id_0,
    input  tri0 id_1,
    output tri0 id_2
);
  always force id_2 = id_0;
  module_0 modCall_1 (
      id_0,
      id_1
  );
endmodule
module module_2 ();
  initial assume (-1);
endmodule
module module_3 #(
    parameter id_0 = 32'd16
) (
    input  wand _id_0,
    output wand id_1
);
  uwire id_3 = 1'h0;
  wire [1  -  1 'b0 : id_0] id_4;
  assign id_1 = 1;
  module_2 modCall_1 ();
endmodule
