 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : DT
Version: T-2022.03
Date   : Fri Mar 17 16:22:02 2023
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addr_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DT                 tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  addr_reg[1]/CK (DFFRX1)                  0.00       0.50 r
  addr_reg[1]/Q (DFFRX1)                   0.57       1.07 f
  U473/Y (CLKBUFX3)                        0.76       1.82 f
  r552/A[1] (DT_DW01_dec_0)                0.00       1.82 f
  r552/U2/Y (OR2X1)                        0.65       2.48 f
  r552/U28/Y (OR2X1)                       0.46       2.93 f
  r552/U27/Y (OR2X1)                       0.46       3.39 f
  r552/U26/Y (OR2X1)                       0.46       3.85 f
  r552/U25/Y (OR2X1)                       0.46       4.31 f
  r552/U24/Y (OR2X1)                       0.46       4.77 f
  r552/U23/Y (OR2X1)                       0.46       5.23 f
  r552/U22/Y (OR2X1)                       0.47       5.70 f
  r552/U21/Y (NOR2X1)                      0.52       6.22 r
  r552/U20/Y (NAND2X1)                     0.32       6.54 f
  r552/U1/Y (CLKINVX1)                     0.25       6.79 r
  r552/U18/Y (NAND2X1)                     0.29       7.08 f
  r552/U15/Y (NOR2X1)                      0.27       7.35 r
  r552/U14/Y (XOR2X1)                      0.30       7.65 r
  r552/SUM[13] (DT_DW01_dec_0)             0.00       7.65 r
  U612/Y (CLKINVX1)                        0.25       7.91 f
  U614/Y (AOI2BB2X1)                       0.34       8.25 f
  U613/Y (OAI211X1)                        0.22       8.47 r
  addr_reg[13]/D (DFFRX1)                  0.00       8.47 r
  data arrival time                                   8.47

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  addr_reg[13]/CK (DFFRX1)                 0.00      10.40 r
  library setup time                      -0.28      10.12
  data required time                                 10.12
  -----------------------------------------------------------
  data required time                                 10.12
  data arrival time                                  -8.47
  -----------------------------------------------------------
  slack (MET)                                         1.66


1
