//! Automatically rewritten from C to Rust
//! Source: drivers/clk/qcom/apss-ipq-pll.c
#![no_std]
#![allow(non_camel_case_types)]
#![allow(non_snake_case)]
#![allow(non_upper_case_globals)]
#![allow(dead_code)]
#![allow(unused_variables)]
#![allow(unused_mut)]

use core::ffi::*;

// --- Linux Kernel Primitives Prelude ---
pub type uid_t = u32;
pub type gid_t = u32;
pub type uid16_t = u16;
pub type gid16_t = u16;
pub type pid_t = i32;
pub type mode_t = u32;
pub type umode_t = u16;
pub type nlink_t = u32;
pub type off_t = i64;
pub type loff_t = i64;
pub type dev_t = u32;
pub type ino_t = u64;
pub type size_t = usize;
pub type ssize_t = isize;
pub type uintptr_t = usize;
pub type intptr_t = isize;
pub type ptrdiff_t = isize;
pub type clockid_t = i32;
pub type timer_t = i32;
pub type time64_t = i64;
pub type atomic_t = core::sync::atomic::AtomicI32;
pub type atomic64_t = core::sync::atomic::AtomicI64;
// ---------------------------------------


// SPDX-License-Identifier: GPL-2.0
// Copyright (c) 2018, The Linux Foundation. All rights reserved.

    static struct clk_alpha_pll ipq_pll_huayra = {
    .offset = 0x0,
    .regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_HUAYRA_APSS],
    .flags = SUPPORTS_DYNAMIC_UPDATE,
    .clkr = {
    .enable_reg = 0x0,
    .enable_mask = BIT(0),
    .hw.init = &(const struct clk_init_data) {
    .name = "a53pll",
    .parent_data = &(const struct clk_parent_data) {
    .fw_name = "xo",
    },
    .num_parents = 1,
    .ops = &clk_alpha_pll_huayra_ops,
    },
    },
    };
    static struct clk_alpha_pll ipq_pll_stromer = {
    .offset = 0x0,
    .regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_STROMER],
    .flags = SUPPORTS_DYNAMIC_UPDATE,
    .clkr = {
    .enable_reg = 0x0,
    .enable_mask = BIT(0),
    .hw.init = &(const struct clk_init_data) {
    .name = "a53pll",
    .parent_data = &(const struct clk_parent_data) {
    .fw_name = "xo",
    },
    .num_parents = 1,
    .ops = &clk_alpha_pll_stromer_ops,
    },
    },
    };
    static struct clk_alpha_pll ipq_pll_stromer_plus = {
    .offset = 0x0,
//
// The register offsets of the Stromer Plus PLL used in IPQ5332
// are the same as the Stromer PLL's offsets.
//
    .regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_STROMER],
    .flags = SUPPORTS_DYNAMIC_UPDATE,
    .clkr = {
    .enable_reg = 0x0,
    .enable_mask = BIT(0),
    .hw.init = &(const struct clk_init_data) {
    .name = "a53pll",
    .parent_data = &(const struct clk_parent_data) {
    .fw_name = "xo",
    },
    .num_parents = 1,
    .ops = &clk_alpha_pll_stromer_plus_ops,
    },
    },
    };
// 1.008 GHz configuration
    static const struct alpha_pll_config ipq5018_pll_config = {
    .l = 0x2a,
    .config_ctl_val = 0x4001075b,
    .main_output_mask = BIT(0),
    .aux_output_mask = BIT(1),
    .early_output_mask = BIT(3),
    .status_val = 0x3,
    .status_mask = GENMASK(10, 8),
    .lock_det = BIT(2),
    .test_ctl_hi_val = 0x00400003,
    };
    static const struct alpha_pll_config ipq5210_pll_config = {
    .l = 0x22,
    .config_ctl_val = 0x4001075b,
    .config_ctl_hi_val = 0x6,
    .early_output_mask = BIT(3),
    .aux2_output_mask = BIT(2),
    .aux_output_mask = BIT(1),
    .main_output_mask = BIT(0),
    .test_ctl_val = 0x0,
    .test_ctl_hi_val = 0x400003,
    };
// 1.080 GHz configuration
    static const struct alpha_pll_config ipq5332_pll_config = {
    .l = 0x2d,
    .config_ctl_val = 0x4001075b,
    .main_output_mask = BIT(0),
    .aux_output_mask = BIT(1),
    .early_output_mask = BIT(3),
    .status_val = 0x3,
    .status_mask = GENMASK(10, 8),
    .lock_det = BIT(2),
    .test_ctl_hi_val = 0x00400003,
    };
    static const struct alpha_pll_config ipq6018_pll_config = {
    .l = 0x37,
    .config_ctl_val = 0x240d4828,
    .config_ctl_hi_val = 0x6,
    .early_output_mask = BIT(3),
    .aux2_output_mask = BIT(2),
    .aux_output_mask = BIT(1),
    .main_output_mask = BIT(0),
    .test_ctl_val = 0x1c0000C0,
    .test_ctl_hi_val = 0x4000,
    };
    static const struct alpha_pll_config ipq8074_pll_config = {
    .l = 0x48,
    .config_ctl_val = 0x200d4828,
    .config_ctl_hi_val = 0x6,
    .early_output_mask = BIT(3),
    .aux2_output_mask = BIT(2),
    .aux_output_mask = BIT(1),
    .main_output_mask = BIT(0),
    .test_ctl_val = 0x1c000000,
    .test_ctl_hi_val = 0x4000,
    };
    static const struct alpha_pll_config ipq9574_pll_config = {
    .l = 0x3b,
    .config_ctl_val = 0x200d4828,
    .config_ctl_hi_val = 0x6,
    .early_output_mask = BIT(3),
    .aux2_output_mask = BIT(2),
    .aux_output_mask = BIT(1),
    .main_output_mask = BIT(0),
    .test_ctl_val = 0x0,
    .test_ctl_hi_val = 0x4000,
    };
#[repr(C)]
#[derive(Copy, Clone)]
pub struct apss_pll_data {
    pub pll_type: c_int,
    pub pll: *mut clk_alpha_pll,
    pub pll_config: *const alpha_pll_config,
}

    static const struct apss_pll_data ipq5018_pll_data = {
    .pll_type = CLK_ALPHA_PLL_TYPE_STROMER,
    .pll = &ipq_pll_stromer,
    .pll_config = &ipq5018_pll_config,
    };
    static const struct apss_pll_data ipq5210_pll_data = {
    .pll_type = CLK_ALPHA_PLL_TYPE_HUAYRA,
    .pll = &ipq_pll_huayra,
    .pll_config = &ipq5210_pll_config,
    };
    static const struct apss_pll_data ipq5332_pll_data = {
    .pll_type = CLK_ALPHA_PLL_TYPE_STROMER_PLUS,
    .pll = &ipq_pll_stromer_plus,
    .pll_config = &ipq5332_pll_config,
    };
    static const struct apss_pll_data ipq8074_pll_data = {
    .pll_type = CLK_ALPHA_PLL_TYPE_HUAYRA,
    .pll = &ipq_pll_huayra,
    .pll_config = &ipq8074_pll_config,
    };
    static const struct apss_pll_data ipq6018_pll_data = {
    .pll_type = CLK_ALPHA_PLL_TYPE_HUAYRA,
    .pll = &ipq_pll_huayra,
    .pll_config = &ipq6018_pll_config,
    };
    static const struct apss_pll_data ipq9574_pll_data = {
    .pll_type = CLK_ALPHA_PLL_TYPE_HUAYRA,
    .pll = &ipq_pll_huayra,
    .pll_config = &ipq9574_pll_config,
    };
    static const struct regmap_config ipq_pll_regmap_config = {
    .reg_bits		= 32,
    .reg_stride		= 4,
    .val_bits		= 32,
    .max_register		= 0x40,
    };
#[no_mangle]
unsafe extern "C" fn apss_ipq_pll_probe(pdev: *mut platform_device) -> c_int {
    static int apss_ipq_pll_probe(struct platform_device *pdev)
    {
    const struct apss_pll_data *data;
    struct device *dev = &pdev.dev;
    struct regmap *regmap;
    void __iomem *base;
    int ret;
    base = devm_platform_ioremap_resource(pdev, 0);
    if (IS_ERR(base))
    return PTR_ERR(base);
    regmap = devm_regmap_init_mmio(dev, base, &ipq_pll_regmap_config);
    if (IS_ERR(regmap))
    return PTR_ERR(regmap);
    data = of_device_get_match_data(&pdev.dev);
    if (!data)
    return -ENODEV;
    if (data.pll_type == CLK_ALPHA_PLL_TYPE_HUAYRA)
    clk_alpha_pll_configure(data.pll, regmap, data.pll_config);
    else if (data.pll_type == CLK_ALPHA_PLL_TYPE_STROMER ||
    data.pll_type == CLK_ALPHA_PLL_TYPE_STROMER_PLUS)
    clk_stromer_pll_configure(data.pll, regmap, data.pll_config);
    ret = devm_clk_register_regmap(dev, &data.pll.clkr);
    if (ret)
    return ret;
    return devm_of_clk_add_hw_provider(dev, of_clk_hw_simple_get,
    &data.pll.clkr.hw);
    }
    static const struct of_device_id apss_ipq_pll_match_table[] = {
    { .compatible = "qcom,ipq5018-a53pll", .data = &ipq5018_pll_data },
    { .compatible = "qcom,ipq5210-a53pll", .data = &ipq5210_pll_data },
    { .compatible = "qcom,ipq5332-a53pll", .data = &ipq5332_pll_data },
    { .compatible = "qcom,ipq6018-a53pll", .data = &ipq6018_pll_data },
    { .compatible = "qcom,ipq8074-a53pll", .data = &ipq8074_pll_data },
    { .compatible = "qcom,ipq9574-a73pll", .data = &ipq9574_pll_data },
    { }
    };
    MODULE_DEVICE_TABLE(of, apss_ipq_pll_match_table);
    static struct platform_driver apss_ipq_pll_driver = {
    .probe = apss_ipq_pll_probe,
    .driver = {
    .name = "qcom-ipq-apss-pll",
    .of_match_table = apss_ipq_pll_match_table,
    },
    };
    module_platform_driver(apss_ipq_pll_driver);
    MODULE_DESCRIPTION("Qualcomm technology Inc APSS ALPHA PLL Driver");
    MODULE_LICENSE("GPL v2");
