Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
<<<<<<< HEAD
| Date         : Sat May  3 20:06:44 2025
| Host         : DESKTOP-2CUDO2B running 64-bit major release  (build 9200)
=======
| Date         : Sun May  4 19:06:54 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
>>>>>>> 61af64c8d5f01e975e95d30138efdb5ba655a5f3
| Command      : report_methodology -file MCU_methodology_drc_routed.rpt -pb MCU_methodology_drc_routed.pb -rpx MCU_methodology_drc_routed.rpx
| Design       : MCU
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 10
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 10         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on GPIOA[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on GPIOA[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on GPIOA[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on GPIOA[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on GPIOA[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on GPIOA[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on GPIOA[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on GPIOA[7] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on reset relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on tilt_sensor relative to clock(s) sys_clk_pin
Related violations: <none>


