$date
	Fri Mar 24 22:48:52 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$scope module meu_registrador $end
$var wire 1 ! clk $end
$var wire 3 " ra1 [2:0] $end
$var wire 3 # ra2 [2:0] $end
$var wire 8 $ rd1 [7:0] $end
$var wire 8 % rd2 [7:0] $end
$var wire 3 & wa3 [2:0] $end
$var wire 8 ' wd3 [7:0] $end
$var wire 1 ( we3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x(
bx '
bx &
bx %
bx $
bx #
bx "
0!
$end
#1
1!
#2
0(
b0 $
b0 "
b0 %
b0 #
b0 &
b1010 '
0!
#3
1!
#4
1(
b1 &
b10001010 '
0!
#5
1!
#6
b10001010 $
b1 "
b10 &
b10101010 '
0!
#7
1!
#8
b10101010 $
b10 "
b10001010 %
b1 #
b11 &
b11001010 '
0!
#9
1!
#10
b11001010 $
b11 "
b10101010 %
b10 #
b100 &
b11101010 '
0!
#11
1!
#12
b11101010 $
b100 "
b11001010 %
b11 #
b101 &
b10101010 '
0!
#13
1!
#14
b10101010 $
b101 "
b11101010 %
b100 #
b110 &
b10001110 '
0!
#15
1!
#16
b0 $
b0 "
b10101010 %
b101 #
b111 &
b11111111 '
0!
#17
1!
#18
b11001010 $
b11 "
b11001010 %
b11 #
b11 &
b10001010 '
0!
#19
b10001010 $
b10001010 %
1!
#20
0!
#21
1!
#22
0!
#23
1!
#24
0!
#25
1!
#26
0!
#27
1!
#28
0!
#29
1!
#30
0!
#31
1!
#32
0!
#33
1!
#34
0!
#35
1!
#36
0!
#37
1!
#38
0!
