Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date         : Sat Mar 30 11:55:44 2019
| Host         : DESKTOP-BRS6M9C running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Basys3_Top_control_sets_placed.rpt
| Design       : Basys3_Top
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    14 |
| Minimum Number of register sites lost to control set restrictions |    22 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              34 |           18 |
| No           | No                    | Yes                    |              48 |           14 |
| No           | Yes                   | No                     |               5 |            3 |
| Yes          | No                    | No                     |             263 |          121 |
| Yes          | No                    | Yes                    |              32 |           17 |
| Yes          | Yes                   | No                     |              44 |           15 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+----------------------+--------------------------+------------------+----------------+
|  Clock Signal  |     Enable Signal    |     Set/Reset Signal     | Slice Load Count | Bel Load Count |
+----------------+----------------------+--------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                      |                          |                2 |              2 |
|  clk_IBUF_BUFG |                      | cpu/reset                |                3 |              5 |
|  clk_IBUF_BUFG | cpu/ds_to_es_valid   | cpu/n_2_es_dest[4]_i_1   |                2 |              5 |
|  clk_IBUF_BUFG | cpu/ds_to_es_valid   | cpu/n_2_es_alu_op[7]_i_1 |                4 |              7 |
|  clk_IBUF_BUFG | cpu/u_alu/E[0]       | reset_IBUF               |                8 |             16 |
|  clk_IBUF_BUFG | cpu/u_alu/O23[0]     | reset_IBUF               |                9 |             16 |
|  clk_IBUF_BUFG | cpu/n_2_fs_pc[0]_i_1 | cpu/reset                |                9 |             32 |
|  n_0_377_BUFG  |                      |                          |               16 |             32 |
|  clk_IBUF_BUFG | cpu/ms_valid         |                          |               22 |             38 |
|  clk_IBUF_BUFG | cpu/es_valid         |                          |               25 |             39 |
|  clk_IBUF_BUFG |                      | reset_IBUF               |               14 |             48 |
|  clk_IBUF_BUFG | cpu/ds_pc0           |                          |               27 |             64 |
|  clk_IBUF_BUFG | cpu/u_regfile/O68    |                          |               12 |             96 |
|  clk_IBUF_BUFG | cpu/ds_to_es_valid   |                          |               47 |            122 |
+----------------+----------------------+--------------------------+------------------+----------------+


