

================================================================
== Vitis HLS Report for 'sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s'
================================================================
* Date:           Wed Oct 15 23:49:20 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_cnn_2d_100s_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintexuplus
* Target device:  xcku5p-ffvb676-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.103 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3|  15.000 ns|  15.000 ns|    3|    3|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 5 [1/1] (1.83ns)   --->   "%layer7_out_read = read i10 @_ssdm_op_Read.ap_fifo.volatile.i10P0A, i10 %layer7_out" [firmware/nnet_utils/nnet_activation_stream.h:83]   --->   Operation 5 'read' 'layer7_out_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 1> <FIFO>

State 2 <SV = 1> <Delay = 3.10>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%data_round = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %layer7_out_read, i2 0" [firmware/nnet_utils/nnet_activation_stream.h:90]   --->   Operation 6 'bitconcatenate' 'data_round' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln90 = sext i12 %data_round" [firmware/nnet_utils/nnet_activation_stream.h:90]   --->   Operation 7 'sext' 'sext_ln90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.80ns)   --->   "%index = add i13 %sext_ln90, i13 512" [firmware/nnet_utils/nnet_activation_stream.h:91]   --->   Operation 8 'add' 'index' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9 [1/1] (0.00ns) (grouped into LUT with out node index_1)   --->   "%trunc_ln91 = trunc i13 %index" [firmware/nnet_utils/nnet_activation_stream.h:91]   --->   Operation 9 'trunc' 'trunc_ln91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %index, i32 12" [firmware/nnet_utils/nnet_activation_stream.h:92]   --->   Operation 10 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %index, i32 10, i32 12" [firmware/nnet_utils/nnet_activation_stream.h:94]   --->   Operation 11 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.67ns)   --->   "%icmp_ln94 = icmp_ne  i3 %tmp_1, i3 0" [firmware/nnet_utils/nnet_activation_stream.h:94]   --->   Operation 12 'icmp' 'icmp_ln94' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node index_1)   --->   "%xor_ln92 = xor i1 %tmp, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:92]   --->   Operation 13 'xor' 'xor_ln92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node index_1)   --->   "%select_ln92 = select i1 %xor_ln92, i10 1023, i10 0" [firmware/nnet_utils/nnet_activation_stream.h:92]   --->   Operation 14 'select' 'select_ln92' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node index_1)   --->   "%or_ln92 = or i1 %tmp, i1 %icmp_ln94" [firmware/nnet_utils/nnet_activation_stream.h:92]   --->   Operation 15 'or' 'or_ln92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.38ns) (out node of the LUT)   --->   "%index_1 = select i1 %or_ln92, i10 %select_ln92, i10 %trunc_ln91" [firmware/nnet_utils/nnet_activation_stream.h:92]   --->   Operation 16 'select' 'index_1' <Predicate = true> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i10 %index_1" [firmware/nnet_utils/nnet_activation_stream.h:96]   --->   Operation 17 'zext' 'zext_ln96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%sigmoid_table_addr = getelementptr i10 %sigmoid_table, i64 0, i64 %zext_ln96" [firmware/nnet_utils/nnet_activation_stream.h:96]   --->   Operation 18 'getelementptr' 'sigmoid_table_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [2/2] (1.23ns)   --->   "%sigmoid_table_load = load i10 %sigmoid_table_addr" [firmware/nnet_utils/nnet_activation_stream.h:96]   --->   Operation 19 'load' 'sigmoid_table_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 1024> <ROM>

State 3 <SV = 2> <Delay = 2.23>
ST_3 : Operation 20 [1/2] (1.23ns)   --->   "%sigmoid_table_load = load i10 %sigmoid_table_addr" [firmware/nnet_utils/nnet_activation_stream.h:96]   --->   Operation 20 'load' 'sigmoid_table_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 1024> <ROM>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %sigmoid_table_load, i4 0" [firmware/nnet_utils/nnet_activation_stream.h:96]   --->   Operation 21 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln99 = zext i14 %shl_ln" [firmware/nnet_utils/nnet_activation_stream.h:99]   --->   Operation 22 'zext' 'zext_ln99' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [2/2] (1.00ns)   --->   "%write_ln99 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %layer8_out, i16 %zext_ln99" [firmware/nnet_utils/nnet_activation_stream.h:99]   --->   Operation 23 'write' 'write_ln99' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 4 <SV = 3> <Delay = 1.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %layer7_out, void @empty_4, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer8_out, void @empty_6, i32 1, i32 1, void @empty_7, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/2] (1.00ns)   --->   "%write_ln99 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %layer8_out, i16 %zext_ln99" [firmware/nnet_utils/nnet_activation_stream.h:99]   --->   Operation 26 'write' 'write_ln99' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln101 = ret" [firmware/nnet_utils/nnet_activation_stream.h:101]   --->   Operation 27 'ret' 'ret_ln101' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 1.838ns
The critical path consists of the following:
	fifo read operation ('layer7_out_read', firmware/nnet_utils/nnet_activation_stream.h:83) on port 'layer7_out' (firmware/nnet_utils/nnet_activation_stream.h:83) [6]  (1.838 ns)

 <State 2>: 3.103ns
The critical path consists of the following:
	'add' operation 13 bit ('index', firmware/nnet_utils/nnet_activation_stream.h:91) [9]  (0.809 ns)
	'icmp' operation 1 bit ('icmp_ln94', firmware/nnet_utils/nnet_activation_stream.h:94) [13]  (0.673 ns)
	'or' operation 1 bit ('or_ln92', firmware/nnet_utils/nnet_activation_stream.h:92) [16]  (0.000 ns)
	'select' operation 10 bit ('index', firmware/nnet_utils/nnet_activation_stream.h:92) [17]  (0.384 ns)
	'getelementptr' operation 10 bit ('sigmoid_table_addr', firmware/nnet_utils/nnet_activation_stream.h:96) [19]  (0.000 ns)
	'load' operation 10 bit ('sigmoid_table_load', firmware/nnet_utils/nnet_activation_stream.h:96) on array 'sigmoid_table' [20]  (1.237 ns)

 <State 3>: 2.237ns
The critical path consists of the following:
	'load' operation 10 bit ('sigmoid_table_load', firmware/nnet_utils/nnet_activation_stream.h:96) on array 'sigmoid_table' [20]  (1.237 ns)
	axis write operation ('write_ln99', firmware/nnet_utils/nnet_activation_stream.h:99) on port 'layer8_out' (firmware/nnet_utils/nnet_activation_stream.h:99) [23]  (1.000 ns)

 <State 4>: 1.000ns
The critical path consists of the following:
	axis write operation ('write_ln99', firmware/nnet_utils/nnet_activation_stream.h:99) on port 'layer8_out' (firmware/nnet_utils/nnet_activation_stream.h:99) [23]  (1.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
