{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1716463116475 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1716463116475 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top_spifir 5CSEBA6U23I7 " "Selected device 5CSEBA6U23I7 for design \"top_spifir\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1716463116479 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1716463116501 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1716463116501 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1716463116723 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1716463116732 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1716463116768 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1716463116781 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 26 " "No exact pin location assignment(s) for 1 pins of 26 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1716463116881 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1716463121392 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "FPGA_CLK1_50~inputCLKENA0 414 global CLKCTRL_G6 " "FPGA_CLK1_50~inputCLKENA0 with 414 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1716463121430 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1716463121430 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716463121430 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1716463121436 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1716463121437 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1716463121439 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1716463121441 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1716463121441 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1716463121442 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1716463121941 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1716463121941 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1716463121941 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1716463121941 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1716463121941 ""}
{ "Info" "ISTA_SDC_FOUND" "SDC1.sdc " "Reading SDC File: 'SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1716463121945 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1716463121945 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1716463121945 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay SDC1.sdc 56 Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tms\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at SDC1.sdc(56): Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tms\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock FPGA_CLK1_50 -max 3 \[all_inputs\] " "set_input_delay -clock FPGA_CLK1_50 -max 3 \[all_inputs\]" {  } { { "/home/osboxes/Desktop/LAB/L13 - SPI_FIR_FPGA/SDC1.sdc" "" { Text "/home/osboxes/Desktop/LAB/L13 - SPI_FIR_FPGA/SDC1.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1716463121945 ""}  } { { "/home/osboxes/Desktop/LAB/L13 - SPI_FIR_FPGA/SDC1.sdc" "" { Text "/home/osboxes/Desktop/LAB/L13 - SPI_FIR_FPGA/SDC1.sdc" 56 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1716463121945 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay SDC1.sdc 56 Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tck\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at SDC1.sdc(56): Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tck\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/osboxes/Desktop/LAB/L13 - SPI_FIR_FPGA/SDC1.sdc" "" { Text "/home/osboxes/Desktop/LAB/L13 - SPI_FIR_FPGA/SDC1.sdc" 56 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1716463121945 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay SDC1.sdc 56 Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tdi\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at SDC1.sdc(56): Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tdi\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/osboxes/Desktop/LAB/L13 - SPI_FIR_FPGA/SDC1.sdc" "" { Text "/home/osboxes/Desktop/LAB/L13 - SPI_FIR_FPGA/SDC1.sdc" 56 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1716463121945 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay SDC1.sdc 56 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at SDC1.sdc(56): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/osboxes/Desktop/LAB/L13 - SPI_FIR_FPGA/SDC1.sdc" "" { Text "/home/osboxes/Desktop/LAB/L13 - SPI_FIR_FPGA/SDC1.sdc" 56 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1716463121946 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay SDC1.sdc 56 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at SDC1.sdc(56): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/osboxes/Desktop/LAB/L13 - SPI_FIR_FPGA/SDC1.sdc" "" { Text "/home/osboxes/Desktop/LAB/L13 - SPI_FIR_FPGA/SDC1.sdc" 56 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1716463121946 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay SDC1.sdc 56 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at SDC1.sdc(56): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/osboxes/Desktop/LAB/L13 - SPI_FIR_FPGA/SDC1.sdc" "" { Text "/home/osboxes/Desktop/LAB/L13 - SPI_FIR_FPGA/SDC1.sdc" 56 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1716463121946 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay SDC1.sdc 56 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at SDC1.sdc(56): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/osboxes/Desktop/LAB/L13 - SPI_FIR_FPGA/SDC1.sdc" "" { Text "/home/osboxes/Desktop/LAB/L13 - SPI_FIR_FPGA/SDC1.sdc" 56 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1716463121946 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay SDC1.sdc 56 Set_input_delay/set_output_delay has replaced one or more delays on port \"KEY\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at SDC1.sdc(56): Set_input_delay/set_output_delay has replaced one or more delays on port \"KEY\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/osboxes/Desktop/LAB/L13 - SPI_FIR_FPGA/SDC1.sdc" "" { Text "/home/osboxes/Desktop/LAB/L13 - SPI_FIR_FPGA/SDC1.sdc" 56 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1716463121946 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay SDC1.sdc 56 Set_input_delay/set_output_delay has replaced one or more delays on port \"KEY\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at SDC1.sdc(56): Set_input_delay/set_output_delay has replaced one or more delays on port \"KEY\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/osboxes/Desktop/LAB/L13 - SPI_FIR_FPGA/SDC1.sdc" "" { Text "/home/osboxes/Desktop/LAB/L13 - SPI_FIR_FPGA/SDC1.sdc" 56 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1716463121946 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay SDC1.sdc 73 Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tdo\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at SDC1.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tdo\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock FPGA_CLK1_50 -max 3 \[all_outputs\] " "set_output_delay -clock FPGA_CLK1_50 -max 3 \[all_outputs\]" {  } { { "/home/osboxes/Desktop/LAB/L13 - SPI_FIR_FPGA/SDC1.sdc" "" { Text "/home/osboxes/Desktop/LAB/L13 - SPI_FIR_FPGA/SDC1.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1716463121946 ""}  } { { "/home/osboxes/Desktop/LAB/L13 - SPI_FIR_FPGA/SDC1.sdc" "" { Text "/home/osboxes/Desktop/LAB/L13 - SPI_FIR_FPGA/SDC1.sdc" 73 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1716463121946 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1716463121951 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1716463121951 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup FPGA_CLK1_50 (Rise) FPGA_CLK1_50 (Rise) 0.040 0.170 " "Setup clock transfer from FPGA_CLK1_50 (Rise) to FPGA_CLK1_50 (Rise) has uncertainty 0.040 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1716463121951 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold FPGA_CLK1_50 (Rise) FPGA_CLK1_50 (Rise) 0.040 0.060 " "Hold clock transfer from FPGA_CLK1_50 (Rise) to FPGA_CLK1_50 (Rise) has uncertainty 0.040 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1716463121951 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1716463121951 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1716463121952 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1716463121952 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1716463121952 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 altera_reserved_tck " "  40.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1716463121952 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 FPGA_CLK1_50 " "  20.000 FPGA_CLK1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1716463121952 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1716463121952 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1716463121991 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "4 I/O output buffer " "Packed 4 registers into blocks of type I/O output buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1716463121992 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "4 " "Created 4 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1716463121992 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1716463121992 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CONVST " "Node \"ADC_CONVST\" is assigned to location or region, but does not exist in design" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_CONVST" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716463122027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCK " "Node \"ADC_SCK\" is assigned to location or region, but does not exist in design" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_SCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716463122027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SDI " "Node \"ADC_SDI\" is assigned to location or region, but does not exist in design" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_SDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716463122027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SDO " "Node \"ADC_SDO\" is assigned to location or region, but does not exist in design" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_SDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716463122027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_RESET_N " "Node \"ARDUINO_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716463122027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_CLK2_50 " "Node \"FPGA_CLK2_50\" is assigned to location or region, but does not exist in design" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716463122027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_CLK3_50 " "Node \"FPGA_CLK3_50\" is assigned to location or region, but does not exist in design" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716463122027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_I2C_SCL " "Node \"HDMI_I2C_SCL\" is assigned to location or region, but does not exist in design" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_I2C_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716463122027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_I2C_SDA " "Node \"HDMI_I2C_SDA\" is assigned to location or region, but does not exist in design" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_I2C_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716463122027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_I2S " "Node \"HDMI_I2S\" is assigned to location or region, but does not exist in design" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_I2S" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716463122027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_LRCLK " "Node \"HDMI_LRCLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_LRCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716463122027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_MCLK " "Node \"HDMI_MCLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_MCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716463122027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_SCLK " "Node \"HDMI_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716463122027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_CLK " "Node \"HDMI_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716463122027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_DE " "Node \"HDMI_TX_DE\" is assigned to location or region, but does not exist in design" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_DE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716463122027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[0\] " "Node \"HDMI_TX_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716463122027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[10\] " "Node \"HDMI_TX_D\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716463122027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[11\] " "Node \"HDMI_TX_D\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716463122027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[12\] " "Node \"HDMI_TX_D\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716463122027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[13\] " "Node \"HDMI_TX_D\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716463122027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[14\] " "Node \"HDMI_TX_D\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716463122027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[15\] " "Node \"HDMI_TX_D\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716463122027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[16\] " "Node \"HDMI_TX_D\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716463122027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[17\] " "Node \"HDMI_TX_D\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716463122027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[18\] " "Node \"HDMI_TX_D\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716463122027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[19\] " "Node \"HDMI_TX_D\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716463122027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[1\] " "Node \"HDMI_TX_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716463122027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[20\] " "Node \"HDMI_TX_D\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716463122027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[21\] " "Node \"HDMI_TX_D\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716463122027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[22\] " "Node \"HDMI_TX_D\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716463122027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[23\] " "Node \"HDMI_TX_D\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716463122027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[2\] " "Node \"HDMI_TX_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716463122027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[3\] " "Node \"HDMI_TX_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716463122027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[4\] " "Node \"HDMI_TX_D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716463122027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[5\] " "Node \"HDMI_TX_D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716463122027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[6\] " "Node \"HDMI_TX_D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716463122027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[7\] " "Node \"HDMI_TX_D\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716463122027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[8\] " "Node \"HDMI_TX_D\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716463122027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[9\] " "Node \"HDMI_TX_D\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716463122027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_HS " "Node \"HDMI_TX_HS\" is assigned to location or region, but does not exist in design" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716463122027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_INT " "Node \"HDMI_TX_INT\" is assigned to location or region, but does not exist in design" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_INT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716463122027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_VS " "Node \"HDMI_TX_VS\" is assigned to location or region, but does not exist in design" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716463122027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[2\] " "Node \"LED\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716463122027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[3\] " "Node \"LED\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716463122027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[4\] " "Node \"LED\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716463122027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[5\] " "Node \"LED\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716463122027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[6\] " "Node \"LED\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716463122027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[7\] " "Node \"LED\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716463122027 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1716463122027 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716463122028 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1716463125341 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1716463125495 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:18 " "Fitter placement preparation operations ending: elapsed time is 00:00:18" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716463142980 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1716463164949 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1716463165471 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716463165471 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1716463167916 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "19 X0_Y0 X10_Y10 " "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10" {  } { { "loc" "" { Generic "/home/osboxes/Desktop/LAB/L13 - SPI_FIR_FPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10"} { { 12 { 0 ""} 0 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1716463171584 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1716463171584 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1716463171992 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1716463171992 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1716463171992 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716463171993 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.18 " "Total time spent on timing analysis during the Fitter is 1.18 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1716463172716 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1716463172748 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1716463173475 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1716463173475 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1716463174691 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716463177275 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1716463177394 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "16 " "Following 16 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[0\] a permanently disabled " "Pin ARDUINO_IO\[0\] has a permanently disabled output enable" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "top_spifir.vhd" "" { Text "/home/osboxes/Desktop/LAB/L13 - SPI_FIR_FPGA/top_spifir.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/osboxes/Desktop/LAB/L13 - SPI_FIR_FPGA/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1716463177399 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[1\] a permanently disabled " "Pin ARDUINO_IO\[1\] has a permanently disabled output enable" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "top_spifir.vhd" "" { Text "/home/osboxes/Desktop/LAB/L13 - SPI_FIR_FPGA/top_spifir.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/osboxes/Desktop/LAB/L13 - SPI_FIR_FPGA/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1716463177399 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[2\] a permanently disabled " "Pin ARDUINO_IO\[2\] has a permanently disabled output enable" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "top_spifir.vhd" "" { Text "/home/osboxes/Desktop/LAB/L13 - SPI_FIR_FPGA/top_spifir.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/osboxes/Desktop/LAB/L13 - SPI_FIR_FPGA/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1716463177399 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[3\] a permanently disabled " "Pin ARDUINO_IO\[3\] has a permanently disabled output enable" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "top_spifir.vhd" "" { Text "/home/osboxes/Desktop/LAB/L13 - SPI_FIR_FPGA/top_spifir.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/osboxes/Desktop/LAB/L13 - SPI_FIR_FPGA/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1716463177399 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[4\] a permanently disabled " "Pin ARDUINO_IO\[4\] has a permanently disabled output enable" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "top_spifir.vhd" "" { Text "/home/osboxes/Desktop/LAB/L13 - SPI_FIR_FPGA/top_spifir.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/osboxes/Desktop/LAB/L13 - SPI_FIR_FPGA/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1716463177399 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[8\] a permanently disabled " "Pin ARDUINO_IO\[8\] has a permanently disabled output enable" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "top_spifir.vhd" "" { Text "/home/osboxes/Desktop/LAB/L13 - SPI_FIR_FPGA/top_spifir.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/osboxes/Desktop/LAB/L13 - SPI_FIR_FPGA/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1716463177399 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[9\] a permanently disabled " "Pin ARDUINO_IO\[9\] has a permanently disabled output enable" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "top_spifir.vhd" "" { Text "/home/osboxes/Desktop/LAB/L13 - SPI_FIR_FPGA/top_spifir.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/osboxes/Desktop/LAB/L13 - SPI_FIR_FPGA/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1716463177399 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[10\] a permanently disabled " "Pin ARDUINO_IO\[10\] has a permanently disabled output enable" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "top_spifir.vhd" "" { Text "/home/osboxes/Desktop/LAB/L13 - SPI_FIR_FPGA/top_spifir.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/osboxes/Desktop/LAB/L13 - SPI_FIR_FPGA/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1716463177399 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[14\] a permanently disabled " "Pin ARDUINO_IO\[14\] has a permanently disabled output enable" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "top_spifir.vhd" "" { Text "/home/osboxes/Desktop/LAB/L13 - SPI_FIR_FPGA/top_spifir.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/osboxes/Desktop/LAB/L13 - SPI_FIR_FPGA/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1716463177399 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[15\] a permanently disabled " "Pin ARDUINO_IO\[15\] has a permanently disabled output enable" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "top_spifir.vhd" "" { Text "/home/osboxes/Desktop/LAB/L13 - SPI_FIR_FPGA/top_spifir.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/osboxes/Desktop/LAB/L13 - SPI_FIR_FPGA/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1716463177399 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[5\] a permanently enabled " "Pin ARDUINO_IO\[5\] has a permanently enabled output enable" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "top_spifir.vhd" "" { Text "/home/osboxes/Desktop/LAB/L13 - SPI_FIR_FPGA/top_spifir.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/osboxes/Desktop/LAB/L13 - SPI_FIR_FPGA/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1716463177399 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[6\] a permanently enabled " "Pin ARDUINO_IO\[6\] has a permanently enabled output enable" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "top_spifir.vhd" "" { Text "/home/osboxes/Desktop/LAB/L13 - SPI_FIR_FPGA/top_spifir.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/osboxes/Desktop/LAB/L13 - SPI_FIR_FPGA/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1716463177399 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[7\] a permanently enabled " "Pin ARDUINO_IO\[7\] has a permanently enabled output enable" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "top_spifir.vhd" "" { Text "/home/osboxes/Desktop/LAB/L13 - SPI_FIR_FPGA/top_spifir.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/osboxes/Desktop/LAB/L13 - SPI_FIR_FPGA/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1716463177399 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[11\] a permanently disabled " "Pin ARDUINO_IO\[11\] has a permanently disabled output enable" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "top_spifir.vhd" "" { Text "/home/osboxes/Desktop/LAB/L13 - SPI_FIR_FPGA/top_spifir.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/osboxes/Desktop/LAB/L13 - SPI_FIR_FPGA/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1716463177399 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[12\] a permanently enabled " "Pin ARDUINO_IO\[12\] has a permanently enabled output enable" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "top_spifir.vhd" "" { Text "/home/osboxes/Desktop/LAB/L13 - SPI_FIR_FPGA/top_spifir.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/osboxes/Desktop/LAB/L13 - SPI_FIR_FPGA/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1716463177399 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[13\] a permanently disabled " "Pin ARDUINO_IO\[13\] has a permanently disabled output enable" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "top_spifir.vhd" "" { Text "/home/osboxes/Desktop/LAB/L13 - SPI_FIR_FPGA/top_spifir.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/osboxes/Desktop/LAB/L13 - SPI_FIR_FPGA/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1716463177399 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1716463177399 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/osboxes/Desktop/LAB/L13 - SPI_FIR_FPGA/output_files/top_spifir.fit.smsg " "Generated suppressed messages file /home/osboxes/Desktop/LAB/L13 - SPI_FIR_FPGA/output_files/top_spifir.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1716463177469 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 66 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2154 " "Peak virtual memory: 2154 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716463177922 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 23 13:19:37 2024 " "Processing ended: Thu May 23 13:19:37 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716463177922 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:01 " "Elapsed time: 00:01:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716463177922 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:59 " "Total CPU time (on all processors): 00:00:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716463177922 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1716463177922 ""}
