{
    "design_name": "bsg_mem_1r1w_sync",
    "filelist": [
        "basejump_stl/bsg_misc/bsg_defines.v",
        "basejump_stl/bsg_mem/bsg_mem_1r1w_sync.v",
        "basejump_stl/bsg_misc/bsg_clkgate_optional.v",
        "basejump_stl/bsg_mem/bsg_mem_1r1w_sync_synth.v"
    ],
    "run_config": [
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "30",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "1 read-port, 1 write-port ram, reads are synchronous with size s1 at a clock period (in num of FO4) = 30",
            "design_size": "s1",
            "name": "bsg_mem_1r1w_sync_s1_clk_30_FO4",
            "parameters": [
                "width_p=32",
                "els_p=10"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "30",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "1 read-port, 1 write-port ram, reads are synchronous with size s2 at a clock period (in num of FO4) = 30",
            "design_size": "s2",
            "name": "bsg_mem_1r1w_sync_s2_clk_30_FO4",
            "parameters": [
                "width_p=32",
                "els_p=20"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "30",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "1 read-port, 1 write-port ram, reads are synchronous with size s3 at a clock period (in num of FO4) = 30",
            "design_size": "s3",
            "name": "bsg_mem_1r1w_sync_s3_clk_30_FO4",
            "parameters": [
                "width_p=32",
                "els_p=30"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "30",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "1 read-port, 1 write-port ram, reads are synchronous with size s4 at a clock period (in num of FO4) = 30",
            "design_size": "s4",
            "name": "bsg_mem_1r1w_sync_s4_clk_30_FO4",
            "parameters": [
                "width_p=32",
                "els_p=40"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "30",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "1 read-port, 1 write-port ram, reads are synchronous with size s5 at a clock period (in num of FO4) = 30",
            "design_size": "s5",
            "name": "bsg_mem_1r1w_sync_s5_clk_30_FO4",
            "parameters": [
                "width_p=32",
                "els_p=50"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "30",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "1 read-port, 1 write-port ram, reads are synchronous with size s6 at a clock period (in num of FO4) = 30",
            "design_size": "s6",
            "name": "bsg_mem_1r1w_sync_s6_clk_30_FO4",
            "parameters": [
                "width_p=32",
                "els_p=60"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "30",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "1 read-port, 1 write-port ram, reads are synchronous with size s7 at a clock period (in num of FO4) = 30",
            "design_size": "s7",
            "name": "bsg_mem_1r1w_sync_s7_clk_30_FO4",
            "parameters": [
                "width_p=32",
                "els_p=70"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "30",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "1 read-port, 1 write-port ram, reads are synchronous with size s8 at a clock period (in num of FO4) = 30",
            "design_size": "s8",
            "name": "bsg_mem_1r1w_sync_s8_clk_30_FO4",
            "parameters": [
                "width_p=32",
                "els_p=80"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "30",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "1 read-port, 1 write-port ram, reads are synchronous with size s9 at a clock period (in num of FO4) = 30",
            "design_size": "s9",
            "name": "bsg_mem_1r1w_sync_s9_clk_30_FO4",
            "parameters": [
                "width_p=32",
                "els_p=90"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "30",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "1 read-port, 1 write-port ram, reads are synchronous with size s10 at a clock period (in num of FO4) = 30",
            "design_size": "s10",
            "name": "bsg_mem_1r1w_sync_s10_clk_30_FO4",
            "parameters": [
                "width_p=32",
                "els_p=100"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "30",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "1 read-port, 1 write-port ram, reads are synchronous with size s11 at a clock period (in num of FO4) = 30",
            "design_size": "s11",
            "name": "bsg_mem_1r1w_sync_s11_clk_30_FO4",
            "parameters": [
                "width_p=32",
                "els_p=150"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "30",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "1 read-port, 1 write-port ram, reads are synchronous with size s12 at a clock period (in num of FO4) = 30",
            "design_size": "s12",
            "name": "bsg_mem_1r1w_sync_s12_clk_30_FO4",
            "parameters": [
                "width_p=32",
                "els_p=200"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "30",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "1 read-port, 1 write-port ram, reads are synchronous with size s13 at a clock period (in num of FO4) = 30",
            "design_size": "s13",
            "name": "bsg_mem_1r1w_sync_s13_clk_30_FO4",
            "parameters": [
                "width_p=32",
                "els_p=250"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "30",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "1 read-port, 1 write-port ram, reads are synchronous with size s14 at a clock period (in num of FO4) = 30",
            "design_size": "s14",
            "name": "bsg_mem_1r1w_sync_s14_clk_30_FO4",
            "parameters": [
                "width_p=32",
                "els_p=300"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "30",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "1 read-port, 1 write-port ram, reads are synchronous with size s15 at a clock period (in num of FO4) = 30",
            "design_size": "s15",
            "name": "bsg_mem_1r1w_sync_s15_clk_30_FO4",
            "parameters": [
                "width_p=32",
                "els_p=350"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "30",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "1 read-port, 1 write-port ram, reads are synchronous with size s16 at a clock period (in num of FO4) = 30",
            "design_size": "s16",
            "name": "bsg_mem_1r1w_sync_s16_clk_30_FO4",
            "parameters": [
                "width_p=32",
                "els_p=400"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "30",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "1 read-port, 1 write-port ram, reads are synchronous with size s17 at a clock period (in num of FO4) = 30",
            "design_size": "s17",
            "name": "bsg_mem_1r1w_sync_s17_clk_30_FO4",
            "parameters": [
                "width_p=32",
                "els_p=450"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "30",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "1 read-port, 1 write-port ram, reads are synchronous with size s18 at a clock period (in num of FO4) = 30",
            "design_size": "s18",
            "name": "bsg_mem_1r1w_sync_s18_clk_30_FO4",
            "parameters": [
                "width_p=32",
                "els_p=500"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "30",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "1 read-port, 1 write-port ram, reads are synchronous with size s19 at a clock period (in num of FO4) = 30",
            "design_size": "s19",
            "name": "bsg_mem_1r1w_sync_s19_clk_30_FO4",
            "parameters": [
                "width_p=32",
                "els_p=550"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "30",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "1 read-port, 1 write-port ram, reads are synchronous with size s20 at a clock period (in num of FO4) = 30",
            "design_size": "s20",
            "name": "bsg_mem_1r1w_sync_s20_clk_30_FO4",
            "parameters": [
                "width_p=32",
                "els_p=600"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "30",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "1 read-port, 1 write-port ram, reads are synchronous with size s21 at a clock period (in num of FO4) = 30",
            "design_size": "s21",
            "name": "bsg_mem_1r1w_sync_s21_clk_30_FO4",
            "parameters": [
                "width_p=32",
                "els_p=650"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "30",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "1 read-port, 1 write-port ram, reads are synchronous with size s22 at a clock period (in num of FO4) = 30",
            "design_size": "s22",
            "name": "bsg_mem_1r1w_sync_s22_clk_30_FO4",
            "parameters": [
                "width_p=32",
                "els_p=700"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "30",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "1 read-port, 1 write-port ram, reads are synchronous with size s23 at a clock period (in num of FO4) = 30",
            "design_size": "s23",
            "name": "bsg_mem_1r1w_sync_s23_clk_30_FO4",
            "parameters": [
                "width_p=32",
                "els_p=750"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "30",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "1 read-port, 1 write-port ram, reads are synchronous with size s24 at a clock period (in num of FO4) = 30",
            "design_size": "s24",
            "name": "bsg_mem_1r1w_sync_s24_clk_30_FO4",
            "parameters": [
                "width_p=32",
                "els_p=800"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "30",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "1 read-port, 1 write-port ram, reads are synchronous with size s25 at a clock period (in num of FO4) = 30",
            "design_size": "s25",
            "name": "bsg_mem_1r1w_sync_s25_clk_30_FO4",
            "parameters": [
                "width_p=32",
                "els_p=850"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "30",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "1 read-port, 1 write-port ram, reads are synchronous with size s26 at a clock period (in num of FO4) = 30",
            "design_size": "s26",
            "name": "bsg_mem_1r1w_sync_s26_clk_30_FO4",
            "parameters": [
                "width_p=32",
                "els_p=900"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "30",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "1 read-port, 1 write-port ram, reads are synchronous with size s27 at a clock period (in num of FO4) = 30",
            "design_size": "s27",
            "name": "bsg_mem_1r1w_sync_s27_clk_30_FO4",
            "parameters": [
                "width_p=32",
                "els_p=950"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "30",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "1 read-port, 1 write-port ram, reads are synchronous with size s28 at a clock period (in num of FO4) = 30",
            "design_size": "s28",
            "name": "bsg_mem_1r1w_sync_s28_clk_30_FO4",
            "parameters": [
                "width_p=32",
                "els_p=1000"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "30",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "1 read-port, 1 write-port ram, reads are synchronous with size s29 at a clock period (in num of FO4) = 30",
            "design_size": "s29",
            "name": "bsg_mem_1r1w_sync_s29_clk_30_FO4",
            "parameters": [
                "width_p=32",
                "els_p=1500"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "30",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "1 read-port, 1 write-port ram, reads are synchronous with size s30 at a clock period (in num of FO4) = 30",
            "design_size": "s30",
            "name": "bsg_mem_1r1w_sync_s30_clk_30_FO4",
            "parameters": [
                "width_p=32",
                "els_p=2000"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "30",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "1 read-port, 1 write-port ram, reads are synchronous with size s31 at a clock period (in num of FO4) = 30",
            "design_size": "s31",
            "name": "bsg_mem_1r1w_sync_s31_clk_30_FO4",
            "parameters": [
                "width_p=32",
                "els_p=2500"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "30",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "1 read-port, 1 write-port ram, reads are synchronous with size s32 at a clock period (in num of FO4) = 30",
            "design_size": "s32",
            "name": "bsg_mem_1r1w_sync_s32_clk_30_FO4",
            "parameters": [
                "width_p=32",
                "els_p=3000"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "30",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "1 read-port, 1 write-port ram, reads are synchronous with size s33 at a clock period (in num of FO4) = 30",
            "design_size": "s33",
            "name": "bsg_mem_1r1w_sync_s33_clk_30_FO4",
            "parameters": [
                "width_p=32",
                "els_p=3500"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "30",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "1 read-port, 1 write-port ram, reads are synchronous with size s34 at a clock period (in num of FO4) = 30",
            "design_size": "s34",
            "name": "bsg_mem_1r1w_sync_s34_clk_30_FO4",
            "parameters": [
                "width_p=32",
                "els_p=4000"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "30",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "1 read-port, 1 write-port ram, reads are synchronous with size s35 at a clock period (in num of FO4) = 30",
            "design_size": "s35",
            "name": "bsg_mem_1r1w_sync_s35_clk_30_FO4",
            "parameters": [
                "width_p=32",
                "els_p=4500"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "30",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "1 read-port, 1 write-port ram, reads are synchronous with size s36 at a clock period (in num of FO4) = 30",
            "design_size": "s36",
            "name": "bsg_mem_1r1w_sync_s36_clk_30_FO4",
            "parameters": [
                "width_p=32",
                "els_p=5000"
            ]
        }
    ]
}