Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Sep  9 16:03:52 2022
| Host         : LAPTOP-IBLAAAVM running 64-bit major release  (build 9200)
| Command      : report_methodology -file main_methodology_drc_routed.rpt -pb main_methodology_drc_routed.pb -rpx main_methodology_drc_routed.rpx
| Design       : main
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 46
+-----------+------------------+-------------------------------+------------+
| Rule      | Severity         | Description                   | Violations |
+-----------+------------------+-------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell   | 32         |
| TIMING-18 | Warning          | Missing input or output delay | 13         |
| TIMING-20 | Warning          | Non-clocked latch             | 1          |
+-----------+------------------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin W/pos_dis_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin W/pos_dis_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin W/pos_dis_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin W/pos_dis_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin num_grande_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin num_grande_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin num_grande_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin num_grande_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin num_grande_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin num_grande_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin num_grande_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin num_grande_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin num_grande_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin num_grande_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin num_grande_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin num_grande_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin num_grande_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin num_grande_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin num_grande_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin num_grande_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Critical Warning
Non-clocked sequential cell  
The clock pin num_grande_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Critical Warning
Non-clocked sequential cell  
The clock pin num_grande_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Critical Warning
Non-clocked sequential cell  
The clock pin num_grande_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Critical Warning
Non-clocked sequential cell  
The clock pin num_grande_reg[27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Critical Warning
Non-clocked sequential cell  
The clock pin num_grande_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Critical Warning
Non-clocked sequential cell  
The clock pin num_grande_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Critical Warning
Non-clocked sequential cell  
The clock pin num_grande_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Critical Warning
Non-clocked sequential cell  
The clock pin num_grande_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Critical Warning
Non-clocked sequential cell  
The clock pin num_grande_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Critical Warning
Non-clocked sequential cell  
The clock pin num_grande_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Critical Warning
Non-clocked sequential cell  
The clock pin num_grande_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Critical Warning
Non-clocked sequential cell  
The clock pin num_grande_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on btnC relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on rx relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on an[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on an[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on an[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on an[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on seg[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on seg[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on seg[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on seg[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on seg[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on seg[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on seg[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch nolabel_line55/dp_reg cannot be properly analyzed as its control pin nolabel_line55/dp_reg/G is not reached by a timing clock
Related violations: <none>


