Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Tue Oct  2 05:30:47 2018
| Host         : travis-job-timvideos-hdmi2usb-litex-435903935.travisci.net running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
--------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: soc_netsoc_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 60 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.283        0.000                      0                13036        0.035        0.000                      0                13032        0.264        0.000                       0                  4511  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                       ------------         ----------      --------------
clk100                      {0.000 5.000}        10.000          100.000         
  soc_netsoc_eth_clk        {0.000 20.000}       40.000          25.000          
  soc_netsoc_pll_clk200     {0.000 2.500}        5.000           200.000         
  soc_netsoc_pll_fb         {0.000 5.000}        10.000          100.000         
  soc_netsoc_pll_sys        {0.000 5.000}        10.000          100.000         
  soc_netsoc_pll_sys4x      {0.000 1.250}        2.500           400.000         
  soc_netsoc_pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
eth_rx_clk                  {0.000 20.000}       40.000          25.000          
eth_tx_clk                  {0.000 20.000}       40.000          25.000          
sys_clk                     {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                        3.000        0.000                       0                     2  
  soc_netsoc_eth_clk                                                                                                                                                         37.845        0.000                       0                     1  
  soc_netsoc_pll_clk200           2.917        0.000                      0                   13        0.229        0.000                      0                   13        0.264        0.000                       0                    10  
  soc_netsoc_pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  soc_netsoc_pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  soc_netsoc_pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  soc_netsoc_pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
eth_rx_clk                       32.775        0.000                      0                  443        0.046        0.000                      0                  443       18.750        0.000                       0                   154  
eth_tx_clk                       28.739        0.000                      0                  224        0.103        0.000                      0                  224       19.500        0.000                       0                   103  
sys_clk                           0.283        0.000                      0                12352        0.035        0.000                      0                12352        3.750        0.000                       0                  4156  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                       soc_netsoc_pll_clk200        3.666        0.000                      0                    1                                                                        
                       eth_rx_clk                   2.434        0.000                      0                    1                                                                        
                       eth_tx_clk                   2.434        0.000                      0                    1                                                                        
                       sys_clk                      2.357        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFR/I            n/a            1.666         10.000      8.334      BUFR_X1Y5       BUFR/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  soc_netsoc_eth_clk
  To Clock:  soc_netsoc_eth_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_netsoc_eth_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { BUFR/O }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y20  BUFG_6/I



---------------------------------------------------------------------------------------------------
From Clock:  soc_netsoc_pll_clk200
  To Clock:  soc_netsoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        2.917ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.917ns  (required time - arrival time)
  Source:                 soc_netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.037ns  (logic 0.773ns (37.944%)  route 1.264ns (62.056%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.478     6.682 r  soc_netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.264     7.946    soc_netsoc_reset_counter[1]
    SLICE_X65Y26         LUT6 (Prop_lut6_I0_O)        0.295     8.241 r  soc_netsoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     8.241    soc_netsoc_ic_reset_i_1_n_0
    SLICE_X65Y26         FDRE                                         r  soc_netsoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X65Y26         FDRE                                         r  soc_netsoc_ic_reset_reg/C
                         clock pessimism              0.325    11.182    
                         clock uncertainty           -0.053    11.129    
    SLICE_X65Y26         FDRE (Setup_fdre_C_D)        0.029    11.158    soc_netsoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.158    
                         arrival time                          -8.241    
  -------------------------------------------------------------------
                         slack                                  2.917    

Slack (MET) :             2.957ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.264ns  (logic 0.419ns (33.136%)  route 0.845ns (66.864%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.209ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.627     6.209    clk200_clk
    SLICE_X65Y29         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDPE (Prop_fdpe_C_Q)         0.419     6.628 r  FDPE_3/Q
                         net (fo=5, routed)           0.845     7.473    clk200_rst
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.325    11.182    
                         clock uncertainty           -0.053    11.129    
    SLICE_X64Y26         FDSE (Setup_fdse_C_S)       -0.699    10.430    soc_netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.430    
                         arrival time                          -7.473    
  -------------------------------------------------------------------
                         slack                                  2.957    

Slack (MET) :             2.957ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.264ns  (logic 0.419ns (33.136%)  route 0.845ns (66.864%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.209ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.627     6.209    clk200_clk
    SLICE_X65Y29         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDPE (Prop_fdpe_C_Q)         0.419     6.628 r  FDPE_3/Q
                         net (fo=5, routed)           0.845     7.473    clk200_rst
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.325    11.182    
                         clock uncertainty           -0.053    11.129    
    SLICE_X64Y26         FDSE (Setup_fdse_C_S)       -0.699    10.430    soc_netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.430    
                         arrival time                          -7.473    
  -------------------------------------------------------------------
                         slack                                  2.957    

Slack (MET) :             2.957ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.264ns  (logic 0.419ns (33.136%)  route 0.845ns (66.864%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.209ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.627     6.209    clk200_clk
    SLICE_X65Y29         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDPE (Prop_fdpe_C_Q)         0.419     6.628 r  FDPE_3/Q
                         net (fo=5, routed)           0.845     7.473    clk200_rst
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
                         clock pessimism              0.325    11.182    
                         clock uncertainty           -0.053    11.129    
    SLICE_X64Y26         FDSE (Setup_fdse_C_S)       -0.699    10.430    soc_netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.430    
                         arrival time                          -7.473    
  -------------------------------------------------------------------
                         slack                                  2.957    

Slack (MET) :             2.957ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.264ns  (logic 0.419ns (33.136%)  route 0.845ns (66.864%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.209ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.627     6.209    clk200_clk
    SLICE_X65Y29         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDPE (Prop_fdpe_C_Q)         0.419     6.628 r  FDPE_3/Q
                         net (fo=5, routed)           0.845     7.473    clk200_rst
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/C
                         clock pessimism              0.325    11.182    
                         clock uncertainty           -0.053    11.129    
    SLICE_X64Y26         FDSE (Setup_fdse_C_S)       -0.699    10.430    soc_netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.430    
                         arrival time                          -7.473    
  -------------------------------------------------------------------
                         slack                                  2.957    

Slack (MET) :             3.049ns  (required time - arrival time)
  Source:                 soc_netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.975ns  (logic 0.642ns (32.502%)  route 1.333ns (67.498%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.518     6.722 f  soc_netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.333     8.055    soc_netsoc_reset_counter[0]
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.124     8.179 r  soc_netsoc_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     8.179    soc_netsoc_reset_counter0[0]
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.347    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X64Y26         FDSE (Setup_fdse_C_D)        0.077    11.228    soc_netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.228    
                         arrival time                          -8.179    
  -------------------------------------------------------------------
                         slack                                  3.049    

Slack (MET) :             3.056ns  (required time - arrival time)
  Source:                 soc_netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.972ns  (logic 0.642ns (32.551%)  route 1.330ns (67.449%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.518     6.722 r  soc_netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.330     8.052    soc_netsoc_reset_counter[0]
    SLICE_X64Y26         LUT3 (Prop_lut3_I1_O)        0.124     8.176 r  soc_netsoc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     8.176    soc_netsoc_reset_counter[2]_i_1_n_0
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
                         clock pessimism              0.347    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X64Y26         FDSE (Setup_fdse_C_D)        0.081    11.232    soc_netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.232    
                         arrival time                          -8.176    
  -------------------------------------------------------------------
                         slack                                  3.056    

Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 soc_netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.001ns  (logic 0.668ns (33.379%)  route 1.333ns (66.621%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.518     6.722 r  soc_netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.333     8.055    soc_netsoc_reset_counter[0]
    SLICE_X64Y26         LUT2 (Prop_lut2_I0_O)        0.150     8.205 r  soc_netsoc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.205    soc_netsoc_reset_counter[1]_i_1_n_0
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.347    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X64Y26         FDSE (Setup_fdse_C_D)        0.118    11.269    soc_netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.269    
                         arrival time                          -8.205    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 soc_netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.518     6.722 r  soc_netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.604    soc_netsoc_reset_counter[2]
    SLICE_X64Y26         LUT4 (Prop_lut4_I2_O)        0.124     7.728 r  soc_netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.917    soc_netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.347    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X64Y26         FDSE (Setup_fdse_C_CE)      -0.169    10.982    soc_netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.982    
                         arrival time                          -7.917    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 soc_netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.518     6.722 r  soc_netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.604    soc_netsoc_reset_counter[2]
    SLICE_X64Y26         LUT4 (Prop_lut4_I2_O)        0.124     7.728 r  soc_netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.917    soc_netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.347    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X64Y26         FDSE (Setup_fdse_C_CE)      -0.169    10.982    soc_netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.982    
                         arrival time                          -7.917    
  -------------------------------------------------------------------
                         slack                                  3.065    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.209ns (62.737%)  route 0.124ns (37.263%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.164     2.022 r  soc_netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.124     2.147    soc_netsoc_reset_counter[0]
    SLICE_X65Y26         LUT6 (Prop_lut6_I1_O)        0.045     2.192 r  soc_netsoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.192    soc_netsoc_ic_reset_i_1_n_0
    SLICE_X65Y26         FDRE                                         r  soc_netsoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X65Y26         FDRE                                         r  soc_netsoc_ic_reset_reg/C
                         clock pessimism             -0.535     1.871    
    SLICE_X65Y26         FDRE (Hold_fdre_C_D)         0.091     1.962    soc_netsoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           2.192    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.212ns (54.927%)  route 0.174ns (45.073%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.164     2.022 r  soc_netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     2.196    soc_netsoc_reset_counter[2]
    SLICE_X64Y26         LUT4 (Prop_lut4_I0_O)        0.048     2.244 r  soc_netsoc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.244    soc_netsoc_reset_counter[3]_i_2_n_0
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X64Y26         FDSE (Hold_fdse_C_D)         0.131     1.989    soc_netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.574%)  route 0.174ns (45.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.164     2.022 r  soc_netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     2.196    soc_netsoc_reset_counter[2]
    SLICE_X64Y26         LUT3 (Prop_lut3_I2_O)        0.045     2.241 r  soc_netsoc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.241    soc_netsoc_reset_counter[2]_i_1_n_0
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X64Y26         FDSE (Hold_fdse_C_D)         0.121     1.979    soc_netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.247ns (60.010%)  route 0.165ns (39.990%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.148     2.006 r  soc_netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.109     2.115    soc_netsoc_reset_counter[3]
    SLICE_X64Y26         LUT4 (Prop_lut4_I3_O)        0.099     2.214 r  soc_netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.270    soc_netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X64Y26         FDSE (Hold_fdse_C_CE)       -0.016     1.842    soc_netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.270    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.247ns (60.010%)  route 0.165ns (39.990%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.148     2.006 r  soc_netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.109     2.115    soc_netsoc_reset_counter[3]
    SLICE_X64Y26         LUT4 (Prop_lut4_I3_O)        0.099     2.214 r  soc_netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.270    soc_netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X64Y26         FDSE (Hold_fdse_C_CE)       -0.016     1.842    soc_netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.270    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.247ns (60.010%)  route 0.165ns (39.990%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.148     2.006 r  soc_netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.109     2.115    soc_netsoc_reset_counter[3]
    SLICE_X64Y26         LUT4 (Prop_lut4_I3_O)        0.099     2.214 r  soc_netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.270    soc_netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X64Y26         FDSE (Hold_fdse_C_CE)       -0.016     1.842    soc_netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.270    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.247ns (60.010%)  route 0.165ns (39.990%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.148     2.006 r  soc_netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.109     2.115    soc_netsoc_reset_counter[3]
    SLICE_X64Y26         LUT4 (Prop_lut4_I3_O)        0.099     2.214 r  soc_netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.270    soc_netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X64Y26         FDSE (Hold_fdse_C_CE)       -0.016     1.842    soc_netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.270    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.128ns (31.646%)  route 0.276ns (68.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.588     1.861    clk200_clk
    SLICE_X65Y29         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDPE (Prop_fdpe_C_Q)         0.128     1.989 r  FDPE_3/Q
                         net (fo=5, routed)           0.276     2.266    clk200_rst
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.535     1.871    
    SLICE_X64Y26         FDSE (Hold_fdse_C_S)        -0.045     1.826    soc_netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.128ns (31.646%)  route 0.276ns (68.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.588     1.861    clk200_clk
    SLICE_X65Y29         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDPE (Prop_fdpe_C_Q)         0.128     1.989 r  FDPE_3/Q
                         net (fo=5, routed)           0.276     2.266    clk200_rst
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/C
                         clock pessimism             -0.535     1.871    
    SLICE_X64Y26         FDSE (Hold_fdse_C_S)        -0.045     1.826    soc_netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.128ns (31.646%)  route 0.276ns (68.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.588     1.861    clk200_clk
    SLICE_X65Y29         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDPE (Prop_fdpe_C_Q)         0.128     1.989 r  FDPE_3/Q
                         net (fo=5, routed)           0.276     2.266    clk200_rst
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
                         clock pessimism             -0.535     1.871    
    SLICE_X64Y26         FDSE (Hold_fdse_C_S)        -0.045     1.826    soc_netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.439    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_netsoc_pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X65Y29     FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X65Y29     FDPE_3/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X65Y26     soc_netsoc_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y26     soc_netsoc_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y26     soc_netsoc_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y26     soc_netsoc_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y26     soc_netsoc_reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y29     FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y29     FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y29     FDPE_3/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y29     FDPE_3/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y26     soc_netsoc_ic_reset_reg/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     soc_netsoc_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     soc_netsoc_reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     soc_netsoc_reset_counter_reg[2]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     soc_netsoc_reset_counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y26     soc_netsoc_ic_reset_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y26     soc_netsoc_ic_reset_reg/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     soc_netsoc_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     soc_netsoc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     soc_netsoc_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     soc_netsoc_reset_counter_reg[3]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y29     FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y29     FDPE_3/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y26     soc_netsoc_ic_reset_reg/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     soc_netsoc_reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     soc_netsoc_reset_counter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  soc_netsoc_pll_fb
  To Clock:  soc_netsoc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_netsoc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  soc_netsoc_pll_sys
  To Clock:  soc_netsoc_pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_netsoc_pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  soc_netsoc_pll_sys4x
  To Clock:  soc_netsoc_pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_netsoc_pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y17  BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y35    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  soc_netsoc_pll_sys4x_dqs
  To Clock:  soc_netsoc_pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_netsoc_pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y19  BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y44    OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y32    OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack       32.775ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.775ns  (required time - arrival time)
  Source:                 soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.082ns  (logic 1.182ns (16.689%)  route 5.900ns (83.311%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 41.448 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.567     1.567    eth_rx_clk
    SLICE_X33Y46         FDRE                                         r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.456     2.023 r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/Q
                         net (fo=14, routed)          1.787     3.810    soc_ethphy_liteethphymiirx_converter_converter_source_payload_data[2]
    SLICE_X36Y47         LUT2 (Prop_lut2_I0_O)        0.152     3.962 r  soc_ethmac_crc32_checker_crc_reg[27]_i_3/O
                         net (fo=6, routed)           1.126     5.088    soc_ethmac_crc32_checker_crc_reg[27]_i_3_n_0
    SLICE_X36Y48         LUT6 (Prop_lut6_I3_O)        0.326     5.414 f  soc_ethmac_crc32_checker_crc_reg[5]_i_1/O
                         net (fo=2, routed)           0.801     6.215    soc_ethmac_crc32_checker_crc_next_reg[5]
    SLICE_X38Y48         LUT6 (Prop_lut6_I1_O)        0.124     6.339 f  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           0.885     7.224    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X38Y47         LUT6 (Prop_lut6_I3_O)        0.124     7.348 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.302     8.650    soc_ethmac_crc32_checker_source_source_payload_error
    SLICE_X29Y39         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.448    41.448    eth_rx_clk
    SLICE_X29Y39         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[29]/C
                         clock pessimism              0.079    41.527    
                         clock uncertainty           -0.035    41.492    
    SLICE_X29Y39         FDRE (Setup_fdre_C_D)       -0.067    41.425    soc_ethmac_rx_converter_converter_source_payload_data_reg[29]
  -------------------------------------------------------------------
                         required time                         41.425    
                         arrival time                          -8.650    
  -------------------------------------------------------------------
                         slack                                 32.775    

Slack (MET) :             32.792ns  (required time - arrival time)
  Source:                 soc_ethmac_rx_cdc_graycounter0_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.936ns  (logic 1.090ns (15.716%)  route 5.846ns (84.284%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.452ns = ( 41.452 - 40.000 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.563     1.563    eth_rx_clk
    SLICE_X29Y36         FDRE                                         r  soc_ethmac_rx_cdc_graycounter0_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.419     1.982 r  soc_ethmac_rx_cdc_graycounter0_q_reg[5]/Q
                         net (fo=2, routed)           0.819     2.801    soc_ethmac_rx_cdc_graycounter0_q[5]
    SLICE_X29Y34         LUT6 (Prop_lut6_I4_O)        0.299     3.100 r  storage_12_reg_i_9/O
                         net (fo=1, routed)           1.085     4.185    storage_12_reg_i_9_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.309 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.177     5.486    soc_ethmac_rx_cdc_asyncfifo_writable
    SLICE_X31Y44         LUT6 (Prop_lut6_I5_O)        0.124     5.610 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          1.240     6.850    p_300_in
    SLICE_X28Y44         LUT3 (Prop_lut3_I2_O)        0.124     6.974 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_1/O
                         net (fo=10, routed)          1.525     8.499    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_1_n_0
    SLICE_X9Y41          FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.452    41.452    eth_rx_clk
    SLICE_X9Y41          FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[30]/C
                         clock pessimism              0.079    41.531    
                         clock uncertainty           -0.035    41.496    
    SLICE_X9Y41          FDRE (Setup_fdre_C_CE)      -0.205    41.291    soc_ethmac_rx_converter_converter_source_payload_data_reg[30]
  -------------------------------------------------------------------
                         required time                         41.291    
                         arrival time                          -8.499    
  -------------------------------------------------------------------
                         slack                                 32.792    

Slack (MET) :             32.792ns  (required time - arrival time)
  Source:                 soc_ethmac_rx_cdc_graycounter0_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[32]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.936ns  (logic 1.090ns (15.716%)  route 5.846ns (84.284%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.452ns = ( 41.452 - 40.000 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.563     1.563    eth_rx_clk
    SLICE_X29Y36         FDRE                                         r  soc_ethmac_rx_cdc_graycounter0_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.419     1.982 r  soc_ethmac_rx_cdc_graycounter0_q_reg[5]/Q
                         net (fo=2, routed)           0.819     2.801    soc_ethmac_rx_cdc_graycounter0_q[5]
    SLICE_X29Y34         LUT6 (Prop_lut6_I4_O)        0.299     3.100 r  storage_12_reg_i_9/O
                         net (fo=1, routed)           1.085     4.185    storage_12_reg_i_9_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.309 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.177     5.486    soc_ethmac_rx_cdc_asyncfifo_writable
    SLICE_X31Y44         LUT6 (Prop_lut6_I5_O)        0.124     5.610 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          1.240     6.850    p_300_in
    SLICE_X28Y44         LUT3 (Prop_lut3_I2_O)        0.124     6.974 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_1/O
                         net (fo=10, routed)          1.525     8.499    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_1_n_0
    SLICE_X9Y41          FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[32]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.452    41.452    eth_rx_clk
    SLICE_X9Y41          FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[32]/C
                         clock pessimism              0.079    41.531    
                         clock uncertainty           -0.035    41.496    
    SLICE_X9Y41          FDRE (Setup_fdre_C_CE)      -0.205    41.291    soc_ethmac_rx_converter_converter_source_payload_data_reg[32]
  -------------------------------------------------------------------
                         required time                         41.291    
                         arrival time                          -8.499    
  -------------------------------------------------------------------
                         slack                                 32.792    

Slack (MET) :             32.792ns  (required time - arrival time)
  Source:                 soc_ethmac_rx_cdc_graycounter0_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[34]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.936ns  (logic 1.090ns (15.716%)  route 5.846ns (84.284%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.452ns = ( 41.452 - 40.000 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.563     1.563    eth_rx_clk
    SLICE_X29Y36         FDRE                                         r  soc_ethmac_rx_cdc_graycounter0_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.419     1.982 r  soc_ethmac_rx_cdc_graycounter0_q_reg[5]/Q
                         net (fo=2, routed)           0.819     2.801    soc_ethmac_rx_cdc_graycounter0_q[5]
    SLICE_X29Y34         LUT6 (Prop_lut6_I4_O)        0.299     3.100 r  storage_12_reg_i_9/O
                         net (fo=1, routed)           1.085     4.185    storage_12_reg_i_9_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.309 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.177     5.486    soc_ethmac_rx_cdc_asyncfifo_writable
    SLICE_X31Y44         LUT6 (Prop_lut6_I5_O)        0.124     5.610 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          1.240     6.850    p_300_in
    SLICE_X28Y44         LUT3 (Prop_lut3_I2_O)        0.124     6.974 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_1/O
                         net (fo=10, routed)          1.525     8.499    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_1_n_0
    SLICE_X9Y41          FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[34]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.452    41.452    eth_rx_clk
    SLICE_X9Y41          FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[34]/C
                         clock pessimism              0.079    41.531    
                         clock uncertainty           -0.035    41.496    
    SLICE_X9Y41          FDRE (Setup_fdre_C_CE)      -0.205    41.291    soc_ethmac_rx_converter_converter_source_payload_data_reg[34]
  -------------------------------------------------------------------
                         required time                         41.291    
                         arrival time                          -8.499    
  -------------------------------------------------------------------
                         slack                                 32.792    

Slack (MET) :             32.812ns  (required time - arrival time)
  Source:                 soc_ethmac_rx_cdc_graycounter0_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[36]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.916ns  (logic 1.090ns (15.761%)  route 5.826ns (84.239%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.452ns = ( 41.452 - 40.000 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.563     1.563    eth_rx_clk
    SLICE_X29Y36         FDRE                                         r  soc_ethmac_rx_cdc_graycounter0_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.419     1.982 r  soc_ethmac_rx_cdc_graycounter0_q_reg[5]/Q
                         net (fo=2, routed)           0.819     2.801    soc_ethmac_rx_cdc_graycounter0_q[5]
    SLICE_X29Y34         LUT6 (Prop_lut6_I4_O)        0.299     3.100 r  storage_12_reg_i_9/O
                         net (fo=1, routed)           1.085     4.185    storage_12_reg_i_9_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.309 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.177     5.486    soc_ethmac_rx_cdc_asyncfifo_writable
    SLICE_X31Y44         LUT6 (Prop_lut6_I5_O)        0.124     5.610 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          1.240     6.850    p_300_in
    SLICE_X28Y44         LUT3 (Prop_lut3_I2_O)        0.124     6.974 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_1/O
                         net (fo=10, routed)          1.505     8.479    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_1_n_0
    SLICE_X9Y42          FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[36]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.452    41.452    eth_rx_clk
    SLICE_X9Y42          FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[36]/C
                         clock pessimism              0.079    41.531    
                         clock uncertainty           -0.035    41.496    
    SLICE_X9Y42          FDRE (Setup_fdre_C_CE)      -0.205    41.291    soc_ethmac_rx_converter_converter_source_payload_data_reg[36]
  -------------------------------------------------------------------
                         required time                         41.291    
                         arrival time                          -8.479    
  -------------------------------------------------------------------
                         slack                                 32.812    

Slack (MET) :             32.850ns  (required time - arrival time)
  Source:                 soc_ethmac_rx_cdc_graycounter0_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.705ns  (logic 1.367ns (20.387%)  route 5.338ns (79.613%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 41.447 - 40.000 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.563     1.563    eth_rx_clk
    SLICE_X29Y36         FDRE                                         r  soc_ethmac_rx_cdc_graycounter0_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.419     1.982 r  soc_ethmac_rx_cdc_graycounter0_q_reg[5]/Q
                         net (fo=2, routed)           0.819     2.801    soc_ethmac_rx_cdc_graycounter0_q[5]
    SLICE_X29Y34         LUT6 (Prop_lut6_I4_O)        0.299     3.100 r  storage_12_reg_i_9/O
                         net (fo=1, routed)           1.085     4.185    storage_12_reg_i_9_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.309 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.177     5.486    soc_ethmac_rx_cdc_asyncfifo_writable
    SLICE_X31Y44         LUT6 (Prop_lut6_I5_O)        0.124     5.610 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          0.334     5.944    p_300_in
    SLICE_X32Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.068 r  vns_liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=7, routed)           0.785     6.853    soc_ethmac_crc32_checker_sink_sink_ready
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.977 r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=4, routed)           0.663     7.640    soc_ethphy_liteethphymiirx_converter_converter_load_part
    SLICE_X35Y45         LUT2 (Prop_lut2_I1_O)        0.153     7.793 r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.475     8.269    soc_ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2_n_0
    SLICE_X34Y46         FDRE                                         r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.447    41.447    eth_rx_clk
    SLICE_X34Y46         FDRE                                         r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[4]/C
                         clock pessimism              0.079    41.526    
                         clock uncertainty           -0.035    41.491    
    SLICE_X34Y46         FDRE (Setup_fdre_C_CE)      -0.372    41.119    soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[4]
  -------------------------------------------------------------------
                         required time                         41.119    
                         arrival time                          -8.269    
  -------------------------------------------------------------------
                         slack                                 32.850    

Slack (MET) :             32.850ns  (required time - arrival time)
  Source:                 soc_ethmac_rx_cdc_graycounter0_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.705ns  (logic 1.367ns (20.387%)  route 5.338ns (79.613%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 41.447 - 40.000 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.563     1.563    eth_rx_clk
    SLICE_X29Y36         FDRE                                         r  soc_ethmac_rx_cdc_graycounter0_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.419     1.982 r  soc_ethmac_rx_cdc_graycounter0_q_reg[5]/Q
                         net (fo=2, routed)           0.819     2.801    soc_ethmac_rx_cdc_graycounter0_q[5]
    SLICE_X29Y34         LUT6 (Prop_lut6_I4_O)        0.299     3.100 r  storage_12_reg_i_9/O
                         net (fo=1, routed)           1.085     4.185    storage_12_reg_i_9_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.309 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.177     5.486    soc_ethmac_rx_cdc_asyncfifo_writable
    SLICE_X31Y44         LUT6 (Prop_lut6_I5_O)        0.124     5.610 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          0.334     5.944    p_300_in
    SLICE_X32Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.068 r  vns_liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=7, routed)           0.785     6.853    soc_ethmac_crc32_checker_sink_sink_ready
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.977 r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=4, routed)           0.663     7.640    soc_ethphy_liteethphymiirx_converter_converter_load_part
    SLICE_X35Y45         LUT2 (Prop_lut2_I1_O)        0.153     7.793 r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.475     8.269    soc_ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2_n_0
    SLICE_X34Y46         FDRE                                         r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.447    41.447    eth_rx_clk
    SLICE_X34Y46         FDRE                                         r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[5]/C
                         clock pessimism              0.079    41.526    
                         clock uncertainty           -0.035    41.491    
    SLICE_X34Y46         FDRE (Setup_fdre_C_CE)      -0.372    41.119    soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[5]
  -------------------------------------------------------------------
                         required time                         41.119    
                         arrival time                          -8.269    
  -------------------------------------------------------------------
                         slack                                 32.850    

Slack (MET) :             32.850ns  (required time - arrival time)
  Source:                 soc_ethmac_rx_cdc_graycounter0_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.705ns  (logic 1.367ns (20.387%)  route 5.338ns (79.613%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 41.447 - 40.000 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.563     1.563    eth_rx_clk
    SLICE_X29Y36         FDRE                                         r  soc_ethmac_rx_cdc_graycounter0_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.419     1.982 r  soc_ethmac_rx_cdc_graycounter0_q_reg[5]/Q
                         net (fo=2, routed)           0.819     2.801    soc_ethmac_rx_cdc_graycounter0_q[5]
    SLICE_X29Y34         LUT6 (Prop_lut6_I4_O)        0.299     3.100 r  storage_12_reg_i_9/O
                         net (fo=1, routed)           1.085     4.185    storage_12_reg_i_9_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.309 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.177     5.486    soc_ethmac_rx_cdc_asyncfifo_writable
    SLICE_X31Y44         LUT6 (Prop_lut6_I5_O)        0.124     5.610 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          0.334     5.944    p_300_in
    SLICE_X32Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.068 r  vns_liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=7, routed)           0.785     6.853    soc_ethmac_crc32_checker_sink_sink_ready
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.977 r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=4, routed)           0.663     7.640    soc_ethphy_liteethphymiirx_converter_converter_load_part
    SLICE_X35Y45         LUT2 (Prop_lut2_I1_O)        0.153     7.793 r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.475     8.269    soc_ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2_n_0
    SLICE_X34Y46         FDRE                                         r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.447    41.447    eth_rx_clk
    SLICE_X34Y46         FDRE                                         r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[6]/C
                         clock pessimism              0.079    41.526    
                         clock uncertainty           -0.035    41.491    
    SLICE_X34Y46         FDRE (Setup_fdre_C_CE)      -0.372    41.119    soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[6]
  -------------------------------------------------------------------
                         required time                         41.119    
                         arrival time                          -8.269    
  -------------------------------------------------------------------
                         slack                                 32.850    

Slack (MET) :             32.850ns  (required time - arrival time)
  Source:                 soc_ethmac_rx_cdc_graycounter0_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.705ns  (logic 1.367ns (20.387%)  route 5.338ns (79.613%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 41.447 - 40.000 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.563     1.563    eth_rx_clk
    SLICE_X29Y36         FDRE                                         r  soc_ethmac_rx_cdc_graycounter0_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.419     1.982 r  soc_ethmac_rx_cdc_graycounter0_q_reg[5]/Q
                         net (fo=2, routed)           0.819     2.801    soc_ethmac_rx_cdc_graycounter0_q[5]
    SLICE_X29Y34         LUT6 (Prop_lut6_I4_O)        0.299     3.100 r  storage_12_reg_i_9/O
                         net (fo=1, routed)           1.085     4.185    storage_12_reg_i_9_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.309 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.177     5.486    soc_ethmac_rx_cdc_asyncfifo_writable
    SLICE_X31Y44         LUT6 (Prop_lut6_I5_O)        0.124     5.610 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          0.334     5.944    p_300_in
    SLICE_X32Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.068 r  vns_liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=7, routed)           0.785     6.853    soc_ethmac_crc32_checker_sink_sink_ready
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.977 r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=4, routed)           0.663     7.640    soc_ethphy_liteethphymiirx_converter_converter_load_part
    SLICE_X35Y45         LUT2 (Prop_lut2_I1_O)        0.153     7.793 r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.475     8.269    soc_ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2_n_0
    SLICE_X34Y46         FDRE                                         r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.447    41.447    eth_rx_clk
    SLICE_X34Y46         FDRE                                         r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[7]/C
                         clock pessimism              0.079    41.526    
                         clock uncertainty           -0.035    41.491    
    SLICE_X34Y46         FDRE (Setup_fdre_C_CE)      -0.372    41.119    soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[7]
  -------------------------------------------------------------------
                         required time                         41.119    
                         arrival time                          -8.269    
  -------------------------------------------------------------------
                         slack                                 32.850    

Slack (MET) :             32.904ns  (required time - arrival time)
  Source:                 soc_ethmac_rx_cdc_graycounter0_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethphy_liteethphymiirx_converter_converter_strobe_all_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.055ns  (logic 1.692ns (23.984%)  route 5.363ns (76.016%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 41.447 - 40.000 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.563     1.563    eth_rx_clk
    SLICE_X29Y36         FDRE                                         r  soc_ethmac_rx_cdc_graycounter0_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.419     1.982 r  soc_ethmac_rx_cdc_graycounter0_q_reg[5]/Q
                         net (fo=2, routed)           0.819     2.801    soc_ethmac_rx_cdc_graycounter0_q[5]
    SLICE_X29Y34         LUT6 (Prop_lut6_I4_O)        0.299     3.100 r  storage_12_reg_i_9/O
                         net (fo=1, routed)           1.085     4.185    storage_12_reg_i_9_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.309 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.177     5.486    soc_ethmac_rx_cdc_asyncfifo_writable
    SLICE_X31Y44         LUT6 (Prop_lut6_I5_O)        0.124     5.610 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          0.334     5.944    p_300_in
    SLICE_X32Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.068 r  vns_liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=7, routed)           0.785     6.853    soc_ethmac_crc32_checker_sink_sink_ready
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.977 r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=4, routed)           1.009     7.986    soc_ethphy_liteethphymiirx_converter_converter_load_part
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.152     8.138 f  soc_ethphy_liteethphymiirx_converter_converter_strobe_all_i_2/O
                         net (fo=1, routed)           0.154     8.292    soc_ethphy_liteethphymiirx_converter_converter_strobe_all_i_2_n_0
    SLICE_X35Y45         LUT6 (Prop_lut6_I1_O)        0.326     8.618 r  soc_ethphy_liteethphymiirx_converter_converter_strobe_all_i_1/O
                         net (fo=1, routed)           0.000     8.618    soc_ethphy_liteethphymiirx_converter_converter_strobe_all_i_1_n_0
    SLICE_X35Y45         FDRE                                         r  soc_ethphy_liteethphymiirx_converter_converter_strobe_all_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.447    41.447    eth_rx_clk
    SLICE_X35Y45         FDRE                                         r  soc_ethphy_liteethphymiirx_converter_converter_strobe_all_reg/C
                         clock pessimism              0.079    41.526    
                         clock uncertainty           -0.035    41.491    
    SLICE_X35Y45         FDRE (Setup_fdre_C_D)        0.031    41.522    soc_ethphy_liteethphymiirx_converter_converter_strobe_all_reg
  -------------------------------------------------------------------
                         required time                         41.522    
                         arrival time                          -8.618    
  -------------------------------------------------------------------
                         slack                                 32.904    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.565     0.565    eth_rx_clk
    SLICE_X31Y46         FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.228     0.934    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X30Y46         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.834     0.834    storage_10_reg_0_7_6_7/WCLK
    SLICE_X30Y46         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.256     0.578    
    SLICE_X30Y46         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.888    storage_10_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.565     0.565    eth_rx_clk
    SLICE_X31Y46         FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.228     0.934    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X30Y46         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.834     0.834    storage_10_reg_0_7_6_7/WCLK
    SLICE_X30Y46         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism             -0.256     0.578    
    SLICE_X30Y46         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.888    storage_10_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.565     0.565    eth_rx_clk
    SLICE_X31Y46         FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.228     0.934    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X30Y46         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.834     0.834    storage_10_reg_0_7_6_7/WCLK
    SLICE_X30Y46         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB/CLK
                         clock pessimism             -0.256     0.578    
    SLICE_X30Y46         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.888    storage_10_reg_0_7_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.565     0.565    eth_rx_clk
    SLICE_X31Y46         FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.228     0.934    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X30Y46         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.834     0.834    storage_10_reg_0_7_6_7/WCLK
    SLICE_X30Y46         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB_D1/CLK
                         clock pessimism             -0.256     0.578    
    SLICE_X30Y46         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.888    storage_10_reg_0_7_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.565     0.565    eth_rx_clk
    SLICE_X31Y46         FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.228     0.934    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X30Y46         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.834     0.834    storage_10_reg_0_7_6_7/WCLK
    SLICE_X30Y46         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC/CLK
                         clock pessimism             -0.256     0.578    
    SLICE_X30Y46         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.888    storage_10_reg_0_7_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.565     0.565    eth_rx_clk
    SLICE_X31Y46         FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.228     0.934    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X30Y46         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.834     0.834    storage_10_reg_0_7_6_7/WCLK
    SLICE_X30Y46         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC_D1/CLK
                         clock pessimism             -0.256     0.578    
    SLICE_X30Y46         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.888    storage_10_reg_0_7_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.565     0.565    eth_rx_clk
    SLICE_X31Y46         FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.228     0.934    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X30Y46         RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.834     0.834    storage_10_reg_0_7_6_7/WCLK
    SLICE_X30Y46         RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD/CLK
                         clock pessimism             -0.256     0.578    
    SLICE_X30Y46         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.888    storage_10_reg_0_7_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.565     0.565    eth_rx_clk
    SLICE_X31Y46         FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.228     0.934    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X30Y46         RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.834     0.834    storage_10_reg_0_7_6_7/WCLK
    SLICE_X30Y46         RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD_D1/CLK
                         clock pessimism             -0.256     0.578    
    SLICE_X30Y46         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.888    storage_10_reg_0_7_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 soc_ethmac_rx_converter_converter_source_payload_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/DIBDI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.148ns (41.727%)  route 0.207ns (58.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.567     0.567    eth_rx_clk
    SLICE_X8Y42          FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.148     0.715 r  soc_ethmac_rx_converter_converter_source_payload_data_reg[18]/Q
                         net (fo=1, routed)           0.207     0.921    soc_ethmac_rx_converter_converter_source_payload_data[18]
    RAMB36_X0Y8          RAMB36E1                                     r  storage_12_reg/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.879     0.879    eth_rx_clk
    RAMB36_X0Y8          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.254     0.625    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[1])
                                                      0.243     0.868    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.868    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.332%)  route 0.258ns (64.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.565     0.565    eth_rx_clk
    SLICE_X31Y46         FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.258     0.964    storage_10_reg_0_7_0_5/ADDRD1
    SLICE_X30Y45         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.834     0.834    storage_10_reg_0_7_0_5/WCLK
    SLICE_X30Y45         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.253     0.581    
    SLICE_X30Y45         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.890    storage_10_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.074    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_clocks_rx_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y8   storage_12_reg/CLKBWRCLK
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X38Y50  FDPE_10/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X38Y50  FDPE_11/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X37Y48  soc_ethmac_crc32_checker_crc_reg_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X36Y47  soc_ethmac_crc32_checker_crc_reg_reg[10]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X36Y46  soc_ethmac_crc32_checker_crc_reg_reg[11]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X38Y48  soc_ethmac_crc32_checker_crc_reg_reg[12]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X37Y48  soc_ethmac_crc32_checker_crc_reg_reg[13]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X37Y46  soc_ethmac_crc32_checker_crc_reg_reg[14]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X38Y47  soc_ethmac_crc32_checker_crc_reg_reg[15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y45  storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y45  storage_10_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y45  storage_10_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y45  storage_10_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y45  storage_10_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y45  storage_10_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y45  storage_10_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y45  storage_10_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y46  storage_10_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y46  storage_10_reg_0_7_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y45  storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y45  storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y45  storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y45  storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y45  storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y45  storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y45  storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y45  storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y45  storage_10_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y45  storage_10_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack       28.739ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.739ns  (required time - arrival time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        10.597ns  (logic 1.976ns (18.647%)  route 8.621ns (81.353%))
  Logic Levels:           8  (LUT3=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 41.479 - 40.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.550     1.550    eth_tx_clk
    SLICE_X34Y54         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDRE (Prop_fdre_C_Q)         0.518     2.068 r  soc_ethmac_tx_cdc_graycounter1_q_reg[3]/Q
                         net (fo=2, routed)           1.411     3.479    soc_ethmac_tx_cdc_graycounter1_q[3]
    SLICE_X34Y49         LUT6 (Prop_lut6_I0_O)        0.124     3.603 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.872     4.475    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X32Y49         LUT4 (Prop_lut4_I2_O)        0.124     4.599 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           1.017     5.617    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X32Y56         LUT3 (Prop_lut3_I0_O)        0.124     5.741 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.819     6.560    soc_ethmac_padding_inserter_source_valid
    SLICE_X31Y56         LUT3 (Prop_lut3_I0_O)        0.152     6.712 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           1.138     7.850    soc_ethmac_crc32_inserter_source_valid
    SLICE_X31Y56         LUT5 (Prop_lut5_I4_O)        0.332     8.182 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.316     8.498    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X33Y56         LUT6 (Prop_lut6_I1_O)        0.124     8.622 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.905     9.527    soc_ethmac_tx_converter_converter_mux[1]_i_2_n_0
    SLICE_X34Y55         LUT3 (Prop_lut3_I2_O)        0.150     9.677 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           1.077    10.754    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X34Y54         LUT4 (Prop_lut4_I0_O)        0.328    11.082 r  storage_11_reg_i_5/O
                         net (fo=2, routed)           1.065    12.147    soc_ethmac_tx_cdc_graycounter1_q_next_binary[2]
    RAMB36_X1Y11         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.479    41.479    eth_tx_clk
    RAMB36_X1Y11         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.008    41.487    
                         clock uncertainty           -0.035    41.452    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    40.886    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.886    
                         arrival time                         -12.147    
  -------------------------------------------------------------------
                         slack                                 28.739    

Slack (MET) :             29.168ns  (required time - arrival time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        10.168ns  (logic 1.976ns (19.434%)  route 8.192ns (80.566%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 41.479 - 40.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.550     1.550    eth_tx_clk
    SLICE_X34Y54         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDRE (Prop_fdre_C_Q)         0.518     2.068 r  soc_ethmac_tx_cdc_graycounter1_q_reg[3]/Q
                         net (fo=2, routed)           1.411     3.479    soc_ethmac_tx_cdc_graycounter1_q[3]
    SLICE_X34Y49         LUT6 (Prop_lut6_I0_O)        0.124     3.603 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.872     4.475    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X32Y49         LUT4 (Prop_lut4_I2_O)        0.124     4.599 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           1.017     5.617    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X32Y56         LUT3 (Prop_lut3_I0_O)        0.124     5.741 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.819     6.560    soc_ethmac_padding_inserter_source_valid
    SLICE_X31Y56         LUT3 (Prop_lut3_I0_O)        0.152     6.712 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           1.138     7.850    soc_ethmac_crc32_inserter_source_valid
    SLICE_X31Y56         LUT5 (Prop_lut5_I4_O)        0.332     8.182 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.316     8.498    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X33Y56         LUT6 (Prop_lut6_I1_O)        0.124     8.622 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.905     9.527    soc_ethmac_tx_converter_converter_mux[1]_i_2_n_0
    SLICE_X34Y55         LUT3 (Prop_lut3_I2_O)        0.150     9.677 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.655    10.332    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X34Y54         LUT2 (Prop_lut2_I1_O)        0.328    10.660 r  storage_11_reg_i_7/O
                         net (fo=2, routed)           1.058    11.718    soc_ethmac_tx_cdc_graycounter1_q_next_binary[0]
    RAMB36_X1Y11         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.479    41.479    eth_tx_clk
    RAMB36_X1Y11         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.008    41.487    
                         clock uncertainty           -0.035    41.452    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    40.886    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.886    
                         arrival time                         -11.718    
  -------------------------------------------------------------------
                         slack                                 29.168    

Slack (MET) :             29.188ns  (required time - arrival time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        10.148ns  (logic 1.746ns (17.205%)  route 8.402ns (82.795%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 41.479 - 40.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.550     1.550    eth_tx_clk
    SLICE_X34Y54         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDRE (Prop_fdre_C_Q)         0.518     2.068 r  soc_ethmac_tx_cdc_graycounter1_q_reg[3]/Q
                         net (fo=2, routed)           1.411     3.479    soc_ethmac_tx_cdc_graycounter1_q[3]
    SLICE_X34Y49         LUT6 (Prop_lut6_I0_O)        0.124     3.603 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.872     4.475    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X32Y49         LUT4 (Prop_lut4_I2_O)        0.124     4.599 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           1.017     5.617    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X32Y56         LUT3 (Prop_lut3_I0_O)        0.124     5.741 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.819     6.560    soc_ethmac_padding_inserter_source_valid
    SLICE_X31Y56         LUT3 (Prop_lut3_I0_O)        0.152     6.712 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           1.138     7.850    soc_ethmac_crc32_inserter_source_valid
    SLICE_X31Y56         LUT5 (Prop_lut5_I4_O)        0.332     8.182 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.316     8.498    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X33Y56         LUT6 (Prop_lut6_I1_O)        0.124     8.622 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.905     9.527    soc_ethmac_tx_converter_converter_mux[1]_i_2_n_0
    SLICE_X34Y55         LUT5 (Prop_lut5_I4_O)        0.124     9.651 r  storage_11_reg_i_46/O
                         net (fo=4, routed)           0.861    10.512    storage_11_reg_i_46_n_0
    SLICE_X34Y53         LUT5 (Prop_lut5_I1_O)        0.124    10.636 r  storage_11_reg_i_2/O
                         net (fo=2, routed)           1.062    11.698    soc_ethmac_tx_cdc_graycounter1_q_next_binary[5]
    RAMB36_X1Y11         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.479    41.479    eth_tx_clk
    RAMB36_X1Y11         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.008    41.487    
                         clock uncertainty           -0.035    41.452    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    40.886    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.886    
                         arrival time                         -11.698    
  -------------------------------------------------------------------
                         slack                                 29.188    

Slack (MET) :             29.197ns  (required time - arrival time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        10.139ns  (logic 1.976ns (19.489%)  route 8.163ns (80.511%))
  Logic Levels:           8  (LUT3=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 41.479 - 40.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.550     1.550    eth_tx_clk
    SLICE_X34Y54         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDRE (Prop_fdre_C_Q)         0.518     2.068 r  soc_ethmac_tx_cdc_graycounter1_q_reg[3]/Q
                         net (fo=2, routed)           1.411     3.479    soc_ethmac_tx_cdc_graycounter1_q[3]
    SLICE_X34Y49         LUT6 (Prop_lut6_I0_O)        0.124     3.603 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.872     4.475    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X32Y49         LUT4 (Prop_lut4_I2_O)        0.124     4.599 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           1.017     5.617    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X32Y56         LUT3 (Prop_lut3_I0_O)        0.124     5.741 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.819     6.560    soc_ethmac_padding_inserter_source_valid
    SLICE_X31Y56         LUT3 (Prop_lut3_I0_O)        0.152     6.712 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           1.138     7.850    soc_ethmac_crc32_inserter_source_valid
    SLICE_X31Y56         LUT5 (Prop_lut5_I4_O)        0.332     8.182 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.316     8.498    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X33Y56         LUT6 (Prop_lut6_I1_O)        0.124     8.622 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.905     9.527    soc_ethmac_tx_converter_converter_mux[1]_i_2_n_0
    SLICE_X34Y55         LUT3 (Prop_lut3_I2_O)        0.150     9.677 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.513    10.190    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X34Y55         LUT3 (Prop_lut3_I1_O)        0.328    10.518 r  storage_11_reg_i_6/O
                         net (fo=2, routed)           1.171    11.689    soc_ethmac_tx_cdc_graycounter1_q_next_binary[1]
    RAMB36_X1Y11         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.479    41.479    eth_tx_clk
    RAMB36_X1Y11         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.008    41.487    
                         clock uncertainty           -0.035    41.452    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    40.886    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.886    
                         arrival time                         -11.689    
  -------------------------------------------------------------------
                         slack                                 29.197    

Slack (MET) :             29.323ns  (required time - arrival time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        10.013ns  (logic 1.976ns (19.734%)  route 8.037ns (80.266%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 41.479 - 40.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.550     1.550    eth_tx_clk
    SLICE_X34Y54         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDRE (Prop_fdre_C_Q)         0.518     2.068 r  soc_ethmac_tx_cdc_graycounter1_q_reg[3]/Q
                         net (fo=2, routed)           1.411     3.479    soc_ethmac_tx_cdc_graycounter1_q[3]
    SLICE_X34Y49         LUT6 (Prop_lut6_I0_O)        0.124     3.603 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.872     4.475    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X32Y49         LUT4 (Prop_lut4_I2_O)        0.124     4.599 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           1.017     5.617    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X32Y56         LUT3 (Prop_lut3_I0_O)        0.124     5.741 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.819     6.560    soc_ethmac_padding_inserter_source_valid
    SLICE_X31Y56         LUT3 (Prop_lut3_I0_O)        0.152     6.712 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           1.138     7.850    soc_ethmac_crc32_inserter_source_valid
    SLICE_X31Y56         LUT5 (Prop_lut5_I4_O)        0.332     8.182 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.316     8.498    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X33Y56         LUT6 (Prop_lut6_I1_O)        0.124     8.622 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.905     9.527    soc_ethmac_tx_converter_converter_mux[1]_i_2_n_0
    SLICE_X34Y55         LUT3 (Prop_lut3_I2_O)        0.150     9.677 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.496    10.173    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X34Y55         LUT5 (Prop_lut5_I2_O)        0.328    10.501 r  storage_11_reg_i_4/O
                         net (fo=2, routed)           1.062    11.563    soc_ethmac_tx_cdc_graycounter1_q_next_binary[3]
    RAMB36_X1Y11         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.479    41.479    eth_tx_clk
    RAMB36_X1Y11         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.008    41.487    
                         clock uncertainty           -0.035    41.452    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    40.886    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.886    
                         arrival time                         -11.563    
  -------------------------------------------------------------------
                         slack                                 29.323    

Slack (MET) :             29.605ns  (required time - arrival time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.731ns  (logic 1.976ns (20.306%)  route 7.755ns (79.694%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 41.479 - 40.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.550     1.550    eth_tx_clk
    SLICE_X34Y54         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDRE (Prop_fdre_C_Q)         0.518     2.068 r  soc_ethmac_tx_cdc_graycounter1_q_reg[3]/Q
                         net (fo=2, routed)           1.411     3.479    soc_ethmac_tx_cdc_graycounter1_q[3]
    SLICE_X34Y49         LUT6 (Prop_lut6_I0_O)        0.124     3.603 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.872     4.475    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X32Y49         LUT4 (Prop_lut4_I2_O)        0.124     4.599 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           1.017     5.617    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X32Y56         LUT3 (Prop_lut3_I0_O)        0.124     5.741 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.819     6.560    soc_ethmac_padding_inserter_source_valid
    SLICE_X31Y56         LUT3 (Prop_lut3_I0_O)        0.152     6.712 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           1.138     7.850    soc_ethmac_crc32_inserter_source_valid
    SLICE_X31Y56         LUT5 (Prop_lut5_I4_O)        0.332     8.182 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.316     8.498    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X33Y56         LUT6 (Prop_lut6_I1_O)        0.124     8.622 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.905     9.527    soc_ethmac_tx_converter_converter_mux[1]_i_2_n_0
    SLICE_X34Y55         LUT3 (Prop_lut3_I2_O)        0.150     9.677 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.209     9.886    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X34Y55         LUT6 (Prop_lut6_I1_O)        0.328    10.214 r  storage_11_reg_i_3/O
                         net (fo=2, routed)           1.067    11.281    soc_ethmac_tx_cdc_graycounter1_q_next_binary[4]
    RAMB36_X1Y11         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.479    41.479    eth_tx_clk
    RAMB36_X1Y11         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.008    41.487    
                         clock uncertainty           -0.035    41.452    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    40.886    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.886    
                         arrival time                         -11.281    
  -------------------------------------------------------------------
                         slack                                 29.605    

Slack (MET) :             30.026ns  (required time - arrival time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_tx_cdc_graycounter1_q_binary_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.923ns  (logic 1.976ns (19.913%)  route 7.947ns (80.087%))
  Logic Levels:           8  (LUT3=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 41.431 - 40.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.550     1.550    eth_tx_clk
    SLICE_X34Y54         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDRE (Prop_fdre_C_Q)         0.518     2.068 r  soc_ethmac_tx_cdc_graycounter1_q_reg[3]/Q
                         net (fo=2, routed)           1.411     3.479    soc_ethmac_tx_cdc_graycounter1_q[3]
    SLICE_X34Y49         LUT6 (Prop_lut6_I0_O)        0.124     3.603 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.872     4.475    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X32Y49         LUT4 (Prop_lut4_I2_O)        0.124     4.599 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           1.017     5.617    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X32Y56         LUT3 (Prop_lut3_I0_O)        0.124     5.741 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.819     6.560    soc_ethmac_padding_inserter_source_valid
    SLICE_X31Y56         LUT3 (Prop_lut3_I0_O)        0.152     6.712 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           1.138     7.850    soc_ethmac_crc32_inserter_source_valid
    SLICE_X31Y56         LUT5 (Prop_lut5_I4_O)        0.332     8.182 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.316     8.498    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X33Y56         LUT6 (Prop_lut6_I1_O)        0.124     8.622 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.905     9.527    soc_ethmac_tx_converter_converter_mux[1]_i_2_n_0
    SLICE_X34Y55         LUT3 (Prop_lut3_I2_O)        0.150     9.677 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           1.077    10.754    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X34Y54         LUT4 (Prop_lut4_I0_O)        0.328    11.082 r  storage_11_reg_i_5/O
                         net (fo=2, routed)           0.391    11.473    soc_ethmac_tx_cdc_graycounter1_q_next_binary[2]
    SLICE_X34Y54         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.431    41.431    eth_tx_clk
    SLICE_X34Y54         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[2]/C
                         clock pessimism              0.119    41.550    
                         clock uncertainty           -0.035    41.515    
    SLICE_X34Y54         FDRE (Setup_fdre_C_D)       -0.016    41.499    soc_ethmac_tx_cdc_graycounter1_q_binary_reg[2]
  -------------------------------------------------------------------
                         required time                         41.499    
                         arrival time                         -11.473    
  -------------------------------------------------------------------
                         slack                                 30.026    

Slack (MET) :             30.271ns  (required time - arrival time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_tx_cdc_graycounter1_q_binary_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.601ns  (logic 1.746ns (18.185%)  route 7.855ns (81.815%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 41.431 - 40.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.550     1.550    eth_tx_clk
    SLICE_X34Y54         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDRE (Prop_fdre_C_Q)         0.518     2.068 r  soc_ethmac_tx_cdc_graycounter1_q_reg[3]/Q
                         net (fo=2, routed)           1.411     3.479    soc_ethmac_tx_cdc_graycounter1_q[3]
    SLICE_X34Y49         LUT6 (Prop_lut6_I0_O)        0.124     3.603 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.872     4.475    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X32Y49         LUT4 (Prop_lut4_I2_O)        0.124     4.599 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           1.017     5.617    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X32Y56         LUT3 (Prop_lut3_I0_O)        0.124     5.741 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.819     6.560    soc_ethmac_padding_inserter_source_valid
    SLICE_X31Y56         LUT3 (Prop_lut3_I0_O)        0.152     6.712 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           1.138     7.850    soc_ethmac_crc32_inserter_source_valid
    SLICE_X31Y56         LUT5 (Prop_lut5_I4_O)        0.332     8.182 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.316     8.498    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X33Y56         LUT6 (Prop_lut6_I1_O)        0.124     8.622 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.905     9.527    soc_ethmac_tx_converter_converter_mux[1]_i_2_n_0
    SLICE_X34Y55         LUT5 (Prop_lut5_I4_O)        0.124     9.651 r  storage_11_reg_i_46/O
                         net (fo=4, routed)           0.861    10.512    storage_11_reg_i_46_n_0
    SLICE_X34Y53         LUT5 (Prop_lut5_I1_O)        0.124    10.636 r  storage_11_reg_i_2/O
                         net (fo=2, routed)           0.515    11.151    soc_ethmac_tx_cdc_graycounter1_q_next_binary[5]
    SLICE_X35Y53         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.431    41.431    eth_tx_clk
    SLICE_X35Y53         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[5]/C
                         clock pessimism              0.094    41.525    
                         clock uncertainty           -0.035    41.490    
    SLICE_X35Y53         FDRE (Setup_fdre_C_D)       -0.067    41.423    soc_ethmac_tx_cdc_graycounter1_q_binary_reg[5]
  -------------------------------------------------------------------
                         required time                         41.423    
                         arrival time                         -11.151    
  -------------------------------------------------------------------
                         slack                                 30.271    

Slack (MET) :             30.277ns  (required time - arrival time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_tx_cdc_graycounter1_q_binary_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.647ns  (logic 1.746ns (18.099%)  route 7.901ns (81.901%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 41.431 - 40.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.550     1.550    eth_tx_clk
    SLICE_X34Y54         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDRE (Prop_fdre_C_Q)         0.518     2.068 r  soc_ethmac_tx_cdc_graycounter1_q_reg[3]/Q
                         net (fo=2, routed)           1.411     3.479    soc_ethmac_tx_cdc_graycounter1_q[3]
    SLICE_X34Y49         LUT6 (Prop_lut6_I0_O)        0.124     3.603 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.872     4.475    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X32Y49         LUT4 (Prop_lut4_I2_O)        0.124     4.599 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           1.017     5.617    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X32Y56         LUT3 (Prop_lut3_I0_O)        0.124     5.741 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.819     6.560    soc_ethmac_padding_inserter_source_valid
    SLICE_X31Y56         LUT3 (Prop_lut3_I0_O)        0.152     6.712 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           1.138     7.850    soc_ethmac_crc32_inserter_source_valid
    SLICE_X31Y56         LUT5 (Prop_lut5_I4_O)        0.332     8.182 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.316     8.498    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X33Y56         LUT6 (Prop_lut6_I1_O)        0.124     8.622 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.905     9.527    soc_ethmac_tx_converter_converter_mux[1]_i_2_n_0
    SLICE_X34Y55         LUT5 (Prop_lut5_I4_O)        0.124     9.651 r  storage_11_reg_i_46/O
                         net (fo=4, routed)           0.842    10.493    storage_11_reg_i_46_n_0
    SLICE_X34Y53         LUT6 (Prop_lut6_I2_O)        0.124    10.617 r  soc_ethmac_tx_cdc_graycounter1_q[6]_i_1/O
                         net (fo=2, routed)           0.579    11.197    soc_ethmac_tx_cdc_graycounter1_q_next_binary__0[6]
    SLICE_X34Y53         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.431    41.431    eth_tx_clk
    SLICE_X34Y53         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[6]/C
                         clock pessimism              0.094    41.525    
                         clock uncertainty           -0.035    41.490    
    SLICE_X34Y53         FDRE (Setup_fdre_C_D)       -0.016    41.474    soc_ethmac_tx_cdc_graycounter1_q_binary_reg[6]
  -------------------------------------------------------------------
                         required time                         41.474    
                         arrival time                         -11.197    
  -------------------------------------------------------------------
                         slack                                 30.277    

Slack (MET) :             30.452ns  (required time - arrival time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_tx_cdc_graycounter1_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.457ns  (logic 1.746ns (18.462%)  route 7.711ns (81.538%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 41.431 - 40.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.550     1.550    eth_tx_clk
    SLICE_X34Y54         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDRE (Prop_fdre_C_Q)         0.518     2.068 r  soc_ethmac_tx_cdc_graycounter1_q_reg[3]/Q
                         net (fo=2, routed)           1.411     3.479    soc_ethmac_tx_cdc_graycounter1_q[3]
    SLICE_X34Y49         LUT6 (Prop_lut6_I0_O)        0.124     3.603 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.872     4.475    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X32Y49         LUT4 (Prop_lut4_I2_O)        0.124     4.599 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           1.017     5.617    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X32Y56         LUT3 (Prop_lut3_I0_O)        0.124     5.741 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.819     6.560    soc_ethmac_padding_inserter_source_valid
    SLICE_X31Y56         LUT3 (Prop_lut3_I0_O)        0.152     6.712 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           1.138     7.850    soc_ethmac_crc32_inserter_source_valid
    SLICE_X31Y56         LUT5 (Prop_lut5_I4_O)        0.332     8.182 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.316     8.498    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X33Y56         LUT6 (Prop_lut6_I1_O)        0.124     8.622 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.905     9.527    soc_ethmac_tx_converter_converter_mux[1]_i_2_n_0
    SLICE_X34Y55         LUT5 (Prop_lut5_I4_O)        0.124     9.651 r  storage_11_reg_i_46/O
                         net (fo=4, routed)           0.842    10.493    storage_11_reg_i_46_n_0
    SLICE_X34Y53         LUT6 (Prop_lut6_I2_O)        0.124    10.617 r  soc_ethmac_tx_cdc_graycounter1_q[6]_i_1/O
                         net (fo=2, routed)           0.390    11.007    soc_ethmac_tx_cdc_graycounter1_q_next_binary__0[6]
    SLICE_X34Y53         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.431    41.431    eth_tx_clk
    SLICE_X34Y53         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[6]/C
                         clock pessimism              0.094    41.525    
                         clock uncertainty           -0.035    41.490    
    SLICE_X34Y53         FDRE (Setup_fdre_C_D)       -0.030    41.460    soc_ethmac_tx_cdc_graycounter1_q_reg[6]
  -------------------------------------------------------------------
                         required time                         41.460    
                         arrival time                         -11.007    
  -------------------------------------------------------------------
                         slack                                 30.452    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 soc_ethmac_padding_inserter_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_padding_inserter_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.560%)  route 0.127ns (25.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.566     0.566    eth_tx_clk
    SLICE_X30Y49         FDRE                                         r  soc_ethmac_padding_inserter_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     0.730 r  soc_ethmac_padding_inserter_counter_reg[7]/Q
                         net (fo=2, routed)           0.127     0.856    soc_ethmac_padding_inserter_counter_reg_n_0_[7]
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.012 r  soc_ethmac_padding_inserter_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.013    soc_ethmac_padding_inserter_counter_reg[8]_i_1_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.066 r  soc_ethmac_padding_inserter_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.066    soc_ethmac_padding_inserter_counter_reg[12]_i_1_n_7
    SLICE_X30Y50         FDRE                                         r  soc_ethmac_padding_inserter_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.828     0.828    eth_tx_clk
    SLICE_X30Y50         FDRE                                         r  soc_ethmac_padding_inserter_counter_reg[9]/C
                         clock pessimism              0.000     0.828    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.134     0.962    soc_ethmac_padding_inserter_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.962    
                         arrival time                           1.066    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 soc_ethmac_padding_inserter_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_padding_inserter_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.299ns (57.893%)  route 0.217ns (42.107%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.559     0.559    eth_tx_clk
    SLICE_X31Y55         FDSE                                         r  soc_ethmac_padding_inserter_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y55         FDSE (Prop_fdse_C_Q)         0.141     0.700 r  soc_ethmac_padding_inserter_counter_reg[0]/Q
                         net (fo=3, routed)           0.217     0.917    soc_ethmac_padding_inserter_counter_reg_n_0_[0]
    SLICE_X30Y48         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158     1.075 r  soc_ethmac_padding_inserter_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.075    soc_ethmac_padding_inserter_counter_reg[4]_i_1_n_7
    SLICE_X30Y48         FDRE                                         r  soc_ethmac_padding_inserter_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.835     0.835    eth_tx_clk
    SLICE_X30Y48         FDRE                                         r  soc_ethmac_padding_inserter_counter_reg[1]/C
                         clock pessimism              0.000     0.835    
    SLICE_X30Y48         FDRE (Hold_fdre_C_D)         0.134     0.969    soc_ethmac_padding_inserter_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           1.075    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 soc_ethmac_padding_inserter_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_padding_inserter_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.204%)  route 0.127ns (24.796%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.566     0.566    eth_tx_clk
    SLICE_X30Y49         FDRE                                         r  soc_ethmac_padding_inserter_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     0.730 r  soc_ethmac_padding_inserter_counter_reg[7]/Q
                         net (fo=2, routed)           0.127     0.856    soc_ethmac_padding_inserter_counter_reg_n_0_[7]
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.012 r  soc_ethmac_padding_inserter_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.013    soc_ethmac_padding_inserter_counter_reg[8]_i_1_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.079 r  soc_ethmac_padding_inserter_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.079    soc_ethmac_padding_inserter_counter_reg[12]_i_1_n_5
    SLICE_X30Y50         FDRE                                         r  soc_ethmac_padding_inserter_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.828     0.828    eth_tx_clk
    SLICE_X30Y50         FDRE                                         r  soc_ethmac_padding_inserter_counter_reg[11]/C
                         clock pessimism              0.000     0.828    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.134     0.962    soc_ethmac_padding_inserter_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.962    
                         arrival time                           1.079    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 soc_ethmac_padding_inserter_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_padding_inserter_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.313ns (59.004%)  route 0.217ns (40.996%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.559     0.559    eth_tx_clk
    SLICE_X31Y55         FDSE                                         r  soc_ethmac_padding_inserter_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y55         FDSE (Prop_fdse_C_Q)         0.141     0.700 r  soc_ethmac_padding_inserter_counter_reg[0]/Q
                         net (fo=3, routed)           0.217     0.917    soc_ethmac_padding_inserter_counter_reg_n_0_[0]
    SLICE_X30Y48         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.172     1.089 r  soc_ethmac_padding_inserter_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.089    soc_ethmac_padding_inserter_counter_reg[4]_i_1_n_5
    SLICE_X30Y48         FDRE                                         r  soc_ethmac_padding_inserter_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.835     0.835    eth_tx_clk
    SLICE_X30Y48         FDRE                                         r  soc_ethmac_padding_inserter_counter_reg[3]/C
                         clock pessimism              0.000     0.835    
    SLICE_X30Y48         FDRE (Hold_fdre_C_D)         0.134     0.969    soc_ethmac_padding_inserter_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.560     0.560    eth_tx_clk
    SLICE_X32Y50         FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  vns_xilinxmultiregimpl5_regs0_reg[2]/Q
                         net (fo=1, routed)           0.059     0.759    vns_xilinxmultiregimpl5_regs0[2]
    SLICE_X32Y50         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.828     0.828    eth_tx_clk
    SLICE_X32Y50         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[2]/C
                         clock pessimism             -0.269     0.560    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.076     0.636    vns_xilinxmultiregimpl5_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.636    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.560     0.560    eth_tx_clk
    SLICE_X32Y50         FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  vns_xilinxmultiregimpl5_regs0_reg[1]/Q
                         net (fo=1, routed)           0.058     0.758    vns_xilinxmultiregimpl5_regs0[1]
    SLICE_X32Y50         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.828     0.828    eth_tx_clk
    SLICE_X32Y50         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[1]/C
                         clock pessimism             -0.269     0.560    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.071     0.631    vns_xilinxmultiregimpl5_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.631    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.560     0.560    eth_tx_clk
    SLICE_X32Y50         FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  vns_xilinxmultiregimpl5_regs0_reg[0]/Q
                         net (fo=1, routed)           0.065     0.766    vns_xilinxmultiregimpl5_regs0[0]
    SLICE_X32Y50         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.828     0.828    eth_tx_clk
    SLICE_X32Y50         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[0]/C
                         clock pessimism             -0.269     0.560    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.075     0.635    vns_xilinxmultiregimpl5_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.635    
                         arrival time                           0.766    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.566     0.566    eth_tx_clk
    SLICE_X32Y49         FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  vns_xilinxmultiregimpl5_regs0_reg[6]/Q
                         net (fo=1, routed)           0.065     0.772    vns_xilinxmultiregimpl5_regs0[6]
    SLICE_X32Y49         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.835     0.835    eth_tx_clk
    SLICE_X32Y49         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[6]/C
                         clock pessimism             -0.269     0.566    
    SLICE_X32Y49         FDRE (Hold_fdre_C_D)         0.075     0.641    vns_xilinxmultiregimpl5_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.641    
                         arrival time                           0.772    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 soc_ethmac_padding_inserter_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_padding_inserter_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.325ns (59.911%)  route 0.217ns (40.089%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.559     0.559    eth_tx_clk
    SLICE_X31Y55         FDSE                                         r  soc_ethmac_padding_inserter_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y55         FDSE (Prop_fdse_C_Q)         0.141     0.700 r  soc_ethmac_padding_inserter_counter_reg[0]/Q
                         net (fo=3, routed)           0.217     0.917    soc_ethmac_padding_inserter_counter_reg_n_0_[0]
    SLICE_X30Y48         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.184     1.101 r  soc_ethmac_padding_inserter_counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.101    soc_ethmac_padding_inserter_counter_reg[4]_i_1_n_6
    SLICE_X30Y48         FDRE                                         r  soc_ethmac_padding_inserter_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.835     0.835    eth_tx_clk
    SLICE_X30Y48         FDRE                                         r  soc_ethmac_padding_inserter_counter_reg[2]/C
                         clock pessimism              0.000     0.835    
    SLICE_X30Y48         FDRE (Hold_fdre_C_D)         0.134     0.969    soc_ethmac_padding_inserter_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           1.101    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 soc_ethmac_padding_inserter_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_padding_inserter_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.267%)  route 0.127ns (23.733%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.566     0.566    eth_tx_clk
    SLICE_X30Y49         FDRE                                         r  soc_ethmac_padding_inserter_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     0.730 r  soc_ethmac_padding_inserter_counter_reg[7]/Q
                         net (fo=2, routed)           0.127     0.856    soc_ethmac_padding_inserter_counter_reg_n_0_[7]
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.012 r  soc_ethmac_padding_inserter_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.013    soc_ethmac_padding_inserter_counter_reg[8]_i_1_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.102 r  soc_ethmac_padding_inserter_counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.102    soc_ethmac_padding_inserter_counter_reg[12]_i_1_n_6
    SLICE_X30Y50         FDRE                                         r  soc_ethmac_padding_inserter_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.828     0.828    eth_tx_clk
    SLICE_X30Y50         FDRE                                         r  soc_ethmac_padding_inserter_counter_reg[10]/C
                         clock pessimism              0.000     0.828    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.134     0.962    soc_ethmac_padding_inserter_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.962    
                         arrival time                           1.102    
  -------------------------------------------------------------------
                         slack                                  0.139    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_clocks_tx_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y11  storage_11_reg/CLKARDCLK
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X38Y51  FDPE_8/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X38Y51  FDPE_9/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X33Y56  soc_ethmac_crc32_inserter_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X33Y56  soc_ethmac_crc32_inserter_cnt_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X32Y58  soc_ethmac_crc32_inserter_reg_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X32Y59  soc_ethmac_crc32_inserter_reg_reg[10]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X34Y56  soc_ethmac_crc32_inserter_reg_reg[11]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X32Y57  soc_ethmac_crc32_inserter_reg_reg[12]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X35Y57  soc_ethmac_crc32_inserter_reg_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y48  soc_ethmac_padding_inserter_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y48  soc_ethmac_padding_inserter_counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y48  soc_ethmac_padding_inserter_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y48  soc_ethmac_padding_inserter_counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y49  soc_ethmac_padding_inserter_counter_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y49  soc_ethmac_padding_inserter_counter_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y49  soc_ethmac_padding_inserter_counter_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y49  soc_ethmac_padding_inserter_counter_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y49  vns_xilinxmultiregimpl5_regs0_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y49  vns_xilinxmultiregimpl5_regs0_reg[4]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X32Y59  soc_ethmac_crc32_inserter_reg_reg[10]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X32Y59  soc_ethmac_crc32_inserter_reg_reg[18]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X33Y59  soc_ethmac_crc32_inserter_reg_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X33Y59  soc_ethmac_crc32_inserter_reg_reg[2]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X38Y51  FDPE_8/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X38Y51  FDPE_8/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X38Y51  FDPE_9/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X38Y51  FDPE_9/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y56  soc_ethmac_crc32_inserter_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y56  soc_ethmac_crc32_inserter_cnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.283ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.283ns  (required time - arrival time)
  Source:                 VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/dataCache_1/victim_readLineCmdCounter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.119ns  (logic 2.476ns (27.151%)  route 6.643ns (72.849%))
  Logic Levels:           11  (CARRY4=1 LUT3=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.434ns = ( 11.434 - 10.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4159, routed)        1.553     1.553    VexRiscv/dataCache_1/clk100
    SLICE_X36Y28         FDRE                                         r  VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDRE (Prop_fdre_C_Q)         0.456     2.009 f  VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[0]/Q
                         net (fo=25, routed)          1.031     3.041    VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg_n_0_[0]
    SLICE_X36Y29         LUT4 (Prop_lut4_I2_O)        0.152     3.193 f  VexRiscv/dataCache_1/way_tags_reg_i_25/O
                         net (fo=4, routed)           0.179     3.372    VexRiscv/dataCache_1/way_tags_reg_i_25_n_0
    SLICE_X36Y29         LUT6 (Prop_lut6_I3_O)        0.326     3.698 r  VexRiscv/dataCache_1/_zz_208_i_2/O
                         net (fo=59, routed)          0.438     4.136    VexRiscv/dataCache_1/_zz_208_i_2_n_0
    SLICE_X37Y29         LUT3 (Prop_lut3_I2_O)        0.124     4.260 r  VexRiscv/dataCache_1/mem_grain0_1_reg_i_19/O
                         net (fo=35, routed)          0.669     4.929    VexRiscv/dataCache_1/mem_grain0_1_reg_i_19_n_0
    SLICE_X37Y32         LUT5 (Prop_lut5_I1_O)        0.124     5.053 r  VexRiscv/dataCache_1/tag_mem_reg_i_25/O
                         net (fo=16, routed)          0.934     5.987    VexRiscv/dataCache_1/soc_netsoc_tag_port_dat_w[17]
    SLICE_X44Y34         LUT6 (Prop_lut6_I1_O)        0.124     6.111 r  VexRiscv/dataCache_1/tag_mem_reg_i_32/O
                         net (fo=1, routed)           0.000     6.111    VexRiscv/dataCache_1/tag_mem_reg_i_32_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.661 r  VexRiscv/dataCache_1/tag_mem_reg_i_28/CO[3]
                         net (fo=6, routed)           0.817     7.478    VexRiscv/dataCache_1/soc_netsoc_interface0_wb_sdram_ack0
    SLICE_X40Y32         LUT6 (Prop_lut6_I3_O)        0.124     7.602 f  VexRiscv/dataCache_1/vns_netsoc_count[0]_i_4/O
                         net (fo=3, routed)           0.611     8.213    VexRiscv/dataCache_1/vns_netsoc_count[0]_i_4_n_0
    SLICE_X35Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.337 r  VexRiscv/dataCache_1/_zz_202[2]_i_2/O
                         net (fo=5, routed)           0.173     8.510    VexRiscv/dataCache_1/_zz_2020
    SLICE_X35Y30         LUT6 (Prop_lut6_I4_O)        0.124     8.634 r  VexRiscv/dataCache_1/_zz_35[31]_i_2/O
                         net (fo=4, routed)           0.615     9.249    VexRiscv/dataCache_1/dBus_cmd_ready
    SLICE_X35Y29         LUT4 (Prop_lut4_I2_O)        0.124     9.373 r  VexRiscv/dataCache_1/victim_bufferReadedCounter[2]_i_2/O
                         net (fo=5, routed)           0.476     9.849    VexRiscv/dataCache_1/victim_bufferReadedCounter[2]_i_2_n_0
    SLICE_X35Y28         LUT5 (Prop_lut5_I4_O)        0.124     9.973 r  VexRiscv/dataCache_1/victim_readLineCmdCounter[3]_i_1/O
                         net (fo=4, routed)           0.700    10.673    VexRiscv/dataCache_1/victim_readLineCmdCounter[3]_i_1_n_0
    SLICE_X33Y27         FDRE                                         r  VexRiscv/dataCache_1/victim_readLineCmdCounter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4159, routed)        1.434    11.434    VexRiscv/dataCache_1/clk100
    SLICE_X33Y27         FDRE                                         r  VexRiscv/dataCache_1/victim_readLineCmdCounter_reg[3]/C
                         clock pessimism              0.007    11.441    
                         clock uncertainty           -0.057    11.385    
    SLICE_X33Y27         FDRE (Setup_fdre_C_R)       -0.429    10.956    VexRiscv/dataCache_1/victim_readLineCmdCounter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.956    
                         arrival time                         -10.673    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.456ns  (required time - arrival time)
  Source:                 VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/dataCache_1/victim_bufferReadCounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.405ns  (logic 2.796ns (29.730%)  route 6.609ns (70.270%))
  Logic Levels:           12  (CARRY4=1 LUT3=2 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 11.432 - 10.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4159, routed)        1.553     1.553    VexRiscv/dataCache_1/clk100
    SLICE_X36Y28         FDRE                                         r  VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDRE (Prop_fdre_C_Q)         0.456     2.009 f  VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[0]/Q
                         net (fo=25, routed)          1.031     3.041    VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg_n_0_[0]
    SLICE_X36Y29         LUT4 (Prop_lut4_I2_O)        0.152     3.193 f  VexRiscv/dataCache_1/way_tags_reg_i_25/O
                         net (fo=4, routed)           0.179     3.372    VexRiscv/dataCache_1/way_tags_reg_i_25_n_0
    SLICE_X36Y29         LUT6 (Prop_lut6_I3_O)        0.326     3.698 r  VexRiscv/dataCache_1/_zz_208_i_2/O
                         net (fo=59, routed)          0.438     4.136    VexRiscv/dataCache_1/_zz_208_i_2_n_0
    SLICE_X37Y29         LUT3 (Prop_lut3_I2_O)        0.124     4.260 r  VexRiscv/dataCache_1/mem_grain0_1_reg_i_19/O
                         net (fo=35, routed)          0.669     4.929    VexRiscv/dataCache_1/mem_grain0_1_reg_i_19_n_0
    SLICE_X37Y32         LUT5 (Prop_lut5_I1_O)        0.124     5.053 r  VexRiscv/dataCache_1/tag_mem_reg_i_25/O
                         net (fo=16, routed)          0.934     5.987    VexRiscv/dataCache_1/soc_netsoc_tag_port_dat_w[17]
    SLICE_X44Y34         LUT6 (Prop_lut6_I1_O)        0.124     6.111 r  VexRiscv/dataCache_1/tag_mem_reg_i_32/O
                         net (fo=1, routed)           0.000     6.111    VexRiscv/dataCache_1/tag_mem_reg_i_32_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.661 r  VexRiscv/dataCache_1/tag_mem_reg_i_28/CO[3]
                         net (fo=6, routed)           0.817     7.478    VexRiscv/dataCache_1/soc_netsoc_interface0_wb_sdram_ack0
    SLICE_X40Y32         LUT6 (Prop_lut6_I3_O)        0.124     7.602 f  VexRiscv/dataCache_1/vns_netsoc_count[0]_i_4/O
                         net (fo=3, routed)           0.611     8.213    VexRiscv/dataCache_1/vns_netsoc_count[0]_i_4_n_0
    SLICE_X35Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.337 r  VexRiscv/dataCache_1/_zz_202[2]_i_2/O
                         net (fo=5, routed)           0.173     8.510    VexRiscv/dataCache_1/_zz_2020
    SLICE_X35Y30         LUT6 (Prop_lut6_I4_O)        0.124     8.634 r  VexRiscv/dataCache_1/_zz_35[31]_i_2/O
                         net (fo=4, routed)           0.475     9.109    VexRiscv/dataCache_1/dBus_cmd_ready
    SLICE_X35Y30         LUT4 (Prop_lut4_I2_O)        0.124     9.233 r  VexRiscv/dataCache_1/_zz_35[31]_i_1/O
                         net (fo=36, routed)          0.605     9.838    VexRiscv/dataCache_1/_zz_35[31]_i_1_n_0
    SLICE_X35Y26         LUT5 (Prop_lut5_I4_O)        0.118     9.956 r  VexRiscv/dataCache_1/victim_bufferReadCounter[3]_i_2/O
                         net (fo=4, routed)           0.676    10.632    VexRiscv/dataCache_1/victim_bufferReadCounter0
    SLICE_X35Y26         LUT3 (Prop_lut3_I1_O)        0.326    10.958 r  VexRiscv/dataCache_1/victim_bufferReadCounter[1]_i_1/O
                         net (fo=1, routed)           0.000    10.958    VexRiscv/dataCache_1/victim_bufferReadCounter[1]_i_1_n_0
    SLICE_X35Y26         FDRE                                         r  VexRiscv/dataCache_1/victim_bufferReadCounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4159, routed)        1.432    11.432    VexRiscv/dataCache_1/clk100
    SLICE_X35Y26         FDRE                                         r  VexRiscv/dataCache_1/victim_bufferReadCounter_reg[1]/C
                         clock pessimism              0.007    11.439    
                         clock uncertainty           -0.057    11.383    
    SLICE_X35Y26         FDRE (Setup_fdre_C_D)        0.031    11.414    VexRiscv/dataCache_1/victim_bufferReadCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.414    
                         arrival time                         -10.958    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.464ns  (required time - arrival time)
  Source:                 soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.239ns  (logic 2.560ns (27.708%)  route 6.679ns (72.292%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 11.447 - 10.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4159, routed)        1.561     1.561    sys_clk
    SLICE_X53Y19         FDRE                                         r  soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y19         FDRE (Prop_fdre_C_Q)         0.456     2.017 r  soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[9]/Q
                         net (fo=5, routed)           1.070     3.088    soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[9]
    SLICE_X56Y15         LUT6 (Prop_lut6_I1_O)        0.124     3.212 r  vns_bankmachine7_state[1]_i_9/O
                         net (fo=1, routed)           0.000     3.212    vns_bankmachine7_state[1]_i_9_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.725 r  vns_bankmachine7_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.725    vns_bankmachine7_state_reg[1]_i_4_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.979 f  vns_bankmachine7_state_reg[1]_i_3/CO[0]
                         net (fo=4, routed)           0.887     4.866    soc_netsoc_sdram_bankmachine7_hit
    SLICE_X52Y22         LUT6 (Prop_lut6_I0_O)        0.367     5.233 r  soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_3/O
                         net (fo=7, routed)           1.029     6.261    soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_3_n_0
    SLICE_X53Y26         LUT5 (Prop_lut5_I2_O)        0.124     6.385 r  soc_netsoc_sdram_choose_req_grant[2]_i_7/O
                         net (fo=11, routed)          0.637     7.022    soc_netsoc_sdram_choose_req_grant[2]_i_7_n_0
    SLICE_X52Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.146 f  soc_netsoc_sdram_tccdcon_count_i_5/O
                         net (fo=2, routed)           0.829     7.976    soc_netsoc_sdram_tccdcon_count_i_5_n_0
    SLICE_X52Y24         LUT5 (Prop_lut5_I2_O)        0.146     8.122 f  soc_netsoc_sdram_tccdcon_count_i_2/O
                         net (fo=24, routed)          0.700     8.822    soc_netsoc_sdram_tccdcon_count_i_2_n_0
    SLICE_X47Y24         LUT6 (Prop_lut6_I4_O)        0.328     9.150 r  soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_we_i_2/O
                         net (fo=8, routed)           0.491     9.641    soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X45Y22         LUT2 (Prop_lut2_I0_O)        0.124     9.765 r  soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_we_i_1/O
                         net (fo=23, routed)          1.036    10.801    soc_netsoc_sdram_bankmachine2_cmd_buffer_pipe_ce
    SLICE_X45Y12         FDRE                                         r  soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4159, routed)        1.447    11.447    sys_clk
    SLICE_X45Y12         FDRE                                         r  soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_reg[18]/C
                         clock pessimism              0.079    11.526    
                         clock uncertainty           -0.057    11.470    
    SLICE_X45Y12         FDRE (Setup_fdre_C_CE)      -0.205    11.265    soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_reg[18]
  -------------------------------------------------------------------
                         required time                         11.265    
                         arrival time                         -10.801    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.472ns  (required time - arrival time)
  Source:                 VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/dataCache_1/victim_bufferReadCounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.433ns  (logic 2.824ns (29.938%)  route 6.609ns (70.062%))
  Logic Levels:           12  (CARRY4=1 LUT3=1 LUT4=3 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 11.432 - 10.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4159, routed)        1.553     1.553    VexRiscv/dataCache_1/clk100
    SLICE_X36Y28         FDRE                                         r  VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDRE (Prop_fdre_C_Q)         0.456     2.009 f  VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[0]/Q
                         net (fo=25, routed)          1.031     3.041    VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg_n_0_[0]
    SLICE_X36Y29         LUT4 (Prop_lut4_I2_O)        0.152     3.193 f  VexRiscv/dataCache_1/way_tags_reg_i_25/O
                         net (fo=4, routed)           0.179     3.372    VexRiscv/dataCache_1/way_tags_reg_i_25_n_0
    SLICE_X36Y29         LUT6 (Prop_lut6_I3_O)        0.326     3.698 r  VexRiscv/dataCache_1/_zz_208_i_2/O
                         net (fo=59, routed)          0.438     4.136    VexRiscv/dataCache_1/_zz_208_i_2_n_0
    SLICE_X37Y29         LUT3 (Prop_lut3_I2_O)        0.124     4.260 r  VexRiscv/dataCache_1/mem_grain0_1_reg_i_19/O
                         net (fo=35, routed)          0.669     4.929    VexRiscv/dataCache_1/mem_grain0_1_reg_i_19_n_0
    SLICE_X37Y32         LUT5 (Prop_lut5_I1_O)        0.124     5.053 r  VexRiscv/dataCache_1/tag_mem_reg_i_25/O
                         net (fo=16, routed)          0.934     5.987    VexRiscv/dataCache_1/soc_netsoc_tag_port_dat_w[17]
    SLICE_X44Y34         LUT6 (Prop_lut6_I1_O)        0.124     6.111 r  VexRiscv/dataCache_1/tag_mem_reg_i_32/O
                         net (fo=1, routed)           0.000     6.111    VexRiscv/dataCache_1/tag_mem_reg_i_32_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.661 r  VexRiscv/dataCache_1/tag_mem_reg_i_28/CO[3]
                         net (fo=6, routed)           0.817     7.478    VexRiscv/dataCache_1/soc_netsoc_interface0_wb_sdram_ack0
    SLICE_X40Y32         LUT6 (Prop_lut6_I3_O)        0.124     7.602 f  VexRiscv/dataCache_1/vns_netsoc_count[0]_i_4/O
                         net (fo=3, routed)           0.611     8.213    VexRiscv/dataCache_1/vns_netsoc_count[0]_i_4_n_0
    SLICE_X35Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.337 r  VexRiscv/dataCache_1/_zz_202[2]_i_2/O
                         net (fo=5, routed)           0.173     8.510    VexRiscv/dataCache_1/_zz_2020
    SLICE_X35Y30         LUT6 (Prop_lut6_I4_O)        0.124     8.634 r  VexRiscv/dataCache_1/_zz_35[31]_i_2/O
                         net (fo=4, routed)           0.475     9.109    VexRiscv/dataCache_1/dBus_cmd_ready
    SLICE_X35Y30         LUT4 (Prop_lut4_I2_O)        0.124     9.233 r  VexRiscv/dataCache_1/_zz_35[31]_i_1/O
                         net (fo=36, routed)          0.605     9.838    VexRiscv/dataCache_1/_zz_35[31]_i_1_n_0
    SLICE_X35Y26         LUT5 (Prop_lut5_I4_O)        0.118     9.956 r  VexRiscv/dataCache_1/victim_bufferReadCounter[3]_i_2/O
                         net (fo=4, routed)           0.676    10.632    VexRiscv/dataCache_1/victim_bufferReadCounter0
    SLICE_X35Y26         LUT4 (Prop_lut4_I2_O)        0.354    10.986 r  VexRiscv/dataCache_1/victim_bufferReadCounter[2]_i_1/O
                         net (fo=1, routed)           0.000    10.986    VexRiscv/dataCache_1/victim_bufferReadCounter[2]_i_1_n_0
    SLICE_X35Y26         FDRE                                         r  VexRiscv/dataCache_1/victim_bufferReadCounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4159, routed)        1.432    11.432    VexRiscv/dataCache_1/clk100
    SLICE_X35Y26         FDRE                                         r  VexRiscv/dataCache_1/victim_bufferReadCounter_reg[2]/C
                         clock pessimism              0.007    11.439    
                         clock uncertainty           -0.057    11.383    
    SLICE_X35Y26         FDRE (Setup_fdre_C_D)        0.075    11.458    VexRiscv/dataCache_1/victim_bufferReadCounter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.458    
                         arrival time                         -10.986    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.544ns  (required time - arrival time)
  Source:                 VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/dataCache_1/_zz_44_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.116ns  (logic 2.476ns (27.160%)  route 6.640ns (72.840%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 11.432 - 10.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4159, routed)        1.553     1.553    VexRiscv/dataCache_1/clk100
    SLICE_X36Y28         FDRE                                         r  VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDRE (Prop_fdre_C_Q)         0.456     2.009 f  VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[0]/Q
                         net (fo=25, routed)          1.031     3.041    VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg_n_0_[0]
    SLICE_X36Y29         LUT4 (Prop_lut4_I2_O)        0.152     3.193 f  VexRiscv/dataCache_1/way_tags_reg_i_25/O
                         net (fo=4, routed)           0.179     3.372    VexRiscv/dataCache_1/way_tags_reg_i_25_n_0
    SLICE_X36Y29         LUT6 (Prop_lut6_I3_O)        0.326     3.698 r  VexRiscv/dataCache_1/_zz_208_i_2/O
                         net (fo=59, routed)          0.438     4.136    VexRiscv/dataCache_1/_zz_208_i_2_n_0
    SLICE_X37Y29         LUT3 (Prop_lut3_I2_O)        0.124     4.260 r  VexRiscv/dataCache_1/mem_grain0_1_reg_i_19/O
                         net (fo=35, routed)          0.669     4.929    VexRiscv/dataCache_1/mem_grain0_1_reg_i_19_n_0
    SLICE_X37Y32         LUT5 (Prop_lut5_I1_O)        0.124     5.053 r  VexRiscv/dataCache_1/tag_mem_reg_i_25/O
                         net (fo=16, routed)          0.934     5.987    VexRiscv/dataCache_1/soc_netsoc_tag_port_dat_w[17]
    SLICE_X44Y34         LUT6 (Prop_lut6_I1_O)        0.124     6.111 r  VexRiscv/dataCache_1/tag_mem_reg_i_32/O
                         net (fo=1, routed)           0.000     6.111    VexRiscv/dataCache_1/tag_mem_reg_i_32_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.661 r  VexRiscv/dataCache_1/tag_mem_reg_i_28/CO[3]
                         net (fo=6, routed)           0.817     7.478    VexRiscv/dataCache_1/soc_netsoc_interface0_wb_sdram_ack0
    SLICE_X40Y32         LUT6 (Prop_lut6_I3_O)        0.124     7.602 f  VexRiscv/dataCache_1/vns_netsoc_count[0]_i_4/O
                         net (fo=3, routed)           0.611     8.213    VexRiscv/dataCache_1/vns_netsoc_count[0]_i_4_n_0
    SLICE_X35Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.337 r  VexRiscv/dataCache_1/_zz_202[2]_i_2/O
                         net (fo=5, routed)           0.173     8.510    VexRiscv/dataCache_1/_zz_2020
    SLICE_X35Y30         LUT6 (Prop_lut6_I4_O)        0.124     8.634 r  VexRiscv/dataCache_1/_zz_35[31]_i_2/O
                         net (fo=4, routed)           0.475     9.109    VexRiscv/dataCache_1/dBus_cmd_ready
    SLICE_X35Y30         LUT4 (Prop_lut4_I2_O)        0.124     9.233 r  VexRiscv/dataCache_1/_zz_35[31]_i_1/O
                         net (fo=36, routed)          0.522     9.754    VexRiscv/dataCache_1/_zz_35[31]_i_1_n_0
    SLICE_X35Y29         LUT2 (Prop_lut2_I0_O)        0.124     9.878 r  VexRiscv/dataCache_1/_zz_44[31]_i_1/O
                         net (fo=32, routed)          0.791    10.670    VexRiscv/dataCache_1/victim_bufferReadStream_ready
    SLICE_X34Y23         FDRE                                         r  VexRiscv/dataCache_1/_zz_44_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4159, routed)        1.432    11.432    VexRiscv/dataCache_1/clk100
    SLICE_X34Y23         FDRE                                         r  VexRiscv/dataCache_1/_zz_44_reg[0]/C
                         clock pessimism              0.007    11.439    
                         clock uncertainty           -0.057    11.383    
    SLICE_X34Y23         FDRE (Setup_fdre_C_CE)      -0.169    11.214    VexRiscv/dataCache_1/_zz_44_reg[0]
  -------------------------------------------------------------------
                         required time                         11.214    
                         arrival time                         -10.670    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.544ns  (required time - arrival time)
  Source:                 VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/dataCache_1/_zz_44_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.116ns  (logic 2.476ns (27.160%)  route 6.640ns (72.840%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 11.432 - 10.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4159, routed)        1.553     1.553    VexRiscv/dataCache_1/clk100
    SLICE_X36Y28         FDRE                                         r  VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDRE (Prop_fdre_C_Q)         0.456     2.009 f  VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[0]/Q
                         net (fo=25, routed)          1.031     3.041    VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg_n_0_[0]
    SLICE_X36Y29         LUT4 (Prop_lut4_I2_O)        0.152     3.193 f  VexRiscv/dataCache_1/way_tags_reg_i_25/O
                         net (fo=4, routed)           0.179     3.372    VexRiscv/dataCache_1/way_tags_reg_i_25_n_0
    SLICE_X36Y29         LUT6 (Prop_lut6_I3_O)        0.326     3.698 r  VexRiscv/dataCache_1/_zz_208_i_2/O
                         net (fo=59, routed)          0.438     4.136    VexRiscv/dataCache_1/_zz_208_i_2_n_0
    SLICE_X37Y29         LUT3 (Prop_lut3_I2_O)        0.124     4.260 r  VexRiscv/dataCache_1/mem_grain0_1_reg_i_19/O
                         net (fo=35, routed)          0.669     4.929    VexRiscv/dataCache_1/mem_grain0_1_reg_i_19_n_0
    SLICE_X37Y32         LUT5 (Prop_lut5_I1_O)        0.124     5.053 r  VexRiscv/dataCache_1/tag_mem_reg_i_25/O
                         net (fo=16, routed)          0.934     5.987    VexRiscv/dataCache_1/soc_netsoc_tag_port_dat_w[17]
    SLICE_X44Y34         LUT6 (Prop_lut6_I1_O)        0.124     6.111 r  VexRiscv/dataCache_1/tag_mem_reg_i_32/O
                         net (fo=1, routed)           0.000     6.111    VexRiscv/dataCache_1/tag_mem_reg_i_32_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.661 r  VexRiscv/dataCache_1/tag_mem_reg_i_28/CO[3]
                         net (fo=6, routed)           0.817     7.478    VexRiscv/dataCache_1/soc_netsoc_interface0_wb_sdram_ack0
    SLICE_X40Y32         LUT6 (Prop_lut6_I3_O)        0.124     7.602 f  VexRiscv/dataCache_1/vns_netsoc_count[0]_i_4/O
                         net (fo=3, routed)           0.611     8.213    VexRiscv/dataCache_1/vns_netsoc_count[0]_i_4_n_0
    SLICE_X35Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.337 r  VexRiscv/dataCache_1/_zz_202[2]_i_2/O
                         net (fo=5, routed)           0.173     8.510    VexRiscv/dataCache_1/_zz_2020
    SLICE_X35Y30         LUT6 (Prop_lut6_I4_O)        0.124     8.634 r  VexRiscv/dataCache_1/_zz_35[31]_i_2/O
                         net (fo=4, routed)           0.475     9.109    VexRiscv/dataCache_1/dBus_cmd_ready
    SLICE_X35Y30         LUT4 (Prop_lut4_I2_O)        0.124     9.233 r  VexRiscv/dataCache_1/_zz_35[31]_i_1/O
                         net (fo=36, routed)          0.522     9.754    VexRiscv/dataCache_1/_zz_35[31]_i_1_n_0
    SLICE_X35Y29         LUT2 (Prop_lut2_I0_O)        0.124     9.878 r  VexRiscv/dataCache_1/_zz_44[31]_i_1/O
                         net (fo=32, routed)          0.791    10.670    VexRiscv/dataCache_1/victim_bufferReadStream_ready
    SLICE_X34Y23         FDRE                                         r  VexRiscv/dataCache_1/_zz_44_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4159, routed)        1.432    11.432    VexRiscv/dataCache_1/clk100
    SLICE_X34Y23         FDRE                                         r  VexRiscv/dataCache_1/_zz_44_reg[1]/C
                         clock pessimism              0.007    11.439    
                         clock uncertainty           -0.057    11.383    
    SLICE_X34Y23         FDRE (Setup_fdre_C_CE)      -0.169    11.214    VexRiscv/dataCache_1/_zz_44_reg[1]
  -------------------------------------------------------------------
                         required time                         11.214    
                         arrival time                         -10.670    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.544ns  (required time - arrival time)
  Source:                 VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/dataCache_1/_zz_44_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.116ns  (logic 2.476ns (27.160%)  route 6.640ns (72.840%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 11.432 - 10.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4159, routed)        1.553     1.553    VexRiscv/dataCache_1/clk100
    SLICE_X36Y28         FDRE                                         r  VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDRE (Prop_fdre_C_Q)         0.456     2.009 f  VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[0]/Q
                         net (fo=25, routed)          1.031     3.041    VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg_n_0_[0]
    SLICE_X36Y29         LUT4 (Prop_lut4_I2_O)        0.152     3.193 f  VexRiscv/dataCache_1/way_tags_reg_i_25/O
                         net (fo=4, routed)           0.179     3.372    VexRiscv/dataCache_1/way_tags_reg_i_25_n_0
    SLICE_X36Y29         LUT6 (Prop_lut6_I3_O)        0.326     3.698 r  VexRiscv/dataCache_1/_zz_208_i_2/O
                         net (fo=59, routed)          0.438     4.136    VexRiscv/dataCache_1/_zz_208_i_2_n_0
    SLICE_X37Y29         LUT3 (Prop_lut3_I2_O)        0.124     4.260 r  VexRiscv/dataCache_1/mem_grain0_1_reg_i_19/O
                         net (fo=35, routed)          0.669     4.929    VexRiscv/dataCache_1/mem_grain0_1_reg_i_19_n_0
    SLICE_X37Y32         LUT5 (Prop_lut5_I1_O)        0.124     5.053 r  VexRiscv/dataCache_1/tag_mem_reg_i_25/O
                         net (fo=16, routed)          0.934     5.987    VexRiscv/dataCache_1/soc_netsoc_tag_port_dat_w[17]
    SLICE_X44Y34         LUT6 (Prop_lut6_I1_O)        0.124     6.111 r  VexRiscv/dataCache_1/tag_mem_reg_i_32/O
                         net (fo=1, routed)           0.000     6.111    VexRiscv/dataCache_1/tag_mem_reg_i_32_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.661 r  VexRiscv/dataCache_1/tag_mem_reg_i_28/CO[3]
                         net (fo=6, routed)           0.817     7.478    VexRiscv/dataCache_1/soc_netsoc_interface0_wb_sdram_ack0
    SLICE_X40Y32         LUT6 (Prop_lut6_I3_O)        0.124     7.602 f  VexRiscv/dataCache_1/vns_netsoc_count[0]_i_4/O
                         net (fo=3, routed)           0.611     8.213    VexRiscv/dataCache_1/vns_netsoc_count[0]_i_4_n_0
    SLICE_X35Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.337 r  VexRiscv/dataCache_1/_zz_202[2]_i_2/O
                         net (fo=5, routed)           0.173     8.510    VexRiscv/dataCache_1/_zz_2020
    SLICE_X35Y30         LUT6 (Prop_lut6_I4_O)        0.124     8.634 r  VexRiscv/dataCache_1/_zz_35[31]_i_2/O
                         net (fo=4, routed)           0.475     9.109    VexRiscv/dataCache_1/dBus_cmd_ready
    SLICE_X35Y30         LUT4 (Prop_lut4_I2_O)        0.124     9.233 r  VexRiscv/dataCache_1/_zz_35[31]_i_1/O
                         net (fo=36, routed)          0.522     9.754    VexRiscv/dataCache_1/_zz_35[31]_i_1_n_0
    SLICE_X35Y29         LUT2 (Prop_lut2_I0_O)        0.124     9.878 r  VexRiscv/dataCache_1/_zz_44[31]_i_1/O
                         net (fo=32, routed)          0.791    10.670    VexRiscv/dataCache_1/victim_bufferReadStream_ready
    SLICE_X34Y23         FDRE                                         r  VexRiscv/dataCache_1/_zz_44_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4159, routed)        1.432    11.432    VexRiscv/dataCache_1/clk100
    SLICE_X34Y23         FDRE                                         r  VexRiscv/dataCache_1/_zz_44_reg[2]/C
                         clock pessimism              0.007    11.439    
                         clock uncertainty           -0.057    11.383    
    SLICE_X34Y23         FDRE (Setup_fdre_C_CE)      -0.169    11.214    VexRiscv/dataCache_1/_zz_44_reg[2]
  -------------------------------------------------------------------
                         required time                         11.214    
                         arrival time                         -10.670    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.544ns  (required time - arrival time)
  Source:                 VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/dataCache_1/_zz_44_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.116ns  (logic 2.476ns (27.160%)  route 6.640ns (72.840%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 11.432 - 10.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4159, routed)        1.553     1.553    VexRiscv/dataCache_1/clk100
    SLICE_X36Y28         FDRE                                         r  VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDRE (Prop_fdre_C_Q)         0.456     2.009 f  VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[0]/Q
                         net (fo=25, routed)          1.031     3.041    VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg_n_0_[0]
    SLICE_X36Y29         LUT4 (Prop_lut4_I2_O)        0.152     3.193 f  VexRiscv/dataCache_1/way_tags_reg_i_25/O
                         net (fo=4, routed)           0.179     3.372    VexRiscv/dataCache_1/way_tags_reg_i_25_n_0
    SLICE_X36Y29         LUT6 (Prop_lut6_I3_O)        0.326     3.698 r  VexRiscv/dataCache_1/_zz_208_i_2/O
                         net (fo=59, routed)          0.438     4.136    VexRiscv/dataCache_1/_zz_208_i_2_n_0
    SLICE_X37Y29         LUT3 (Prop_lut3_I2_O)        0.124     4.260 r  VexRiscv/dataCache_1/mem_grain0_1_reg_i_19/O
                         net (fo=35, routed)          0.669     4.929    VexRiscv/dataCache_1/mem_grain0_1_reg_i_19_n_0
    SLICE_X37Y32         LUT5 (Prop_lut5_I1_O)        0.124     5.053 r  VexRiscv/dataCache_1/tag_mem_reg_i_25/O
                         net (fo=16, routed)          0.934     5.987    VexRiscv/dataCache_1/soc_netsoc_tag_port_dat_w[17]
    SLICE_X44Y34         LUT6 (Prop_lut6_I1_O)        0.124     6.111 r  VexRiscv/dataCache_1/tag_mem_reg_i_32/O
                         net (fo=1, routed)           0.000     6.111    VexRiscv/dataCache_1/tag_mem_reg_i_32_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.661 r  VexRiscv/dataCache_1/tag_mem_reg_i_28/CO[3]
                         net (fo=6, routed)           0.817     7.478    VexRiscv/dataCache_1/soc_netsoc_interface0_wb_sdram_ack0
    SLICE_X40Y32         LUT6 (Prop_lut6_I3_O)        0.124     7.602 f  VexRiscv/dataCache_1/vns_netsoc_count[0]_i_4/O
                         net (fo=3, routed)           0.611     8.213    VexRiscv/dataCache_1/vns_netsoc_count[0]_i_4_n_0
    SLICE_X35Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.337 r  VexRiscv/dataCache_1/_zz_202[2]_i_2/O
                         net (fo=5, routed)           0.173     8.510    VexRiscv/dataCache_1/_zz_2020
    SLICE_X35Y30         LUT6 (Prop_lut6_I4_O)        0.124     8.634 r  VexRiscv/dataCache_1/_zz_35[31]_i_2/O
                         net (fo=4, routed)           0.475     9.109    VexRiscv/dataCache_1/dBus_cmd_ready
    SLICE_X35Y30         LUT4 (Prop_lut4_I2_O)        0.124     9.233 r  VexRiscv/dataCache_1/_zz_35[31]_i_1/O
                         net (fo=36, routed)          0.522     9.754    VexRiscv/dataCache_1/_zz_35[31]_i_1_n_0
    SLICE_X35Y29         LUT2 (Prop_lut2_I0_O)        0.124     9.878 r  VexRiscv/dataCache_1/_zz_44[31]_i_1/O
                         net (fo=32, routed)          0.791    10.670    VexRiscv/dataCache_1/victim_bufferReadStream_ready
    SLICE_X34Y23         FDRE                                         r  VexRiscv/dataCache_1/_zz_44_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4159, routed)        1.432    11.432    VexRiscv/dataCache_1/clk100
    SLICE_X34Y23         FDRE                                         r  VexRiscv/dataCache_1/_zz_44_reg[3]/C
                         clock pessimism              0.007    11.439    
                         clock uncertainty           -0.057    11.383    
    SLICE_X34Y23         FDRE (Setup_fdre_C_CE)      -0.169    11.214    VexRiscv/dataCache_1/_zz_44_reg[3]
  -------------------------------------------------------------------
                         required time                         11.214    
                         arrival time                         -10.670    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.544ns  (required time - arrival time)
  Source:                 VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/dataCache_1/_zz_44_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.116ns  (logic 2.476ns (27.160%)  route 6.640ns (72.840%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 11.432 - 10.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4159, routed)        1.553     1.553    VexRiscv/dataCache_1/clk100
    SLICE_X36Y28         FDRE                                         r  VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDRE (Prop_fdre_C_Q)         0.456     2.009 f  VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[0]/Q
                         net (fo=25, routed)          1.031     3.041    VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg_n_0_[0]
    SLICE_X36Y29         LUT4 (Prop_lut4_I2_O)        0.152     3.193 f  VexRiscv/dataCache_1/way_tags_reg_i_25/O
                         net (fo=4, routed)           0.179     3.372    VexRiscv/dataCache_1/way_tags_reg_i_25_n_0
    SLICE_X36Y29         LUT6 (Prop_lut6_I3_O)        0.326     3.698 r  VexRiscv/dataCache_1/_zz_208_i_2/O
                         net (fo=59, routed)          0.438     4.136    VexRiscv/dataCache_1/_zz_208_i_2_n_0
    SLICE_X37Y29         LUT3 (Prop_lut3_I2_O)        0.124     4.260 r  VexRiscv/dataCache_1/mem_grain0_1_reg_i_19/O
                         net (fo=35, routed)          0.669     4.929    VexRiscv/dataCache_1/mem_grain0_1_reg_i_19_n_0
    SLICE_X37Y32         LUT5 (Prop_lut5_I1_O)        0.124     5.053 r  VexRiscv/dataCache_1/tag_mem_reg_i_25/O
                         net (fo=16, routed)          0.934     5.987    VexRiscv/dataCache_1/soc_netsoc_tag_port_dat_w[17]
    SLICE_X44Y34         LUT6 (Prop_lut6_I1_O)        0.124     6.111 r  VexRiscv/dataCache_1/tag_mem_reg_i_32/O
                         net (fo=1, routed)           0.000     6.111    VexRiscv/dataCache_1/tag_mem_reg_i_32_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.661 r  VexRiscv/dataCache_1/tag_mem_reg_i_28/CO[3]
                         net (fo=6, routed)           0.817     7.478    VexRiscv/dataCache_1/soc_netsoc_interface0_wb_sdram_ack0
    SLICE_X40Y32         LUT6 (Prop_lut6_I3_O)        0.124     7.602 f  VexRiscv/dataCache_1/vns_netsoc_count[0]_i_4/O
                         net (fo=3, routed)           0.611     8.213    VexRiscv/dataCache_1/vns_netsoc_count[0]_i_4_n_0
    SLICE_X35Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.337 r  VexRiscv/dataCache_1/_zz_202[2]_i_2/O
                         net (fo=5, routed)           0.173     8.510    VexRiscv/dataCache_1/_zz_2020
    SLICE_X35Y30         LUT6 (Prop_lut6_I4_O)        0.124     8.634 r  VexRiscv/dataCache_1/_zz_35[31]_i_2/O
                         net (fo=4, routed)           0.475     9.109    VexRiscv/dataCache_1/dBus_cmd_ready
    SLICE_X35Y30         LUT4 (Prop_lut4_I2_O)        0.124     9.233 r  VexRiscv/dataCache_1/_zz_35[31]_i_1/O
                         net (fo=36, routed)          0.522     9.754    VexRiscv/dataCache_1/_zz_35[31]_i_1_n_0
    SLICE_X35Y29         LUT2 (Prop_lut2_I0_O)        0.124     9.878 r  VexRiscv/dataCache_1/_zz_44[31]_i_1/O
                         net (fo=32, routed)          0.791    10.670    VexRiscv/dataCache_1/victim_bufferReadStream_ready
    SLICE_X34Y23         FDRE                                         r  VexRiscv/dataCache_1/_zz_44_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4159, routed)        1.432    11.432    VexRiscv/dataCache_1/clk100
    SLICE_X34Y23         FDRE                                         r  VexRiscv/dataCache_1/_zz_44_reg[4]/C
                         clock pessimism              0.007    11.439    
                         clock uncertainty           -0.057    11.383    
    SLICE_X34Y23         FDRE (Setup_fdre_C_CE)      -0.169    11.214    VexRiscv/dataCache_1/_zz_44_reg[4]
  -------------------------------------------------------------------
                         required time                         11.214    
                         arrival time                         -10.670    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.544ns  (required time - arrival time)
  Source:                 VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/dataCache_1/_zz_44_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.116ns  (logic 2.476ns (27.160%)  route 6.640ns (72.840%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 11.432 - 10.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4159, routed)        1.553     1.553    VexRiscv/dataCache_1/clk100
    SLICE_X36Y28         FDRE                                         r  VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDRE (Prop_fdre_C_Q)         0.456     2.009 f  VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[0]/Q
                         net (fo=25, routed)          1.031     3.041    VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg_n_0_[0]
    SLICE_X36Y29         LUT4 (Prop_lut4_I2_O)        0.152     3.193 f  VexRiscv/dataCache_1/way_tags_reg_i_25/O
                         net (fo=4, routed)           0.179     3.372    VexRiscv/dataCache_1/way_tags_reg_i_25_n_0
    SLICE_X36Y29         LUT6 (Prop_lut6_I3_O)        0.326     3.698 r  VexRiscv/dataCache_1/_zz_208_i_2/O
                         net (fo=59, routed)          0.438     4.136    VexRiscv/dataCache_1/_zz_208_i_2_n_0
    SLICE_X37Y29         LUT3 (Prop_lut3_I2_O)        0.124     4.260 r  VexRiscv/dataCache_1/mem_grain0_1_reg_i_19/O
                         net (fo=35, routed)          0.669     4.929    VexRiscv/dataCache_1/mem_grain0_1_reg_i_19_n_0
    SLICE_X37Y32         LUT5 (Prop_lut5_I1_O)        0.124     5.053 r  VexRiscv/dataCache_1/tag_mem_reg_i_25/O
                         net (fo=16, routed)          0.934     5.987    VexRiscv/dataCache_1/soc_netsoc_tag_port_dat_w[17]
    SLICE_X44Y34         LUT6 (Prop_lut6_I1_O)        0.124     6.111 r  VexRiscv/dataCache_1/tag_mem_reg_i_32/O
                         net (fo=1, routed)           0.000     6.111    VexRiscv/dataCache_1/tag_mem_reg_i_32_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.661 r  VexRiscv/dataCache_1/tag_mem_reg_i_28/CO[3]
                         net (fo=6, routed)           0.817     7.478    VexRiscv/dataCache_1/soc_netsoc_interface0_wb_sdram_ack0
    SLICE_X40Y32         LUT6 (Prop_lut6_I3_O)        0.124     7.602 f  VexRiscv/dataCache_1/vns_netsoc_count[0]_i_4/O
                         net (fo=3, routed)           0.611     8.213    VexRiscv/dataCache_1/vns_netsoc_count[0]_i_4_n_0
    SLICE_X35Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.337 r  VexRiscv/dataCache_1/_zz_202[2]_i_2/O
                         net (fo=5, routed)           0.173     8.510    VexRiscv/dataCache_1/_zz_2020
    SLICE_X35Y30         LUT6 (Prop_lut6_I4_O)        0.124     8.634 r  VexRiscv/dataCache_1/_zz_35[31]_i_2/O
                         net (fo=4, routed)           0.475     9.109    VexRiscv/dataCache_1/dBus_cmd_ready
    SLICE_X35Y30         LUT4 (Prop_lut4_I2_O)        0.124     9.233 r  VexRiscv/dataCache_1/_zz_35[31]_i_1/O
                         net (fo=36, routed)          0.522     9.754    VexRiscv/dataCache_1/_zz_35[31]_i_1_n_0
    SLICE_X35Y29         LUT2 (Prop_lut2_I0_O)        0.124     9.878 r  VexRiscv/dataCache_1/_zz_44[31]_i_1/O
                         net (fo=32, routed)          0.791    10.670    VexRiscv/dataCache_1/victim_bufferReadStream_ready
    SLICE_X34Y23         FDRE                                         r  VexRiscv/dataCache_1/_zz_44_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4159, routed)        1.432    11.432    VexRiscv/dataCache_1/clk100
    SLICE_X34Y23         FDRE                                         r  VexRiscv/dataCache_1/_zz_44_reg[5]/C
                         clock pessimism              0.007    11.439    
                         clock uncertainty           -0.057    11.383    
    SLICE_X34Y23         FDRE (Setup_fdre_C_CE)      -0.169    11.214    VexRiscv/dataCache_1/_zz_44_reg[5]
  -------------------------------------------------------------------
                         required time                         11.214    
                         arrival time                         -10.670    
  -------------------------------------------------------------------
                         slack                                  0.544    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4159, routed)        0.570     0.570    sys_clk
    SLICE_X57Y45         FDRE                                         r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDRE (Prop_fdre_C_Q)         0.141     0.711 r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.928    storage_reg_0_15_0_5/ADDRD0
    SLICE_X56Y45         RAMD32                                       r  storage_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4159, routed)        0.839     0.839    storage_reg_0_15_0_5/WCLK
    SLICE_X56Y45         RAMD32                                       r  storage_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.256     0.583    
    SLICE_X56Y45         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.893    storage_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.893    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4159, routed)        0.570     0.570    sys_clk
    SLICE_X57Y45         FDRE                                         r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDRE (Prop_fdre_C_Q)         0.141     0.711 r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.928    storage_reg_0_15_0_5/ADDRD0
    SLICE_X56Y45         RAMD32                                       r  storage_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4159, routed)        0.839     0.839    storage_reg_0_15_0_5/WCLK
    SLICE_X56Y45         RAMD32                                       r  storage_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.256     0.583    
    SLICE_X56Y45         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.893    storage_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.893    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4159, routed)        0.570     0.570    sys_clk
    SLICE_X57Y45         FDRE                                         r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDRE (Prop_fdre_C_Q)         0.141     0.711 r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.928    storage_reg_0_15_0_5/ADDRD0
    SLICE_X56Y45         RAMD32                                       r  storage_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4159, routed)        0.839     0.839    storage_reg_0_15_0_5/WCLK
    SLICE_X56Y45         RAMD32                                       r  storage_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.256     0.583    
    SLICE_X56Y45         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.893    storage_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.893    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4159, routed)        0.570     0.570    sys_clk
    SLICE_X57Y45         FDRE                                         r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDRE (Prop_fdre_C_Q)         0.141     0.711 r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.928    storage_reg_0_15_0_5/ADDRD0
    SLICE_X56Y45         RAMD32                                       r  storage_reg_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4159, routed)        0.839     0.839    storage_reg_0_15_0_5/WCLK
    SLICE_X56Y45         RAMD32                                       r  storage_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.256     0.583    
    SLICE_X56Y45         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.893    storage_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.893    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4159, routed)        0.570     0.570    sys_clk
    SLICE_X57Y45         FDRE                                         r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDRE (Prop_fdre_C_Q)         0.141     0.711 r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.928    storage_reg_0_15_0_5/ADDRD0
    SLICE_X56Y45         RAMD32                                       r  storage_reg_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4159, routed)        0.839     0.839    storage_reg_0_15_0_5/WCLK
    SLICE_X56Y45         RAMD32                                       r  storage_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.256     0.583    
    SLICE_X56Y45         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.893    storage_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.893    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4159, routed)        0.570     0.570    sys_clk
    SLICE_X57Y45         FDRE                                         r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDRE (Prop_fdre_C_Q)         0.141     0.711 r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.928    storage_reg_0_15_0_5/ADDRD0
    SLICE_X56Y45         RAMD32                                       r  storage_reg_0_15_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4159, routed)        0.839     0.839    storage_reg_0_15_0_5/WCLK
    SLICE_X56Y45         RAMD32                                       r  storage_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.256     0.583    
    SLICE_X56Y45         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.893    storage_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.893    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4159, routed)        0.570     0.570    sys_clk
    SLICE_X57Y45         FDRE                                         r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDRE (Prop_fdre_C_Q)         0.141     0.711 r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.928    storage_reg_0_15_0_5/ADDRD0
    SLICE_X56Y45         RAMS32                                       r  storage_reg_0_15_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4159, routed)        0.839     0.839    storage_reg_0_15_0_5/WCLK
    SLICE_X56Y45         RAMS32                                       r  storage_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.256     0.583    
    SLICE_X56Y45         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.893    storage_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -0.893    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4159, routed)        0.570     0.570    sys_clk
    SLICE_X57Y45         FDRE                                         r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDRE (Prop_fdre_C_Q)         0.141     0.711 r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.928    storage_reg_0_15_0_5/ADDRD0
    SLICE_X56Y45         RAMS32                                       r  storage_reg_0_15_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4159, routed)        0.839     0.839    storage_reg_0_15_0_5/WCLK
    SLICE_X56Y45         RAMS32                                       r  storage_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.256     0.583    
    SLICE_X56Y45         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.893    storage_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.893    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_ethmac_writer_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_13_reg_0_1_24_29/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4159, routed)        0.564     0.564    sys_clk
    SLICE_X31Y41         FDRE                                         r  soc_ethmac_writer_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  soc_ethmac_writer_fifo_produce_reg/Q
                         net (fo=49, routed)          0.217     0.922    storage_13_reg_0_1_24_29/ADDRD0
    SLICE_X30Y41         RAMD32                                       r  storage_13_reg_0_1_24_29/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4159, routed)        0.833     0.833    storage_13_reg_0_1_24_29/WCLK
    SLICE_X30Y41         RAMD32                                       r  storage_13_reg_0_1_24_29/RAMA/CLK
                         clock pessimism             -0.256     0.577    
    SLICE_X30Y41         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.887    storage_13_reg_0_1_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_ethmac_writer_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_13_reg_0_1_24_29/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4159, routed)        0.564     0.564    sys_clk
    SLICE_X31Y41         FDRE                                         r  soc_ethmac_writer_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  soc_ethmac_writer_fifo_produce_reg/Q
                         net (fo=49, routed)          0.217     0.922    storage_13_reg_0_1_24_29/ADDRD0
    SLICE_X30Y41         RAMD32                                       r  storage_13_reg_0_1_24_29/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4159, routed)        0.833     0.833    storage_13_reg_0_1_24_29/WCLK
    SLICE_X30Y41         RAMD32                                       r  storage_13_reg_0_1_24_29/RAMA_D1/CLK
                         clock pessimism             -0.256     0.577    
    SLICE_X30Y41         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.887    storage_13_reg_0_1_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0     XADC/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y14  mem_3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y14  mem_3_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y12  VexRiscv/dataCache_1/way_tags_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y12  VexRiscv/dataCache_1/way_tags_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y15  mem_4_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y15  mem_4_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y3   VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y8   VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y8   VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKBWRCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y39  storage_13_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y39  storage_13_reg_0_1_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y39  storage_13_reg_0_1_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y39  storage_13_reg_0_1_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y39  storage_13_reg_0_1_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y39  storage_13_reg_0_1_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y39  storage_13_reg_0_1_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y39  storage_13_reg_0_1_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y39  storage_13_reg_0_1_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y39  storage_13_reg_0_1_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y39  storage_13_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y39  storage_13_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y39  storage_13_reg_0_1_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y39  storage_13_reg_0_1_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y39  storage_13_reg_0_1_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y39  storage_13_reg_0_1_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y39  storage_13_reg_0_1_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y39  storage_13_reg_0_1_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y39  storage_13_reg_0_1_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y39  storage_13_reg_0_1_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  soc_netsoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.666ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.666ns  (required time - arrival time)
  Source:                 FDPE_2/Q
                            (internal pin)
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDPE                         0.000     0.000 r  FDPE_2/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X65Y29         FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     2.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     3.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.274 r  BUFG_3/O
                         net (fo=8, routed)           0.588     3.861    clk200_clk
    SLICE_X65Y29         FDPE                                         r  FDPE_3/C
                         clock pessimism              0.000     3.861    
                         clock uncertainty           -0.125     3.737    
    SLICE_X65Y29         FDPE (Setup_fdpe_C_D)       -0.005     3.732    FDPE_3
  -------------------------------------------------------------------
                         required time                          3.732    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.666    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.434ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.434ns  (required time - arrival time)
  Source:                 FDPE_10/Q
                            (internal pin)
  Destination:            FDPE_11/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.560ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDPE                         0.000     0.000 r  FDPE_10/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl5_rst_meta
    SLICE_X38Y50         FDPE                                         r  FDPE_11/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y21       BUFG                         0.000     2.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.560     2.560    eth_rx_clk
    SLICE_X38Y50         FDPE                                         r  FDPE_11/C
                         clock pessimism              0.000     2.560    
                         clock uncertainty           -0.025     2.535    
    SLICE_X38Y50         FDPE (Setup_fdpe_C_D)       -0.035     2.500    FDPE_11
  -------------------------------------------------------------------
                         required time                          2.500    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.434    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.434ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.434ns  (required time - arrival time)
  Source:                 FDPE_8/Q
                            (internal pin)
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.560ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y51         FDPE                         0.000     0.000 r  FDPE_8/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X38Y51         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y22       BUFG                         0.000     2.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.560     2.560    eth_tx_clk
    SLICE_X38Y51         FDPE                                         r  FDPE_9/C
                         clock pessimism              0.000     2.560    
                         clock uncertainty           -0.025     2.535    
    SLICE_X38Y51         FDPE (Setup_fdpe_C_D)       -0.035     2.500    FDPE_9
  -------------------------------------------------------------------
                         required time                          2.500    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.434    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.357ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.357ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.588ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.588ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X64Y29         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y16       BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=4159, routed)        0.588     2.588    sys_clk
    SLICE_X64Y29         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.588    
                         clock uncertainty           -0.129     2.458    
    SLICE_X64Y29         FDPE (Setup_fdpe_C_D)       -0.035     2.423    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.423    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.357    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-----------------------+
Reference  | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal              |
Clock      | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock                 |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-----------------------+
clk100     | cpu_reset        | FDPE           | -        |     0.155 (r) | FAST    |     1.942 (r) | SLOW    | soc_netsoc_pll_clk200 |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.187 (r) | FAST    |     4.906 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.115 (f) | FAST    |     4.906 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.183 (r) | FAST    |     4.903 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.111 (f) | FAST    |     4.903 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.185 (r) | FAST    |     4.904 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.113 (f) | FAST    |     4.904 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.186 (r) | FAST    |     4.905 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.114 (f) | FAST    |     4.905 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.904 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.904 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.169 (r) | FAST    |     4.889 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.097 (f) | FAST    |     4.889 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.903 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.903 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.904 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.904 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.131 (r) | FAST    |     4.845 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.059 (f) | FAST    |     4.845 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.153 (r) | FAST    |     4.865 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.081 (f) | FAST    |     4.865 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.125 (r) | FAST    |     4.842 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.053 (f) | FAST    |     4.842 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.137 (r) | FAST    |     4.850 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.065 (f) | FAST    |     4.850 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.138 (r) | FAST    |     4.856 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.066 (f) | FAST    |     4.856 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.157 (r) | FAST    |     4.870 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.085 (f) | FAST    |     4.870 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.126 (r) | FAST    |     4.843 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.054 (f) | FAST    |     4.843 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.158 (r) | FAST    |     4.872 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.086 (f) | FAST    |     4.872 (f) | SLOW    | soc_netsoc_pll_sys4x  |
eth_rx_clk | eth_rx_data[0]   | FDRE           | -        |     1.966 (r) | SLOW    |    -0.147 (r) | FAST    |                       |
eth_rx_clk | eth_rx_data[1]   | FDRE           | -        |     2.334 (r) | SLOW    |    -0.328 (r) | FAST    |                       |
eth_rx_clk | eth_rx_data[2]   | FDRE           | -        |     2.185 (r) | SLOW    |    -0.261 (r) | FAST    |                       |
eth_rx_clk | eth_rx_data[3]   | FDRE           | -        |     2.287 (r) | SLOW    |    -0.277 (r) | FAST    |                       |
eth_rx_clk | eth_rx_dv        | FDRE           | -        |     3.405 (r) | SLOW    |    -0.503 (r) | FAST    |                       |
sys_clk    | cpu_reset        | FDPE           | -        |     3.480 (r) | SLOW    |    -0.697 (r) | FAST    |                       |
sys_clk    | eth_mdio         | FDRE           | -        |     2.525 (r) | SLOW    |    -0.378 (r) | FAST    |                       |
sys_clk    | serial_rx        | FDRE           | -        |     4.488 (r) | SLOW    |    -1.282 (r) | FAST    |                       |
sys_clk    | spiflash_1x_miso | FDRE           | -        |     2.576 (r) | SLOW    |    -0.379 (r) | FAST    |                       |
sys_clk    | user_btn0        | FDRE           | -        |     7.094 (r) | SLOW    |    -1.930 (r) | FAST    |                       |
sys_clk    | user_btn1        | FDRE           | -        |     6.589 (r) | SLOW    |    -1.892 (r) | FAST    |                       |
sys_clk    | user_btn2        | FDRE           | -        |     6.593 (r) | SLOW    |    -1.886 (r) | FAST    |                       |
sys_clk    | user_btn3        | FDRE           | -        |     6.666 (r) | SLOW    |    -1.808 (r) | FAST    |                       |
sys_clk    | user_sw0         | FDRE           | -        |     5.558 (r) | SLOW    |    -1.633 (r) | FAST    |                       |
sys_clk    | user_sw1         | FDRE           | -        |     4.988 (r) | SLOW    |    -1.377 (r) | FAST    |                       |
sys_clk    | user_sw2         | FDRE           | -        |     5.164 (r) | SLOW    |    -1.454 (r) | FAST    |                       |
sys_clk    | user_sw3         | FDRE           | -        |     4.469 (r) | SLOW    |    -1.243 (r) | FAST    |                       |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-----------------------+


Output Ports Clock-to-out

-----------+------------------+----------------+-------+----------------+---------+----------------+---------+--------------------------+
Reference  | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal                 |
Clock      | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock                    |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+--------------------------+
clk100     | eth_ref_clk      | BUFR           | -     |     10.330 (r) | SLOW    |      2.981 (r) | FAST    | soc_netsoc_eth_clk       |
clk100     | eth_ref_clk      | BUFR           | -     |     10.330 (f) | SLOW    |      2.981 (f) | FAST    | soc_netsoc_eth_clk       |
clk100     | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.351 (r) | SLOW    |      2.462 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.354 (r) | SLOW    |      2.460 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.344 (r) | SLOW    |      2.453 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.463 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.455 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.380 (r) | SLOW    |      2.485 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.377 (r) | SLOW    |      2.481 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.368 (r) | SLOW    |      2.473 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.383 (r) | SLOW    |      2.488 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.367 (r) | SLOW    |      2.472 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.376 (r) | SLOW    |      2.480 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.374 (r) | SLOW    |      2.479 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.364 (r) | SLOW    |      2.468 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.464 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.460 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.352 (r) | SLOW    |      2.463 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.454 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_cke        | OSERDESE2 (IO) | -     |      8.337 (r) | SLOW    |      2.449 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.501 (r) | SLOW    |      2.450 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.508 (r) | SLOW    |      2.457 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_cs_n       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.460 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.397 (r) | SLOW    |      2.503 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.143 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.150 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.148 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.144 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.146 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.301 (r) | SLOW    |      2.166 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.146 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.147 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.189 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.284 (r) | SLOW    |      2.164 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.201 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.183 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.295 (r) | SLOW    |      2.188 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.161 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.200 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.160 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_odt        | OSERDESE2 (IO) | -     |      8.363 (r) | SLOW    |      2.468 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.457 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.335 (r) | SLOW    |      2.440 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_we_n       | OSERDESE2 (IO) | -     |      8.338 (r) | SLOW    |      2.450 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |      9.923 (r) | SLOW    |      2.754 (r) | FAST    | soc_netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |      9.916 (r) | SLOW    |      2.780 (r) | FAST    | soc_netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |      9.924 (r) | SLOW    |      2.761 (r) | FAST    | soc_netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |      9.917 (r) | SLOW    |      2.776 (r) | FAST    | soc_netsoc_pll_sys4x_dqs |
eth_tx_clk | eth_tx_data[0]   | FDRE           | -     |      8.279 (r) | SLOW    |      2.729 (r) | FAST    |                          |
eth_tx_clk | eth_tx_data[1]   | FDRE           | -     |      7.924 (r) | SLOW    |      2.582 (r) | FAST    |                          |
eth_tx_clk | eth_tx_data[2]   | FDRE           | -     |      8.132 (r) | SLOW    |      2.657 (r) | FAST    |                          |
eth_tx_clk | eth_tx_data[3]   | FDRE           | -     |      8.186 (r) | SLOW    |      2.672 (r) | FAST    |                          |
eth_tx_clk | eth_tx_en        | FDRE           | -     |      7.986 (r) | SLOW    |      2.605 (r) | FAST    |                          |
sys_clk    | ddram_dq[0]      | FDRE           | -     |      6.594 (r) | SLOW    |      1.588 (r) | FAST    |                          |
sys_clk    | ddram_dq[1]      | FDRE           | -     |      6.761 (r) | SLOW    |      1.687 (r) | FAST    |                          |
sys_clk    | ddram_dq[2]      | FDRE           | -     |      6.901 (r) | SLOW    |      1.740 (r) | FAST    |                          |
sys_clk    | ddram_dq[3]      | FDRE           | -     |      6.433 (r) | SLOW    |      1.516 (r) | FAST    |                          |
sys_clk    | ddram_dq[4]      | FDRE           | -     |      6.758 (r) | SLOW    |      1.671 (r) | FAST    |                          |
sys_clk    | ddram_dq[5]      | FDRE           | -     |      6.903 (r) | SLOW    |      1.761 (r) | FAST    |                          |
sys_clk    | ddram_dq[6]      | FDRE           | -     |      6.283 (r) | SLOW    |      1.455 (r) | FAST    |                          |
sys_clk    | ddram_dq[7]      | FDRE           | -     |      6.445 (r) | SLOW    |      1.535 (r) | FAST    |                          |
sys_clk    | ddram_dq[8]      | FDRE           | -     |      7.349 (r) | SLOW    |      1.958 (r) | FAST    |                          |
sys_clk    | ddram_dq[9]      | FDRE           | -     |      7.664 (r) | SLOW    |      2.063 (r) | FAST    |                          |
sys_clk    | ddram_dq[10]     | FDRE           | -     |      6.898 (r) | SLOW    |      1.767 (r) | FAST    |                          |
sys_clk    | ddram_dq[11]     | FDRE           | -     |      7.489 (r) | SLOW    |      2.008 (r) | FAST    |                          |
sys_clk    | ddram_dq[12]     | FDRE           | -     |      6.734 (r) | SLOW    |      1.694 (r) | FAST    |                          |
sys_clk    | ddram_dq[13]     | FDRE           | -     |      7.663 (r) | SLOW    |      2.055 (r) | FAST    |                          |
sys_clk    | ddram_dq[14]     | FDRE           | -     |      6.874 (r) | SLOW    |      1.765 (r) | FAST    |                          |
sys_clk    | ddram_dq[15]     | FDRE           | -     |      7.523 (r) | SLOW    |      2.001 (r) | FAST    |                          |
sys_clk    | ddram_dqs_n[0]   | FDRE           | -     |      6.757 (r) | SLOW    |      1.663 (r) | FAST    |                          |
sys_clk    | ddram_dqs_n[1]   | FDRE           | -     |      7.047 (r) | SLOW    |      1.790 (r) | FAST    |                          |
sys_clk    | ddram_dqs_p[0]   | FDRE           | -     |      6.758 (r) | SLOW    |      1.670 (r) | FAST    |                          |
sys_clk    | ddram_dqs_p[1]   | FDRE           | -     |      7.048 (r) | SLOW    |      1.786 (r) | FAST    |                          |
sys_clk    | eth_mdc          | FDRE           | -     |      9.718 (r) | SLOW    |      3.243 (r) | FAST    |                          |
sys_clk    | eth_mdio         | FDRE           | -     |      9.664 (r) | SLOW    |      2.715 (r) | FAST    |                          |
sys_clk    | eth_rst_n        | FDRE           | -     |     10.777 (r) | SLOW    |      2.907 (r) | FAST    |                          |
sys_clk    | serial_tx        | FDSE           | -     |     10.773 (r) | SLOW    |      3.682 (r) | FAST    |                          |
sys_clk    | spiflash_1x_cs_n | FDRE           | -     |      9.703 (r) | SLOW    |      2.988 (r) | FAST    |                          |
sys_clk    | spiflash_1x_mosi | FDRE           | -     |      9.812 (r) | SLOW    |      3.163 (r) | FAST    |                          |
sys_clk    | user_led0        | FDRE           | -     |      8.199 (r) | SLOW    |      2.536 (r) | FAST    |                          |
sys_clk    | user_led1        | FDRE           | -     |      8.223 (r) | SLOW    |      2.546 (r) | FAST    |                          |
sys_clk    | user_led2        | FDRE           | -     |     10.027 (r) | SLOW    |      3.466 (r) | FAST    |                          |
sys_clk    | user_led3        | FDRE           | -     |     10.103 (r) | SLOW    |      3.496 (r) | FAST    |                          |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+--------------------------+


Setup between Clocks

-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source     | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock      | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100     | clk100      |         2.083 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | eth_rx_clk  |         7.225 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_rx_clk  |         3.948 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | eth_tx_clk  |        11.261 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_tx_clk  |         3.808 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | sys_clk     |         1.947 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | sys_clk     |         1.789 | SLOW    |               |         |               |         |               |         |
sys_clk    | sys_clk     |         9.717 | SLOW    |               |         |               |         |               |         |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 3.853 ns
Ideal Clock Offset to Actual Clock: 2.980 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -1.187 (r) | FAST    |   4.906 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -1.115 (f) | FAST    |   4.906 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.183 (r) | FAST    |   4.903 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.111 (f) | FAST    |   4.903 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.185 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.113 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.186 (r) | FAST    |   4.905 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.114 (f) | FAST    |   4.905 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.184 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.112 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.169 (r) | FAST    |   4.889 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.097 (f) | FAST    |   4.889 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.184 (r) | FAST    |   4.903 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.112 (f) | FAST    |   4.903 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.184 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.112 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.131 (r) | FAST    |   4.845 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.059 (f) | FAST    |   4.845 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.153 (r) | FAST    |   4.865 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.081 (f) | FAST    |   4.865 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.125 (r) | FAST    |   4.842 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.053 (f) | FAST    |   4.842 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.137 (r) | FAST    |   4.850 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.065 (f) | FAST    |   4.850 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.138 (r) | FAST    |   4.856 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.066 (f) | FAST    |   4.856 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.157 (r) | FAST    |   4.870 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.085 (f) | FAST    |   4.870 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.126 (r) | FAST    |   4.843 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.054 (f) | FAST    |   4.843 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.158 (r) | FAST    |   4.872 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.086 (f) | FAST    |   4.872 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -1.053 (f) | FAST    |   4.906 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: eth_rx_clk
Worst Case Data Window: 2.187 ns
Ideal Clock Offset to Actual Clock: -1.240 ns
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
                   |             | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
eth_rx_data[0]     |   1.966 (r) | SLOW    | -0.147 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |   2.334 (r) | SLOW    | -0.328 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |   2.185 (r) | SLOW    | -0.261 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |   2.287 (r) | SLOW    | -0.277 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |   2.334 (r) | SLOW    | -0.147 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.039 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.351 (r) | SLOW    |   2.462 (r) | FAST    |    0.009 |
ddram_a[1]         |   8.354 (r) | SLOW    |   2.460 (r) | FAST    |    0.009 |
ddram_a[2]         |   8.344 (r) | SLOW    |   2.453 (r) | FAST    |    0.000 |
ddram_a[3]         |   8.356 (r) | SLOW    |   2.463 (r) | FAST    |    0.011 |
ddram_a[4]         |   8.349 (r) | SLOW    |   2.455 (r) | FAST    |    0.004 |
ddram_a[5]         |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.031 |
ddram_a[6]         |   8.380 (r) | SLOW    |   2.485 (r) | FAST    |    0.036 |
ddram_a[7]         |   8.377 (r) | SLOW    |   2.481 (r) | FAST    |    0.033 |
ddram_a[8]         |   8.368 (r) | SLOW    |   2.473 (r) | FAST    |    0.024 |
ddram_a[9]         |   8.383 (r) | SLOW    |   2.488 (r) | FAST    |    0.039 |
ddram_a[10]        |   8.367 (r) | SLOW    |   2.472 (r) | FAST    |    0.022 |
ddram_a[11]        |   8.376 (r) | SLOW    |   2.480 (r) | FAST    |    0.032 |
ddram_a[12]        |   8.374 (r) | SLOW    |   2.479 (r) | FAST    |    0.030 |
ddram_a[13]        |   8.364 (r) | SLOW    |   2.468 (r) | FAST    |    0.020 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.383 (r) | SLOW    |   2.453 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.356 (r) | SLOW    |   2.464 (r) | FAST    |    0.008 |
ddram_ba[1]        |   8.349 (r) | SLOW    |   2.460 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.352 (r) | SLOW    |   2.463 (r) | FAST    |    0.003 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.356 (r) | SLOW    |   2.460 (r) | FAST    |    0.008 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.023 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.397 (r) | SLOW    |   2.503 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.397 (r) | SLOW    |   2.479 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.058 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.298 (r) | SLOW    |   2.143 (r) | FAST    |    0.014 |
ddram_dq[1]        |   9.300 (r) | SLOW    |   2.150 (r) | FAST    |    0.016 |
ddram_dq[2]        |   9.300 (r) | SLOW    |   2.148 (r) | FAST    |    0.016 |
ddram_dq[3]        |   9.298 (r) | SLOW    |   2.144 (r) | FAST    |    0.014 |
ddram_dq[4]        |   9.299 (r) | SLOW    |   2.146 (r) | FAST    |    0.015 |
ddram_dq[5]        |   9.301 (r) | SLOW    |   2.166 (r) | FAST    |    0.022 |
ddram_dq[6]        |   9.298 (r) | SLOW    |   2.146 (r) | FAST    |    0.014 |
ddram_dq[7]        |   9.299 (r) | SLOW    |   2.147 (r) | FAST    |    0.015 |
ddram_dq[8]        |   9.287 (r) | SLOW    |   2.189 (r) | FAST    |    0.045 |
ddram_dq[9]        |   9.284 (r) | SLOW    |   2.164 (r) | FAST    |    0.020 |
ddram_dq[10]       |   9.294 (r) | SLOW    |   2.201 (r) | FAST    |    0.058 |
ddram_dq[11]       |   9.287 (r) | SLOW    |   2.183 (r) | FAST    |    0.040 |
ddram_dq[12]       |   9.295 (r) | SLOW    |   2.188 (r) | FAST    |    0.045 |
ddram_dq[13]       |   9.286 (r) | SLOW    |   2.161 (r) | FAST    |    0.018 |
ddram_dq[14]       |   9.294 (r) | SLOW    |   2.200 (r) | FAST    |    0.057 |
ddram_dq[15]       |   9.286 (r) | SLOW    |   2.160 (r) | FAST    |    0.017 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.301 (r) | SLOW    |   2.143 (r) | FAST    |    0.058 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.381 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   6.594 (r) | SLOW    |   1.588 (r) | FAST    |    0.311 |
ddram_dq[1]        |   6.761 (r) | SLOW    |   1.687 (r) | FAST    |    0.478 |
ddram_dq[2]        |   6.901 (r) | SLOW    |   1.740 (r) | FAST    |    0.618 |
ddram_dq[3]        |   6.433 (r) | SLOW    |   1.516 (r) | FAST    |    0.150 |
ddram_dq[4]        |   6.758 (r) | SLOW    |   1.671 (r) | FAST    |    0.475 |
ddram_dq[5]        |   6.903 (r) | SLOW    |   1.761 (r) | FAST    |    0.620 |
ddram_dq[6]        |   6.283 (r) | SLOW    |   1.455 (r) | FAST    |    0.000 |
ddram_dq[7]        |   6.445 (r) | SLOW    |   1.535 (r) | FAST    |    0.162 |
ddram_dq[8]        |   7.349 (r) | SLOW    |   1.958 (r) | FAST    |    1.066 |
ddram_dq[9]        |   7.664 (r) | SLOW    |   2.063 (r) | FAST    |    1.381 |
ddram_dq[10]       |   6.898 (r) | SLOW    |   1.767 (r) | FAST    |    0.615 |
ddram_dq[11]       |   7.489 (r) | SLOW    |   2.008 (r) | FAST    |    1.206 |
ddram_dq[12]       |   6.734 (r) | SLOW    |   1.694 (r) | FAST    |    0.451 |
ddram_dq[13]       |   7.663 (r) | SLOW    |   2.055 (r) | FAST    |    1.381 |
ddram_dq[14]       |   6.874 (r) | SLOW    |   1.765 (r) | FAST    |    0.592 |
ddram_dq[15]       |   7.523 (r) | SLOW    |   2.001 (r) | FAST    |    1.240 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.664 (r) | SLOW    |   1.455 (r) | FAST    |    1.381 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.027 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   9.923 (r) | SLOW    |   2.754 (r) | FAST    |    0.007 |
ddram_dqs_n[1]     |   9.916 (r) | SLOW    |   2.780 (r) | FAST    |    0.027 |
ddram_dqs_p[0]     |   9.924 (r) | SLOW    |   2.761 (r) | FAST    |    0.008 |
ddram_dqs_p[1]     |   9.917 (r) | SLOW    |   2.776 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.924 (r) | SLOW    |   2.754 (r) | FAST    |    0.027 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 0.290 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   6.757 (r) | SLOW    |   1.663 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   7.047 (r) | SLOW    |   1.790 (r) | FAST    |    0.289 |
ddram_dqs_p[0]     |   6.758 (r) | SLOW    |   1.670 (r) | FAST    |    0.007 |
ddram_dqs_p[1]     |   7.048 (r) | SLOW    |   1.786 (r) | FAST    |    0.290 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.048 (r) | SLOW    |   1.663 (r) | FAST    |    0.290 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: eth_tx_clk
Bus Skew: 0.355 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
eth_tx_data[0]     |   8.279 (r) | SLOW    |   2.729 (r) | FAST    |    0.355 |
eth_tx_data[1]     |   7.924 (r) | SLOW    |   2.582 (r) | FAST    |    0.000 |
eth_tx_data[2]     |   8.132 (r) | SLOW    |   2.657 (r) | FAST    |    0.208 |
eth_tx_data[3]     |   8.186 (r) | SLOW    |   2.672 (r) | FAST    |    0.262 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.279 (r) | SLOW    |   2.582 (r) | FAST    |    0.355 |
-------------------+-------------+---------+-------------+---------+----------+




