gpasm-2.0.0_beta2 (Nov  6 2017)_divsint.asm       2018-1-11  14:01:18          PAGE  1


LOC  OBJECT CODE     LINE SOURCE TEXT
  VALUE

                      00001 ;--------------------------------------------------------
                      00002 ; File Created by SN-SDCC : SinoMCU ANSI-C Compiler
                      00003 ; Version 1.1.0 (Dec 19 2017) (MINGW32)
                      00004 ; This file was generated Thu Jan 11 14:01:18 2018
                      00005 ;--------------------------------------------------------
                      00006 ; MC32 port for the RISC core
                      00007 ;--------------------------------------------------------
                      00008 ;       .file   "../../libsdcc_mc32/_divsint.c"
                      00009         list    p=3221
                      00010         radix dec
                      00011         include "3221.inc"
                      00001                 LIST
                      00002 ;mc32p7010.inc    Standard Header File, Version 1.00 by Sinomcu
                      00435                 LIST
                      00012 ;--------------------------------------------------------
                      00013 ; external declarations
                      00014 ;--------------------------------------------------------
                      00015         extern  __divuint
                      00016 
                      00017         extern STK06
                      00018         extern STK05
                      00019         extern STK04
                      00020         extern STK03
                      00021         extern STK02
                      00022         extern STK01
                      00023         extern STK00
                      00024 ;--------------------------------------------------------
                      00025 ; global declarations
                      00026 ;--------------------------------------------------------
                      00027         global  __divsint
                      00028 
                      00029 ;--------------------------------------------------------
                      00030 ; global definitions
                      00031 ;--------------------------------------------------------
                      00032 ;--------------------------------------------------------
                      00033 ; absolute symbol definitions
                      00034 ;--------------------------------------------------------
                      00035 ;--------------------------------------------------------
                      00036 ; compiler-defined variables
                      00037 ;--------------------------------------------------------
                      00038 UDL__divsint_0  udata
0000                  00039 r0x1001 res     1
0000                  00040 r0x1000 res     1
0001                  00041 r0x1003 res     1
0001                  00042 r0x1002 res     1
0002                  00043 r0x1004 res     1
0002                  00044 r0x1005 res     1
0003                  00045 r0x1006 res     1
0003                  00046 r0x1007 res     1
0004                  00047 r0x1008 res     1
0004                  00048 r0x1009 res     1
                      00049 ;--------------------------------------------------------
                      00050 ; initialized data
                      00051 ;--------------------------------------------------------
                      00052 
                      00053 ;@Allocation info for local variables in function '_divsint'
                      00054 ;@_divsint _divuint                  Allocated to registers ;size:2
                      00055 ;@_divsint b                         Allocated to registers r0x1003 r0x1002 ;size:2
                      00056 ;@_divsint a                         Allocated to registers r0x1001 r0x1000 ;size:2
                      00057 ;@end Allocation info for local variables in function '_divsint';
                      00058 
                      00059 ;--------------------------------------------------------
                      00060 ; overlayable items in internal ram 
                      00061 ;--------------------------------------------------------
                      00062 ;       udata_ovr
                      00063 ;--------------------------------------------------------
                      00064 ; code
                      00065 ;--------------------------------------------------------
                      00066 code__divsint   code
                      00067 ;***
                      00068 ;  pBlock Stats: dbName = C
                      00069 ;***
                      00070 ;entry:  __divsint      ;Function start
                      00071 ; 2 exit points
                      00072 ;has an exit
                      00073 ;functions called:
                      00074 ;   __divuint
                      00075 ;   __divuint
                      00076 ;   __divuint
                      00077 ;   __divuint
                      00078 ;   __divuint
                      00079 ;   __divuint
                      00080 ;   __divuint
                      00081 ;   __divuint
                      00082 ;13 compiler assigned registers:
                      00083 ;   r0x1000
                      00084 ;   STK00
                      00085 ;   r0x1001
                      00086 ;   STK01
                      00087 ;   r0x1002
                      00088 ;   STK02
                      00089 ;   r0x1003
                      00090 ;   r0x1004
                      00091 ;   r0x1005
                      00092 ;   r0x1006
                      00093 ;   r0x1007
                      00094 ;   r0x1008
                      00095 ;   r0x1009
                      00096 ;; Starting pCode block
                      00097 ;;[ICODE] ../../libsdcc_mc32/_divsint.c:32:  _entry($11) :
                      00098 ;;[ICODE] ../../libsdcc_mc32/_divsint.c:32:     proc __divsint [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int function ( int fixed, int fixed) fixed}
0000                  00099 __divsint       ;Function start
                      00100 ; 2 exit points
                      00101 ;;[ICODE] ../../libsdcc_mc32/_divsint.c:32: iTemp0 [k2 lr3:38 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{int fixed}{ sir@ __divsint_a_1_2}[r0x1000 r0x1001 ] = recv __divsint [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int function ( int fixed, int fixed) fixed}
                      00102 ;       .line   32; "../../libsdcc_mc32/_divsint.c"     _divsint (int a, int b)
0000   5600           00103         MOVRA   r0x1000
0001   5800           00104         MOVAR   STK00
0002   5600           00105         MOVRA   r0x1001
                      00106 ;;[ICODE] ../../libsdcc_mc32/_divsint.c:32: iTemp1 [k4 lr4:39 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{int fixed}{ sir@ __divsint_b_1_2}[r0x1002 r0x1003 ] = recv __divsint [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int function ( int fixed, int fixed) fixed}
0003   5800           00107         MOVAR   STK01
0004   5600           00108         MOVRA   r0x1002
0005   5800           00109         MOVAR   STK02
0006   5600           00110         MOVRA   r0x1003
                      00111 ;;[ICODE] ../../libsdcc_mc32/_divsint.c:34:     iTemp2 [k6 lr5:6 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed} = iTemp0 [k2 lr3:38 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{int fixed}{ sir@ __divsint_a_1_2}[r0x1000 r0x1001 ] < 0x0 {int literal}
                      00112 ;;signed compare: left < lit(0x0=0), size=2, mask=ffff
                      00113 ;       .line   34; "../../libsdcc_mc32/_divsint.c"     if (a < 0) {
0007   C187           00114         BSET    PFLAG,0
0008   EE00           00115         JBSET   r0x1000,7
0009   D187           00116         BCLR    PFLAG,0
000A   E187           00117         JBSET   PFLAG,0
000B   A000           00118         GOTO    _00112_DS_
                      00119 ;;genSkipc:3195: created from rifx:00DD608C
                      00120 ;;[ICODE] ../../libsdcc_mc32/_divsint.c:34:     if iTemp2 [k6 lr5:6 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed} == 0 goto _iffalse_2($8)
                      00121 ;;[ICODE] ../../libsdcc_mc32/_divsint.c:36:     iTemp3 [k7 lr7:8 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed} = iTemp1 [k4 lr4:39 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{int fixed}{ sir@ __divsint_b_1_2}[r0x1002 r0x1003 ] < 0x0 {int literal}
                      00122 ;;signed compare: left < lit(0x0=0), size=2, mask=ffff
                      00123 ;       .line   36; "../../libsdcc_mc32/_divsint.c"     if (b < 0)
000C   C187           00124         BSET    PFLAG,0
000D   EE00           00125         JBSET   r0x1002,7
000E   D187           00126         BCLR    PFLAG,0
000F   E187           00127         JBSET   PFLAG,0
0010   A000           00128         GOTO    _00106_DS_
                      00129 ;;genSkipc:3195: created from rifx:00DD608C
                      00130 ;;[ICODE] ../../libsdcc_mc32/_divsint.c:36:     if iTemp3 [k7 lr7:8 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed} == 0 goto _iffalse_0($2)
                      00131 ;;[ICODE] ../../libsdcc_mc32/_divsint.c:37:     iTemp4 [k9 lr9:10 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int fixed}[r0x1004 r0x1005 ] = - iTemp0 [k2 lr3:38 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{int fixed}{ sir@ __divsint_a_1_2}[r0x1000 r0x1001 ]
                      00132 ;       .line   37; "../../libsdcc_mc32/_divsint.c"     return _divuint ((unsigned int)-a, (unsigned int)-b);
0011   7000           00133         COMAR   r0x1001
0012   5600           00134         MOVRA   r0x1004
0013   7000           00135         COMAR   r0x1000
0014   5600           00136         MOVRA   r0x1005
0015   6600           00137         INCR    r0x1004
0016   F587           00138         JBCLR   PFLAG,2
0017   6600           00139         INCR    r0x1005
                      00140 ;;[ICODE] ../../libsdcc_mc32/_divsint.c:37:     iTemp5 [k10 lr10:14 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-int fixed}[r0x1006 r0x1007 ] = (unsigned-int fixed)iTemp4 [k9 lr9:10 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int fixed}[r0x1004 r0x1005 ]
0018   5800           00141         MOVAR   r0x1004
0019   5600           00142         MOVRA   r0x1006
001A   5800           00143         MOVAR   r0x1005
001B   5600           00144         MOVRA   r0x1007
                      00145 ;;[ICODE] ../../libsdcc_mc32/_divsint.c:37:     iTemp6 [k11 lr11:12 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int fixed}[r0x1004 r0x1005 ] = - iTemp1 [k4 lr4:39 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{int fixed}{ sir@ __divsint_b_1_2}[r0x1002 r0x1003 ]
001C   7000           00146         COMAR   r0x1003
001D   5600           00147         MOVRA   r0x1004
001E   7000           00148         COMAR   r0x1002
001F   5600           00149         MOVRA   r0x1005
0020   6600           00150         INCR    r0x1004
0021   F587           00151         JBCLR   PFLAG,2
0022   6600           00152         INCR    r0x1005
                      00153 ;;[ICODE] ../../libsdcc_mc32/_divsint.c:37:     iTemp7 [k12 lr12:14 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int fixed}[r0x1008 r0x1009 ] = (unsigned-int fixed)iTemp6 [k11 lr11:12 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int fixed}[r0x1004 r0x1005 ]
                      00154 ;;112   MOVAR   r0x1004
                      00155 ;;114   MOVAR   r0x1005
                      00156 ;;[ICODE] ../../libsdcc_mc32/_divsint.c:37:     send iTemp5 [k10 lr10:14 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-int fixed}[r0x1006 r0x1007 ]{argreg = 1}
                      00157 ;;[ICODE] ../../libsdcc_mc32/_divsint.c:37:     send iTemp7 [k12 lr12:14 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int fixed}[r0x1008 r0x1009 ]{argreg = 1}
                      00158 ;;[ICODE] ../../libsdcc_mc32/_divsint.c:37:     iTemp8 [k15 lr15:16 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-int fixed}[r0x1004 r0x1005 ] = call __divuint [k8 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int function ( unsigned-int fixed, unsigned-int fixed) fixed}
                      00159 ;;111   MOVAR   r0x1008
0023   5800           00160         MOVAR   r0x1004
0024   5600           00161         MOVRA   r0x1008
0025   5600           00162         MOVRA   STK02
                      00163 ;;113   MOVAR   r0x1009
0026   5800           00164         MOVAR   r0x1005
0027   5600           00165         MOVRA   r0x1009
0028   5600           00166         MOVRA   STK01
0029   5800           00167         MOVAR   r0x1006
002A   5600           00168         MOVRA   STK00
002B   5800           00169         MOVAR   r0x1007
002C   8000           00170         CALL    __divuint
002D   5600           00171         MOVRA   r0x1005
002E   5800           00172         MOVAR   STK00
002F   5600           00173         MOVRA   r0x1004
                      00174 ;;[ICODE] ../../libsdcc_mc32/_divsint.c:37:     ret iTemp8 [k15 lr15:16 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-int fixed}[r0x1004 r0x1005 ]
0030   5800           00175         MOVAR   r0x1004
0031   5600           00176         MOVRA   STK00
0032   5800           00177         MOVAR   r0x1005
0033   A000           00178         GOTO    _00114_DS_
                      00179 ;;[ICODE] ../../libsdcc_mc32/_divsint.c:37:  _iffalse_0($2) :
                      00180 ;;[ICODE] ../../libsdcc_mc32/_divsint.c:39:     iTemp9 [k16 lr18:19 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int fixed}[r0x1004 r0x1005 ] = - iTemp0 [k2 lr3:38 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{int fixed}{ sir@ __divsint_a_1_2}[r0x1000 r0x1001 ]
0034                  00181 _00106_DS_
                      00182 ;       .line   39; "../../libsdcc_mc32/_divsint.c"     return -_divuint ((unsigned int)-a, (unsigned int)b);
0034   7000           00183         COMAR   r0x1001
0035   5600           00184         MOVRA   r0x1004
0036   7000           00185         COMAR   r0x1000
0037   5600           00186         MOVRA   r0x1005
0038   6600           00187         INCR    r0x1004
0039   F587           00188         JBCLR   PFLAG,2
003A   6600           00189         INCR    r0x1005
                      00190 ;;[ICODE] ../../libsdcc_mc32/_divsint.c:39:     iTemp10 [k17 lr19:22 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-int fixed}[r0x1006 r0x1007 ] = (unsigned-int fixed)iTemp9 [k16 lr18:19 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int fixed}[r0x1004 r0x1005 ]
003B   5800           00191         MOVAR   r0x1004
003C   5600           00192         MOVRA   r0x1006
003D   5800           00193         MOVAR   r0x1005
003E   5600           00194         MOVRA   r0x1007
                      00195 ;;[ICODE] ../../libsdcc_mc32/_divsint.c:39:     iTemp11 [k18 lr20:22 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int fixed}[r0x1004 r0x1005 ] = (unsigned-int fixed)iTemp1 [k4 lr4:39 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{int fixed}{ sir@ __divsint_b_1_2}[r0x1002 r0x1003 ]
                      00196 ;;104   MOVAR   r0x1003
                      00197 ;;106   MOVAR   r0x1002
                      00198 ;;[ICODE] ../../libsdcc_mc32/_divsint.c:39:     send iTemp10 [k17 lr19:22 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-int fixed}[r0x1006 r0x1007 ]{argreg = 1}
                      00199 ;;[ICODE] ../../libsdcc_mc32/_divsint.c:39:     send iTemp11 [k18 lr20:22 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int fixed}[r0x1004 r0x1005 ]{argreg = 1}
                      00200 ;;[ICODE] ../../libsdcc_mc32/_divsint.c:39:     iTemp12 [k19 lr23:24 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int fixed}[r0x1004 r0x1005 ] = call __divuint [k8 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int function ( unsigned-int fixed, unsigned-int fixed) fixed}
                      00201 ;;103   MOVAR   r0x1004
003F   5800           00202         MOVAR   r0x1003
0040   5600           00203         MOVRA   r0x1004
0041   5600           00204         MOVRA   STK02
                      00205 ;;105   MOVAR   r0x1005
0042   5800           00206         MOVAR   r0x1002
0043   5600           00207         MOVRA   r0x1005
0044   5600           00208         MOVRA   STK01
0045   5800           00209         MOVAR   r0x1006
0046   5600           00210         MOVRA   STK00
0047   5800           00211         MOVAR   r0x1007
0048   8000           00212         CALL    __divuint
0049   5600           00213         MOVRA   r0x1005
004A   5800           00214         MOVAR   STK00
004B   5600           00215         MOVRA   r0x1004
                      00216 ;;[ICODE] ../../libsdcc_mc32/_divsint.c:39:     iTemp13 [k20 lr24:25 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-int fixed}[r0x1004 r0x1005 ] = - iTemp12 [k19 lr23:24 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int fixed}[r0x1004 r0x1005 ]
004C   7200           00217         COMR    r0x1004
004D   7200           00218         COMR    r0x1005
004E   6600           00219         INCR    r0x1004
004F   F587           00220         JBCLR   PFLAG,2
0050   6600           00221         INCR    r0x1005
                      00222 ;;[ICODE] ../../libsdcc_mc32/_divsint.c:39:     ret iTemp13 [k20 lr24:25 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-int fixed}[r0x1004 r0x1005 ]
0051   5800           00223         MOVAR   r0x1004
0052   5600           00224         MOVRA   STK00
0053   5800           00225         MOVAR   r0x1005
0054   A000           00226         GOTO    _00114_DS_
                      00227 ;;[ICODE] ../../libsdcc_mc32/_divsint.c:39:  _iffalse_2($8) :
                      00228 ;;[ICODE] ../../libsdcc_mc32/_divsint.c:42:     iTemp14 [k21 lr27:28 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed} = iTemp1 [k4 lr4:39 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{int fixed}{ sir@ __divsint_b_1_2}[r0x1002 r0x1003 ] < 0x0 {int literal}
                      00229 ;;signed compare: left < lit(0x0=0), size=2, mask=ffff
0055                  00230 _00112_DS_
                      00231 ;       .line   42; "../../libsdcc_mc32/_divsint.c"     if (b < 0)
0055   C187           00232         BSET    PFLAG,0
0056   EE00           00233         JBSET   r0x1002,7
0057   D187           00234         BCLR    PFLAG,0
0058   E187           00235         JBSET   PFLAG,0
0059   A000           00236         GOTO    _00109_DS_
                      00237 ;;genSkipc:3195: created from rifx:00DD608C
                      00238 ;;[ICODE] ../../libsdcc_mc32/_divsint.c:42:     if iTemp14 [k21 lr27:28 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed} == 0 goto _iffalse_1($5)
                      00239 ;;[ICODE] ../../libsdcc_mc32/_divsint.c:43:     iTemp15 [k22 lr29:33 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-int fixed}[r0x1004 r0x1005 ] = (unsigned-int fixed)iTemp0 [k2 lr3:38 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{int fixed}{ sir@ __divsint_a_1_2}[r0x1000 r0x1001 ]
                      00240 ;       .line   43; "../../libsdcc_mc32/_divsint.c"     return -_divuint ((unsigned int)a, (unsigned int)-b);
005A   5800           00241         MOVAR   r0x1001
005B   5600           00242         MOVRA   r0x1004
005C   5800           00243         MOVAR   r0x1000
005D   5600           00244         MOVRA   r0x1005
                      00245 ;;[ICODE] ../../libsdcc_mc32/_divsint.c:43:     iTemp16 [k23 lr30:31 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int fixed}[r0x1006 r0x1007 ] = - iTemp1 [k4 lr4:39 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{int fixed}{ sir@ __divsint_b_1_2}[r0x1002 r0x1003 ]
005E   7000           00246         COMAR   r0x1003
005F   5600           00247         MOVRA   r0x1006
0060   7000           00248         COMAR   r0x1002
0061   5600           00249         MOVRA   r0x1007
0062   6600           00250         INCR    r0x1006
0063   F587           00251         JBCLR   PFLAG,2
0064   6600           00252         INCR    r0x1007
                      00253 ;;[ICODE] ../../libsdcc_mc32/_divsint.c:43:     iTemp17 [k24 lr31:33 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int fixed}[r0x1008 r0x1009 ] = (unsigned-int fixed)iTemp16 [k23 lr30:31 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int fixed}[r0x1006 r0x1007 ]
                      00254 ;;108   MOVAR   r0x1006
                      00255 ;;110   MOVAR   r0x1007
                      00256 ;;[ICODE] ../../libsdcc_mc32/_divsint.c:43:     send iTemp15 [k22 lr29:33 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-int fixed}[r0x1004 r0x1005 ]{argreg = 1}
                      00257 ;;[ICODE] ../../libsdcc_mc32/_divsint.c:43:     send iTemp17 [k24 lr31:33 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int fixed}[r0x1008 r0x1009 ]{argreg = 1}
                      00258 ;;[ICODE] ../../libsdcc_mc32/_divsint.c:43:     iTemp18 [k25 lr34:35 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int fixed}[r0x1004 r0x1005 ] = call __divuint [k8 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int function ( unsigned-int fixed, unsigned-int fixed) fixed}
                      00259 ;;107   MOVAR   r0x1008
0065   5800           00260         MOVAR   r0x1006
0066   5600           00261         MOVRA   r0x1008
0067   5600           00262         MOVRA   STK02
                      00263 ;;109   MOVAR   r0x1009
0068   5800           00264         MOVAR   r0x1007
0069   5600           00265         MOVRA   r0x1009
006A   5600           00266         MOVRA   STK01
006B   5800           00267         MOVAR   r0x1004
006C   5600           00268         MOVRA   STK00
006D   5800           00269         MOVAR   r0x1005
006E   8000           00270         CALL    __divuint
006F   5600           00271         MOVRA   r0x1005
0070   5800           00272         MOVAR   STK00
0071   5600           00273         MOVRA   r0x1004
                      00274 ;;[ICODE] ../../libsdcc_mc32/_divsint.c:43:     iTemp19 [k26 lr35:36 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-int fixed}[r0x1004 r0x1005 ] = - iTemp18 [k25 lr34:35 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int fixed}[r0x1004 r0x1005 ]
0072   7200           00275         COMR    r0x1004
0073   7200           00276         COMR    r0x1005
0074   6600           00277         INCR    r0x1004
0075   F587           00278         JBCLR   PFLAG,2
0076   6600           00279         INCR    r0x1005
                      00280 ;;[ICODE] ../../libsdcc_mc32/_divsint.c:43:     ret iTemp19 [k26 lr35:36 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-int fixed}[r0x1004 r0x1005 ]
0077   5800           00281         MOVAR   r0x1004
0078   5600           00282         MOVRA   STK00
0079   5800           00283         MOVAR   r0x1005
007A   A000           00284         GOTO    _00114_DS_
                      00285 ;;[ICODE] ../../libsdcc_mc32/_divsint.c:43:  _iffalse_1($5) :
                      00286 ;;[ICODE] ../../libsdcc_mc32/_divsint.c:45:     iTemp20 [k27 lr38:41 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-int fixed}[r0x1004 r0x1005 ] = (unsigned-int fixed)iTemp0 [k2 lr3:38 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{int fixed}{ sir@ __divsint_a_1_2}[r0x1000 r0x1001 ]
007B                  00287 _00109_DS_
                      00288 ;       .line   45; "../../libsdcc_mc32/_divsint.c"     return _divuint ((unsigned int)a, (unsigned int)b);
007B   5800           00289         MOVAR   r0x1001
007C   5600           00290         MOVRA   r0x1004
007D   5800           00291         MOVAR   r0x1000
007E   5600           00292         MOVRA   r0x1005
                      00293 ;;[ICODE] ../../libsdcc_mc32/_divsint.c:45:     iTemp21 [k28 lr39:41 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int fixed}[r0x1000 r0x1001 ] = (unsigned-int fixed)iTemp1 [k4 lr4:39 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{int fixed}{ sir@ __divsint_b_1_2}[r0x1002 r0x1003 ]
                      00294 ;;100   MOVAR   r0x1003
                      00295 ;;102   MOVAR   r0x1002
                      00296 ;;[ICODE] ../../libsdcc_mc32/_divsint.c:45:     send iTemp20 [k27 lr38:41 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-int fixed}[r0x1004 r0x1005 ]{argreg = 1}
                      00297 ;;[ICODE] ../../libsdcc_mc32/_divsint.c:45:     send iTemp21 [k28 lr39:41 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int fixed}[r0x1000 r0x1001 ]{argreg = 1}
                      00298 ;;[ICODE] ../../libsdcc_mc32/_divsint.c:45:     iTemp22 [k29 lr42:43 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-int fixed}[r0x1000 r0x1001 ] = call __divuint [k8 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int function ( unsigned-int fixed, unsigned-int fixed) fixed}
                      00299 ;;99    MOVAR   r0x1001
007F   5800           00300         MOVAR   r0x1003
0080   5600           00301         MOVRA   r0x1001
0081   5600           00302         MOVRA   STK02
                      00303 ;;101   MOVAR   r0x1000
0082   5800           00304         MOVAR   r0x1002
0083   5600           00305         MOVRA   r0x1000
0084   5600           00306         MOVRA   STK01
0085   5800           00307         MOVAR   r0x1004
0086   5600           00308         MOVRA   STK00
0087   5800           00309         MOVAR   r0x1005
0088   8000           00310         CALL    __divuint
0089   5600           00311         MOVRA   r0x1000
008A   5800           00312         MOVAR   STK00
008B   5600           00313         MOVRA   r0x1001
                      00314 ;;[ICODE] ../../libsdcc_mc32/_divsint.c:45:     ret iTemp22 [k29 lr42:43 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-int fixed}[r0x1000 r0x1001 ]
008C   5800           00315         MOVAR   r0x1001
008D   5600           00316         MOVRA   STK00
008E   5800           00317         MOVAR   r0x1000
                      00318 ;;[ICODE] ../../libsdcc_mc32/_divsint.c:45:  _return($10) :
                      00319 ;;[ICODE] ../../libsdcc_mc32/_divsint.c:45:     eproc __divsint [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int function ( int fixed, int fixed) fixed}
008F                  00320 _00114_DS_
008F   000C           00321         RETURN  
                      00322 ; exit point of __divsint
                      00323 
                      00324 
                      00325 ;       code size estimation:
                      00326 ;         144+    0 =   144 instructions (  288 byte)
                      00327 
                      00328         end
gpasm-2.0.0_beta2 (Nov  6 2017)_divsint.asm       2018-1-11  14:01:18          PAGE  2


SYMBOL TABLE
  LABEL                             VALUE

ADCHS0                            00000004
ADCHS1                            00000005
ADCHS2                            00000006
ADCHS3                            00000007
ADCKS0                            00000002
ADCKS1                            00000003
ADCR0                             000001B0
ADCR1                             000001B1
ADEOC                             00000001
ADIE                              00000006
ADIF                              00000006
ADON                              00000000
ADR0                              00000000
ADR1                              00000001
ADR10                             00000006
ADR11                             00000007
ADR2                              00000002
ADR3                              00000003
ADR4                              00000000
ADR5                              00000001
ADR6                              00000002
ADR7                              00000003
ADR8                              00000004
ADR9                              00000005
ADRH                              000001B4
ADRL                              000001B5
ANSEL                             00000193
BUZ0OE                            00000005
BUZ1OE                            00000005
C                                 00000000
CLKS                              00000002
DC                                00000001
FSR0                              00000184
FSR00                             00000000
FSR01                             00000001
FSR02                             00000002
FSR03                             00000003
FSR04                             00000004
FSR05                             00000005
FSR06                             00000006
FSR07                             00000007
FSR1                              00000185
FSR10                             00000000
FSR11                             00000001
FSR12                             00000002
FSR13                             00000003
FSR14                             00000004
FSR15                             00000005
FSR16                             00000006
FSR17                             00000007
GIE                               00000007
HFEN                              00000000
HIBYTE                            00000183
HIBYTE0                           00000000
HIBYTE1                           00000001
HIBYTE2                           00000002
HIBYTE3                           00000003
HIBYTE4                           00000004
HIBYTE5                           00000005
HIBYTE6                           00000006
HIBYTE7                           00000007
INDF0                             00000180
INDF00                            00000000
INDF01                            00000001
INDF02                            00000002
INDF03                            00000003
INDF04                            00000004
INDF05                            00000005
INDF06                            00000006
INDF07                            00000007
INDF1                             00000181
INDF10                            00000000
INDF11                            00000001
INDF12                            00000002
INDF13                            00000003
INDF14                            00000004
INDF15                            00000005
INDF16                            00000006
INDF17                            00000007
INDF2                             00000182
INDF20                            00000000
INDF21                            00000001
INDF22                            00000002
INDF23                            00000003
INDF24                            00000004
INDF25                            00000005
INDF26                            00000006
INDF27                            00000007
INDF3                             00000189
INDF30                            00000000
INDF31                            00000001
INDF32                            00000002
INDF33                            00000003
INDF34                            00000004
INDF35                            00000005
INDF36                            00000006
INDF37                            00000007
INT0IE                            00000002
INT0IF                            00000002
INT1IE                            00000003
INT1IF                            00000003
INTE                              0000018A
INTF                              0000018B
IOP0                              00000190
IOP1                              00000194
KBCR                              00000197
KBCR0                             00000000
KBCR1                             00000001
KBCR2                             00000002
KBCR3                             00000003
KBCR4                             00000004
KBCR5                             00000005
KBCR6                             00000006
KBIE                              00000004
KBIF                              00000004
LFEN                              00000001
LVDCR                             000001AF
LVDEN                             00000007
LVDF                              00000000
LVDS0                             00000004
LVDS1                             00000005
LVDS2                             00000006
MCR                               00000188
MINT00                            00000000
MINT01                            00000001
MINT10                            00000002
MINT11                            00000003
OEP0                              00000191
OEP1                              00000195
OSCCAL                            000001FB
OSCCAL0                           00000000
OSCCAL1                           00000001
OSCCAL2                           00000002
OSCCAL3                           00000003
OSCCAL4                           00000004
OSCCAL5                           00000005
OSCCAL6                           00000006
OSCCAL7                           00000007
OSCM                              000001AE
P00ANS                            00000000
P00D                              00000000
P00OE                             00000000
P00PU                             00000000
P01ANS                            00000001
P01D                              00000001
P01OE                             00000001
P01PU                             00000001
P02ANS                            00000002
P02D                              00000002
P02OE                             00000002
P02PU                             00000002
P03ANS                            00000003
P03D                              00000003
P03OE                             00000003
P03PU                             00000003
P04ANS                            00000004
P04D                              00000004
P04OE                             00000004
P04PU                             00000004
P10D                              00000000
P10OE                             00000000
P10PU                             00000000
P11D                              00000001
P11OE                             00000001
P11PU                             00000001
P12ANS                            00000005
P12D                              00000002
P12OE                             00000002
P12PU                             00000002
P13ANS                            00000006
P13D                              00000003
P13OE                             00000003
P13PU                             00000003
P14D                              00000004
P14OE                             00000004
P14PU                             00000004
P15D                              00000005
P15OE                             00000005
P15PU                             00000005
P16D                              00000006
P16OE                             00000006
P16PU                             00000006
PC0                               00000000
PC1                               00000001
PC2                               00000002
PC3                               00000003
PC4                               00000004
PC5                               00000005
PC6                               00000006
PC7                               00000007
PCL                               00000186
PD                                00000004
PFLAG                             00000187
PUP0                              00000192
PUP1                              00000196
PWM0OE                            00000006
PWM1OE                            00000006
STBH                              00000004
STBL                              00000005
STK00                             00000000
STK01                             00000000
STK02                             00000000
STK03                             00000000
STK04                             00000000
STK05                             00000000
STK06                             00000000
T0C0                              00000000
T0C1                              00000001
T0C2                              00000002
T0C3                              00000003
T0C4                              00000004
T0C5                              00000005
T0C6                              00000006
T0C7                              00000007
T0CNT                             000001A1
T0CR                              000001A0
T0DATA                            000001A3
T0DATA0                           00000000
T0DATA1                           00000001
T0DATA2                           00000002
T0DATA3                           00000003
T0DATA4                           00000004
T0DATA5                           00000005
T0DATA6                           00000006
T0DATA7                           00000007
T0IE                              00000000
T0IF                              00000000
T0LOAD                            000001A2
T0LOAD0                           00000000
T0LOAD1                           00000001
T0LOAD2                           00000002
T0LOAD3                           00000003
T0LOAD4                           00000004
T0LOAD5                           00000005
T0LOAD6                           00000006
T0LOAD7                           00000007
T0PR0                             00000000
T0PR1                             00000001
T0PR2                             00000002
T0PTS0                            00000003
T0PTS1                            00000004
T1C0                              00000000
T1C1                              00000001
T1C2                              00000002
T1C3                              00000003
T1C4                              00000004
T1C5                              00000005
T1C6                              00000006
T1C7                              00000007
T1CNT                             000001A5
T1CR                              000001A4
T1DATA                            000001A7
T1DATA0                           00000000
T1DATA1                           00000001
T1DATA2                           00000002
T1DATA3                           00000003
T1DATA4                           00000004
T1DATA5                           00000005
T1DATA6                           00000006
T1DATA7                           00000007
T1IE                              00000001
T1IF                              00000001
T1LOAD                            000001A6
T1LOAD0                           00000000
T1LOAD1                           00000001
T1LOAD2                           00000002
T1LOAD3                           00000003
T1LOAD4                           00000004
T1LOAD5                           00000005
T1LOAD6                           00000006
T1LOAD7                           00000007
T1PR0                             00000000
T1PR1                             00000001
T1PR2                             00000002
T1PTS0                            00000003
T1PTS1                            00000004
TC0EN                             00000007
TC1EN                             00000007
TO                                00000005
VRS0                              00000000
VRS1                              00000001
VRS2                              00000002
Z                                 00000002
_00106_DS_                        00000034
_00109_DS_                        0000007B
_00112_DS_                        00000055
_00114_DS_                        0000008F
_CONFIG0                          00008000
_CONFIG1                          00008001
__32P21                           00000001
__divsint                         00000000
__divuint                         00000000
r0x1000                           00000001
r0x1001                           00000000
r0x1002                           00000003
r0x1003                           00000002
r0x1004                           00000004
r0x1005                           00000005
r0x1006                           00000006
r0x1007                           00000007
r0x1008                           00000008
r0x1009                           00000009

Errors   :     0
Warnings :     0 reported,     0 suppressed
Messages :     0 reported,     0 suppressed

