#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55e80992d910 .scope module, "alu_testbench" "alu_testbench" 2 1;
 .timescale 0 0;
v0x55e809951300_0 .var "a", 31 0;
v0x55e8099513c0_0 .var "b", 31 0;
v0x55e809951460_0 .net "fib", 31 0, v0x55e809950cf0_0;  1 drivers
v0x55e809951550_0 .var "op", 4 0;
v0x55e809951610_0 .net "out", 31 0, v0x55e80994ddc0_0;  1 drivers
S_0x55e80992da90 .scope module, "myalu" "alu" 2 11, 3 1 0, S_0x55e80992d910;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "alu_a"
    .port_info 1 /INPUT 32 "alu_b"
    .port_info 2 /INPUT 5 "alu_op"
    .port_info 3 /OUTPUT 32 "alu_out"
P_0x55e80992dc10 .param/l "A_ADD" 0 3 8, C4<00001>;
P_0x55e80992dc50 .param/l "A_AND" 0 3 10, C4<00011>;
P_0x55e80992dc90 .param/l "A_NOP" 0 3 7, C4<00000>;
P_0x55e80992dcd0 .param/l "A_NOR" 0 3 13, C4<00110>;
P_0x55e80992dd10 .param/l "A_OR" 0 3 11, C4<00100>;
P_0x55e80992dd50 .param/l "A_SUB" 0 3 9, C4<00010>;
P_0x55e80992dd90 .param/l "A_XOR" 0 3 12, C4<00101>;
v0x55e80992dfc0_0 .net/s "alu_a", 31 0, v0x55e809951300_0;  1 drivers
v0x55e80994dc20_0 .net/s "alu_b", 31 0, v0x55e8099513c0_0;  1 drivers
v0x55e80994dd00_0 .net "alu_op", 4 0, v0x55e809951550_0;  1 drivers
v0x55e80994ddc0_0 .var "alu_out", 31 0;
E_0x55e80991a070 .event edge, v0x55e80994dd00_0, v0x55e80992dfc0_0, v0x55e80994dc20_0;
S_0x55e80994df20 .scope module, "myfib" "fib" 2 33, 4 1 0, S_0x55e80992d910;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /OUTPUT 32 "fib"
P_0x55e80994e110 .param/l "op" 0 4 6, C4<00001>;
v0x55e809950e80_0 .net "a", 31 0, v0x55e8099513c0_0;  alias, 1 drivers
v0x55e809950f60_0 .net "fib", 31 0, v0x55e809950cf0_0;  alias, 1 drivers
v0x55e809951020_0 .net "w1", 31 0, v0x55e80994eb70_0;  1 drivers
v0x55e8099510f0_0 .net "w2", 31 0, v0x55e80994f660_0;  1 drivers
v0x55e809951190_0 .net "w3", 31 0, v0x55e8099501b0_0;  1 drivers
S_0x55e80994e1d0 .scope module, "myalu1" "alu" 4 8, 3 1 0, S_0x55e80994df20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "alu_a"
    .port_info 1 /INPUT 32 "alu_b"
    .port_info 2 /INPUT 5 "alu_op"
    .port_info 3 /OUTPUT 32 "alu_out"
P_0x55e80994e3c0 .param/l "A_ADD" 0 3 8, C4<00001>;
P_0x55e80994e400 .param/l "A_AND" 0 3 10, C4<00011>;
P_0x55e80994e440 .param/l "A_NOP" 0 3 7, C4<00000>;
P_0x55e80994e480 .param/l "A_NOR" 0 3 13, C4<00110>;
P_0x55e80994e4c0 .param/l "A_OR" 0 3 11, C4<00100>;
P_0x55e80994e500 .param/l "A_SUB" 0 3 9, C4<00010>;
P_0x55e80994e540 .param/l "A_XOR" 0 3 12, C4<00101>;
v0x55e80994e8e0_0 .net/s "alu_a", 31 0, v0x55e8099513c0_0;  alias, 1 drivers
v0x55e80994e9c0_0 .net/s "alu_b", 31 0, v0x55e8099513c0_0;  alias, 1 drivers
L_0x7f00c5be4018 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x55e80994eab0_0 .net "alu_op", 4 0, L_0x7f00c5be4018;  1 drivers
v0x55e80994eb70_0 .var "alu_out", 31 0;
E_0x55e8098e1dd0 .event edge, v0x55e80994eab0_0, v0x55e80994dc20_0, v0x55e80994dc20_0;
S_0x55e80994ecd0 .scope module, "myalu2" "alu" 4 9, 3 1 0, S_0x55e80994df20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "alu_a"
    .port_info 1 /INPUT 32 "alu_b"
    .port_info 2 /INPUT 5 "alu_op"
    .port_info 3 /OUTPUT 32 "alu_out"
P_0x55e80994eec0 .param/l "A_ADD" 0 3 8, C4<00001>;
P_0x55e80994ef00 .param/l "A_AND" 0 3 10, C4<00011>;
P_0x55e80994ef40 .param/l "A_NOP" 0 3 7, C4<00000>;
P_0x55e80994ef80 .param/l "A_NOR" 0 3 13, C4<00110>;
P_0x55e80994efc0 .param/l "A_OR" 0 3 11, C4<00100>;
P_0x55e80994f000 .param/l "A_SUB" 0 3 9, C4<00010>;
P_0x55e80994f040 .param/l "A_XOR" 0 3 12, C4<00101>;
v0x55e80994f3c0_0 .net/s "alu_a", 31 0, v0x55e8099513c0_0;  alias, 1 drivers
v0x55e80994f4a0_0 .net/s "alu_b", 31 0, v0x55e80994eb70_0;  alias, 1 drivers
L_0x7f00c5be4060 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x55e80994f590_0 .net "alu_op", 4 0, L_0x7f00c5be4060;  1 drivers
v0x55e80994f660_0 .var "alu_out", 31 0;
E_0x55e809916ad0 .event edge, v0x55e80994f590_0, v0x55e80994dc20_0, v0x55e80994eb70_0;
S_0x55e80994f7f0 .scope module, "myalu3" "alu" 4 10, 3 1 0, S_0x55e80994df20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "alu_a"
    .port_info 1 /INPUT 32 "alu_b"
    .port_info 2 /INPUT 5 "alu_op"
    .port_info 3 /OUTPUT 32 "alu_out"
P_0x55e80994f9c0 .param/l "A_ADD" 0 3 8, C4<00001>;
P_0x55e80994fa00 .param/l "A_AND" 0 3 10, C4<00011>;
P_0x55e80994fa40 .param/l "A_NOP" 0 3 7, C4<00000>;
P_0x55e80994fa80 .param/l "A_NOR" 0 3 13, C4<00110>;
P_0x55e80994fac0 .param/l "A_OR" 0 3 11, C4<00100>;
P_0x55e80994fb00 .param/l "A_SUB" 0 3 9, C4<00010>;
P_0x55e80994fb40 .param/l "A_XOR" 0 3 12, C4<00101>;
v0x55e80994fef0_0 .net/s "alu_a", 31 0, v0x55e80994eb70_0;  alias, 1 drivers
v0x55e809950020_0 .net/s "alu_b", 31 0, v0x55e80994f660_0;  alias, 1 drivers
L_0x7f00c5be40a8 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x55e8099500e0_0 .net "alu_op", 4 0, L_0x7f00c5be40a8;  1 drivers
v0x55e8099501b0_0 .var "alu_out", 31 0;
E_0x55e809916ef0 .event edge, v0x55e8099500e0_0, v0x55e80994eb70_0, v0x55e80994f660_0;
S_0x55e809950340 .scope module, "myalu4" "alu" 4 11, 3 1 0, S_0x55e80994df20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "alu_a"
    .port_info 1 /INPUT 32 "alu_b"
    .port_info 2 /INPUT 5 "alu_op"
    .port_info 3 /OUTPUT 32 "alu_out"
P_0x55e809950510 .param/l "A_ADD" 0 3 8, C4<00001>;
P_0x55e809950550 .param/l "A_AND" 0 3 10, C4<00011>;
P_0x55e809950590 .param/l "A_NOP" 0 3 7, C4<00000>;
P_0x55e8099505d0 .param/l "A_NOR" 0 3 13, C4<00110>;
P_0x55e809950610 .param/l "A_OR" 0 3 11, C4<00100>;
P_0x55e809950650 .param/l "A_SUB" 0 3 9, C4<00010>;
P_0x55e809950690 .param/l "A_XOR" 0 3 12, C4<00101>;
v0x55e809950a30_0 .net/s "alu_a", 31 0, v0x55e80994f660_0;  alias, 1 drivers
v0x55e809950b60_0 .net/s "alu_b", 31 0, v0x55e8099501b0_0;  alias, 1 drivers
L_0x7f00c5be40f0 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x55e809950c20_0 .net "alu_op", 4 0, L_0x7f00c5be40f0;  1 drivers
v0x55e809950cf0_0 .var "alu_out", 31 0;
E_0x55e80992cf80 .event edge, v0x55e809950c20_0, v0x55e80994f660_0, v0x55e8099501b0_0;
    .scope S_0x55e80992da90;
T_0 ;
    %wait E_0x55e80991a070;
    %load/vec4 v0x55e80994dd00_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e80994ddc0_0, 0, 32;
    %jmp T_0.7;
T_0.0 ;
    %load/vec4 v0x55e80992dfc0_0;
    %load/vec4 v0x55e80994dc20_0;
    %add;
    %store/vec4 v0x55e80994ddc0_0, 0, 32;
    %jmp T_0.7;
T_0.1 ;
    %load/vec4 v0x55e80992dfc0_0;
    %load/vec4 v0x55e80994dc20_0;
    %sub;
    %store/vec4 v0x55e80994ddc0_0, 0, 32;
    %jmp T_0.7;
T_0.2 ;
    %load/vec4 v0x55e80992dfc0_0;
    %load/vec4 v0x55e80994dc20_0;
    %and;
    %store/vec4 v0x55e80994ddc0_0, 0, 32;
    %jmp T_0.7;
T_0.3 ;
    %load/vec4 v0x55e80992dfc0_0;
    %load/vec4 v0x55e80994dc20_0;
    %or;
    %store/vec4 v0x55e80994ddc0_0, 0, 32;
    %jmp T_0.7;
T_0.4 ;
    %load/vec4 v0x55e80992dfc0_0;
    %load/vec4 v0x55e80994dc20_0;
    %xor;
    %store/vec4 v0x55e80994ddc0_0, 0, 32;
    %jmp T_0.7;
T_0.5 ;
    %load/vec4 v0x55e80992dfc0_0;
    %load/vec4 v0x55e80994dc20_0;
    %xnor;
    %store/vec4 v0x55e80994ddc0_0, 0, 32;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55e80994e1d0;
T_1 ;
    %wait E_0x55e8098e1dd0;
    %load/vec4 v0x55e80994eab0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e80994eb70_0, 0, 32;
    %jmp T_1.7;
T_1.0 ;
    %load/vec4 v0x55e80994e8e0_0;
    %load/vec4 v0x55e80994e9c0_0;
    %add;
    %store/vec4 v0x55e80994eb70_0, 0, 32;
    %jmp T_1.7;
T_1.1 ;
    %load/vec4 v0x55e80994e8e0_0;
    %load/vec4 v0x55e80994e9c0_0;
    %sub;
    %store/vec4 v0x55e80994eb70_0, 0, 32;
    %jmp T_1.7;
T_1.2 ;
    %load/vec4 v0x55e80994e8e0_0;
    %load/vec4 v0x55e80994e9c0_0;
    %and;
    %store/vec4 v0x55e80994eb70_0, 0, 32;
    %jmp T_1.7;
T_1.3 ;
    %load/vec4 v0x55e80994e8e0_0;
    %load/vec4 v0x55e80994e9c0_0;
    %or;
    %store/vec4 v0x55e80994eb70_0, 0, 32;
    %jmp T_1.7;
T_1.4 ;
    %load/vec4 v0x55e80994e8e0_0;
    %load/vec4 v0x55e80994e9c0_0;
    %xor;
    %store/vec4 v0x55e80994eb70_0, 0, 32;
    %jmp T_1.7;
T_1.5 ;
    %load/vec4 v0x55e80994e8e0_0;
    %load/vec4 v0x55e80994e9c0_0;
    %xnor;
    %store/vec4 v0x55e80994eb70_0, 0, 32;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55e80994ecd0;
T_2 ;
    %wait E_0x55e809916ad0;
    %load/vec4 v0x55e80994f590_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e80994f660_0, 0, 32;
    %jmp T_2.7;
T_2.0 ;
    %load/vec4 v0x55e80994f3c0_0;
    %load/vec4 v0x55e80994f4a0_0;
    %add;
    %store/vec4 v0x55e80994f660_0, 0, 32;
    %jmp T_2.7;
T_2.1 ;
    %load/vec4 v0x55e80994f3c0_0;
    %load/vec4 v0x55e80994f4a0_0;
    %sub;
    %store/vec4 v0x55e80994f660_0, 0, 32;
    %jmp T_2.7;
T_2.2 ;
    %load/vec4 v0x55e80994f3c0_0;
    %load/vec4 v0x55e80994f4a0_0;
    %and;
    %store/vec4 v0x55e80994f660_0, 0, 32;
    %jmp T_2.7;
T_2.3 ;
    %load/vec4 v0x55e80994f3c0_0;
    %load/vec4 v0x55e80994f4a0_0;
    %or;
    %store/vec4 v0x55e80994f660_0, 0, 32;
    %jmp T_2.7;
T_2.4 ;
    %load/vec4 v0x55e80994f3c0_0;
    %load/vec4 v0x55e80994f4a0_0;
    %xor;
    %store/vec4 v0x55e80994f660_0, 0, 32;
    %jmp T_2.7;
T_2.5 ;
    %load/vec4 v0x55e80994f3c0_0;
    %load/vec4 v0x55e80994f4a0_0;
    %xnor;
    %store/vec4 v0x55e80994f660_0, 0, 32;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55e80994f7f0;
T_3 ;
    %wait E_0x55e809916ef0;
    %load/vec4 v0x55e8099500e0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e8099501b0_0, 0, 32;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v0x55e80994fef0_0;
    %load/vec4 v0x55e809950020_0;
    %add;
    %store/vec4 v0x55e8099501b0_0, 0, 32;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v0x55e80994fef0_0;
    %load/vec4 v0x55e809950020_0;
    %sub;
    %store/vec4 v0x55e8099501b0_0, 0, 32;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0x55e80994fef0_0;
    %load/vec4 v0x55e809950020_0;
    %and;
    %store/vec4 v0x55e8099501b0_0, 0, 32;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0x55e80994fef0_0;
    %load/vec4 v0x55e809950020_0;
    %or;
    %store/vec4 v0x55e8099501b0_0, 0, 32;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0x55e80994fef0_0;
    %load/vec4 v0x55e809950020_0;
    %xor;
    %store/vec4 v0x55e8099501b0_0, 0, 32;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x55e80994fef0_0;
    %load/vec4 v0x55e809950020_0;
    %xnor;
    %store/vec4 v0x55e8099501b0_0, 0, 32;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55e809950340;
T_4 ;
    %wait E_0x55e80992cf80;
    %load/vec4 v0x55e809950c20_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e809950cf0_0, 0, 32;
    %jmp T_4.7;
T_4.0 ;
    %load/vec4 v0x55e809950a30_0;
    %load/vec4 v0x55e809950b60_0;
    %add;
    %store/vec4 v0x55e809950cf0_0, 0, 32;
    %jmp T_4.7;
T_4.1 ;
    %load/vec4 v0x55e809950a30_0;
    %load/vec4 v0x55e809950b60_0;
    %sub;
    %store/vec4 v0x55e809950cf0_0, 0, 32;
    %jmp T_4.7;
T_4.2 ;
    %load/vec4 v0x55e809950a30_0;
    %load/vec4 v0x55e809950b60_0;
    %and;
    %store/vec4 v0x55e809950cf0_0, 0, 32;
    %jmp T_4.7;
T_4.3 ;
    %load/vec4 v0x55e809950a30_0;
    %load/vec4 v0x55e809950b60_0;
    %or;
    %store/vec4 v0x55e809950cf0_0, 0, 32;
    %jmp T_4.7;
T_4.4 ;
    %load/vec4 v0x55e809950a30_0;
    %load/vec4 v0x55e809950b60_0;
    %xor;
    %store/vec4 v0x55e809950cf0_0, 0, 32;
    %jmp T_4.7;
T_4.5 ;
    %load/vec4 v0x55e809950a30_0;
    %load/vec4 v0x55e809950b60_0;
    %xnor;
    %store/vec4 v0x55e809950cf0_0, 0, 32;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55e80992d910;
T_5 ;
    %vpi_call 2 14 "$dumpfile", "testbench.vcd" {0 0 0};
    %vpi_call 2 15 "$dumpvars" {0 0 0};
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x55e809951300_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x55e8099513c0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55e809951550_0, 0, 5;
    %delay 100, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x55e809951550_0, 0, 5;
    %delay 100, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55e809951550_0, 0, 5;
    %delay 100, 0;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x55e809951550_0, 0, 5;
    %delay 100, 0;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x55e809951550_0, 0, 5;
    %delay 100, 0;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x55e809951550_0, 0, 5;
    %delay 100, 0;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x55e809951550_0, 0, 5;
    %delay 100, 0;
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "testbench.v";
    "alu.v";
    "fib.v";
