Coverage Report by instance with details

=================================================================================
=== Instance: /cdc_unit_tb/DUT_INSTANCE/cdc_protocol/dmux_6080
=== Design Unit: work.assert_cdc_dsel
=================================================================================

Assertion Coverage:
    Assertions                       1         1         0   100.00%
--------------------------------------------------------------------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass     Vacuous    Disable    Attempt     Active Peak Active ATV
                                                  Count        Count    Count      Count      Count       Count  Count          
--------------------------------------------------------------------------------------------------------------------------------
/cdc_unit_tb/DUT_INSTANCE/cdc_protocol/dmux_6080/cdc_dsel_rx_data_stable_check/assert_data_stable
                     /sw/rhel8/siemens/questa_static_2024.3_2/questa_static_formal/linux_x86_64/share/CDC_PROTOCOL/cdc_protocol_dsel.sv(125)
                                                        0         50        558         40        648          0           1 off

=================================================================================
=== Instance: /cdc_unit_tb/DUT_INSTANCE/cdc_protocol/dmux_6100
=== Design Unit: work.assert_cdc_dsel
=================================================================================

Assertion Coverage:
    Assertions                       1         1         0   100.00%
--------------------------------------------------------------------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass     Vacuous    Disable    Attempt     Active Peak Active ATV
                                                  Count        Count    Count      Count      Count       Count  Count          
--------------------------------------------------------------------------------------------------------------------------------
/cdc_unit_tb/DUT_INSTANCE/cdc_protocol/dmux_6100/cdc_dsel_rx_data_stable_check/assert_data_stable
                     /sw/rhel8/siemens/questa_static_2024.3_2/questa_static_formal/linux_x86_64/share/CDC_PROTOCOL/cdc_protocol_dsel.sv(125)
                                                        0         50        558         40        648          0           1 off

=================================================================================
=== Instance: /cdc_unit_tb/DUT_INSTANCE/cdc_protocol/async_reset_8013
=== Design Unit: work.assert_cdc_sync
=================================================================================

Assertion Coverage:
    Assertions                       1         1         0   100.00%
--------------------------------------------------------------------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass     Vacuous    Disable    Attempt     Active Peak Active ATV
                                                  Count        Count    Count      Count      Count       Count  Count          
--------------------------------------------------------------------------------------------------------------------------------
/cdc_unit_tb/DUT_INSTANCE/cdc_protocol/async_reset_8013/cdc_sync_tx_stable_check/assert_stable
                     /sw/rhel8/siemens/questa_static_2024.3_2/questa_static_formal/linux_x86_64/share/CDC_PROTOCOL/cdc_protocol_sync.sv(65)
                                                        0         25       2679          0       2704          0           3 off

=================================================================================
=== Instance: /cdc_unit_tb/DUT_INSTANCE/cdc_protocol/two_dff_63806
=== Design Unit: work.assert_cdc_sync
=================================================================================

Assertion Coverage:
    Assertions                       1         1         0   100.00%
--------------------------------------------------------------------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass     Vacuous    Disable    Attempt     Active Peak Active ATV
                                                  Count        Count    Count      Count      Count       Count  Count          
--------------------------------------------------------------------------------------------------------------------------------
/cdc_unit_tb/DUT_INSTANCE/cdc_protocol/two_dff_63806/cdc_sync_tx_stable_check/assert_stable
                     /sw/rhel8/siemens/questa_static_2024.3_2/questa_static_formal/linux_x86_64/share/CDC_PROTOCOL/cdc_protocol_sync.sv(65)
                                                        0        100       2480        124       2704          0           3 off

=================================================================================
=== Instance: /cdc_unit_tb/DUT_INSTANCE/cdc_protocol/two_dff_74335
=== Design Unit: work.assert_cdc_sync
=================================================================================

Assertion Coverage:
    Assertions                       1         1         0   100.00%
--------------------------------------------------------------------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass     Vacuous    Disable    Attempt     Active Peak Active ATV
                                                  Count        Count    Count      Count      Count       Count  Count          
--------------------------------------------------------------------------------------------------------------------------------
/cdc_unit_tb/DUT_INSTANCE/cdc_protocol/two_dff_74335/cdc_sync_tx_stable_check/assert_stable
                     /sw/rhel8/siemens/questa_static_2024.3_2/questa_static_formal/linux_x86_64/share/CDC_PROTOCOL/cdc_protocol_sync.sv(65)
                                                        0         14       2690          0       2704          0           3 off

=================================================================================
=== Instance: /cdc_unit_tb/DUT_INSTANCE/CHECKER_MODULE
=== Design Unit: work.cdc_unit_svamod
=================================================================================

Assertion Coverage:
    Assertions                      21        21         0   100.00%
--------------------------------------------------------------------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass     Vacuous    Disable    Attempt     Active Peak Active ATV
                                                  Count        Count    Count      Count      Count       Count  Count          
--------------------------------------------------------------------------------------------------------------------------------
/cdc_unit_tb/DUT_INSTANCE/CHECKER_MODULE/X_test_mode_in
                     input/cdc_unit_svamod.sv(47)
                                                        0       2593          0        112       2705          0           1 off
/cdc_unit_tb/DUT_INSTANCE/CHECKER_MODULE/X_audio0_in
                     input/cdc_unit_svamod.sv(48)
                                                        0       2593          0        112       2705          0           1 off
/cdc_unit_tb/DUT_INSTANCE/CHECKER_MODULE/X_audio1_in
                     input/cdc_unit_svamod.sv(49)
                                                        0       2593          0        112       2705          0           1 off
/cdc_unit_tb/DUT_INSTANCE/CHECKER_MODULE/X_tick_in
                     input/cdc_unit_svamod.sv(50)
                                                        0       2593          0        112       2705          0           1 off
/cdc_unit_tb/DUT_INSTANCE/CHECKER_MODULE/X_play_in
                     input/cdc_unit_svamod.sv(51)
                                                        0       2593          0        112       2705          0           1 off
/cdc_unit_tb/DUT_INSTANCE/CHECKER_MODULE/X_req_in
                     input/cdc_unit_svamod.sv(52)
                                                        0       2593          0        112       2705          0           1 off
/cdc_unit_tb/DUT_INSTANCE/CHECKER_MODULE/X_audio0_out
                     input/cdc_unit_svamod.sv(53)
                                                        0       1872          1          1       1874          0           1 off
/cdc_unit_tb/DUT_INSTANCE/CHECKER_MODULE/X_audio1_out
                     input/cdc_unit_svamod.sv(54)
                                                        0       1872          1          1       1874          0           1 off
/cdc_unit_tb/DUT_INSTANCE/CHECKER_MODULE/X_tick_out
                     input/cdc_unit_svamod.sv(55)
                                                        0       1872          1          1       1874          0           1 off
/cdc_unit_tb/DUT_INSTANCE/CHECKER_MODULE/X_play_out
                     input/cdc_unit_svamod.sv(56)
                                                        0       2394          1          1       2396          0           1 off
/cdc_unit_tb/DUT_INSTANCE/CHECKER_MODULE/X_req_out
                     input/cdc_unit_svamod.sv(57)
                                                        0       2299          1          1       2301          0           1 off
/cdc_unit_tb/DUT_INSTANCE/CHECKER_MODULE/mf_tick_pulse
                     input/cdc_unit_svamod.sv(70)
                                                        0         50       2543        112       2705          0           1 off
/cdc_unit_tb/DUT_INSTANCE/CHECKER_MODULE/mf_tick_interval
                     input/cdc_unit_svamod.sv(80)
                                                        0         50       2543        112       2705          0           1 off
/cdc_unit_tb/DUT_INSTANCE/CHECKER_MODULE/mf_play_length
                     input/cdc_unit_svamod.sv(90)
                                                        0         14       2579        112       2705          0           1 off
/cdc_unit_tb/DUT_INSTANCE/CHECKER_MODULE/mf_req_pulse
                     input/cdc_unit_svamod.sv(99)
                                                        0         50        565         45        660          0           1 off
/cdc_unit_tb/DUT_INSTANCE/CHECKER_MODULE/af_reset_sync_01
                     input/cdc_unit_svamod.sv(111)
                                                        0         10        624          0        634          0           1 off
/cdc_unit_tb/DUT_INSTANCE/CHECKER_MODULE/af_reset_sync_10
                     input/cdc_unit_svamod.sv(121)
                                                        0         10       2636          0       2646          0           1 off
/cdc_unit_tb/DUT_INSTANCE/CHECKER_MODULE/af_play_sync
                     input/cdc_unit_svamod.sv(132)
                                                        0       2391          0          0       2391          0          10 off
/cdc_unit_tb/DUT_INSTANCE/CHECKER_MODULE/af_req_sync
                     input/cdc_unit_svamod.sv(142)
                                                        0         50       2249          0       2299          0           1 off
/cdc_unit_tb/DUT_INSTANCE/CHECKER_MODULE/af_req_out_pulse
                     input/cdc_unit_svamod.sv(153)
                                                        0         50       2249          0       2299          0           1 off
/cdc_unit_tb/DUT_INSTANCE/CHECKER_MODULE/af_audio_sync
                     input/cdc_unit_svamod.sv(165)
                                                        0         50       1822          0       1872          0           1 off


ASSERTION RESULTS:
--------------------------------------------------------------------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass     Vacuous    Disable    Attempt     Active Peak Active ATV
                                                  Count        Count    Count      Count      Count       Count  Count          
--------------------------------------------------------------------------------------------------------------------------------
/cdc_unit_tb/DUT_INSTANCE/cdc_protocol/dmux_6080/cdc_dsel_rx_data_stable_check/assert_data_stable
                     /sw/rhel8/siemens/questa_static_2024.3_2/questa_static_formal/linux_x86_64/share/CDC_PROTOCOL/cdc_protocol_dsel.sv(125)
                                                        0         50        558         40        648          0           1 off
/cdc_unit_tb/DUT_INSTANCE/cdc_protocol/dmux_6100/cdc_dsel_rx_data_stable_check/assert_data_stable
                     /sw/rhel8/siemens/questa_static_2024.3_2/questa_static_formal/linux_x86_64/share/CDC_PROTOCOL/cdc_protocol_dsel.sv(125)
                                                        0         50        558         40        648          0           1 off
/cdc_unit_tb/DUT_INSTANCE/cdc_protocol/async_reset_8013/cdc_sync_tx_stable_check/assert_stable
                     /sw/rhel8/siemens/questa_static_2024.3_2/questa_static_formal/linux_x86_64/share/CDC_PROTOCOL/cdc_protocol_sync.sv(65)
                                                        0         25       2679          0       2704          0           3 off
/cdc_unit_tb/DUT_INSTANCE/cdc_protocol/two_dff_63806/cdc_sync_tx_stable_check/assert_stable
                     /sw/rhel8/siemens/questa_static_2024.3_2/questa_static_formal/linux_x86_64/share/CDC_PROTOCOL/cdc_protocol_sync.sv(65)
                                                        0        100       2480        124       2704          0           3 off
/cdc_unit_tb/DUT_INSTANCE/cdc_protocol/two_dff_74335/cdc_sync_tx_stable_check/assert_stable
                     /sw/rhel8/siemens/questa_static_2024.3_2/questa_static_formal/linux_x86_64/share/CDC_PROTOCOL/cdc_protocol_sync.sv(65)
                                                        0         14       2690          0       2704          0           3 off
/cdc_unit_tb/DUT_INSTANCE/CHECKER_MODULE/X_test_mode_in
                     input/cdc_unit_svamod.sv(47)
                                                        0       2593          0        112       2705          0           1 off
/cdc_unit_tb/DUT_INSTANCE/CHECKER_MODULE/X_audio0_in
                     input/cdc_unit_svamod.sv(48)
                                                        0       2593          0        112       2705          0           1 off
/cdc_unit_tb/DUT_INSTANCE/CHECKER_MODULE/X_audio1_in
                     input/cdc_unit_svamod.sv(49)
                                                        0       2593          0        112       2705          0           1 off
/cdc_unit_tb/DUT_INSTANCE/CHECKER_MODULE/X_tick_in
                     input/cdc_unit_svamod.sv(50)
                                                        0       2593          0        112       2705          0           1 off
/cdc_unit_tb/DUT_INSTANCE/CHECKER_MODULE/X_play_in
                     input/cdc_unit_svamod.sv(51)
                                                        0       2593          0        112       2705          0           1 off
/cdc_unit_tb/DUT_INSTANCE/CHECKER_MODULE/X_req_in
                     input/cdc_unit_svamod.sv(52)
                                                        0       2593          0        112       2705          0           1 off
/cdc_unit_tb/DUT_INSTANCE/CHECKER_MODULE/X_audio0_out
                     input/cdc_unit_svamod.sv(53)
                                                        0       1872          1          1       1874          0           1 off
/cdc_unit_tb/DUT_INSTANCE/CHECKER_MODULE/X_audio1_out
                     input/cdc_unit_svamod.sv(54)
                                                        0       1872          1          1       1874          0           1 off
/cdc_unit_tb/DUT_INSTANCE/CHECKER_MODULE/X_tick_out
                     input/cdc_unit_svamod.sv(55)
                                                        0       1872          1          1       1874          0           1 off
/cdc_unit_tb/DUT_INSTANCE/CHECKER_MODULE/X_play_out
                     input/cdc_unit_svamod.sv(56)
                                                        0       2394          1          1       2396          0           1 off
/cdc_unit_tb/DUT_INSTANCE/CHECKER_MODULE/X_req_out
                     input/cdc_unit_svamod.sv(57)
                                                        0       2299          1          1       2301          0           1 off
/cdc_unit_tb/DUT_INSTANCE/CHECKER_MODULE/mf_tick_pulse
                     input/cdc_unit_svamod.sv(70)
                                                        0         50       2543        112       2705          0           1 off
/cdc_unit_tb/DUT_INSTANCE/CHECKER_MODULE/mf_tick_interval
                     input/cdc_unit_svamod.sv(80)
                                                        0         50       2543        112       2705          0           1 off
/cdc_unit_tb/DUT_INSTANCE/CHECKER_MODULE/mf_play_length
                     input/cdc_unit_svamod.sv(90)
                                                        0         14       2579        112       2705          0           1 off
/cdc_unit_tb/DUT_INSTANCE/CHECKER_MODULE/mf_req_pulse
                     input/cdc_unit_svamod.sv(99)
                                                        0         50        565         45        660          0           1 off
/cdc_unit_tb/DUT_INSTANCE/CHECKER_MODULE/af_reset_sync_01
                     input/cdc_unit_svamod.sv(111)
                                                        0         10        624          0        634          0           1 off
/cdc_unit_tb/DUT_INSTANCE/CHECKER_MODULE/af_reset_sync_10
                     input/cdc_unit_svamod.sv(121)
                                                        0         10       2636          0       2646          0           1 off
/cdc_unit_tb/DUT_INSTANCE/CHECKER_MODULE/af_play_sync
                     input/cdc_unit_svamod.sv(132)
                                                        0       2391          0          0       2391          0          10 off
/cdc_unit_tb/DUT_INSTANCE/CHECKER_MODULE/af_req_sync
                     input/cdc_unit_svamod.sv(142)
                                                        0         50       2249          0       2299          0           1 off
/cdc_unit_tb/DUT_INSTANCE/CHECKER_MODULE/af_req_out_pulse
                     input/cdc_unit_svamod.sv(153)
                                                        0         50       2249          0       2299          0           1 off
/cdc_unit_tb/DUT_INSTANCE/CHECKER_MODULE/af_audio_sync
                     input/cdc_unit_svamod.sv(165)
                                                        0         50       1822          0       1872          0           1 off

Total Coverage By Instance (filtered view): 100.00%

