Analysis & Synthesis report for test1_quartus
Wed Oct 04 18:28:52 2023
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |test1_quartus|myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FirRdyLogic:u_firRdyLogic|firRdy_state
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Registers Packed Into Inferred Megafunctions
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line:u_delayLine2|SimpleDualPortRAM_generic:u_simpleDualPortRam_generic|altsyncram:ram_rtl_0|altsyncram_kvn1:auto_generated
 18. Source assignments for myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line_block:u_delayLine3|SimpleDualPortRAM_generic:u_simpleDualPortRam|altsyncram:ram_rtl_0|altsyncram_kvn1:auto_generated
 19. Source assignments for myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line:u_delayLine1|SimpleDualPortRAM_generic:u_simpleDualPortRam_generic|altsyncram:ram_rtl_0|altsyncram_kvn1:auto_generated
 20. Source assignments for myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line_block:u_delayLine4|SimpleDualPortRAM_generic:u_simpleDualPortRam|altsyncram:ram_rtl_0|altsyncram_kvn1:auto_generated
 21. Source assignments for myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line:u_delayLine0|SimpleDualPortRAM_generic:u_simpleDualPortRam_generic|altsyncram:ram_rtl_0|altsyncram_kvn1:auto_generated
 22. Source assignments for myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line_block:u_delayLine5|SimpleDualPortRAM_generic:u_simpleDualPortRam|altsyncram:ram_rtl_0|altsyncram_kvn1:auto_generated
 23. Source assignments for myCNT09:inst5|SinglePortRAM_generic:u_RAM|altsyncram:ram_rtl_0|altsyncram_1491:auto_generated
 24. Source assignments for myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line_block:u_delayLine5|altshift_taps:dataOut_1_rtl_0|shift_taps_35m:auto_generated|altsyncram_qj31:altsyncram4
 25. Source assignments for myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap2|altshift_taps:fTap_din1_reg1_rtl_0|shift_taps_j6m:auto_generated|altsyncram_qm31:altsyncram4
 26. Parameter Settings for User Entity Instance: myCNT09:inst5|SinglePortRAM_generic:u_RAM
 27. Parameter Settings for User Entity Instance: myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line:u_delayLine0|SimpleDualPortRAM_generic:u_simpleDualPortRam_generic
 28. Parameter Settings for User Entity Instance: myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line:u_delayLine1|SimpleDualPortRAM_generic:u_simpleDualPortRam_generic
 29. Parameter Settings for User Entity Instance: myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line:u_delayLine2|SimpleDualPortRAM_generic:u_simpleDualPortRam_generic
 30. Parameter Settings for User Entity Instance: myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line_block:u_delayLine3|SimpleDualPortRAM_generic:u_simpleDualPortRam
 31. Parameter Settings for User Entity Instance: myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line_block:u_delayLine4|SimpleDualPortRAM_generic:u_simpleDualPortRam
 32. Parameter Settings for User Entity Instance: myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line_block:u_delayLine5|SimpleDualPortRAM_generic:u_simpleDualPortRam
 33. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 34. Parameter Settings for Inferred Entity Instance: myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line:u_delayLine2|SimpleDualPortRAM_generic:u_simpleDualPortRam_generic|altsyncram:ram_rtl_0
 35. Parameter Settings for Inferred Entity Instance: myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line_block:u_delayLine3|SimpleDualPortRAM_generic:u_simpleDualPortRam|altsyncram:ram_rtl_0
 36. Parameter Settings for Inferred Entity Instance: myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line:u_delayLine1|SimpleDualPortRAM_generic:u_simpleDualPortRam_generic|altsyncram:ram_rtl_0
 37. Parameter Settings for Inferred Entity Instance: myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line_block:u_delayLine4|SimpleDualPortRAM_generic:u_simpleDualPortRam|altsyncram:ram_rtl_0
 38. Parameter Settings for Inferred Entity Instance: myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line:u_delayLine0|SimpleDualPortRAM_generic:u_simpleDualPortRam_generic|altsyncram:ram_rtl_0
 39. Parameter Settings for Inferred Entity Instance: myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line_block:u_delayLine5|SimpleDualPortRAM_generic:u_simpleDualPortRam|altsyncram:ram_rtl_0
 40. Parameter Settings for Inferred Entity Instance: myCNT09:inst5|SinglePortRAM_generic:u_RAM|altsyncram:ram_rtl_0
 41. Parameter Settings for Inferred Entity Instance: myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line_block:u_delayLine5|altshift_taps:dataOut_1_rtl_0
 42. Parameter Settings for Inferred Entity Instance: myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap2|altshift_taps:fTap_din1_reg1_rtl_0
 43. Parameter Settings for Inferred Entity Instance: myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap2|lpm_mult:Mult0
 44. Parameter Settings for Inferred Entity Instance: myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap1|lpm_mult:Mult0
 45. Parameter Settings for Inferred Entity Instance: myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap0|lpm_mult:Mult0
 46. altsyncram Parameter Settings by Entity Instance
 47. altshift_taps Parameter Settings by Entity Instance
 48. lpm_mult Parameter Settings by Entity Instance
 49. Port Connectivity Checks: "myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap0"
 50. Port Connectivity Checks: "myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line_block:u_delayLine5"
 51. Port Connectivity Checks: "myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FirRdyLogic:u_firRdyLogic"
 52. Port Connectivity Checks: "myCNT09:inst5|SinglePortRAM_generic:u_RAM"
 53. SignalTap II Logic Analyzer Settings
 54. Elapsed Time Per Partition
 55. Connections to In-System Debugging Instance "auto_signaltap_0"
 56. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Oct 04 18:28:52 2023       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; test1_quartus                               ;
; Top-level Entity Name              ; test1_quartus                               ;
; Family                             ; Cyclone III                                 ;
; Total logic elements               ; 1,757                                       ;
;     Total combinational functions  ; 965                                         ;
;     Dedicated logic registers      ; 1,342                                       ;
; Total registers                    ; 1342                                        ;
; Total pins                         ; 18                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 153,481                                     ;
; Embedded Multiplier 9-bit elements ; 6                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; test1_quartus      ; test1_quartus      ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 5           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-5         ; < 0.1%      ;
;     Processors 6-12        ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                 ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                        ; Library ;
+------------------------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------+
; ../hdlsrc/test1/SimpleDualPortRAM_generic.v                      ; yes             ; User Verilog HDL File                                 ; D:/desktop/now_folder/hdl_test/hdl_prj/hdlsrc/test1/SimpleDualPortRAM_generic.v                                     ;         ;
; ../hdlsrc/test1/FirRdyLogic.v                                    ; yes             ; User Verilog HDL File                                 ; D:/desktop/now_folder/hdl_test/hdl_prj/hdlsrc/test1/FirRdyLogic.v                                                   ;         ;
; ../hdlsrc/test1/FilterTapSystolicPreAdd.v                        ; yes             ; User Verilog HDL File                                 ; D:/desktop/now_folder/hdl_test/hdl_prj/hdlsrc/test1/FilterTapSystolicPreAdd.v                                       ;         ;
; ../hdlsrc/test1/Discrete_FIR_Filter.v                            ; yes             ; User Verilog HDL File                                 ; D:/desktop/now_folder/hdl_test/hdl_prj/hdlsrc/test1/Discrete_FIR_Filter.v                                           ;         ;
; ../hdlsrc/test1/Addressable_Delay_Line_block.v                   ; yes             ; User Verilog HDL File                                 ; D:/desktop/now_folder/hdl_test/hdl_prj/hdlsrc/test1/Addressable_Delay_Line_block.v                                  ;         ;
; ../hdlsrc/test1/Addressable_Delay_Line.v                         ; yes             ; User Verilog HDL File                                 ; D:/desktop/now_folder/hdl_test/hdl_prj/hdlsrc/test1/Addressable_Delay_Line.v                                        ;         ;
; ../hdlsrc/test1/SinglePortRAM_generic.v                          ; yes             ; User Verilog HDL File                                 ; D:/desktop/now_folder/hdl_test/hdl_prj/hdlsrc/test1/SinglePortRAM_generic.v                                         ;         ;
; ../hdlsrc/test1/myCNT09.v                                        ; yes             ; User Verilog HDL File                                 ; D:/desktop/now_folder/hdl_test/hdl_prj/hdlsrc/test1/myCNT09.v                                                       ;         ;
; test1_quartus.bdf                                                ; yes             ; User Block Diagram/Schematic File                     ; D:/desktop/now_folder/hdl_test/hdl_prj/quartus_prj/test1_quartus.bdf                                                ;         ;
; sld_signaltap.vhd                                                ; yes             ; Megafunction                                          ; f:/fpga/quartus13/quartus/libraries/megafunctions/sld_signaltap.vhd                                                 ;         ;
; sld_signaltap_impl.vhd                                           ; yes             ; Encrypted Megafunction                                ; f:/fpga/quartus13/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                            ;         ;
; sld_ela_control.vhd                                              ; yes             ; Encrypted Megafunction                                ; f:/fpga/quartus13/quartus/libraries/megafunctions/sld_ela_control.vhd                                               ;         ;
; lpm_shiftreg.tdf                                                 ; yes             ; Megafunction                                          ; f:/fpga/quartus13/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                  ;         ;
; lpm_constant.inc                                                 ; yes             ; Megafunction                                          ; f:/fpga/quartus13/quartus/libraries/megafunctions/lpm_constant.inc                                                  ;         ;
; dffeea.inc                                                       ; yes             ; Megafunction                                          ; f:/fpga/quartus13/quartus/libraries/megafunctions/dffeea.inc                                                        ;         ;
; aglobal131.inc                                                   ; yes             ; Megafunction                                          ; f:/fpga/quartus13/quartus/libraries/megafunctions/aglobal131.inc                                                    ;         ;
; sld_mbpmg.vhd                                                    ; yes             ; Encrypted Megafunction                                ; f:/fpga/quartus13/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                     ;         ;
; sld_ela_trigger_flow_mgr.vhd                                     ; yes             ; Encrypted Megafunction                                ; f:/fpga/quartus13/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                      ;         ;
; sld_buffer_manager.vhd                                           ; yes             ; Encrypted Megafunction                                ; f:/fpga/quartus13/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                            ;         ;
; sld_gap_detector.vhd                                             ; yes             ; Encrypted Megafunction                                ; f:/fpga/quartus13/quartus/libraries/megafunctions/sld_gap_detector.vhd                                              ;         ;
; altsyncram.tdf                                                   ; yes             ; Megafunction                                          ; f:/fpga/quartus13/quartus/libraries/megafunctions/altsyncram.tdf                                                    ;         ;
; stratix_ram_block.inc                                            ; yes             ; Megafunction                                          ; f:/fpga/quartus13/quartus/libraries/megafunctions/stratix_ram_block.inc                                             ;         ;
; lpm_mux.inc                                                      ; yes             ; Megafunction                                          ; f:/fpga/quartus13/quartus/libraries/megafunctions/lpm_mux.inc                                                       ;         ;
; lpm_decode.inc                                                   ; yes             ; Megafunction                                          ; f:/fpga/quartus13/quartus/libraries/megafunctions/lpm_decode.inc                                                    ;         ;
; a_rdenreg.inc                                                    ; yes             ; Megafunction                                          ; f:/fpga/quartus13/quartus/libraries/megafunctions/a_rdenreg.inc                                                     ;         ;
; altrom.inc                                                       ; yes             ; Megafunction                                          ; f:/fpga/quartus13/quartus/libraries/megafunctions/altrom.inc                                                        ;         ;
; altram.inc                                                       ; yes             ; Megafunction                                          ; f:/fpga/quartus13/quartus/libraries/megafunctions/altram.inc                                                        ;         ;
; altdpram.inc                                                     ; yes             ; Megafunction                                          ; f:/fpga/quartus13/quartus/libraries/megafunctions/altdpram.inc                                                      ;         ;
; db/altsyncram_3024.tdf                                           ; yes             ; Auto-Generated Megafunction                           ; D:/desktop/now_folder/hdl_test/hdl_prj/quartus_prj/db/altsyncram_3024.tdf                                           ;         ;
; altdpram.tdf                                                     ; yes             ; Megafunction                                          ; f:/fpga/quartus13/quartus/libraries/megafunctions/altdpram.tdf                                                      ;         ;
; memmodes.inc                                                     ; yes             ; Megafunction                                          ; f:/fpga/quartus13/quartus/libraries/others/maxplus2/memmodes.inc                                                    ;         ;
; a_hdffe.inc                                                      ; yes             ; Megafunction                                          ; f:/fpga/quartus13/quartus/libraries/megafunctions/a_hdffe.inc                                                       ;         ;
; alt_le_rden_reg.inc                                              ; yes             ; Megafunction                                          ; f:/fpga/quartus13/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                               ;         ;
; altsyncram.inc                                                   ; yes             ; Megafunction                                          ; f:/fpga/quartus13/quartus/libraries/megafunctions/altsyncram.inc                                                    ;         ;
; lpm_mux.tdf                                                      ; yes             ; Megafunction                                          ; f:/fpga/quartus13/quartus/libraries/megafunctions/lpm_mux.tdf                                                       ;         ;
; muxlut.inc                                                       ; yes             ; Megafunction                                          ; f:/fpga/quartus13/quartus/libraries/megafunctions/muxlut.inc                                                        ;         ;
; bypassff.inc                                                     ; yes             ; Megafunction                                          ; f:/fpga/quartus13/quartus/libraries/megafunctions/bypassff.inc                                                      ;         ;
; altshift.inc                                                     ; yes             ; Megafunction                                          ; f:/fpga/quartus13/quartus/libraries/megafunctions/altshift.inc                                                      ;         ;
; db/mux_mrc.tdf                                                   ; yes             ; Auto-Generated Megafunction                           ; D:/desktop/now_folder/hdl_test/hdl_prj/quartus_prj/db/mux_mrc.tdf                                                   ;         ;
; lpm_decode.tdf                                                   ; yes             ; Megafunction                                          ; f:/fpga/quartus13/quartus/libraries/megafunctions/lpm_decode.tdf                                                    ;         ;
; declut.inc                                                       ; yes             ; Megafunction                                          ; f:/fpga/quartus13/quartus/libraries/megafunctions/declut.inc                                                        ;         ;
; lpm_compare.inc                                                  ; yes             ; Megafunction                                          ; f:/fpga/quartus13/quartus/libraries/megafunctions/lpm_compare.inc                                                   ;         ;
; db/decode_4uf.tdf                                                ; yes             ; Auto-Generated Megafunction                           ; D:/desktop/now_folder/hdl_test/hdl_prj/quartus_prj/db/decode_4uf.tdf                                                ;         ;
; lpm_counter.tdf                                                  ; yes             ; Megafunction                                          ; f:/fpga/quartus13/quartus/libraries/megafunctions/lpm_counter.tdf                                                   ;         ;
; lpm_add_sub.inc                                                  ; yes             ; Megafunction                                          ; f:/fpga/quartus13/quartus/libraries/megafunctions/lpm_add_sub.inc                                                   ;         ;
; cmpconst.inc                                                     ; yes             ; Megafunction                                          ; f:/fpga/quartus13/quartus/libraries/megafunctions/cmpconst.inc                                                      ;         ;
; lpm_counter.inc                                                  ; yes             ; Megafunction                                          ; f:/fpga/quartus13/quartus/libraries/megafunctions/lpm_counter.inc                                                   ;         ;
; alt_counter_stratix.inc                                          ; yes             ; Megafunction                                          ; f:/fpga/quartus13/quartus/libraries/megafunctions/alt_counter_stratix.inc                                           ;         ;
; db/cntr_afi.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; D:/desktop/now_folder/hdl_test/hdl_prj/quartus_prj/db/cntr_afi.tdf                                                  ;         ;
; db/cmpr_ifc.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; D:/desktop/now_folder/hdl_test/hdl_prj/quartus_prj/db/cmpr_ifc.tdf                                                  ;         ;
; db/cntr_f8j.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; D:/desktop/now_folder/hdl_test/hdl_prj/quartus_prj/db/cntr_f8j.tdf                                                  ;         ;
; db/cntr_9fi.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; D:/desktop/now_folder/hdl_test/hdl_prj/quartus_prj/db/cntr_9fi.tdf                                                  ;         ;
; db/cntr_p1j.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; D:/desktop/now_folder/hdl_test/hdl_prj/quartus_prj/db/cntr_p1j.tdf                                                  ;         ;
; db/cmpr_efc.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; D:/desktop/now_folder/hdl_test/hdl_prj/quartus_prj/db/cmpr_efc.tdf                                                  ;         ;
; sld_rom_sr.vhd                                                   ; yes             ; Encrypted Megafunction                                ; f:/fpga/quartus13/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                    ;         ;
; sld_hub.vhd                                                      ; yes             ; Encrypted Megafunction                                ; f:/fpga/quartus13/quartus/libraries/megafunctions/sld_hub.vhd                                                       ;         ;
; sld_jtag_hub.vhd                                                 ; yes             ; Encrypted Megafunction                                ; f:/fpga/quartus13/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                  ;         ;
; db/altsyncram_kvn1.tdf                                           ; yes             ; Auto-Generated Megafunction                           ; D:/desktop/now_folder/hdl_test/hdl_prj/quartus_prj/db/altsyncram_kvn1.tdf                                           ;         ;
; db/test1_quartus.ram0_SimpleDualPortRAM_generic_59c55fe8.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/desktop/now_folder/hdl_test/hdl_prj/quartus_prj/db/test1_quartus.ram0_SimpleDualPortRAM_generic_59c55fe8.hdl.mif ;         ;
; db/altsyncram_1491.tdf                                           ; yes             ; Auto-Generated Megafunction                           ; D:/desktop/now_folder/hdl_test/hdl_prj/quartus_prj/db/altsyncram_1491.tdf                                           ;         ;
; db/test1_quartus.ram0_SinglePortRAM_generic_626cacbf.hdl.mif     ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/desktop/now_folder/hdl_test/hdl_prj/quartus_prj/db/test1_quartus.ram0_SinglePortRAM_generic_626cacbf.hdl.mif     ;         ;
; altshift_taps.tdf                                                ; yes             ; Megafunction                                          ; f:/fpga/quartus13/quartus/libraries/megafunctions/altshift_taps.tdf                                                 ;         ;
; db/shift_taps_35m.tdf                                            ; yes             ; Auto-Generated Megafunction                           ; D:/desktop/now_folder/hdl_test/hdl_prj/quartus_prj/db/shift_taps_35m.tdf                                            ;         ;
; db/altsyncram_qj31.tdf                                           ; yes             ; Auto-Generated Megafunction                           ; D:/desktop/now_folder/hdl_test/hdl_prj/quartus_prj/db/altsyncram_qj31.tdf                                           ;         ;
; db/add_sub_p2e.tdf                                               ; yes             ; Auto-Generated Megafunction                           ; D:/desktop/now_folder/hdl_test/hdl_prj/quartus_prj/db/add_sub_p2e.tdf                                               ;         ;
; db/cntr_tnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; D:/desktop/now_folder/hdl_test/hdl_prj/quartus_prj/db/cntr_tnf.tdf                                                  ;         ;
; db/cmpr_ffc.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; D:/desktop/now_folder/hdl_test/hdl_prj/quartus_prj/db/cmpr_ffc.tdf                                                  ;         ;
; db/shift_taps_j6m.tdf                                            ; yes             ; Auto-Generated Megafunction                           ; D:/desktop/now_folder/hdl_test/hdl_prj/quartus_prj/db/shift_taps_j6m.tdf                                            ;         ;
; db/altsyncram_qm31.tdf                                           ; yes             ; Auto-Generated Megafunction                           ; D:/desktop/now_folder/hdl_test/hdl_prj/quartus_prj/db/altsyncram_qm31.tdf                                           ;         ;
; lpm_mult.tdf                                                     ; yes             ; Megafunction                                          ; f:/fpga/quartus13/quartus/libraries/megafunctions/lpm_mult.tdf                                                      ;         ;
; multcore.inc                                                     ; yes             ; Megafunction                                          ; f:/fpga/quartus13/quartus/libraries/megafunctions/multcore.inc                                                      ;         ;
; db/mult_s4t.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; D:/desktop/now_folder/hdl_test/hdl_prj/quartus_prj/db/mult_s4t.tdf                                                  ;         ;
; db/mult_m4t.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; D:/desktop/now_folder/hdl_test/hdl_prj/quartus_prj/db/mult_m4t.tdf                                                  ;         ;
; db/mult_p4t.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; D:/desktop/now_folder/hdl_test/hdl_prj/quartus_prj/db/mult_p4t.tdf                                                  ;         ;
+------------------------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 1,757          ;
;                                             ;                ;
; Total combinational functions               ; 965            ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 357            ;
;     -- 3 input functions                    ; 343            ;
;     -- <=2 input functions                  ; 265            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 716            ;
;     -- arithmetic mode                      ; 249            ;
;                                             ;                ;
; Total registers                             ; 1342           ;
;     -- Dedicated logic registers            ; 1342           ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 18             ;
; Total memory bits                           ; 153481         ;
; Embedded Multiplier 9-bit elements          ; 6              ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 1171           ;
; Total fan-out                               ; 9409           ;
; Average fan-out                             ; 3.59           ;
+---------------------------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                            ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                               ; Library Name ;
+---------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |test1_quartus                                                                                                                        ; 965 (1)           ; 1342 (0)     ; 153481      ; 6            ; 0       ; 3         ; 18   ; 0            ; |test1_quartus                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;    |myCNT09:inst5|                                                                                                                    ; 381 (39)          ; 569 (49)     ; 6025        ; 6            ; 0       ; 3         ; 0    ; 0            ; |test1_quartus|myCNT09:inst5                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |Discrete_FIR_Filter:u_Discrete_FIR_Filter|                                                                                     ; 342 (142)         ; 520 (238)    ; 1929        ; 6            ; 0       ; 3         ; 0    ; 0            ; |test1_quartus|myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter                                                                                                                                                                                                                                                                                                            ; work         ;
;          |Addressable_Delay_Line:u_delayLine0|                                                                                        ; 4 (4)             ; 17 (17)      ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line:u_delayLine0                                                                                                                                                                                                                                                                        ; work         ;
;             |SimpleDualPortRAM_generic:u_simpleDualPortRam_generic|                                                                   ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line:u_delayLine0|SimpleDualPortRAM_generic:u_simpleDualPortRam_generic                                                                                                                                                                                                                  ; work         ;
;                |altsyncram:ram_rtl_0|                                                                                                 ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line:u_delayLine0|SimpleDualPortRAM_generic:u_simpleDualPortRam_generic|altsyncram:ram_rtl_0                                                                                                                                                                                             ; work         ;
;                   |altsyncram_kvn1:auto_generated|                                                                                    ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line:u_delayLine0|SimpleDualPortRAM_generic:u_simpleDualPortRam_generic|altsyncram:ram_rtl_0|altsyncram_kvn1:auto_generated                                                                                                                                                              ; work         ;
;          |Addressable_Delay_Line:u_delayLine1|                                                                                        ; 4 (4)             ; 17 (17)      ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line:u_delayLine1                                                                                                                                                                                                                                                                        ; work         ;
;             |SimpleDualPortRAM_generic:u_simpleDualPortRam_generic|                                                                   ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line:u_delayLine1|SimpleDualPortRAM_generic:u_simpleDualPortRam_generic                                                                                                                                                                                                                  ; work         ;
;                |altsyncram:ram_rtl_0|                                                                                                 ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line:u_delayLine1|SimpleDualPortRAM_generic:u_simpleDualPortRam_generic|altsyncram:ram_rtl_0                                                                                                                                                                                             ; work         ;
;                   |altsyncram_kvn1:auto_generated|                                                                                    ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line:u_delayLine1|SimpleDualPortRAM_generic:u_simpleDualPortRam_generic|altsyncram:ram_rtl_0|altsyncram_kvn1:auto_generated                                                                                                                                                              ; work         ;
;          |Addressable_Delay_Line:u_delayLine2|                                                                                        ; 4 (4)             ; 17 (17)      ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line:u_delayLine2                                                                                                                                                                                                                                                                        ; work         ;
;             |SimpleDualPortRAM_generic:u_simpleDualPortRam_generic|                                                                   ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line:u_delayLine2|SimpleDualPortRAM_generic:u_simpleDualPortRam_generic                                                                                                                                                                                                                  ; work         ;
;                |altsyncram:ram_rtl_0|                                                                                                 ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line:u_delayLine2|SimpleDualPortRAM_generic:u_simpleDualPortRam_generic|altsyncram:ram_rtl_0                                                                                                                                                                                             ; work         ;
;                   |altsyncram_kvn1:auto_generated|                                                                                    ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line:u_delayLine2|SimpleDualPortRAM_generic:u_simpleDualPortRam_generic|altsyncram:ram_rtl_0|altsyncram_kvn1:auto_generated                                                                                                                                                              ; work         ;
;          |Addressable_Delay_Line_block:u_delayLine3|                                                                                  ; 4 (4)             ; 37 (37)      ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line_block:u_delayLine3                                                                                                                                                                                                                                                                  ; work         ;
;             |SimpleDualPortRAM_generic:u_simpleDualPortRam|                                                                           ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line_block:u_delayLine3|SimpleDualPortRAM_generic:u_simpleDualPortRam                                                                                                                                                                                                                    ; work         ;
;                |altsyncram:ram_rtl_0|                                                                                                 ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line_block:u_delayLine3|SimpleDualPortRAM_generic:u_simpleDualPortRam|altsyncram:ram_rtl_0                                                                                                                                                                                               ; work         ;
;                   |altsyncram_kvn1:auto_generated|                                                                                    ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line_block:u_delayLine3|SimpleDualPortRAM_generic:u_simpleDualPortRam|altsyncram:ram_rtl_0|altsyncram_kvn1:auto_generated                                                                                                                                                                ; work         ;
;          |Addressable_Delay_Line_block:u_delayLine4|                                                                                  ; 4 (4)             ; 33 (33)      ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line_block:u_delayLine4                                                                                                                                                                                                                                                                  ; work         ;
;             |SimpleDualPortRAM_generic:u_simpleDualPortRam|                                                                           ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line_block:u_delayLine4|SimpleDualPortRAM_generic:u_simpleDualPortRam                                                                                                                                                                                                                    ; work         ;
;                |altsyncram:ram_rtl_0|                                                                                                 ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line_block:u_delayLine4|SimpleDualPortRAM_generic:u_simpleDualPortRam|altsyncram:ram_rtl_0                                                                                                                                                                                               ; work         ;
;                   |altsyncram_kvn1:auto_generated|                                                                                    ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line_block:u_delayLine4|SimpleDualPortRAM_generic:u_simpleDualPortRam|altsyncram:ram_rtl_0|altsyncram_kvn1:auto_generated                                                                                                                                                                ; work         ;
;          |Addressable_Delay_Line_block:u_delayLine5|                                                                                  ; 7 (0)             ; 4 (0)        ; 304         ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line_block:u_delayLine5                                                                                                                                                                                                                                                                  ; work         ;
;             |SimpleDualPortRAM_generic:u_simpleDualPortRam|                                                                           ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line_block:u_delayLine5|SimpleDualPortRAM_generic:u_simpleDualPortRam                                                                                                                                                                                                                    ; work         ;
;                |altsyncram:ram_rtl_0|                                                                                                 ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line_block:u_delayLine5|SimpleDualPortRAM_generic:u_simpleDualPortRam|altsyncram:ram_rtl_0                                                                                                                                                                                               ; work         ;
;                   |altsyncram_kvn1:auto_generated|                                                                                    ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line_block:u_delayLine5|SimpleDualPortRAM_generic:u_simpleDualPortRam|altsyncram:ram_rtl_0|altsyncram_kvn1:auto_generated                                                                                                                                                                ; work         ;
;             |altshift_taps:dataOut_1_rtl_0|                                                                                           ; 7 (0)             ; 4 (0)        ; 48          ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line_block:u_delayLine5|altshift_taps:dataOut_1_rtl_0                                                                                                                                                                                                                                    ; work         ;
;                |shift_taps_35m:auto_generated|                                                                                        ; 7 (2)             ; 4 (2)        ; 48          ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line_block:u_delayLine5|altshift_taps:dataOut_1_rtl_0|shift_taps_35m:auto_generated                                                                                                                                                                                                      ; work         ;
;                   |altsyncram_qj31:altsyncram4|                                                                                       ; 0 (0)             ; 0 (0)        ; 48          ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line_block:u_delayLine5|altshift_taps:dataOut_1_rtl_0|shift_taps_35m:auto_generated|altsyncram_qj31:altsyncram4                                                                                                                                                                          ; work         ;
;                   |cntr_tnf:cntr1|                                                                                                    ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line_block:u_delayLine5|altshift_taps:dataOut_1_rtl_0|shift_taps_35m:auto_generated|cntr_tnf:cntr1                                                                                                                                                                                       ; work         ;
;          |FilterTapSystolicPreAdd:u_filterTap0|                                                                                       ; 17 (17)           ; 36 (36)      ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |test1_quartus|myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap0                                                                                                                                                                                                                                                                       ; work         ;
;             |lpm_mult:Mult0|                                                                                                          ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |test1_quartus|myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap0|lpm_mult:Mult0                                                                                                                                                                                                                                                        ; work         ;
;                |mult_p4t:auto_generated|                                                                                              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |test1_quartus|myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap0|lpm_mult:Mult0|mult_p4t:auto_generated                                                                                                                                                                                                                                ; work         ;
;          |FilterTapSystolicPreAdd:u_filterTap1|                                                                                       ; 48 (48)           ; 43 (43)      ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |test1_quartus|myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap1                                                                                                                                                                                                                                                                       ; work         ;
;             |lpm_mult:Mult0|                                                                                                          ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |test1_quartus|myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap1|lpm_mult:Mult0                                                                                                                                                                                                                                                        ; work         ;
;                |mult_m4t:auto_generated|                                                                                              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |test1_quartus|myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap1|lpm_mult:Mult0|mult_m4t:auto_generated                                                                                                                                                                                                                                ; work         ;
;          |FilterTapSystolicPreAdd:u_filterTap2|                                                                                       ; 58 (51)           ; 52 (48)      ; 345         ; 2            ; 0       ; 1         ; 0    ; 0            ; |test1_quartus|myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap2                                                                                                                                                                                                                                                                       ; work         ;
;             |altshift_taps:fTap_din1_reg1_rtl_0|                                                                                      ; 7 (0)             ; 4 (0)        ; 345         ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap2|altshift_taps:fTap_din1_reg1_rtl_0                                                                                                                                                                                                                                    ; work         ;
;                |shift_taps_j6m:auto_generated|                                                                                        ; 7 (2)             ; 4 (2)        ; 345         ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap2|altshift_taps:fTap_din1_reg1_rtl_0|shift_taps_j6m:auto_generated                                                                                                                                                                                                      ; work         ;
;                   |altsyncram_qm31:altsyncram4|                                                                                       ; 0 (0)             ; 0 (0)        ; 345         ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap2|altshift_taps:fTap_din1_reg1_rtl_0|shift_taps_j6m:auto_generated|altsyncram_qm31:altsyncram4                                                                                                                                                                          ; work         ;
;                   |cntr_tnf:cntr1|                                                                                                    ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap2|altshift_taps:fTap_din1_reg1_rtl_0|shift_taps_j6m:auto_generated|cntr_tnf:cntr1                                                                                                                                                                                       ; work         ;
;             |lpm_mult:Mult0|                                                                                                          ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |test1_quartus|myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap2|lpm_mult:Mult0                                                                                                                                                                                                                                                        ; work         ;
;                |mult_s4t:auto_generated|                                                                                              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |test1_quartus|myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap2|lpm_mult:Mult0|mult_s4t:auto_generated                                                                                                                                                                                                                                ; work         ;
;          |FirRdyLogic:u_firRdyLogic|                                                                                                  ; 50 (50)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FirRdyLogic:u_firRdyLogic                                                                                                                                                                                                                                                                                  ; work         ;
;       |SinglePortRAM_generic:u_RAM|                                                                                                   ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|myCNT09:inst5|SinglePortRAM_generic:u_RAM                                                                                                                                                                                                                                                                                                                          ; work         ;
;          |altsyncram:ram_rtl_0|                                                                                                       ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|myCNT09:inst5|SinglePortRAM_generic:u_RAM|altsyncram:ram_rtl_0                                                                                                                                                                                                                                                                                                     ; work         ;
;             |altsyncram_1491:auto_generated|                                                                                          ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|myCNT09:inst5|SinglePortRAM_generic:u_RAM|altsyncram:ram_rtl_0|altsyncram_1491:auto_generated                                                                                                                                                                                                                                                                      ; work         ;
;    |sld_hub:auto_hub|                                                                                                                 ; 121 (1)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                                                  ; 120 (82)          ; 90 (62)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                                                      ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                                                    ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                                              ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                                                  ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                                            ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                   ; 462 (1)           ; 683 (34)     ; 147456      ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                         ; 461 (0)           ; 649 (0)      ; 147456      ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                               ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                     ; 461 (86)          ; 649 (154)    ; 147456      ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                        ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                          ; 29 (0)            ; 82 (82)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                         ; work         ;
;                |lpm_decode:wdecoder|                                                                                                  ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                     ; work         ;
;                   |decode_4uf:auto_generated|                                                                                         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_4uf:auto_generated                                                                                                                                           ; work         ;
;                |lpm_mux:mux|                                                                                                          ; 27 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                                             ; work         ;
;                   |mux_mrc:auto_generated|                                                                                            ; 27 (27)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_mrc:auto_generated                                                                                                                                                      ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                         ; 0 (0)             ; 0 (0)        ; 147456      ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                        ; work         ;
;                |altsyncram_3024:auto_generated|                                                                                       ; 0 (0)             ; 0 (0)        ; 147456      ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3024:auto_generated                                                                                                                                                                         ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                          ; 0 (0)             ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                         ; work         ;
;             |lpm_shiftreg:status_register|                                                                                            ; 18 (18)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                           ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                 ; 14 (14)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                              ; 101 (101)         ; 74 (74)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                             ; work         ;
;             |sld_ela_control:ela_control|                                                                                             ; 82 (2)            ; 190 (4)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                            ; work         ;
;                |lpm_shiftreg:\storage_on_enable_bit:trigger_condition_deserialize|                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_on_enable_bit:trigger_condition_deserialize                                                                                                                                                          ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                              ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                    ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                               ; 34 (0)            ; 85 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                                                     ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                        ; 0 (0)             ; 51 (51)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                                          ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                    ; 34 (0)            ; 34 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1                                ; work         ;
;                |sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic| ; 40 (0)            ; 85 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic                                                                                                       ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                        ; 0 (0)             ; 51 (51)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|lpm_shiftreg:trigger_condition_deserialize                                                            ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                    ; 40 (6)            ; 34 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                        ; 6 (6)             ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                              ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                           ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                      ; work         ;
;             |sld_gap_detector:\stp_non_zero_ram_gen:gap_detect_on:gap_detector|                                                       ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_gap_detector:\stp_non_zero_ram_gen:gap_detect_on:gap_detector                                                                                                                                                                                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                        ; 111 (9)           ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                       ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                            ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                             ; work         ;
;                   |cntr_afi:auto_generated|                                                                                           ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_afi:auto_generated                                                                                     ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                     ; 13 (0)            ; 13 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                      ; work         ;
;                   |cntr_f8j:auto_generated|                                                                                           ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_f8j:auto_generated                                                                                                              ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                           ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                            ; work         ;
;                   |cntr_9fi:auto_generated|                                                                                           ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_9fi:auto_generated                                                                                                    ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                              ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                               ; work         ;
;                   |cntr_p1j:auto_generated|                                                                                           ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_p1j:auto_generated                                                                                                       ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                     ; 27 (27)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                      ; 18 (18)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                       ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                   ; 27 (27)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                    ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                   ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                  ; work         ;
+---------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------------------------------------------+
; Name                                                                                                                                                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------------------------------------------+
; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line:u_delayLine0|SimpleDualPortRAM_generic:u_simpleDualPortRam_generic|altsyncram:ram_rtl_0|altsyncram_kvn1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 16           ; 16           ; 16           ; 256    ; db/test1_quartus.ram0_SimpleDualPortRAM_generic_59c55fe8.hdl.mif ;
; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line:u_delayLine1|SimpleDualPortRAM_generic:u_simpleDualPortRam_generic|altsyncram:ram_rtl_0|altsyncram_kvn1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 16           ; 16           ; 16           ; 256    ; db/test1_quartus.ram0_SimpleDualPortRAM_generic_59c55fe8.hdl.mif ;
; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line:u_delayLine2|SimpleDualPortRAM_generic:u_simpleDualPortRam_generic|altsyncram:ram_rtl_0|altsyncram_kvn1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 16           ; 16           ; 16           ; 256    ; db/test1_quartus.ram0_SimpleDualPortRAM_generic_59c55fe8.hdl.mif ;
; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line_block:u_delayLine3|SimpleDualPortRAM_generic:u_simpleDualPortRam|altsyncram:ram_rtl_0|altsyncram_kvn1:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 16           ; 16           ; 16           ; 16           ; 256    ; db/test1_quartus.ram0_SimpleDualPortRAM_generic_59c55fe8.hdl.mif ;
; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line_block:u_delayLine4|SimpleDualPortRAM_generic:u_simpleDualPortRam|altsyncram:ram_rtl_0|altsyncram_kvn1:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 16           ; 16           ; 16           ; 16           ; 256    ; db/test1_quartus.ram0_SimpleDualPortRAM_generic_59c55fe8.hdl.mif ;
; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line_block:u_delayLine5|SimpleDualPortRAM_generic:u_simpleDualPortRam|altsyncram:ram_rtl_0|altsyncram_kvn1:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 16           ; 16           ; 16           ; 16           ; 256    ; db/test1_quartus.ram0_SimpleDualPortRAM_generic_59c55fe8.hdl.mif ;
; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line_block:u_delayLine5|altshift_taps:dataOut_1_rtl_0|shift_taps_35m:auto_generated|altsyncram_qj31:altsyncram4|ALTSYNCRAM             ; AUTO ; Simple Dual Port ; 3            ; 16           ; 3            ; 16           ; 48     ; None                                                             ;
; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap2|altshift_taps:fTap_din1_reg1_rtl_0|shift_taps_j6m:auto_generated|altsyncram_qm31:altsyncram4|ALTSYNCRAM             ; AUTO ; Simple Dual Port ; 3            ; 115          ; 3            ; 115          ; 345    ; None                                                             ;
; myCNT09:inst5|SinglePortRAM_generic:u_RAM|altsyncram:ram_rtl_0|altsyncram_1491:auto_generated|ALTSYNCRAM                                                                                                         ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096   ; db/test1_quartus.ram0_SinglePortRAM_generic_626cacbf.hdl.mif     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3024:auto_generated|ALTSYNCRAM            ; AUTO ; Simple Dual Port ; 8192         ; 18           ; 8192         ; 18           ; 147456 ; None                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 6           ;
; Signed Embedded Multipliers           ; 3           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |test1_quartus|myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FirRdyLogic:u_firRdyLogic|firRdy_state ;
+------------------+------------------+------------------+------------------+------------------+--------------------------------+
; Name             ; firRdy_state.011 ; firRdy_state.010 ; firRdy_state.001 ; firRdy_state.000 ; firRdy_state.100               ;
+------------------+------------------+------------------+------------------+------------------+--------------------------------+
; firRdy_state.000 ; 0                ; 0                ; 0                ; 0                ; 0                              ;
; firRdy_state.001 ; 0                ; 0                ; 1                ; 1                ; 0                              ;
; firRdy_state.010 ; 0                ; 1                ; 0                ; 1                ; 0                              ;
; firRdy_state.011 ; 1                ; 0                ; 0                ; 1                ; 0                              ;
; firRdy_state.100 ; 0                ; 0                ; 0                ; 1                ; 1                              ;
+------------------+------------------+------------------+------------------+------------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                        ; Reason for Removal                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|coeffTableRegP0_1[9..15]                                     ; Stuck at GND due to stuck port data_in                                                                                       ;
; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|coeffTableRegP2_1[15]                                        ; Stuck at GND due to stuck port data_in                                                                                       ;
; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|coeffTableReg2_1[15]                                         ; Stuck at GND due to stuck port data_in                                                                                       ;
; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|coeffTableReg0_1[9..15]                                      ; Stuck at GND due to stuck port data_in                                                                                       ;
; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap2|fTap_coef_reg1[15]      ; Stuck at GND due to stuck port data_in                                                                                       ;
; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap2|fTap_coef_reg2[15]      ; Stuck at GND due to stuck port data_in                                                                                       ;
; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap0|fTap_coef_reg1[9..15]   ; Stuck at GND due to stuck port data_in                                                                                       ;
; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap0|fTap_coef_reg2[9..15]   ; Stuck at GND due to stuck port data_in                                                                                       ;
; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line_block:u_delayLine4|wrAddrREG[3]       ; Merged with myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|wrAddr3[3]                                               ;
; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line_block:u_delayLine4|wrAddrREG[2]       ; Merged with myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|wrAddr3[2]                                               ;
; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line_block:u_delayLine4|wrAddrREG[1]       ; Merged with myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|wrAddr3[1]                                               ;
; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line_block:u_delayLine4|wrAddrREG[0]       ; Merged with myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|wrAddr3[0]                                               ;
; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|coeffTableRegP1_1[5]                                         ; Merged with myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|coeffTableRegP1_1[3]                                     ;
; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|coeffTableRegP1_1[13..15]                                    ; Merged with myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|coeffTableRegP1_1[12]                                    ;
; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|coeffTableRegP2_1[5]                                         ; Merged with myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|coeffTableRegP2_1[3]                                     ;
; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap0|fTap_addout_reg[33,34]  ; Merged with myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap0|fTap_addout_reg[32] ;
; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|coeffTableReg2_1[3]                                          ; Merged with myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|coeffTableReg2_1[5]                                      ;
; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|coeffTableReg1_1[12..14]                                     ; Merged with myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|coeffTableReg1_1[15]                                     ;
; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|coeffTableReg1_1[3]                                          ; Merged with myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|coeffTableReg1_1[5]                                      ;
; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap2|fTap_coef_reg1[5]       ; Merged with myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap2|fTap_coef_reg1[3]   ;
; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap2|fTap_coef_reg2[5]       ; Merged with myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap2|fTap_coef_reg2[3]   ;
; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap1|fTap_coef_reg1[5]       ; Merged with myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap1|fTap_coef_reg1[3]   ;
; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap1|fTap_coef_reg1[13..15]  ; Merged with myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap1|fTap_coef_reg1[12]  ;
; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap1|fTap_coef_reg2[5]       ; Merged with myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap1|fTap_coef_reg2[3]   ;
; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap1|fTap_coef_reg2[13..15]  ; Merged with myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap1|fTap_coef_reg2[12]  ;
; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap1|fTap_addout_reg[34]     ; Merged with myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap1|fTap_addout_reg[33] ;
; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap0|fTap_addout_reg[27..32] ; Merged with myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap0|fTap_addout_reg[26] ;
; myCNT09:inst5|Delay_out1[6,7]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                       ;
; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap1|fTap_addout_reg[30..32] ; Merged with myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap1|fTap_addout_reg[33] ;
; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap2|fTap_addout_reg[33]     ; Merged with myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap2|fTap_addout_reg[34] ;
; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|sumOutReg_1[33]                                              ; Merged with myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|sumOutReg_1[34]                                          ;
; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FirRdyLogic:u_firRdyLogic|firRdy_state~9                     ; Lost fanout                                                                                                                  ;
; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FirRdyLogic:u_firRdyLogic|firRdy_state~10                    ; Lost fanout                                                                                                                  ;
; Total Number of Removed Registers = 74                                                                               ;                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                  ;
+-------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------+
; Register name                                                                 ; Reason for Removal        ; Registers Removed due to This Register                                                                           ;
+-------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------+
; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|coeffTableRegP0_1[9]  ; Stuck at GND              ; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|coeffTableReg0_1[9],                                     ;
;                                                                               ; due to stuck port data_in ; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap0|fTap_coef_reg1[9],  ;
;                                                                               ;                           ; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap0|fTap_coef_reg2[9]   ;
; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|coeffTableRegP0_1[10] ; Stuck at GND              ; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|coeffTableReg0_1[10],                                    ;
;                                                                               ; due to stuck port data_in ; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap0|fTap_coef_reg1[10], ;
;                                                                               ;                           ; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap0|fTap_coef_reg2[10]  ;
; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|coeffTableRegP0_1[11] ; Stuck at GND              ; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|coeffTableReg0_1[11],                                    ;
;                                                                               ; due to stuck port data_in ; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap0|fTap_coef_reg1[11], ;
;                                                                               ;                           ; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap0|fTap_coef_reg2[11]  ;
; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|coeffTableRegP0_1[12] ; Stuck at GND              ; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|coeffTableReg0_1[12],                                    ;
;                                                                               ; due to stuck port data_in ; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap0|fTap_coef_reg1[12], ;
;                                                                               ;                           ; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap0|fTap_coef_reg2[12]  ;
; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|coeffTableRegP0_1[13] ; Stuck at GND              ; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|coeffTableReg0_1[13],                                    ;
;                                                                               ; due to stuck port data_in ; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap0|fTap_coef_reg1[13], ;
;                                                                               ;                           ; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap0|fTap_coef_reg2[13]  ;
; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|coeffTableRegP0_1[14] ; Stuck at GND              ; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|coeffTableReg0_1[14],                                    ;
;                                                                               ; due to stuck port data_in ; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap0|fTap_coef_reg1[14], ;
;                                                                               ;                           ; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap0|fTap_coef_reg2[14]  ;
; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|coeffTableRegP0_1[15] ; Stuck at GND              ; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|coeffTableReg0_1[15],                                    ;
;                                                                               ; due to stuck port data_in ; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap0|fTap_coef_reg1[15], ;
;                                                                               ;                           ; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap0|fTap_coef_reg2[15]  ;
; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|coeffTableRegP2_1[15] ; Stuck at GND              ; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|coeffTableReg2_1[15],                                    ;
;                                                                               ; due to stuck port data_in ; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap2|fTap_coef_reg1[15], ;
;                                                                               ;                           ; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap2|fTap_coef_reg2[15]  ;
+-------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1342  ;
; Number of registers using Synchronous Clear  ; 44    ;
; Number of registers using Synchronous Load   ; 66    ;
; Number of registers using Asynchronous Clear ; 317   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 636   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                              ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12] ; 1       ;
; Total number of inverted registers = 17                                                                                                                                        ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+
; Register Name                                                                                                                                                     ; Megafunction                                                                                                                                                ; Type       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+
; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line:u_delayLine2|SimpleDualPortRAM_generic:u_simpleDualPortRam_generic|data_int[0..15] ; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line:u_delayLine2|SimpleDualPortRAM_generic:u_simpleDualPortRam_generic|ram_rtl_0 ; RAM        ;
; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line_block:u_delayLine3|SimpleDualPortRAM_generic:u_simpleDualPortRam|data_int[0..15]   ; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line_block:u_delayLine3|SimpleDualPortRAM_generic:u_simpleDualPortRam|ram_rtl_0   ; RAM        ;
; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line:u_delayLine1|SimpleDualPortRAM_generic:u_simpleDualPortRam_generic|data_int[0..15] ; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line:u_delayLine1|SimpleDualPortRAM_generic:u_simpleDualPortRam_generic|ram_rtl_0 ; RAM        ;
; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line_block:u_delayLine4|SimpleDualPortRAM_generic:u_simpleDualPortRam|data_int[0..15]   ; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line_block:u_delayLine4|SimpleDualPortRAM_generic:u_simpleDualPortRam|ram_rtl_0   ; RAM        ;
; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line:u_delayLine0|SimpleDualPortRAM_generic:u_simpleDualPortRam_generic|data_int[0..15] ; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line:u_delayLine0|SimpleDualPortRAM_generic:u_simpleDualPortRam_generic|ram_rtl_0 ; RAM        ;
; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line_block:u_delayLine5|SimpleDualPortRAM_generic:u_simpleDualPortRam|data_int[0..15]   ; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line_block:u_delayLine5|SimpleDualPortRAM_generic:u_simpleDualPortRam|ram_rtl_0   ; RAM        ;
; myCNT09:inst5|SinglePortRAM_generic:u_RAM|data_int[0..15]                                                                                                         ; myCNT09:inst5|SinglePortRAM_generic:u_RAM|ram_rtl_0                                                                                                         ; RAM        ;
; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap0|fTap_din2_reg2[0..15]                                                ; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line_block:u_delayLine5|dataOut_1_rtl_0                                           ; SHIFT_TAPS ;
; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap0|fTap_din2_reg1[0..15]                                                ; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line_block:u_delayLine5|dataOut_1_rtl_0                                           ; SHIFT_TAPS ;
; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line_block:u_delayLine5|dataOut_1[0..15]                                                ; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line_block:u_delayLine5|dataOut_1_rtl_0                                           ; SHIFT_TAPS ;
; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap2|fTap_din1_reg3[0..15]                                                ; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap2|fTap_din1_reg1_rtl_0                                           ; SHIFT_TAPS ;
; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap2|fTap_din1_reg2[0..15]                                                ; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap2|fTap_din1_reg1_rtl_0                                           ; SHIFT_TAPS ;
; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap2|fTap_din1_reg1[0..15]                                                ; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap2|fTap_din1_reg1_rtl_0                                           ; SHIFT_TAPS ;
; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap2|fTap_din2_reg2[0..15]                                                ; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap2|fTap_din1_reg1_rtl_0                                           ; SHIFT_TAPS ;
; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap2|fTap_din2_reg1[0..15]                                                ; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap2|fTap_din1_reg1_rtl_0                                           ; SHIFT_TAPS ;
; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line_block:u_delayLine3|dataOut_1[0..15]                                                ; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap2|fTap_din1_reg1_rtl_0                                           ; SHIFT_TAPS ;
; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap1|fTap_din1_reg3[0..15]                                                ; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap2|fTap_din1_reg1_rtl_0                                           ; SHIFT_TAPS ;
; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap1|fTap_din1_reg2[0..15]                                                ; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap2|fTap_din1_reg1_rtl_0                                           ; SHIFT_TAPS ;
; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap1|fTap_din1_reg1[0..15]                                                ; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap2|fTap_din1_reg1_rtl_0                                           ; SHIFT_TAPS ;
; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap1|fTap_din2_reg2[0..15]                                                ; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap2|fTap_din1_reg1_rtl_0                                           ; SHIFT_TAPS ;
; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap1|fTap_din2_reg1[0..15]                                                ; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap2|fTap_din1_reg1_rtl_0                                           ; SHIFT_TAPS ;
; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line_block:u_delayLine4|dataOut_1[0..15]                                                ; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap2|fTap_din1_reg1_rtl_0                                           ; SHIFT_TAPS ;
; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap2|fTap_coef_reg1[0..4,6..14]                                           ; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap2|fTap_din1_reg1_rtl_0                                           ; SHIFT_TAPS ;
; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|coeffTableReg2_1[0..2,4..14]                                                                              ; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap2|fTap_din1_reg1_rtl_0                                           ; SHIFT_TAPS ;
; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|coeffTableRegP2_1[0..4,6..14]                                                                             ; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap2|fTap_din1_reg1_rtl_0                                           ; SHIFT_TAPS ;
; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap1|fTap_coef_reg1[0..4,6..12]                                           ; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap2|fTap_din1_reg1_rtl_0                                           ; SHIFT_TAPS ;
; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|coeffTableReg1_1[0..2,4..11,15]                                                                           ; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap2|fTap_din1_reg1_rtl_0                                           ; SHIFT_TAPS ;
; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|coeffTableRegP1_1[0..4,6..12]                                                                             ; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap2|fTap_din1_reg1_rtl_0                                           ; SHIFT_TAPS ;
; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap0|fTap_din1_reg3[0..15]                                                ; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap2|fTap_din1_reg1_rtl_0                                           ; SHIFT_TAPS ;
; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap0|fTap_din1_reg2[0..15]                                                ; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap2|fTap_din1_reg1_rtl_0                                           ; SHIFT_TAPS ;
; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap0|fTap_din1_reg1[0..15]                                                ; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap2|fTap_din1_reg1_rtl_0                                           ; SHIFT_TAPS ;
; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap0|fTap_coef_reg1[0..8]                                                 ; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap2|fTap_din1_reg1_rtl_0                                           ; SHIFT_TAPS ;
; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|coeffTableReg0_1[0..8]                                                                                    ; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap2|fTap_din1_reg1_rtl_0                                           ; SHIFT_TAPS ;
; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|coeffTableRegP0_1[0..8]                                                                                   ; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap2|fTap_din1_reg1_rtl_0                                           ; SHIFT_TAPS ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |test1_quartus|myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|rdCountReverse_1[0]                           ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |test1_quartus|myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FirRdyLogic:u_firRdyLogic|firRdy_xdin[15]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |test1_quartus|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |test1_quartus|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |test1_quartus|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 6:1                ; 9 bits    ; 36 LEs        ; 9 LEs                ; 27 LEs                 ; Yes        ; |test1_quartus|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |test1_quartus|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |test1_quartus|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line:u_delayLine2|SimpleDualPortRAM_generic:u_simpleDualPortRam_generic|altsyncram:ram_rtl_0|altsyncram_kvn1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line_block:u_delayLine3|SimpleDualPortRAM_generic:u_simpleDualPortRam|altsyncram:ram_rtl_0|altsyncram_kvn1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line:u_delayLine1|SimpleDualPortRAM_generic:u_simpleDualPortRam_generic|altsyncram:ram_rtl_0|altsyncram_kvn1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line_block:u_delayLine4|SimpleDualPortRAM_generic:u_simpleDualPortRam|altsyncram:ram_rtl_0|altsyncram_kvn1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line:u_delayLine0|SimpleDualPortRAM_generic:u_simpleDualPortRam_generic|altsyncram:ram_rtl_0|altsyncram_kvn1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line_block:u_delayLine5|SimpleDualPortRAM_generic:u_simpleDualPortRam|altsyncram:ram_rtl_0|altsyncram_kvn1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for myCNT09:inst5|SinglePortRAM_generic:u_RAM|altsyncram:ram_rtl_0|altsyncram_1491:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line_block:u_delayLine5|altshift_taps:dataOut_1_rtl_0|shift_taps_35m:auto_generated|altsyncram_qj31:altsyncram4 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap2|altshift_taps:fTap_din1_reg1_rtl_0|shift_taps_j6m:auto_generated|altsyncram_qm31:altsyncram4 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myCNT09:inst5|SinglePortRAM_generic:u_RAM ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; AddrWidth      ; 8     ; Signed Integer                                                ;
; DataWidth      ; 16    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line:u_delayLine0|SimpleDualPortRAM_generic:u_simpleDualPortRam_generic ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AddrWidth      ; 4     ; Signed Integer                                                                                                                                                        ;
; DataWidth      ; 16    ; Signed Integer                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line:u_delayLine1|SimpleDualPortRAM_generic:u_simpleDualPortRam_generic ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AddrWidth      ; 4     ; Signed Integer                                                                                                                                                        ;
; DataWidth      ; 16    ; Signed Integer                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line:u_delayLine2|SimpleDualPortRAM_generic:u_simpleDualPortRam_generic ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AddrWidth      ; 4     ; Signed Integer                                                                                                                                                        ;
; DataWidth      ; 16    ; Signed Integer                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line_block:u_delayLine3|SimpleDualPortRAM_generic:u_simpleDualPortRam ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AddrWidth      ; 4     ; Signed Integer                                                                                                                                                      ;
; DataWidth      ; 16    ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line_block:u_delayLine4|SimpleDualPortRAM_generic:u_simpleDualPortRam ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AddrWidth      ; 4     ; Signed Integer                                                                                                                                                      ;
; DataWidth      ; 16    ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line_block:u_delayLine5|SimpleDualPortRAM_generic:u_simpleDualPortRam ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AddrWidth      ; 4     ; Signed Integer                                                                                                                                                      ;
; DataWidth      ; 16    ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                       ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                              ; Type           ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                      ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                          ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                  ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                  ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                  ; Signed Integer ;
; sld_data_bits                                   ; 17                                                                                                                                 ; Untyped        ;
; sld_trigger_bits                                ; 17                                                                                                                                 ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                 ; Signed Integer ;
; sld_node_crc_hiword                             ; 14256                                                                                                                              ; Untyped        ;
; sld_node_crc_loword                             ; 3747                                                                                                                               ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                  ; Signed Integer ;
; sld_sample_depth                                ; 8192                                                                                                                               ; Untyped        ;
; sld_segment_size                                ; 8192                                                                                                                               ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                               ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                 ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                  ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                  ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                  ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                  ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                  ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                  ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                  ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                  ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                  ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                           ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                  ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                  ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                               ; String         ;
; sld_inversion_mask_length                       ; 130                                                                                                                                ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                  ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                          ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                  ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                  ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                ; Untyped        ;
; sld_storage_qualifier_bits                      ; 17                                                                                                                                 ; Untyped        ;
; sld_storage_qualifier_gap_record                ; 1                                                                                                                                  ; Untyped        ;
; sld_storage_qualifier_mode                      ; COMBINATIONAL                                                                                                                      ; Untyped        ;
; sld_storage_qualifier_enable_advanced_condition ; 0                                                                                                                                  ; Untyped        ;
; sld_storage_qualifier_inversion_mask_length     ; 52                                                                                                                                 ; Untyped        ;
; sld_storage_qualifier_advanced_condition_entity ; basic,1,                                                                                                                           ; Untyped        ;
; sld_storage_qualifier_pipeline                  ; 1                                                                                                                                  ; Untyped        ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line:u_delayLine2|SimpleDualPortRAM_generic:u_simpleDualPortRam_generic|altsyncram:ram_rtl_0 ;
+------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                                            ; Type                                                                                                            ;
+------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                ; Untyped                                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                                                               ; AUTO_CARRY                                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                              ; IGNORE_CARRY                                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                                                               ; AUTO_CASCADE                                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                              ; IGNORE_CASCADE                                                                                                  ;
; WIDTH_BYTEENA                      ; 1                                                                ; Untyped                                                                                                         ;
; OPERATION_MODE                     ; DUAL_PORT                                                        ; Untyped                                                                                                         ;
; WIDTH_A                            ; 16                                                               ; Untyped                                                                                                         ;
; WIDTHAD_A                          ; 4                                                                ; Untyped                                                                                                         ;
; NUMWORDS_A                         ; 16                                                               ; Untyped                                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                     ; Untyped                                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                                                             ; Untyped                                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                                                             ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                                                             ; Untyped                                                                                                         ;
; INDATA_ACLR_A                      ; NONE                                                             ; Untyped                                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                                                             ; Untyped                                                                                                         ;
; WIDTH_B                            ; 16                                                               ; Untyped                                                                                                         ;
; WIDTHAD_B                          ; 4                                                                ; Untyped                                                                                                         ;
; NUMWORDS_B                         ; 16                                                               ; Untyped                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1                                                           ; Untyped                                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                           ; Untyped                                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                                                           ; Untyped                                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK0                                                           ; Untyped                                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                     ; Untyped                                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1                                                           ; Untyped                                                                                                         ;
; INDATA_ACLR_B                      ; NONE                                                             ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                                                             ; Untyped                                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                                                             ; Untyped                                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                                                             ; Untyped                                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                                                             ; Untyped                                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                                                             ; Untyped                                                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                                                                ; Untyped                                                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                                                                ; Untyped                                                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                                                             ; Untyped                                                                                                         ;
; BYTE_SIZE                          ; 8                                                                ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                         ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                             ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                             ; Untyped                                                                                                         ;
; INIT_FILE                          ; db/test1_quartus.ram0_SimpleDualPortRAM_generic_59c55fe8.hdl.mif ; Untyped                                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                           ; Untyped                                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                                                                ; Untyped                                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                           ; Untyped                                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                           ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                           ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                           ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                  ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                  ; Untyped                                                                                                         ;
; ENABLE_ECC                         ; FALSE                                                            ; Untyped                                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                            ; Untyped                                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                                                                ; Untyped                                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone III                                                      ; Untyped                                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_kvn1                                                  ; Untyped                                                                                                         ;
+------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line_block:u_delayLine3|SimpleDualPortRAM_generic:u_simpleDualPortRam|altsyncram:ram_rtl_0 ;
+------------------------------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                                            ; Type                                                                                                          ;
+------------------------------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                ; Untyped                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                                                               ; AUTO_CARRY                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                              ; IGNORE_CARRY                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                                                               ; AUTO_CASCADE                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                              ; IGNORE_CASCADE                                                                                                ;
; WIDTH_BYTEENA                      ; 1                                                                ; Untyped                                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT                                                        ; Untyped                                                                                                       ;
; WIDTH_A                            ; 16                                                               ; Untyped                                                                                                       ;
; WIDTHAD_A                          ; 4                                                                ; Untyped                                                                                                       ;
; NUMWORDS_A                         ; 16                                                               ; Untyped                                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                     ; Untyped                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                                                             ; Untyped                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                                                             ; Untyped                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                                                             ; Untyped                                                                                                       ;
; INDATA_ACLR_A                      ; NONE                                                             ; Untyped                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                                                             ; Untyped                                                                                                       ;
; WIDTH_B                            ; 16                                                               ; Untyped                                                                                                       ;
; WIDTHAD_B                          ; 4                                                                ; Untyped                                                                                                       ;
; NUMWORDS_B                         ; 16                                                               ; Untyped                                                                                                       ;
; INDATA_REG_B                       ; CLOCK1                                                           ; Untyped                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                           ; Untyped                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1                                                           ; Untyped                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0                                                           ; Untyped                                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                     ; Untyped                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1                                                           ; Untyped                                                                                                       ;
; INDATA_ACLR_B                      ; NONE                                                             ; Untyped                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                                                             ; Untyped                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                                                             ; Untyped                                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                                                             ; Untyped                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                                                             ; Untyped                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                                                             ; Untyped                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                                                                ; Untyped                                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                                                                ; Untyped                                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                                                             ; Untyped                                                                                                       ;
; BYTE_SIZE                          ; 8                                                                ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                         ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                             ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                             ; Untyped                                                                                                       ;
; INIT_FILE                          ; db/test1_quartus.ram0_SimpleDualPortRAM_generic_59c55fe8.hdl.mif ; Untyped                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                           ; Untyped                                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                                                                ; Untyped                                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                           ; Untyped                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                           ; Untyped                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                           ; Untyped                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                           ; Untyped                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                  ; Untyped                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                  ; Untyped                                                                                                       ;
; ENABLE_ECC                         ; FALSE                                                            ; Untyped                                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                            ; Untyped                                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                                                                ; Untyped                                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone III                                                      ; Untyped                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_kvn1                                                  ; Untyped                                                                                                       ;
+------------------------------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line:u_delayLine1|SimpleDualPortRAM_generic:u_simpleDualPortRam_generic|altsyncram:ram_rtl_0 ;
+------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                                            ; Type                                                                                                            ;
+------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                ; Untyped                                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                                                               ; AUTO_CARRY                                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                              ; IGNORE_CARRY                                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                                                               ; AUTO_CASCADE                                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                              ; IGNORE_CASCADE                                                                                                  ;
; WIDTH_BYTEENA                      ; 1                                                                ; Untyped                                                                                                         ;
; OPERATION_MODE                     ; DUAL_PORT                                                        ; Untyped                                                                                                         ;
; WIDTH_A                            ; 16                                                               ; Untyped                                                                                                         ;
; WIDTHAD_A                          ; 4                                                                ; Untyped                                                                                                         ;
; NUMWORDS_A                         ; 16                                                               ; Untyped                                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                     ; Untyped                                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                                                             ; Untyped                                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                                                             ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                                                             ; Untyped                                                                                                         ;
; INDATA_ACLR_A                      ; NONE                                                             ; Untyped                                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                                                             ; Untyped                                                                                                         ;
; WIDTH_B                            ; 16                                                               ; Untyped                                                                                                         ;
; WIDTHAD_B                          ; 4                                                                ; Untyped                                                                                                         ;
; NUMWORDS_B                         ; 16                                                               ; Untyped                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1                                                           ; Untyped                                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                           ; Untyped                                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                                                           ; Untyped                                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK0                                                           ; Untyped                                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                     ; Untyped                                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1                                                           ; Untyped                                                                                                         ;
; INDATA_ACLR_B                      ; NONE                                                             ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                                                             ; Untyped                                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                                                             ; Untyped                                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                                                             ; Untyped                                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                                                             ; Untyped                                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                                                             ; Untyped                                                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                                                                ; Untyped                                                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                                                                ; Untyped                                                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                                                             ; Untyped                                                                                                         ;
; BYTE_SIZE                          ; 8                                                                ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                         ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                             ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                             ; Untyped                                                                                                         ;
; INIT_FILE                          ; db/test1_quartus.ram0_SimpleDualPortRAM_generic_59c55fe8.hdl.mif ; Untyped                                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                           ; Untyped                                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                                                                ; Untyped                                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                           ; Untyped                                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                           ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                           ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                           ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                  ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                  ; Untyped                                                                                                         ;
; ENABLE_ECC                         ; FALSE                                                            ; Untyped                                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                            ; Untyped                                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                                                                ; Untyped                                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone III                                                      ; Untyped                                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_kvn1                                                  ; Untyped                                                                                                         ;
+------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line_block:u_delayLine4|SimpleDualPortRAM_generic:u_simpleDualPortRam|altsyncram:ram_rtl_0 ;
+------------------------------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                                            ; Type                                                                                                          ;
+------------------------------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                ; Untyped                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                                                               ; AUTO_CARRY                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                              ; IGNORE_CARRY                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                                                               ; AUTO_CASCADE                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                              ; IGNORE_CASCADE                                                                                                ;
; WIDTH_BYTEENA                      ; 1                                                                ; Untyped                                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT                                                        ; Untyped                                                                                                       ;
; WIDTH_A                            ; 16                                                               ; Untyped                                                                                                       ;
; WIDTHAD_A                          ; 4                                                                ; Untyped                                                                                                       ;
; NUMWORDS_A                         ; 16                                                               ; Untyped                                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                     ; Untyped                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                                                             ; Untyped                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                                                             ; Untyped                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                                                             ; Untyped                                                                                                       ;
; INDATA_ACLR_A                      ; NONE                                                             ; Untyped                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                                                             ; Untyped                                                                                                       ;
; WIDTH_B                            ; 16                                                               ; Untyped                                                                                                       ;
; WIDTHAD_B                          ; 4                                                                ; Untyped                                                                                                       ;
; NUMWORDS_B                         ; 16                                                               ; Untyped                                                                                                       ;
; INDATA_REG_B                       ; CLOCK1                                                           ; Untyped                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                           ; Untyped                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1                                                           ; Untyped                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0                                                           ; Untyped                                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                     ; Untyped                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1                                                           ; Untyped                                                                                                       ;
; INDATA_ACLR_B                      ; NONE                                                             ; Untyped                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                                                             ; Untyped                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                                                             ; Untyped                                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                                                             ; Untyped                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                                                             ; Untyped                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                                                             ; Untyped                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                                                                ; Untyped                                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                                                                ; Untyped                                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                                                             ; Untyped                                                                                                       ;
; BYTE_SIZE                          ; 8                                                                ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                         ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                             ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                             ; Untyped                                                                                                       ;
; INIT_FILE                          ; db/test1_quartus.ram0_SimpleDualPortRAM_generic_59c55fe8.hdl.mif ; Untyped                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                           ; Untyped                                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                                                                ; Untyped                                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                           ; Untyped                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                           ; Untyped                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                           ; Untyped                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                           ; Untyped                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                  ; Untyped                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                  ; Untyped                                                                                                       ;
; ENABLE_ECC                         ; FALSE                                                            ; Untyped                                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                            ; Untyped                                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                                                                ; Untyped                                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone III                                                      ; Untyped                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_kvn1                                                  ; Untyped                                                                                                       ;
+------------------------------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line:u_delayLine0|SimpleDualPortRAM_generic:u_simpleDualPortRam_generic|altsyncram:ram_rtl_0 ;
+------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                                            ; Type                                                                                                            ;
+------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                ; Untyped                                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                                                               ; AUTO_CARRY                                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                              ; IGNORE_CARRY                                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                                                               ; AUTO_CASCADE                                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                              ; IGNORE_CASCADE                                                                                                  ;
; WIDTH_BYTEENA                      ; 1                                                                ; Untyped                                                                                                         ;
; OPERATION_MODE                     ; DUAL_PORT                                                        ; Untyped                                                                                                         ;
; WIDTH_A                            ; 16                                                               ; Untyped                                                                                                         ;
; WIDTHAD_A                          ; 4                                                                ; Untyped                                                                                                         ;
; NUMWORDS_A                         ; 16                                                               ; Untyped                                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                     ; Untyped                                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                                                             ; Untyped                                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                                                             ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                                                             ; Untyped                                                                                                         ;
; INDATA_ACLR_A                      ; NONE                                                             ; Untyped                                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                                                             ; Untyped                                                                                                         ;
; WIDTH_B                            ; 16                                                               ; Untyped                                                                                                         ;
; WIDTHAD_B                          ; 4                                                                ; Untyped                                                                                                         ;
; NUMWORDS_B                         ; 16                                                               ; Untyped                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1                                                           ; Untyped                                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                           ; Untyped                                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                                                           ; Untyped                                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK0                                                           ; Untyped                                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                     ; Untyped                                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1                                                           ; Untyped                                                                                                         ;
; INDATA_ACLR_B                      ; NONE                                                             ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                                                             ; Untyped                                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                                                             ; Untyped                                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                                                             ; Untyped                                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                                                             ; Untyped                                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                                                             ; Untyped                                                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                                                                ; Untyped                                                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                                                                ; Untyped                                                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                                                             ; Untyped                                                                                                         ;
; BYTE_SIZE                          ; 8                                                                ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                         ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                             ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                             ; Untyped                                                                                                         ;
; INIT_FILE                          ; db/test1_quartus.ram0_SimpleDualPortRAM_generic_59c55fe8.hdl.mif ; Untyped                                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                           ; Untyped                                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                                                                ; Untyped                                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                           ; Untyped                                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                           ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                           ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                           ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                  ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                  ; Untyped                                                                                                         ;
; ENABLE_ECC                         ; FALSE                                                            ; Untyped                                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                            ; Untyped                                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                                                                ; Untyped                                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone III                                                      ; Untyped                                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_kvn1                                                  ; Untyped                                                                                                         ;
+------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line_block:u_delayLine5|SimpleDualPortRAM_generic:u_simpleDualPortRam|altsyncram:ram_rtl_0 ;
+------------------------------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                                            ; Type                                                                                                          ;
+------------------------------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                ; Untyped                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                                                               ; AUTO_CARRY                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                              ; IGNORE_CARRY                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                                                               ; AUTO_CASCADE                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                              ; IGNORE_CASCADE                                                                                                ;
; WIDTH_BYTEENA                      ; 1                                                                ; Untyped                                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT                                                        ; Untyped                                                                                                       ;
; WIDTH_A                            ; 16                                                               ; Untyped                                                                                                       ;
; WIDTHAD_A                          ; 4                                                                ; Untyped                                                                                                       ;
; NUMWORDS_A                         ; 16                                                               ; Untyped                                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                     ; Untyped                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                                                             ; Untyped                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                                                             ; Untyped                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                                                             ; Untyped                                                                                                       ;
; INDATA_ACLR_A                      ; NONE                                                             ; Untyped                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                                                             ; Untyped                                                                                                       ;
; WIDTH_B                            ; 16                                                               ; Untyped                                                                                                       ;
; WIDTHAD_B                          ; 4                                                                ; Untyped                                                                                                       ;
; NUMWORDS_B                         ; 16                                                               ; Untyped                                                                                                       ;
; INDATA_REG_B                       ; CLOCK1                                                           ; Untyped                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                           ; Untyped                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1                                                           ; Untyped                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0                                                           ; Untyped                                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                     ; Untyped                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1                                                           ; Untyped                                                                                                       ;
; INDATA_ACLR_B                      ; NONE                                                             ; Untyped                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                                                             ; Untyped                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                                                             ; Untyped                                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                                                             ; Untyped                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                                                             ; Untyped                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                                                             ; Untyped                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                                                                ; Untyped                                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                                                                ; Untyped                                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                                                             ; Untyped                                                                                                       ;
; BYTE_SIZE                          ; 8                                                                ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                         ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                             ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                             ; Untyped                                                                                                       ;
; INIT_FILE                          ; db/test1_quartus.ram0_SimpleDualPortRAM_generic_59c55fe8.hdl.mif ; Untyped                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                           ; Untyped                                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                                                                ; Untyped                                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                           ; Untyped                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                           ; Untyped                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                           ; Untyped                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                           ; Untyped                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                  ; Untyped                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                  ; Untyped                                                                                                       ;
; ENABLE_ECC                         ; FALSE                                                            ; Untyped                                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                            ; Untyped                                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                                                                ; Untyped                                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone III                                                      ; Untyped                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_kvn1                                                  ; Untyped                                                                                                       ;
+------------------------------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: myCNT09:inst5|SinglePortRAM_generic:u_RAM|altsyncram:ram_rtl_0    ;
+------------------------------------+--------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                        ; Type           ;
+------------------------------------+--------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                            ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                           ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                          ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                           ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                          ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                            ; Untyped        ;
; OPERATION_MODE                     ; ROM                                                          ; Untyped        ;
; WIDTH_A                            ; 16                                                           ; Untyped        ;
; WIDTHAD_A                          ; 8                                                            ; Untyped        ;
; NUMWORDS_A                         ; 256                                                          ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                 ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                         ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                         ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                         ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                         ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                         ; Untyped        ;
; WIDTH_B                            ; 1                                                            ; Untyped        ;
; WIDTHAD_B                          ; 1                                                            ; Untyped        ;
; NUMWORDS_B                         ; 1                                                            ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                       ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                       ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                       ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                       ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                 ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                       ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                         ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                         ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                         ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                         ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                         ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                         ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                            ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                            ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                         ; Untyped        ;
; BYTE_SIZE                          ; 8                                                            ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                    ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                         ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                         ; Untyped        ;
; INIT_FILE                          ; db/test1_quartus.ram0_SinglePortRAM_generic_626cacbf.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                       ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                            ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                       ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                       ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                       ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                       ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                              ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                              ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                        ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                        ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                            ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone III                                                  ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_1491                                              ; Untyped        ;
+------------------------------------+--------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line_block:u_delayLine5|altshift_taps:dataOut_1_rtl_0 ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                           ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                        ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                        ;
; TAP_DISTANCE   ; 3              ; Untyped                                                                                                                                        ;
; WIDTH          ; 16             ; Untyped                                                                                                                                        ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                        ;
; CBXI_PARAMETER ; shift_taps_35m ; Untyped                                                                                                                                        ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap2|altshift_taps:fTap_din1_reg1_rtl_0 ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                           ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                        ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                        ;
; TAP_DISTANCE   ; 3              ; Untyped                                                                                                                                        ;
; WIDTH          ; 115            ; Untyped                                                                                                                                        ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                        ;
; CBXI_PARAMETER ; shift_taps_j6m ; Untyped                                                                                                                                        ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap2|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+-----------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                          ;
+------------------------------------------------+-------------+-----------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                                ;
; LPM_WIDTHA                                     ; 17          ; Untyped                                                                                       ;
; LPM_WIDTHB                                     ; 16          ; Untyped                                                                                       ;
; LPM_WIDTHP                                     ; 33          ; Untyped                                                                                       ;
; LPM_WIDTHR                                     ; 33          ; Untyped                                                                                       ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                       ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                                                                       ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                                                                       ;
; LATENCY                                        ; 0           ; Untyped                                                                                       ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                       ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                       ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                       ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                       ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                       ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                       ;
; CBXI_PARAMETER                                 ; mult_s4t    ; Untyped                                                                                       ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                       ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                       ;
+------------------------------------------------+-------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap1|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+-----------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                          ;
+------------------------------------------------+-------------+-----------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                                ;
; LPM_WIDTHA                                     ; 17          ; Untyped                                                                                       ;
; LPM_WIDTHB                                     ; 13          ; Untyped                                                                                       ;
; LPM_WIDTHP                                     ; 30          ; Untyped                                                                                       ;
; LPM_WIDTHR                                     ; 30          ; Untyped                                                                                       ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                       ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                                                                       ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                                                                       ;
; LATENCY                                        ; 0           ; Untyped                                                                                       ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                       ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                       ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                       ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                       ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                       ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                       ;
; CBXI_PARAMETER                                 ; mult_m4t    ; Untyped                                                                                       ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                       ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                       ;
+------------------------------------------------+-------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap0|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+-----------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                          ;
+------------------------------------------------+-------------+-----------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                                ;
; LPM_WIDTHA                                     ; 17          ; Untyped                                                                                       ;
; LPM_WIDTHB                                     ; 10          ; Untyped                                                                                       ;
; LPM_WIDTHP                                     ; 27          ; Untyped                                                                                       ;
; LPM_WIDTHR                                     ; 27          ; Untyped                                                                                       ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                       ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                                                                       ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                                                                       ;
; LATENCY                                        ; 0           ; Untyped                                                                                       ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                       ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                       ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                       ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                       ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                       ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                       ;
; CBXI_PARAMETER                                 ; mult_p4t    ; Untyped                                                                                       ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                       ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                       ;
+------------------------------------------------+-------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                   ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                  ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 7                                                                                                                                                                      ;
; Entity Instance                           ; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line:u_delayLine2|SimpleDualPortRAM_generic:u_simpleDualPortRam_generic|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                              ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                           ;
;     -- WIDTH_B                            ; 16                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                               ;
; Entity Instance                           ; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line_block:u_delayLine3|SimpleDualPortRAM_generic:u_simpleDualPortRam|altsyncram:ram_rtl_0   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                              ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                           ;
;     -- WIDTH_B                            ; 16                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                               ;
; Entity Instance                           ; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line:u_delayLine1|SimpleDualPortRAM_generic:u_simpleDualPortRam_generic|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                              ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                           ;
;     -- WIDTH_B                            ; 16                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                               ;
; Entity Instance                           ; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line_block:u_delayLine4|SimpleDualPortRAM_generic:u_simpleDualPortRam|altsyncram:ram_rtl_0   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                              ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                           ;
;     -- WIDTH_B                            ; 16                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                               ;
; Entity Instance                           ; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line:u_delayLine0|SimpleDualPortRAM_generic:u_simpleDualPortRam_generic|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                              ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                           ;
;     -- WIDTH_B                            ; 16                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                               ;
; Entity Instance                           ; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line_block:u_delayLine5|SimpleDualPortRAM_generic:u_simpleDualPortRam|altsyncram:ram_rtl_0   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                              ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                           ;
;     -- WIDTH_B                            ; 16                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                               ;
; Entity Instance                           ; myCNT09:inst5|SinglePortRAM_generic:u_RAM|altsyncram:ram_rtl_0                                                                                                         ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                              ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                                                                          ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                           ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                               ;
; Entity Instance            ; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line_block:u_delayLine5|altshift_taps:dataOut_1_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                               ;
;     -- TAP_DISTANCE        ; 3                                                                                                                               ;
;     -- WIDTH               ; 16                                                                                                                              ;
; Entity Instance            ; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap2|altshift_taps:fTap_din1_reg1_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                               ;
;     -- TAP_DISTANCE        ; 3                                                                                                                               ;
;     -- WIDTH               ; 115                                                                                                                             ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                      ;
+---------------------------------------+-------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                       ;
+---------------------------------------+-------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 3                                                                                                           ;
; Entity Instance                       ; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap2|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 17                                                                                                          ;
;     -- LPM_WIDTHB                     ; 16                                                                                                          ;
;     -- LPM_WIDTHP                     ; 33                                                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                          ;
; Entity Instance                       ; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap1|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 17                                                                                                          ;
;     -- LPM_WIDTHB                     ; 13                                                                                                          ;
;     -- LPM_WIDTHP                     ; 30                                                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                          ;
; Entity Instance                       ; myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap0|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 17                                                                                                          ;
;     -- LPM_WIDTHB                     ; 10                                                                                                          ;
;     -- LPM_WIDTHP                     ; 27                                                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                          ;
+---------------------------------------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap0" ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                       ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------+
; sumIn ; Input ; Info     ; Stuck at GND                                                                                  ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line_block:u_delayLine5" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                    ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------+
; delayLineEnd ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.        ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FirRdyLogic:u_firRdyLogic" ;
+-------------+-------+----------+------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                      ;
+-------------+-------+----------+------------------------------------------------------------------------------+
; coeff       ; Input ; Info     ; Stuck at GND                                                                 ;
; haltProcess ; Input ; Info     ; Stuck at GND                                                                 ;
+-------------+-------+----------+------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "myCNT09:inst5|SinglePortRAM_generic:u_RAM" ;
+------+-------+----------+---------------------------------------------+
; Port ; Type  ; Severity ; Details                                     ;
+------+-------+----------+---------------------------------------------+
; din  ; Input ; Info     ; Stuck at GND                                ;
; we   ; Input ; Info     ; Stuck at GND                                ;
+------+-------+----------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 17                  ; 17               ; 8192         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:02     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                    ;
+----------+---------------+-----------+----------------+-------------------+-----------------------------+---------+
; Name     ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection           ; Details ;
+----------+---------------+-----------+----------------+-------------------+-----------------------------+---------+
; CLOCK_50 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CLOCK_50                    ; N/A     ;
; OUT[0]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; myCNT09:inst5|FIR_OUT[0]~15 ; N/A     ;
; OUT[0]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; myCNT09:inst5|FIR_OUT[0]~15 ; N/A     ;
; OUT[0]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; myCNT09:inst5|FIR_OUT[0]~15 ; N/A     ;
; OUT[10]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; myCNT09:inst5|FIR_OUT[10]~5 ; N/A     ;
; OUT[10]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; myCNT09:inst5|FIR_OUT[10]~5 ; N/A     ;
; OUT[10]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; myCNT09:inst5|FIR_OUT[10]~5 ; N/A     ;
; OUT[11]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; myCNT09:inst5|FIR_OUT[11]~4 ; N/A     ;
; OUT[11]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; myCNT09:inst5|FIR_OUT[11]~4 ; N/A     ;
; OUT[11]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; myCNT09:inst5|FIR_OUT[11]~4 ; N/A     ;
; OUT[12]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; myCNT09:inst5|FIR_OUT[12]~3 ; N/A     ;
; OUT[12]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; myCNT09:inst5|FIR_OUT[12]~3 ; N/A     ;
; OUT[12]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; myCNT09:inst5|FIR_OUT[12]~3 ; N/A     ;
; OUT[13]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; myCNT09:inst5|FIR_OUT[13]~2 ; N/A     ;
; OUT[13]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; myCNT09:inst5|FIR_OUT[13]~2 ; N/A     ;
; OUT[13]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; myCNT09:inst5|FIR_OUT[13]~2 ; N/A     ;
; OUT[14]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; myCNT09:inst5|FIR_OUT[14]~1 ; N/A     ;
; OUT[14]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; myCNT09:inst5|FIR_OUT[14]~1 ; N/A     ;
; OUT[14]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; myCNT09:inst5|FIR_OUT[14]~1 ; N/A     ;
; OUT[15]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; myCNT09:inst5|FIR_OUT[15]~0 ; N/A     ;
; OUT[15]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; myCNT09:inst5|FIR_OUT[15]~0 ; N/A     ;
; OUT[15]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; myCNT09:inst5|FIR_OUT[15]~0 ; N/A     ;
; OUT[1]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; myCNT09:inst5|FIR_OUT[1]~14 ; N/A     ;
; OUT[1]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; myCNT09:inst5|FIR_OUT[1]~14 ; N/A     ;
; OUT[1]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; myCNT09:inst5|FIR_OUT[1]~14 ; N/A     ;
; OUT[2]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; myCNT09:inst5|FIR_OUT[2]~13 ; N/A     ;
; OUT[2]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; myCNT09:inst5|FIR_OUT[2]~13 ; N/A     ;
; OUT[2]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; myCNT09:inst5|FIR_OUT[2]~13 ; N/A     ;
; OUT[3]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; myCNT09:inst5|FIR_OUT[3]~12 ; N/A     ;
; OUT[3]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; myCNT09:inst5|FIR_OUT[3]~12 ; N/A     ;
; OUT[3]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; myCNT09:inst5|FIR_OUT[3]~12 ; N/A     ;
; OUT[4]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; myCNT09:inst5|FIR_OUT[4]~11 ; N/A     ;
; OUT[4]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; myCNT09:inst5|FIR_OUT[4]~11 ; N/A     ;
; OUT[4]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; myCNT09:inst5|FIR_OUT[4]~11 ; N/A     ;
; OUT[5]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; myCNT09:inst5|FIR_OUT[5]~10 ; N/A     ;
; OUT[5]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; myCNT09:inst5|FIR_OUT[5]~10 ; N/A     ;
; OUT[5]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; myCNT09:inst5|FIR_OUT[5]~10 ; N/A     ;
; OUT[6]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; myCNT09:inst5|FIR_OUT[6]~9  ; N/A     ;
; OUT[6]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; myCNT09:inst5|FIR_OUT[6]~9  ; N/A     ;
; OUT[6]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; myCNT09:inst5|FIR_OUT[6]~9  ; N/A     ;
; OUT[7]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; myCNT09:inst5|FIR_OUT[7]~8  ; N/A     ;
; OUT[7]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; myCNT09:inst5|FIR_OUT[7]~8  ; N/A     ;
; OUT[7]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; myCNT09:inst5|FIR_OUT[7]~8  ; N/A     ;
; OUT[8]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; myCNT09:inst5|FIR_OUT[8]~7  ; N/A     ;
; OUT[8]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; myCNT09:inst5|FIR_OUT[8]~7  ; N/A     ;
; OUT[8]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; myCNT09:inst5|FIR_OUT[8]~7  ; N/A     ;
; OUT[9]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; myCNT09:inst5|FIR_OUT[9]~6  ; N/A     ;
; OUT[9]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; myCNT09:inst5|FIR_OUT[9]~6  ; N/A     ;
; OUT[9]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; myCNT09:inst5|FIR_OUT[9]~6  ; N/A     ;
; OV       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; myCNT09:inst5|FOUTDLY_out1  ; N/A     ;
; OV       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; myCNT09:inst5|FOUTDLY_out1  ; N/A     ;
; OV       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; myCNT09:inst5|FOUTDLY_out1  ; N/A     ;
+----------+---------------+-----------+----------------+-------------------+-----------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Wed Oct 04 18:28:45 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off test1_quartus -c test1_quartus
Info (11104): Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file /desktop/now_folder/hdl_test/hdl_prj/hdlsrc/test1/simpledualportram_generic.v
    Info (12023): Found entity 1: SimpleDualPortRAM_generic
Info (12021): Found 1 design units, including 1 entities, in source file /desktop/now_folder/hdl_test/hdl_prj/hdlsrc/test1/firrdylogic.v
    Info (12023): Found entity 1: FirRdyLogic
Info (12021): Found 1 design units, including 1 entities, in source file /desktop/now_folder/hdl_test/hdl_prj/hdlsrc/test1/filtertapsystolicpreadd.v
    Info (12023): Found entity 1: FilterTapSystolicPreAdd
Info (12021): Found 1 design units, including 1 entities, in source file /desktop/now_folder/hdl_test/hdl_prj/hdlsrc/test1/discrete_fir_filter.v
    Info (12023): Found entity 1: Discrete_FIR_Filter
Info (12021): Found 1 design units, including 1 entities, in source file /desktop/now_folder/hdl_test/hdl_prj/hdlsrc/test1/addressable_delay_line_block.v
    Info (12023): Found entity 1: Addressable_Delay_Line_block
Info (12021): Found 1 design units, including 1 entities, in source file /desktop/now_folder/hdl_test/hdl_prj/hdlsrc/test1/addressable_delay_line.v
    Info (12023): Found entity 1: Addressable_Delay_Line
Info (12021): Found 1 design units, including 1 entities, in source file /desktop/now_folder/hdl_test/hdl_prj/hdlsrc/test1/singleportram_generic.v
    Info (12023): Found entity 1: SinglePortRAM_generic
Info (12021): Found 1 design units, including 1 entities, in source file /desktop/now_folder/hdl_test/hdl_prj/hdlsrc/test1/mycnt09.v
    Info (12023): Found entity 1: myCNT09
Info (12021): Found 1 design units, including 1 entities, in source file /desktop/now_folder/hdl_test/hdl_prj/hdlsrc/test1/test1.v
    Info (12023): Found entity 1: test1
Info (12021): Found 1 design units, including 1 entities, in source file test1_quartus.bdf
    Info (12023): Found entity 1: test1_quartus
Info (12021): Found 1 design units, including 1 entities, in source file swich1.v
    Info (12023): Found entity 1: swich1
Info (12127): Elaborating entity "test1_quartus" for the top level hierarchy
Info (12128): Elaborating entity "myCNT09" for hierarchy "myCNT09:inst5"
Info (12128): Elaborating entity "SinglePortRAM_generic" for hierarchy "myCNT09:inst5|SinglePortRAM_generic:u_RAM"
Info (12128): Elaborating entity "Discrete_FIR_Filter" for hierarchy "myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter"
Warning (10858): Verilog HDL warning at Discrete_FIR_Filter.v(62): object syncResetRst used but never assigned
Warning (10030): Net "syncResetRst" at Discrete_FIR_Filter.v(62) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "FirRdyLogic" for hierarchy "myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FirRdyLogic:u_firRdyLogic"
Warning (10036): Verilog HDL or VHDL warning at FirRdyLogic.v(63): object "coeffS" assigned a value but never read
Info (12128): Elaborating entity "Addressable_Delay_Line" for hierarchy "myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line:u_delayLine0"
Info (12128): Elaborating entity "SimpleDualPortRAM_generic" for hierarchy "myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line:u_delayLine0|SimpleDualPortRAM_generic:u_simpleDualPortRam_generic"
Info (12128): Elaborating entity "Addressable_Delay_Line_block" for hierarchy "myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line_block:u_delayLine3"
Warning (10240): Verilog HDL Always Construct warning at Addressable_Delay_Line_block.v(112): inferring latch(es) for variable "dataOutReg_t_1", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "FilterTapSystolicPreAdd" for hierarchy "myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3024.tdf
    Info (12023): Found entity 1: altsyncram_3024
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_mrc.tdf
    Info (12023): Found entity 1: mux_mrc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_4uf.tdf
    Info (12023): Found entity 1: decode_4uf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_afi.tdf
    Info (12023): Found entity 1: cntr_afi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ifc.tdf
    Info (12023): Found entity 1: cmpr_ifc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_f8j.tdf
    Info (12023): Found entity 1: cntr_f8j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_9fi.tdf
    Info (12023): Found entity 1: cntr_9fi
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_p1j.tdf
    Info (12023): Found entity 1: cntr_p1j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_efc.tdf
    Info (12023): Found entity 1: cmpr_efc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (19000): Inferred 9 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line:u_delayLine2|SimpleDualPortRAM_generic:u_simpleDualPortRam_generic|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/test1_quartus.ram0_SimpleDualPortRAM_generic_59c55fe8.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line_block:u_delayLine3|SimpleDualPortRAM_generic:u_simpleDualPortRam|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/test1_quartus.ram0_SimpleDualPortRAM_generic_59c55fe8.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line:u_delayLine1|SimpleDualPortRAM_generic:u_simpleDualPortRam_generic|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/test1_quartus.ram0_SimpleDualPortRAM_generic_59c55fe8.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line_block:u_delayLine4|SimpleDualPortRAM_generic:u_simpleDualPortRam|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/test1_quartus.ram0_SimpleDualPortRAM_generic_59c55fe8.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line:u_delayLine0|SimpleDualPortRAM_generic:u_simpleDualPortRam_generic|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/test1_quartus.ram0_SimpleDualPortRAM_generic_59c55fe8.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line_block:u_delayLine5|SimpleDualPortRAM_generic:u_simpleDualPortRam|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/test1_quartus.ram0_SimpleDualPortRAM_generic_59c55fe8.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "myCNT09:inst5|SinglePortRAM_generic:u_RAM|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/test1_quartus.ram0_SinglePortRAM_generic_626cacbf.hdl.mif
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line_block:u_delayLine5|dataOut_1_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 16
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap2|fTap_din1_reg1_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 115
Info (278001): Inferred 3 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap2|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap1|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap0|Mult0"
Info (12130): Elaborated megafunction instantiation "myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line:u_delayLine2|SimpleDualPortRAM_generic:u_simpleDualPortRam_generic|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line:u_delayLine2|SimpleDualPortRAM_generic:u_simpleDualPortRam_generic|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/test1_quartus.ram0_SimpleDualPortRAM_generic_59c55fe8.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kvn1.tdf
    Info (12023): Found entity 1: altsyncram_kvn1
Info (12130): Elaborated megafunction instantiation "myCNT09:inst5|SinglePortRAM_generic:u_RAM|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "myCNT09:inst5|SinglePortRAM_generic:u_RAM|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/test1_quartus.ram0_SinglePortRAM_generic_626cacbf.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1491.tdf
    Info (12023): Found entity 1: altsyncram_1491
Info (12130): Elaborated megafunction instantiation "myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line_block:u_delayLine5|altshift_taps:dataOut_1_rtl_0"
Info (12133): Instantiated megafunction "myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Addressable_Delay_Line_block:u_delayLine5|altshift_taps:dataOut_1_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "3"
    Info (12134): Parameter "WIDTH" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_35m.tdf
    Info (12023): Found entity 1: shift_taps_35m
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qj31.tdf
    Info (12023): Found entity 1: altsyncram_qj31
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_p2e.tdf
    Info (12023): Found entity 1: add_sub_p2e
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_tnf.tdf
    Info (12023): Found entity 1: cntr_tnf
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ffc.tdf
    Info (12023): Found entity 1: cmpr_ffc
Info (12130): Elaborated megafunction instantiation "myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap2|altshift_taps:fTap_din1_reg1_rtl_0"
Info (12133): Instantiated megafunction "myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap2|altshift_taps:fTap_din1_reg1_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "3"
    Info (12134): Parameter "WIDTH" = "115"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_j6m.tdf
    Info (12023): Found entity 1: shift_taps_j6m
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qm31.tdf
    Info (12023): Found entity 1: altsyncram_qm31
Info (12130): Elaborated megafunction instantiation "myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap2|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap2|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "33"
    Info (12134): Parameter "LPM_WIDTHR" = "33"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_s4t.tdf
    Info (12023): Found entity 1: mult_s4t
Info (12130): Elaborated megafunction instantiation "myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap1|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap1|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "13"
    Info (12134): Parameter "LPM_WIDTHP" = "30"
    Info (12134): Parameter "LPM_WIDTHR" = "30"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_m4t.tdf
    Info (12023): Found entity 1: mult_m4t
Info (12130): Elaborated megafunction instantiation "myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap0|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "myCNT09:inst5|Discrete_FIR_Filter:u_Discrete_FIR_Filter|FilterTapSystolicPreAdd:u_filterTap0|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "10"
    Info (12134): Parameter "LPM_WIDTHP" = "27"
    Info (12134): Parameter "LPM_WIDTHR" = "27"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_p4t.tdf
    Info (12023): Found entity 1: mult_p4t
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 52 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2089 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 18 output pins
    Info (21061): Implemented 1799 logic cells
    Info (21064): Implemented 261 RAM segments
    Info (21062): Implemented 6 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4757 megabytes
    Info: Processing ended: Wed Oct 04 18:28:52 2023
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:03


