#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Tue Nov 14 21:14:06 2023
# Process ID: 27392
# Current directory: C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23116 C:\Users\Young Jae\OneDrive - SNU\maskgenFPGA\dfx\ip\dma\vivado\dma\dma.xpr
# Log file: C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/vivado.log
# Journal file: C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma\vivado.jou
# Running On: sml, OS: Windows, CPU Frequency: 2208 MHz, CPU Physical cores: 6, Host memory: 16902 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.xpr}
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/apatb_ConvNormReluPoolWrapper_top_behav.wcfg'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/apatb_ConvNormReluPoolWrapper_top_behav1.wcfg'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Young Jae/OneDrive - SNU/maskgenfpga'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/Young Jae/OneDrive - SNU/maskgenfpga/dfx/ip/dma'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/ip'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:46 ; elapsed = 00:00:33 . Memory (MB): peak = 1500.242 ; gain = 94.844
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'initialization_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'initialization_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/bias_blk_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/mask_biases.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/scale_blk_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/mask_scales.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/weight_0_blk_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/mask_weights_layer0.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/weight_1_blk_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/mask_weights_layer1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/weight_2_blk_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/mask_weights_layer2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/convout_L3.hex'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/omap_b.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/convout_L2.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj initialization_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/axi_dma_rd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_dma_rd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/axi_dma_wr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_dma_wr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/bias_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/bnorm_quant_act.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bnorm_quant_act
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_dma_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_dma_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/conv_kern.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_kern
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/conv_kern_wrapper_mask.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_kern_wrapper_mask
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/dsp_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/dual_port_block_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_block_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/cnn_accel_h.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-311] analyzing module reduction_tree
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mac_kern.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_kern
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_gen_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask_gen_fsm
INFO: [VRFC 10-2458] undeclared symbol o_end_of_line, assumed default net type wire [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_gen_fsm.v:281]
INFO: [VRFC 10-2458] undeclared symbol o_layer_done, assumed default net type wire [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_gen_fsm.v:293]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_maker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask_maker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/out_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module out_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/reg_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_dma_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_dma_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/AESL_axi_master_memory_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_memory_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/AESL_axi_slave_axilite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_axilite
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_ConvNormReluPoolWrapper_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper_memory_bus_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_fifo
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_buffer
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_decoder
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_throttl
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_read
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_write
INFO: [VRFC 10-2458] undeclared symbol data_valid, assumed default net type wire [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper_memory_bus_m_axi.v:2236]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_accel_h.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/line_buffer_wrapper_l1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer_wrapper_l1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/line_buffer_wrapper_l2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer_wrapper_l2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.gen/sources_1/ip/l2_o_data_128x4096/sim/l2_o_data_128x4096.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l2_o_data_128x4096
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/initialization_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module initialization_tb
INFO: [VRFC 10-2458] undeclared symbol read_IFM_finished, assumed default net type wire [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/initialization_tb.v:90]
"xvhdl --incr --relax -prj initialization_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1529.230 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L fifo_generator_v13_2_6 -L axi_clock_converter_v2_1_24 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot initialization_tb_behav xil_defaultlib.initialization_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L fifo_generator_v13_2_6 -L axi_clock_converter_v2_1_24 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot initialization_tb_behav xil_defaultlib.initialization_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'start_outputting' is not connected on this instance [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/initialization_tb.v:123]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mask_gen_fsm
Compiling module xil_defaultlib.dsp_wrapper
Compiling module xil_defaultlib.reduction_tree
Compiling module xil_defaultlib.mac
Compiling module xil_defaultlib.mac_kern_default
Compiling module xil_defaultlib.bias_shifter(DATA_BITS=43)
Compiling module xil_defaultlib.act_shifter(DATA_BITS=27)
Compiling module xil_defaultlib.bnorm_quant_act
Compiling module xil_defaultlib.conv_kern
Compiling module xil_defaultlib.conv_kern_wrapper_mask_default
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.bias_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.scale_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.weight_0_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.weight_1_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.weight_2_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.ifm_data_128x32768
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.l1_o_data_128x4096
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.l2_o_data_128x4096
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.layer1_line_buffer_128x256
Compiling module xil_defaultlib.line_buffer_wrapper_l1
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.layer2_line_buffer_192x32
Compiling module xil_defaultlib.line_buffer_wrapper_l2
Compiling module xil_defaultlib.mask_maker_default
Compiling module xil_defaultlib.initialization_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot initialization_tb_behav
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:00:26 . Memory (MB): peak = 1537.172 ; gain = 7.941
INFO: [USF-XSim-69] 'elaborate' step finished in '27' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/apatb_ConvNormReluPoolWrapper_top_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/apatb_ConvNormReluPoolWrapper_top_behav1.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/apatb_ConvNormReluPoolWrapper_top_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/apatb_ConvNormReluPoolWrapper_top_behav1.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "initialization_tb_behav -key {Behavioral:sim_1:Functional:initialization_tb} -tclbatch {initialization_tb.tcl} -view {{C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/initialization_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/initialization_tb_behav.wcfg}
source initialization_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module initialization_tb.u_mask_maker.u_bias_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module initialization_tb.u_mask_maker.u_scale_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module initialization_tb.u_mask_maker.u_weight_0_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module initialization_tb.u_mask_maker.u_weight_1_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module initialization_tb.u_mask_maker.u_weight_2_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module initialization_tb.u_mask_maker.u_ifm_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module initialization_tb.u_mask_maker.u_l1_o_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module initialization_tb.u_mask_maker.u_l2_o_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module initialization_tb.u_mask_maker.u_line_buf_wrapper_l1.u_line_buf_l1.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module initialization_tb.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module initialization_tb.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_1.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module initialization_tb.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_2.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1573.656 ; gain = 36.484
INFO: [USF-XSim-96] XSim completed. Design snapshot 'initialization_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:27 ; elapsed = 00:00:46 . Memory (MB): peak = 1573.656 ; gain = 59.715
run 8 ms
run: Time (s): cpu = 00:00:34 ; elapsed = 00:01:03 . Memory (MB): peak = 1615.918 ; gain = 42.262
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 26348 KB (Peak: 26348 KB), Simulation CPU Usage: 61218 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'initialization_tb'
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/simulate.log"
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/simulate.log"
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'initialization_tb'
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/simulate.log"
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/simulate.log"
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'initialization_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'initialization_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/bias_blk_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/mask_biases.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/scale_blk_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/mask_scales.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/weight_0_blk_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/mask_weights_layer0.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/weight_1_blk_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/mask_weights_layer1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/weight_2_blk_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/mask_weights_layer2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/convout_L3.hex'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/omap_b.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/convout_L2.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj initialization_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/axi_dma_rd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_dma_rd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/axi_dma_wr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_dma_wr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/bias_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/bnorm_quant_act.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bnorm_quant_act
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_dma_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_dma_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/conv_kern.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_kern
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/conv_kern_wrapper_mask.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_kern_wrapper_mask
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/dsp_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/dual_port_block_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_block_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/cnn_accel_h.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-311] analyzing module reduction_tree
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mac_kern.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_kern
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_gen_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask_gen_fsm
INFO: [VRFC 10-2458] undeclared symbol o_end_of_line, assumed default net type wire [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_gen_fsm.v:281]
INFO: [VRFC 10-2458] undeclared symbol o_layer_done, assumed default net type wire [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_gen_fsm.v:293]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_maker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask_maker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/out_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module out_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/reg_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_dma_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_dma_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/AESL_axi_master_memory_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_memory_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/AESL_axi_slave_axilite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_axilite
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_ConvNormReluPoolWrapper_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper_memory_bus_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_fifo
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_buffer
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_decoder
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_throttl
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_read
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_write
INFO: [VRFC 10-2458] undeclared symbol data_valid, assumed default net type wire [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper_memory_bus_m_axi.v:2236]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_accel_h.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/line_buffer_wrapper_l1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer_wrapper_l1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/line_buffer_wrapper_l2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer_wrapper_l2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.gen/sources_1/ip/l2_o_data_128x4096/sim/l2_o_data_128x4096.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l2_o_data_128x4096
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/initialization_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module initialization_tb
INFO: [VRFC 10-2458] undeclared symbol read_IFM_finished, assumed default net type wire [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/initialization_tb.v:90]
"xvhdl --incr --relax -prj initialization_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1636.340 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1636.340 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'initialization_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L fifo_generator_v13_2_6 -L axi_clock_converter_v2_1_24 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot initialization_tb_behav xil_defaultlib.initialization_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L fifo_generator_v13_2_6 -L axi_clock_converter_v2_1_24 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot initialization_tb_behav xil_defaultlib.initialization_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'start_outputting' is not connected on this instance [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/initialization_tb.v:123]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mask_gen_fsm
Compiling module xil_defaultlib.dsp_wrapper
Compiling module xil_defaultlib.reduction_tree
Compiling module xil_defaultlib.mac
Compiling module xil_defaultlib.mac_kern_default
Compiling module xil_defaultlib.bias_shifter(DATA_BITS=43)
Compiling module xil_defaultlib.act_shifter(DATA_BITS=27)
Compiling module xil_defaultlib.bnorm_quant_act
Compiling module xil_defaultlib.conv_kern
Compiling module xil_defaultlib.conv_kern_wrapper_mask_default
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.bias_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.scale_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.weight_0_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.weight_1_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.weight_2_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.ifm_data_128x32768
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.l1_o_data_128x4096
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.l2_o_data_128x4096
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.layer1_line_buffer_128x256
Compiling module xil_defaultlib.line_buffer_wrapper_l1
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.layer2_line_buffer_192x32
Compiling module xil_defaultlib.line_buffer_wrapper_l2
Compiling module xil_defaultlib.mask_maker_default
Compiling module xil_defaultlib.initialization_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot initialization_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 1636.340 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1636.340 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module initialization_tb.u_mask_maker.u_bias_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module initialization_tb.u_mask_maker.u_scale_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module initialization_tb.u_mask_maker.u_weight_0_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module initialization_tb.u_mask_maker.u_weight_1_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module initialization_tb.u_mask_maker.u_weight_2_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module initialization_tb.u_mask_maker.u_ifm_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module initialization_tb.u_mask_maker.u_l1_o_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module initialization_tb.u_mask_maker.u_l2_o_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module initialization_tb.u_mask_maker.u_line_buf_wrapper_l1.u_line_buf_l1.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module initialization_tb.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module initialization_tb.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_1.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module initialization_tb.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_2.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:25 . Memory (MB): peak = 1636.340 ; gain = 0.000
run 8 ms
run: Time (s): cpu = 00:00:43 ; elapsed = 00:02:49 . Memory (MB): peak = 1695.664 ; gain = 59.324
save_wave_config {C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/initialization_tb_behav.wcfg}
close_sim
INFO: xsimkernel Simulation Memory Usage: 25140 KB (Peak: 25140 KB), Simulation CPU Usage: 168702 ms
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov 14 21:24:42 2023...
