<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml top_level.twx top_level.ncd -o top_level.twr top_level.pcf

</twCmdLine><twDesign>top_level.ncd</twDesign><twDesignPath>top_level.ncd</twDesignPath><twPCF>top_level.pcf</twPCF><twPcfPath>top_level.pcf</twPcfPath><twDevInfo arch="zynq" pkg="clg484"><twDevName>xc7z020</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.08 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_clk100 = PERIOD TIMEGRP &quot;clk100&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.000</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_clk100 = PERIOD TIMEGRP &quot;clk100&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINLOWPULSE" name="Tmmcmpw_CLKIN1_100_150" slack="6.000" period="10.000" constraintValue="5.000" deviceLimit="2.000" physResource="inst_vga_pll/mmcm_adv_inst/CLKIN1" logResource="inst_vga_pll/mmcm_adv_inst/CLKIN1" locationPin="MMCME2_ADV_X0Y0.CLKIN1" clockNet="inst_vga_pll/clkin1"/><twPinLimit anchorID="8" type="MINHIGHPULSE" name="Tmmcmpw_CLKIN1_100_150" slack="6.000" period="10.000" constraintValue="5.000" deviceLimit="2.000" physResource="inst_vga_pll/mmcm_adv_inst/CLKIN1" logResource="inst_vga_pll/mmcm_adv_inst/CLKIN1" locationPin="MMCME2_ADV_X0Y0.CLKIN1" clockNet="inst_vga_pll/clkin1"/><twPinLimit anchorID="9" type="MINPERIOD" name="Tmmcmper_CLKIN(Finmax)" slack="8.751" period="10.000" constraintValue="10.000" deviceLimit="1.249" freqLimit="800.641" physResource="inst_vga_pll/mmcm_adv_inst/CLKIN1" logResource="inst_vga_pll/mmcm_adv_inst/CLKIN1" locationPin="MMCME2_ADV_X0Y0.CLKIN1" clockNet="inst_vga_pll/clkin1"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_inst_vga_pll_clkout1 = PERIOD TIMEGRP &quot;inst_vga_pll_clkout1&quot; TS_clk100 /         0.25 HIGH 50%;</twConstName><twItemCnt>28778839609630</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4168</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>19.346</twMinPer></twConstHead><twPathRptBanner iPaths="2476" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT (DSP48_X3Y11.A1), 2476 paths
</twPathRptBanner><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.654</twSlack><twSrc BELType="RAM">Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType="DSP">Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT</twDest><twTotPathDel>19.062</twTotPathDel><twClkSkew dest = "1.696" src = "1.889">0.193</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.167" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.091</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType='DSP'>Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB36_X2Y20.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_vga</twSrcClk><twPathDel><twSite>RAMB36_X2Y20.DOBDO2</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y25.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.035</twDelInfo><twComp>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.ram_doutb&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1611</twComp><twBEL>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_167</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y32.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.229</twDelInfo><twComp>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_167</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_14119</twComp><twBEL>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_107</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y44.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.948</twDelInfo><twComp>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_107</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y44.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_77</twComp><twBEL>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_47</twBEL><twBEL>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y47.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.003</twDelInfo><twComp>rddata&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_window/Y&lt;2&gt;</twComp><twBEL>Inst_window/Madd_Y_lut&lt;0&gt;22</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y46.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>Inst_window/Madd_Y_lut&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y46.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>N110</twComp><twBEL>Inst_window/Madd_Y_xor&lt;0&gt;41_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y46.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>N110</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>N110</twComp><twBEL>Inst_window/Madd_Y_xor&lt;0&gt;41</twBEL></twPathDel><twPathDel><twSite>DSP48_X3Y11.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.275</twDelInfo><twComp>Inst_window/Y&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X3Y11.CLK</twSite><twDelType>Tdspdck_A_PREG_MULT</twDelType><twDelInfo twEdge="twRising">3.722</twDelInfo><twComp>Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT</twComp><twBEL>Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT</twBEL></twPathDel><twLogDel>7.332</twLogDel><twRouteDel>11.730</twRouteDel><twTotDel>19.062</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_vga</twDestClk><twPctLog>38.5</twPctLog><twPctRoute>61.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.654</twSlack><twSrc BELType="RAM">Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType="DSP">Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT</twDest><twTotPathDel>19.062</twTotPathDel><twClkSkew dest = "1.696" src = "1.889">0.193</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.167" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.091</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType='DSP'>Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB36_X2Y20.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_vga</twSrcClk><twPathDel><twSite>RAMB36_X2Y20.DOBDO2</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y25.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.035</twDelInfo><twComp>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.ram_doutb&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1611</twComp><twBEL>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_167</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y32.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.229</twDelInfo><twComp>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_167</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_14119</twComp><twBEL>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_107</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y44.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.948</twDelInfo><twComp>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_107</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y44.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_77</twComp><twBEL>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_47</twBEL><twBEL>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y47.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.003</twDelInfo><twComp>rddata&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_window/Y&lt;2&gt;</twComp><twBEL>Inst_window/Madd_Y_lut&lt;0&gt;22</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y46.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>Inst_window/Madd_Y_lut&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y46.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>N110</twComp><twBEL>Inst_window/Madd_Y_xor&lt;0&gt;41_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y46.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>N110</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>N110</twComp><twBEL>Inst_window/Madd_Y_xor&lt;0&gt;41</twBEL></twPathDel><twPathDel><twSite>DSP48_X3Y11.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.275</twDelInfo><twComp>Inst_window/Y&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X3Y11.CLK</twSite><twDelType>Tdspdck_A_PREG_MULT</twDelType><twDelInfo twEdge="twRising">3.722</twDelInfo><twComp>Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT</twComp><twBEL>Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT</twBEL></twPathDel><twLogDel>7.332</twLogDel><twRouteDel>11.730</twRouteDel><twTotDel>19.062</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_vga</twDestClk><twPctLog>38.5</twPctLog><twPctRoute>61.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.722</twSlack><twSrc BELType="RAM">Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType="DSP">Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT</twDest><twTotPathDel>18.995</twTotPathDel><twClkSkew dest = "1.696" src = "1.888">0.192</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.167" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.091</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType='DSP'>Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB36_X2Y21.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_vga</twSrcClk><twPathDel><twSite>RAMB36_X2Y21.DOBDO6</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y32.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.462</twDelInfo><twComp>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.ram_doutb&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y32.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1558</twComp><twBEL>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1558</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y32.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.049</twDelInfo><twComp>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1558</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y32.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_14119</twComp><twBEL>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1011</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y45.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.107</twDelInfo><twComp>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1011</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y45.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_711</twComp><twBEL>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_411</twBEL><twBEL>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y47.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.530</twDelInfo><twComp>rddata&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_window/Y&lt;2&gt;</twComp><twBEL>Inst_window/Madd_Y_lut&lt;0&gt;22</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y46.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>Inst_window/Madd_Y_lut&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y46.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>N110</twComp><twBEL>Inst_window/Madd_Y_xor&lt;0&gt;41_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y46.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>N110</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>N110</twComp><twBEL>Inst_window/Madd_Y_xor&lt;0&gt;41</twBEL></twPathDel><twPathDel><twSite>DSP48_X3Y11.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.275</twDelInfo><twComp>Inst_window/Y&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X3Y11.CLK</twSite><twDelType>Tdspdck_A_PREG_MULT</twDelType><twDelInfo twEdge="twRising">3.722</twDelInfo><twComp>Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT</twComp><twBEL>Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT</twBEL></twPathDel><twLogDel>7.332</twLogDel><twRouteDel>11.663</twRouteDel><twTotDel>18.995</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_vga</twDestClk><twPctLog>38.6</twPctLog><twPctRoute>61.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1227" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT (DSP48_X3Y11.A0), 1227 paths
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.878</twSlack><twSrc BELType="RAM">Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType="DSP">Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT</twDest><twTotPathDel>17.838</twTotPathDel><twClkSkew dest = "1.696" src = "1.889">0.193</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.167" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.091</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType='DSP'>Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB36_X2Y20.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_vga</twSrcClk><twPathDel><twSite>RAMB36_X2Y20.DOBDO2</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y25.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.035</twDelInfo><twComp>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.ram_doutb&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1611</twComp><twBEL>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_167</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y32.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.229</twDelInfo><twComp>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_167</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_14119</twComp><twBEL>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_107</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y44.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.948</twDelInfo><twComp>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_107</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y44.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_77</twComp><twBEL>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_47</twBEL><twBEL>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y47.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.003</twDelInfo><twComp>rddata&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_window/Y&lt;2&gt;</twComp><twBEL>Inst_window/Madd_Y_lut&lt;0&gt;22</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y47.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.276</twDelInfo><twComp>Inst_window/Madd_Y_lut&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y47.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_window/Y&lt;2&gt;</twComp><twBEL>Inst_window/Madd_Y_xor&lt;0&gt;31</twBEL></twPathDel><twPathDel><twSite>DSP48_X3Y11.A0</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.139</twDelInfo><twComp>Inst_window/Y&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X3Y11.CLK</twSite><twDelType>Tdspdck_A_PREG_MULT</twDelType><twDelInfo twEdge="twRising">3.722</twDelInfo><twComp>Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT</twComp><twBEL>Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT</twBEL></twPathDel><twLogDel>7.208</twLogDel><twRouteDel>10.630</twRouteDel><twTotDel>17.838</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_vga</twDestClk><twPctLog>40.4</twPctLog><twPctRoute>59.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.878</twSlack><twSrc BELType="RAM">Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType="DSP">Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT</twDest><twTotPathDel>17.838</twTotPathDel><twClkSkew dest = "1.696" src = "1.889">0.193</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.167" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.091</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType='DSP'>Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB36_X2Y20.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_vga</twSrcClk><twPathDel><twSite>RAMB36_X2Y20.DOBDO2</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y25.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.035</twDelInfo><twComp>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.ram_doutb&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1611</twComp><twBEL>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_167</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y32.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.229</twDelInfo><twComp>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_167</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_14119</twComp><twBEL>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_107</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y44.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.948</twDelInfo><twComp>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_107</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y44.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_77</twComp><twBEL>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_47</twBEL><twBEL>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y47.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.003</twDelInfo><twComp>rddata&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_window/Y&lt;2&gt;</twComp><twBEL>Inst_window/Madd_Y_lut&lt;0&gt;22</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y47.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.276</twDelInfo><twComp>Inst_window/Madd_Y_lut&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y47.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_window/Y&lt;2&gt;</twComp><twBEL>Inst_window/Madd_Y_xor&lt;0&gt;31</twBEL></twPathDel><twPathDel><twSite>DSP48_X3Y11.A0</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.139</twDelInfo><twComp>Inst_window/Y&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X3Y11.CLK</twSite><twDelType>Tdspdck_A_PREG_MULT</twDelType><twDelInfo twEdge="twRising">3.722</twDelInfo><twComp>Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT</twComp><twBEL>Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT</twBEL></twPathDel><twLogDel>7.208</twLogDel><twRouteDel>10.630</twRouteDel><twTotDel>17.838</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_vga</twDestClk><twPctLog>40.4</twPctLog><twPctRoute>59.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.946</twSlack><twSrc BELType="RAM">Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType="DSP">Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT</twDest><twTotPathDel>17.771</twTotPathDel><twClkSkew dest = "1.696" src = "1.888">0.192</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.167" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.091</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType='DSP'>Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB36_X2Y21.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_vga</twSrcClk><twPathDel><twSite>RAMB36_X2Y21.DOBDO6</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y32.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.462</twDelInfo><twComp>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.ram_doutb&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y32.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1558</twComp><twBEL>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1558</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y32.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.049</twDelInfo><twComp>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1558</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y32.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_14119</twComp><twBEL>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1011</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y45.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.107</twDelInfo><twComp>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1011</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y45.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_711</twComp><twBEL>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_411</twBEL><twBEL>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y47.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.530</twDelInfo><twComp>rddata&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_window/Y&lt;2&gt;</twComp><twBEL>Inst_window/Madd_Y_lut&lt;0&gt;22</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y47.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.276</twDelInfo><twComp>Inst_window/Madd_Y_lut&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y47.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_window/Y&lt;2&gt;</twComp><twBEL>Inst_window/Madd_Y_xor&lt;0&gt;31</twBEL></twPathDel><twPathDel><twSite>DSP48_X3Y11.A0</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.139</twDelInfo><twComp>Inst_window/Y&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X3Y11.CLK</twSite><twDelType>Tdspdck_A_PREG_MULT</twDelType><twDelInfo twEdge="twRising">3.722</twDelInfo><twComp>Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT</twComp><twBEL>Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT</twBEL></twPathDel><twLogDel>7.208</twLogDel><twRouteDel>10.563</twRouteDel><twTotDel>17.771</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_vga</twDestClk><twPctLog>40.6</twPctLog><twPctRoute>59.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2476" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_window/Maddsub_weights[1][4]_GND_42_o_MuLt_7_OUT (DSP48_X3Y12.A1), 2476 paths
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.145</twSlack><twSrc BELType="RAM">Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType="DSP">Inst_window/Maddsub_weights[1][4]_GND_42_o_MuLt_7_OUT</twDest><twTotPathDel>15.573</twTotPathDel><twClkSkew dest = "1.698" src = "1.889">0.191</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.167" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.091</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType='DSP'>Inst_window/Maddsub_weights[1][4]_GND_42_o_MuLt_7_OUT</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB36_X2Y20.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_vga</twSrcClk><twPathDel><twSite>RAMB36_X2Y20.DOBDO2</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y25.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.035</twDelInfo><twComp>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.ram_doutb&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1611</twComp><twBEL>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_167</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y32.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.229</twDelInfo><twComp>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_167</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_14119</twComp><twBEL>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_107</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y44.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.948</twDelInfo><twComp>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_107</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y44.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_77</twComp><twBEL>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_47</twBEL><twBEL>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y47.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.003</twDelInfo><twComp>rddata&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_window/Y&lt;2&gt;</twComp><twBEL>Inst_window/Madd_Y_lut&lt;0&gt;22</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y46.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>Inst_window/Madd_Y_lut&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y46.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>N110</twComp><twBEL>Inst_window/Madd_Y_xor&lt;0&gt;41_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y46.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>N110</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>N110</twComp><twBEL>Inst_window/Madd_Y_xor&lt;0&gt;41</twBEL></twPathDel><twPathDel><twSite>DSP48_X3Y12.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.146</twDelInfo><twComp>Inst_window/Y&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X3Y12.CLK</twSite><twDelType>Tdspdck_A_AREG</twDelType><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>Inst_window/Maddsub_weights[1][4]_GND_42_o_MuLt_7_OUT</twComp><twBEL>Inst_window/Maddsub_weights[1][4]_GND_42_o_MuLt_7_OUT</twBEL></twPathDel><twLogDel>3.972</twLogDel><twRouteDel>11.601</twRouteDel><twTotDel>15.573</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_vga</twDestClk><twPctLog>25.5</twPctLog><twPctRoute>74.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.145</twSlack><twSrc BELType="RAM">Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType="DSP">Inst_window/Maddsub_weights[1][4]_GND_42_o_MuLt_7_OUT</twDest><twTotPathDel>15.573</twTotPathDel><twClkSkew dest = "1.698" src = "1.889">0.191</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.167" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.091</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType='DSP'>Inst_window/Maddsub_weights[1][4]_GND_42_o_MuLt_7_OUT</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB36_X2Y20.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_vga</twSrcClk><twPathDel><twSite>RAMB36_X2Y20.DOBDO2</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y25.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.035</twDelInfo><twComp>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.ram_doutb&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1611</twComp><twBEL>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_167</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y32.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.229</twDelInfo><twComp>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_167</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_14119</twComp><twBEL>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_107</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y44.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.948</twDelInfo><twComp>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_107</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y44.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_77</twComp><twBEL>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_47</twBEL><twBEL>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y47.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.003</twDelInfo><twComp>rddata&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_window/Y&lt;2&gt;</twComp><twBEL>Inst_window/Madd_Y_lut&lt;0&gt;22</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y46.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>Inst_window/Madd_Y_lut&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y46.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>N110</twComp><twBEL>Inst_window/Madd_Y_xor&lt;0&gt;41_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y46.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>N110</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>N110</twComp><twBEL>Inst_window/Madd_Y_xor&lt;0&gt;41</twBEL></twPathDel><twPathDel><twSite>DSP48_X3Y12.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.146</twDelInfo><twComp>Inst_window/Y&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X3Y12.CLK</twSite><twDelType>Tdspdck_A_AREG</twDelType><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>Inst_window/Maddsub_weights[1][4]_GND_42_o_MuLt_7_OUT</twComp><twBEL>Inst_window/Maddsub_weights[1][4]_GND_42_o_MuLt_7_OUT</twBEL></twPathDel><twLogDel>3.972</twLogDel><twRouteDel>11.601</twRouteDel><twTotDel>15.573</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_vga</twDestClk><twPctLog>25.5</twPctLog><twPctRoute>74.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.213</twSlack><twSrc BELType="RAM">Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType="DSP">Inst_window/Maddsub_weights[1][4]_GND_42_o_MuLt_7_OUT</twDest><twTotPathDel>15.506</twTotPathDel><twClkSkew dest = "1.698" src = "1.888">0.190</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.167" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.091</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType='DSP'>Inst_window/Maddsub_weights[1][4]_GND_42_o_MuLt_7_OUT</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB36_X2Y21.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_vga</twSrcClk><twPathDel><twSite>RAMB36_X2Y21.DOBDO6</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y32.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.462</twDelInfo><twComp>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.ram_doutb&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y32.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1558</twComp><twBEL>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1558</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y32.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.049</twDelInfo><twComp>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1558</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y32.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_14119</twComp><twBEL>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1011</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y45.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.107</twDelInfo><twComp>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1011</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y45.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_711</twComp><twBEL>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_411</twBEL><twBEL>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y47.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.530</twDelInfo><twComp>rddata&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_window/Y&lt;2&gt;</twComp><twBEL>Inst_window/Madd_Y_lut&lt;0&gt;22</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y46.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>Inst_window/Madd_Y_lut&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y46.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>N110</twComp><twBEL>Inst_window/Madd_Y_xor&lt;0&gt;41_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y46.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>N110</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>N110</twComp><twBEL>Inst_window/Madd_Y_xor&lt;0&gt;41</twBEL></twPathDel><twPathDel><twSite>DSP48_X3Y12.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.146</twDelInfo><twComp>Inst_window/Y&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X3Y12.CLK</twSite><twDelType>Tdspdck_A_AREG</twDelType><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>Inst_window/Maddsub_weights[1][4]_GND_42_o_MuLt_7_OUT</twComp><twBEL>Inst_window/Maddsub_weights[1][4]_GND_42_o_MuLt_7_OUT</twBEL></twPathDel><twLogDel>3.972</twLogDel><twRouteDel>11.534</twRouteDel><twTotDel>15.506</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_vga</twDestClk><twPctLog>25.6</twPctLog><twPctRoute>74.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_inst_vga_pll_clkout1 = PERIOD TIMEGRP &quot;inst_vga_pll_clkout1&quot; TS_clk100 /
        0.25 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T (RAMB36_X4Y10.ADDRBWRADDRL11), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.041</twSlack><twSrc BELType="FF">Inst_Address_Generator/val_11</twSrc><twDest BELType="RAM">Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twDest><twTotPathDel>0.375</twTotPathDel><twClkSkew dest = "0.920" src = "0.586">-0.334</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_Address_Generator/val_11</twSrc><twDest BELType='RAM'>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X84Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk_vga</twSrcClk><twPathDel><twSite>SLICE_X84Y46.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>Inst_Address_Generator/val&lt;11&gt;</twComp><twBEL>Inst_Address_Generator/val_11</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y10.ADDRBWRADDRL11</twSite><twDelType>net</twDelType><twFanCnt>212</twFanCnt><twDelInfo twEdge="twFalling">0.417</twDelInfo><twComp>Inst_Address_Generator/val&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X4Y10.CLKBWRCLKL</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.183</twDelInfo><twComp>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twComp><twBEL>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twBEL></twPathDel><twLogDel>-0.042</twLogDel><twRouteDel>0.417</twRouteDel><twTotDel>0.375</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_vga</twDestClk><twPctLog>-11.2</twPctLog><twPctRoute>111.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T (RAMB36_X4Y10.ADDRBWRADDRU11), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.041</twSlack><twSrc BELType="FF">Inst_Address_Generator/val_11</twSrc><twDest BELType="RAM">Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twDest><twTotPathDel>0.375</twTotPathDel><twClkSkew dest = "0.920" src = "0.586">-0.334</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_Address_Generator/val_11</twSrc><twDest BELType='RAM'>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X84Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk_vga</twSrcClk><twPathDel><twSite>SLICE_X84Y46.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>Inst_Address_Generator/val&lt;11&gt;</twComp><twBEL>Inst_Address_Generator/val_11</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y10.ADDRBWRADDRU11</twSite><twDelType>net</twDelType><twFanCnt>212</twFanCnt><twDelInfo twEdge="twFalling">0.417</twDelInfo><twComp>Inst_Address_Generator/val&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X4Y10.CLKBWRCLKU</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.183</twDelInfo><twComp>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twComp><twBEL>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twBEL></twPathDel><twLogDel>-0.042</twLogDel><twRouteDel>0.417</twRouteDel><twTotDel>0.375</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_vga</twDestClk><twPctLog>-11.2</twPctLog><twPctRoute>111.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T (RAMB36_X4Y10.ADDRBWRADDRL15), 2 paths
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.102</twSlack><twSrc BELType="FF">Inst_Address_Generator/val_15</twSrc><twDest BELType="RAM">Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twDest><twTotPathDel>0.435</twTotPathDel><twClkSkew dest = "0.920" src = "0.587">-0.333</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_Address_Generator/val_15</twSrc><twDest BELType='RAM'>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X84Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk_vga</twSrcClk><twPathDel><twSite>SLICE_X84Y47.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>Inst_Address_Generator/val&lt;15&gt;</twComp><twBEL>Inst_Address_Generator/val_15</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y10.ADDRBWRADDRL15</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twFalling">0.474</twDelInfo><twComp>Inst_Address_Generator/val&lt;15&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X4Y10.CLKBWRCLKU</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.180</twDelInfo><twComp>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twComp><twBEL>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twBEL></twPathDel><twLogDel>-0.039</twLogDel><twRouteDel>0.474</twRouteDel><twTotDel>0.435</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_vga</twDestClk><twPctLog>-9.0</twPctLog><twPctRoute>109.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.102</twSlack><twSrc BELType="FF">Inst_Address_Generator/val_15</twSrc><twDest BELType="RAM">Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twDest><twTotPathDel>0.435</twTotPathDel><twClkSkew dest = "0.920" src = "0.587">-0.333</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_Address_Generator/val_15</twSrc><twDest BELType='RAM'>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X84Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk_vga</twSrcClk><twPathDel><twSite>SLICE_X84Y47.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>Inst_Address_Generator/val&lt;15&gt;</twComp><twBEL>Inst_Address_Generator/val_15</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y10.ADDRBWRADDRL15</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twFalling">0.474</twDelInfo><twComp>Inst_Address_Generator/val&lt;15&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X4Y10.CLKBWRCLKL</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.180</twDelInfo><twComp>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twComp><twBEL>Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twBEL></twPathDel><twLogDel>-0.039</twLogDel><twRouteDel>0.474</twRouteDel><twTotDel>0.435</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_vga</twDestClk><twPctLog>-9.0</twPctLog><twPctRoute>109.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="37"><twPinLimitBanner>Component Switching Limit Checks: TS_inst_vga_pll_clkout1 = PERIOD TIMEGRP &quot;inst_vga_pll_clkout1&quot; TS_clk100 /
        0.25 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="38" type="MINPERIOD" name="Trper_CLKB" slack="37.108" period="40.000" constraintValue="40.000" deviceLimit="2.892" freqLimit="345.781" physResource="Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLKL" logResource="Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLKL" locationPin="RAMB36_X5Y9.CLKBWRCLKL" clockNet="clk_vga"/><twPinLimit anchorID="39" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_CAS_WF_NC)" slack="37.108" period="40.000" constraintValue="40.000" deviceLimit="2.892" freqLimit="345.781" physResource="Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLKU" logResource="Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLKU" locationPin="RAMB36_X5Y9.CLKBWRCLKU" clockNet="clk_vga"/><twPinLimit anchorID="40" type="MINPERIOD" name="Trper_CLKB" slack="37.108" period="40.000" constraintValue="40.000" deviceLimit="2.892" freqLimit="345.781" physResource="Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLKL" logResource="Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLKL" locationPin="RAMB36_X5Y8.CLKBWRCLKL" clockNet="clk_vga"/></twPinLimitRpt></twConst><twConst anchorID="41" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">TS_inst_vga_pll_clkout0 = PERIOD TIMEGRP &quot;inst_vga_pll_clkout0&quot; TS_clk100 /         0.5 HIGH 50%;</twConstName><twItemCnt>3851</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>332</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.092</twMinPer></twConstHead><twPathRptBanner iPaths="45" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_ov7670_controller/Inst_i3c2/pcnext_5 (SLICE_X54Y41.C1), 45 paths
</twPathRptBanner><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.908</twSlack><twSrc BELType="RAM">Inst_ov7670_controller_Mram_address[9]_GND_75_o_wide_mux_0_OUT</twSrc><twDest BELType="FF">Inst_ov7670_controller/Inst_i3c2/pcnext_5</twDest><twTotPathDel>7.942</twTotPathDel><twClkSkew dest = "0.169" src = "0.237">0.068</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>Inst_ov7670_controller_Mram_address[9]_GND_75_o_wide_mux_0_OUT</twSrc><twDest BELType='FF'>Inst_ov7670_controller/Inst_i3c2/pcnext_5</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB18_X3Y16.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_camera</twSrcClk><twPathDel><twSite>RAMB18_X3Y16.DO0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>Inst_ov7670_controller_Mram_address[9]_GND_75_o_wide_mux_0_OUT</twComp><twBEL>Inst_ov7670_controller_Mram_address[9]_GND_75_o_wide_mux_0_OUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y42.C2</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.710</twDelInfo><twComp>Inst_ov7670_controller/data&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y42.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT611</twComp><twBEL>Inst_ov7670_controller/Inst_i3c2/_n0605&lt;3&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y42.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.151</twDelInfo><twComp>N24</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y42.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT611</twComp><twBEL>Inst_ov7670_controller/Inst_i3c2/_n0605&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y42.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.067</twDelInfo><twComp>Inst_ov7670_controller/Inst_i3c2/_n0605</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>N10</twComp><twBEL>Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT12113</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y40.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.949</twDelInfo><twComp>Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT1211</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y40.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_ov7670_controller/Inst_i3c2/pcnext&lt;8&gt;</twComp><twBEL>Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT1212</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y41.C1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT121</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y41.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>Inst_ov7670_controller/Inst_i3c2/i2c_started</twComp><twBEL>Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT18</twBEL><twBEL>Inst_ov7670_controller/Inst_i3c2/pcnext_5</twBEL></twPathDel><twLogDel>2.995</twLogDel><twRouteDel>4.947</twRouteDel><twTotDel>7.942</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_camera</twDestClk><twPctLog>37.7</twPctLog><twPctRoute>62.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.537</twSlack><twSrc BELType="RAM">Inst_ov7670_controller_Mram_address[9]_GND_75_o_wide_mux_0_OUT</twSrc><twDest BELType="FF">Inst_ov7670_controller/Inst_i3c2/pcnext_5</twDest><twTotPathDel>7.313</twTotPathDel><twClkSkew dest = "0.169" src = "0.237">0.068</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>Inst_ov7670_controller_Mram_address[9]_GND_75_o_wide_mux_0_OUT</twSrc><twDest BELType='FF'>Inst_ov7670_controller/Inst_i3c2/pcnext_5</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB18_X3Y16.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_camera</twSrcClk><twPathDel><twSite>RAMB18_X3Y16.DO3</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>Inst_ov7670_controller_Mram_address[9]_GND_75_o_wide_mux_0_OUT</twComp><twBEL>Inst_ov7670_controller_Mram_address[9]_GND_75_o_wide_mux_0_OUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y42.C3</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.081</twDelInfo><twComp>Inst_ov7670_controller/data&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y42.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT611</twComp><twBEL>Inst_ov7670_controller/Inst_i3c2/_n0605&lt;3&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y42.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.151</twDelInfo><twComp>N24</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y42.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT611</twComp><twBEL>Inst_ov7670_controller/Inst_i3c2/_n0605&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y42.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.067</twDelInfo><twComp>Inst_ov7670_controller/Inst_i3c2/_n0605</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>N10</twComp><twBEL>Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT12113</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y40.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.949</twDelInfo><twComp>Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT1211</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y40.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_ov7670_controller/Inst_i3c2/pcnext&lt;8&gt;</twComp><twBEL>Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT1212</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y41.C1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT121</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y41.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>Inst_ov7670_controller/Inst_i3c2/i2c_started</twComp><twBEL>Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT18</twBEL><twBEL>Inst_ov7670_controller/Inst_i3c2/pcnext_5</twBEL></twPathDel><twLogDel>2.995</twLogDel><twRouteDel>4.318</twRouteDel><twTotDel>7.313</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_camera</twDestClk><twPctLog>41.0</twPctLog><twPctRoute>59.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.596</twSlack><twSrc BELType="RAM">Inst_ov7670_controller_Mram_address[9]_GND_75_o_wide_mux_0_OUT</twSrc><twDest BELType="FF">Inst_ov7670_controller/Inst_i3c2/pcnext_5</twDest><twTotPathDel>7.254</twTotPathDel><twClkSkew dest = "0.169" src = "0.237">0.068</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>Inst_ov7670_controller_Mram_address[9]_GND_75_o_wide_mux_0_OUT</twSrc><twDest BELType='FF'>Inst_ov7670_controller/Inst_i3c2/pcnext_5</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB18_X3Y16.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_camera</twSrcClk><twPathDel><twSite>RAMB18_X3Y16.DO2</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>Inst_ov7670_controller_Mram_address[9]_GND_75_o_wide_mux_0_OUT</twComp><twBEL>Inst_ov7670_controller_Mram_address[9]_GND_75_o_wide_mux_0_OUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y42.C4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>Inst_ov7670_controller/data&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y42.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT611</twComp><twBEL>Inst_ov7670_controller/Inst_i3c2/_n0605&lt;3&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y42.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.151</twDelInfo><twComp>N24</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y42.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT611</twComp><twBEL>Inst_ov7670_controller/Inst_i3c2/_n0605&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y42.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.067</twDelInfo><twComp>Inst_ov7670_controller/Inst_i3c2/_n0605</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>N10</twComp><twBEL>Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT12113</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y40.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.949</twDelInfo><twComp>Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT1211</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y40.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_ov7670_controller/Inst_i3c2/pcnext&lt;8&gt;</twComp><twBEL>Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT1212</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y41.C1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT121</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y41.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>Inst_ov7670_controller/Inst_i3c2/i2c_started</twComp><twBEL>Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT18</twBEL><twBEL>Inst_ov7670_controller/Inst_i3c2/pcnext_5</twBEL></twPathDel><twLogDel>2.995</twLogDel><twRouteDel>4.259</twRouteDel><twTotDel>7.254</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_camera</twDestClk><twPctLog>41.3</twPctLog><twPctRoute>58.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="45" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_ov7670_controller/Inst_i3c2/pcnext_6 (SLICE_X53Y40.B1), 45 paths
</twPathRptBanner><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.977</twSlack><twSrc BELType="RAM">Inst_ov7670_controller_Mram_address[9]_GND_75_o_wide_mux_0_OUT</twSrc><twDest BELType="FF">Inst_ov7670_controller/Inst_i3c2/pcnext_6</twDest><twTotPathDel>7.766</twTotPathDel><twClkSkew dest = "0.756" src = "0.931">0.175</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>Inst_ov7670_controller_Mram_address[9]_GND_75_o_wide_mux_0_OUT</twSrc><twDest BELType='FF'>Inst_ov7670_controller/Inst_i3c2/pcnext_6</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB18_X3Y16.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_camera</twSrcClk><twPathDel><twSite>RAMB18_X3Y16.DO0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>Inst_ov7670_controller_Mram_address[9]_GND_75_o_wide_mux_0_OUT</twComp><twBEL>Inst_ov7670_controller_Mram_address[9]_GND_75_o_wide_mux_0_OUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y42.C2</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.710</twDelInfo><twComp>Inst_ov7670_controller/data&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y42.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT611</twComp><twBEL>Inst_ov7670_controller/Inst_i3c2/_n0605&lt;3&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y42.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.151</twDelInfo><twComp>N24</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y42.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT611</twComp><twBEL>Inst_ov7670_controller/Inst_i3c2/_n0605&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y42.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.067</twDelInfo><twComp>Inst_ov7670_controller/Inst_i3c2/_n0605</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>N10</twComp><twBEL>Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT12113</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y40.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.949</twDelInfo><twComp>Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT1211</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y40.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_ov7670_controller/Inst_i3c2/pcnext&lt;8&gt;</twComp><twBEL>Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT1212</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y40.B1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.846</twDelInfo><twComp>Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT121</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y40.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>Inst_ov7670_controller/Inst_i3c2/pcnext&lt;8&gt;</twComp><twBEL>Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT211</twBEL><twBEL>Inst_ov7670_controller/Inst_i3c2/pcnext_6</twBEL></twPathDel><twLogDel>3.043</twLogDel><twRouteDel>4.723</twRouteDel><twTotDel>7.766</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_camera</twDestClk><twPctLog>39.2</twPctLog><twPctRoute>60.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.606</twSlack><twSrc BELType="RAM">Inst_ov7670_controller_Mram_address[9]_GND_75_o_wide_mux_0_OUT</twSrc><twDest BELType="FF">Inst_ov7670_controller/Inst_i3c2/pcnext_6</twDest><twTotPathDel>7.137</twTotPathDel><twClkSkew dest = "0.756" src = "0.931">0.175</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>Inst_ov7670_controller_Mram_address[9]_GND_75_o_wide_mux_0_OUT</twSrc><twDest BELType='FF'>Inst_ov7670_controller/Inst_i3c2/pcnext_6</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB18_X3Y16.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_camera</twSrcClk><twPathDel><twSite>RAMB18_X3Y16.DO3</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>Inst_ov7670_controller_Mram_address[9]_GND_75_o_wide_mux_0_OUT</twComp><twBEL>Inst_ov7670_controller_Mram_address[9]_GND_75_o_wide_mux_0_OUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y42.C3</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.081</twDelInfo><twComp>Inst_ov7670_controller/data&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y42.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT611</twComp><twBEL>Inst_ov7670_controller/Inst_i3c2/_n0605&lt;3&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y42.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.151</twDelInfo><twComp>N24</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y42.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT611</twComp><twBEL>Inst_ov7670_controller/Inst_i3c2/_n0605&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y42.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.067</twDelInfo><twComp>Inst_ov7670_controller/Inst_i3c2/_n0605</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>N10</twComp><twBEL>Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT12113</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y40.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.949</twDelInfo><twComp>Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT1211</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y40.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_ov7670_controller/Inst_i3c2/pcnext&lt;8&gt;</twComp><twBEL>Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT1212</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y40.B1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.846</twDelInfo><twComp>Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT121</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y40.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>Inst_ov7670_controller/Inst_i3c2/pcnext&lt;8&gt;</twComp><twBEL>Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT211</twBEL><twBEL>Inst_ov7670_controller/Inst_i3c2/pcnext_6</twBEL></twPathDel><twLogDel>3.043</twLogDel><twRouteDel>4.094</twRouteDel><twTotDel>7.137</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_camera</twDestClk><twPctLog>42.6</twPctLog><twPctRoute>57.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.665</twSlack><twSrc BELType="RAM">Inst_ov7670_controller_Mram_address[9]_GND_75_o_wide_mux_0_OUT</twSrc><twDest BELType="FF">Inst_ov7670_controller/Inst_i3c2/pcnext_6</twDest><twTotPathDel>7.078</twTotPathDel><twClkSkew dest = "0.756" src = "0.931">0.175</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>Inst_ov7670_controller_Mram_address[9]_GND_75_o_wide_mux_0_OUT</twSrc><twDest BELType='FF'>Inst_ov7670_controller/Inst_i3c2/pcnext_6</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB18_X3Y16.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_camera</twSrcClk><twPathDel><twSite>RAMB18_X3Y16.DO2</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>Inst_ov7670_controller_Mram_address[9]_GND_75_o_wide_mux_0_OUT</twComp><twBEL>Inst_ov7670_controller_Mram_address[9]_GND_75_o_wide_mux_0_OUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y42.C4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>Inst_ov7670_controller/data&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y42.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT611</twComp><twBEL>Inst_ov7670_controller/Inst_i3c2/_n0605&lt;3&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y42.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.151</twDelInfo><twComp>N24</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y42.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT611</twComp><twBEL>Inst_ov7670_controller/Inst_i3c2/_n0605&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y42.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.067</twDelInfo><twComp>Inst_ov7670_controller/Inst_i3c2/_n0605</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>N10</twComp><twBEL>Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT12113</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y40.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.949</twDelInfo><twComp>Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT1211</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y40.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_ov7670_controller/Inst_i3c2/pcnext&lt;8&gt;</twComp><twBEL>Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT1212</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y40.B1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.846</twDelInfo><twComp>Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT121</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y40.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>Inst_ov7670_controller/Inst_i3c2/pcnext&lt;8&gt;</twComp><twBEL>Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT211</twBEL><twBEL>Inst_ov7670_controller/Inst_i3c2/pcnext_6</twBEL></twPathDel><twLogDel>3.043</twLogDel><twRouteDel>4.035</twRouteDel><twTotDel>7.078</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_camera</twDestClk><twPctLog>43.0</twPctLog><twPctRoute>57.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="45" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_ov7670_controller/Inst_i3c2/pcnext_9 (SLICE_X52Y40.D2), 45 paths
</twPathRptBanner><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.987</twSlack><twSrc BELType="RAM">Inst_ov7670_controller_Mram_address[9]_GND_75_o_wide_mux_0_OUT</twSrc><twDest BELType="FF">Inst_ov7670_controller/Inst_i3c2/pcnext_9</twDest><twTotPathDel>7.756</twTotPathDel><twClkSkew dest = "0.756" src = "0.931">0.175</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>Inst_ov7670_controller_Mram_address[9]_GND_75_o_wide_mux_0_OUT</twSrc><twDest BELType='FF'>Inst_ov7670_controller/Inst_i3c2/pcnext_9</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB18_X3Y16.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_camera</twSrcClk><twPathDel><twSite>RAMB18_X3Y16.DO0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>Inst_ov7670_controller_Mram_address[9]_GND_75_o_wide_mux_0_OUT</twComp><twBEL>Inst_ov7670_controller_Mram_address[9]_GND_75_o_wide_mux_0_OUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y42.C2</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.710</twDelInfo><twComp>Inst_ov7670_controller/data&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y42.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT611</twComp><twBEL>Inst_ov7670_controller/Inst_i3c2/_n0605&lt;3&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y42.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.151</twDelInfo><twComp>N24</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y42.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT611</twComp><twBEL>Inst_ov7670_controller/Inst_i3c2/_n0605&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y42.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.067</twDelInfo><twComp>Inst_ov7670_controller/Inst_i3c2/_n0605</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>N10</twComp><twBEL>Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT12113</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y40.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.949</twDelInfo><twComp>Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT1211</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y40.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_ov7670_controller/Inst_i3c2/pcnext&lt;8&gt;</twComp><twBEL>Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT1212</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y40.D2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT121</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y40.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.092</twDelInfo><twComp>Inst_ov7670_controller/Inst_i3c2/pcnext&lt;9&gt;</twComp><twBEL>Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT30</twBEL><twBEL>Inst_ov7670_controller/Inst_i3c2/pcnext_9</twBEL></twPathDel><twLogDel>3.042</twLogDel><twRouteDel>4.714</twRouteDel><twTotDel>7.756</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_camera</twDestClk><twPctLog>39.2</twPctLog><twPctRoute>60.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.616</twSlack><twSrc BELType="RAM">Inst_ov7670_controller_Mram_address[9]_GND_75_o_wide_mux_0_OUT</twSrc><twDest BELType="FF">Inst_ov7670_controller/Inst_i3c2/pcnext_9</twDest><twTotPathDel>7.127</twTotPathDel><twClkSkew dest = "0.756" src = "0.931">0.175</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>Inst_ov7670_controller_Mram_address[9]_GND_75_o_wide_mux_0_OUT</twSrc><twDest BELType='FF'>Inst_ov7670_controller/Inst_i3c2/pcnext_9</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB18_X3Y16.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_camera</twSrcClk><twPathDel><twSite>RAMB18_X3Y16.DO3</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>Inst_ov7670_controller_Mram_address[9]_GND_75_o_wide_mux_0_OUT</twComp><twBEL>Inst_ov7670_controller_Mram_address[9]_GND_75_o_wide_mux_0_OUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y42.C3</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.081</twDelInfo><twComp>Inst_ov7670_controller/data&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y42.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT611</twComp><twBEL>Inst_ov7670_controller/Inst_i3c2/_n0605&lt;3&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y42.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.151</twDelInfo><twComp>N24</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y42.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT611</twComp><twBEL>Inst_ov7670_controller/Inst_i3c2/_n0605&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y42.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.067</twDelInfo><twComp>Inst_ov7670_controller/Inst_i3c2/_n0605</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>N10</twComp><twBEL>Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT12113</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y40.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.949</twDelInfo><twComp>Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT1211</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y40.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_ov7670_controller/Inst_i3c2/pcnext&lt;8&gt;</twComp><twBEL>Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT1212</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y40.D2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT121</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y40.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.092</twDelInfo><twComp>Inst_ov7670_controller/Inst_i3c2/pcnext&lt;9&gt;</twComp><twBEL>Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT30</twBEL><twBEL>Inst_ov7670_controller/Inst_i3c2/pcnext_9</twBEL></twPathDel><twLogDel>3.042</twLogDel><twRouteDel>4.085</twRouteDel><twTotDel>7.127</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_camera</twDestClk><twPctLog>42.7</twPctLog><twPctRoute>57.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.675</twSlack><twSrc BELType="RAM">Inst_ov7670_controller_Mram_address[9]_GND_75_o_wide_mux_0_OUT</twSrc><twDest BELType="FF">Inst_ov7670_controller/Inst_i3c2/pcnext_9</twDest><twTotPathDel>7.068</twTotPathDel><twClkSkew dest = "0.756" src = "0.931">0.175</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>Inst_ov7670_controller_Mram_address[9]_GND_75_o_wide_mux_0_OUT</twSrc><twDest BELType='FF'>Inst_ov7670_controller/Inst_i3c2/pcnext_9</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB18_X3Y16.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_camera</twSrcClk><twPathDel><twSite>RAMB18_X3Y16.DO2</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>Inst_ov7670_controller_Mram_address[9]_GND_75_o_wide_mux_0_OUT</twComp><twBEL>Inst_ov7670_controller_Mram_address[9]_GND_75_o_wide_mux_0_OUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y42.C4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>Inst_ov7670_controller/data&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y42.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT611</twComp><twBEL>Inst_ov7670_controller/Inst_i3c2/_n0605&lt;3&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y42.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.151</twDelInfo><twComp>N24</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y42.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT611</twComp><twBEL>Inst_ov7670_controller/Inst_i3c2/_n0605&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y42.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.067</twDelInfo><twComp>Inst_ov7670_controller/Inst_i3c2/_n0605</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>N10</twComp><twBEL>Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT12113</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y40.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.949</twDelInfo><twComp>Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT1211</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y40.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_ov7670_controller/Inst_i3c2/pcnext&lt;8&gt;</twComp><twBEL>Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT1212</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y40.D2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT121</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y40.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.092</twDelInfo><twComp>Inst_ov7670_controller/Inst_i3c2/pcnext&lt;9&gt;</twComp><twBEL>Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT30</twBEL><twBEL>Inst_ov7670_controller/Inst_i3c2/pcnext_9</twBEL></twPathDel><twLogDel>3.042</twLogDel><twRouteDel>4.026</twRouteDel><twTotDel>7.068</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_camera</twDestClk><twPctLog>43.0</twPctLog><twPctRoute>57.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_inst_vga_pll_clkout0 = PERIOD TIMEGRP &quot;inst_vga_pll_clkout0&quot; TS_clk100 /
        0.5 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_ov7670_controller/Inst_i3c2/ack_flag (SLICE_X49Y42.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.064</twSlack><twSrc BELType="FF">Inst_ov7670_controller/Inst_i3c2/i2c_bits_left_1</twSrc><twDest BELType="FF">Inst_ov7670_controller/Inst_i3c2/ack_flag</twDest><twTotPathDel>0.331</twTotPathDel><twClkSkew dest = "0.771" src = "0.504">-0.267</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_ov7670_controller/Inst_i3c2/i2c_bits_left_1</twSrc><twDest BELType='FF'>Inst_ov7670_controller/Inst_i3c2/ack_flag</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X52Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_camera</twSrcClk><twPathDel><twSite>SLICE_X52Y39.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>Inst_ov7670_controller/Inst_i3c2/i2c_bits_left&lt;1&gt;</twComp><twBEL>Inst_ov7670_controller/Inst_i3c2/i2c_bits_left_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y42.A6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">0.236</twDelInfo><twComp>Inst_ov7670_controller/Inst_i3c2/i2c_bits_left&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X49Y42.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.046</twDelInfo><twComp>Inst_ov7670_controller/Inst_i3c2/bitcount&lt;6&gt;</twComp><twBEL>Inst_ov7670_controller/Inst_i3c2/ack_flag_rstpot</twBEL><twBEL>Inst_ov7670_controller/Inst_i3c2/ack_flag</twBEL></twPathDel><twLogDel>0.095</twLogDel><twRouteDel>0.236</twRouteDel><twTotDel>0.331</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_camera</twDestClk><twPctLog>28.7</twPctLog><twPctRoute>71.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_ov7670_controller_Mram_address[9]_GND_75_o_wide_mux_0_OUT (RAMB18_X3Y16.ADDRARDADDR7), 1 path
</twPathRptBanner><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.105</twSlack><twSrc BELType="FF">Inst_ov7670_controller/Inst_i3c2/pcnext_4</twSrc><twDest BELType="RAM">Inst_ov7670_controller_Mram_address[9]_GND_75_o_wide_mux_0_OUT</twDest><twTotPathDel>0.164</twTotPathDel><twClkSkew dest = "0.129" src = "0.070">-0.059</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_ov7670_controller/Inst_i3c2/pcnext_4</twSrc><twDest BELType='RAM'>Inst_ov7670_controller_Mram_address[9]_GND_75_o_wide_mux_0_OUT</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X54Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_camera</twSrcClk><twPathDel><twSite>SLICE_X54Y41.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.164</twDelInfo><twComp>Inst_ov7670_controller/Inst_i3c2/i2c_started</twComp><twBEL>Inst_ov7670_controller/Inst_i3c2/pcnext_4</twBEL></twPathDel><twPathDel><twSite>RAMB18_X3Y16.ADDRARDADDR7</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.183</twDelInfo><twComp>Inst_ov7670_controller/Inst_i3c2/pcnext&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X3Y16.RDCLK</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.183</twDelInfo><twComp>Inst_ov7670_controller_Mram_address[9]_GND_75_o_wide_mux_0_OUT</twComp><twBEL>Inst_ov7670_controller_Mram_address[9]_GND_75_o_wide_mux_0_OUT</twBEL></twPathDel><twLogDel>-0.019</twLogDel><twRouteDel>0.183</twRouteDel><twTotDel>0.164</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_camera</twDestClk><twPctLog>-11.6</twPctLog><twPctRoute>111.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_ov7670_controller_Mram_address[9]_GND_75_o_wide_mux_0_OUT (RAMB18_X3Y16.ADDRARDADDR12), 1 path
</twPathRptBanner><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.111</twSlack><twSrc BELType="FF">Inst_ov7670_controller/Inst_i3c2/pcnext_9</twSrc><twDest BELType="RAM">Inst_ov7670_controller_Mram_address[9]_GND_75_o_wide_mux_0_OUT</twDest><twTotPathDel>0.213</twTotPathDel><twClkSkew dest = "0.366" src = "0.264">-0.102</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_ov7670_controller/Inst_i3c2/pcnext_9</twSrc><twDest BELType='RAM'>Inst_ov7670_controller_Mram_address[9]_GND_75_o_wide_mux_0_OUT</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X52Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_camera</twSrcClk><twPathDel><twSite>SLICE_X52Y40.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>Inst_ov7670_controller/Inst_i3c2/pcnext&lt;9&gt;</twComp><twBEL>Inst_ov7670_controller/Inst_i3c2/pcnext_9</twBEL></twPathDel><twPathDel><twSite>RAMB18_X3Y16.ADDRARDADDR12</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.255</twDelInfo><twComp>Inst_ov7670_controller/Inst_i3c2/pcnext&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X3Y16.RDCLK</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.183</twDelInfo><twComp>Inst_ov7670_controller_Mram_address[9]_GND_75_o_wide_mux_0_OUT</twComp><twBEL>Inst_ov7670_controller_Mram_address[9]_GND_75_o_wide_mux_0_OUT</twBEL></twPathDel><twLogDel>-0.042</twLogDel><twRouteDel>0.255</twRouteDel><twTotDel>0.213</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_camera</twDestClk><twPctLog>-19.7</twPctLog><twPctRoute>119.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="66"><twPinLimitBanner>Component Switching Limit Checks: TS_inst_vga_pll_clkout0 = PERIOD TIMEGRP &quot;inst_vga_pll_clkout0&quot; TS_clk100 /
        0.5 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="67" type="MINPERIOD" name="Trper_CLKA" slack="17.424" period="20.000" constraintValue="20.000" deviceLimit="2.576" freqLimit="388.199" physResource="Inst_ov7670_controller_Mram_address[9]_GND_75_o_wide_mux_0_OUT/CLKARDCLK" logResource="Inst_ov7670_controller_Mram_address[9]_GND_75_o_wide_mux_0_OUT/CLKARDCLK" locationPin="RAMB18_X3Y16.RDCLK" clockNet="clk_camera"/><twPinLimit anchorID="68" type="MINPERIOD" name="Tbcper_I(Fmax)" slack="17.845" period="20.000" constraintValue="20.000" deviceLimit="2.155" freqLimit="464.037" physResource="inst_vga_pll/clkout1_buf/I0" logResource="inst_vga_pll/clkout1_buf/I0" locationPin="BUFGCTRL_X0Y0.I0" clockNet="inst_vga_pll/clkout0"/><twPinLimit anchorID="69" type="MINLOWPULSE" name="Tcl" slack="19.000" period="20.000" constraintValue="10.000" deviceLimit="0.500" physResource="Inst_ov7670_controller/sys_clk/CLK" logResource="Inst_ov7670_controller/sys_clk/CK" locationPin="SLICE_X0Y43.CLK" clockNet="clk_camera"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="70"><twConstRollup name="TS_clk100" fullName="TS_clk100 = PERIOD TIMEGRP &quot;clk100&quot; 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="4.000" actualRollup="4.837" errors="0" errorRollup="0" items="0" itemsRollup="28778839613481"/><twConstRollup name="TS_inst_vga_pll_clkout1" fullName="TS_inst_vga_pll_clkout1 = PERIOD TIMEGRP &quot;inst_vga_pll_clkout1&quot; TS_clk100 /         0.25 HIGH 50%;" type="child" depth="1" requirement="40.000" prefType="period" actual="19.346" actualRollup="N/A" errors="0" errorRollup="0" items="28778839609630" itemsRollup="0"/><twConstRollup name="TS_inst_vga_pll_clkout0" fullName="TS_inst_vga_pll_clkout0 = PERIOD TIMEGRP &quot;inst_vga_pll_clkout0&quot; TS_clk100 /         0.5 HIGH 50%;" type="child" depth="1" requirement="20.000" prefType="period" actual="8.092" actualRollup="N/A" errors="0" errorRollup="0" items="3851" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="71">0</twUnmetConstCnt><twDataSheet anchorID="72" twNameLen="15"><twClk2SUList anchorID="73" twDestWidth="6"><twDest>clk100</twDest><twClk2SU><twSrc>clk100</twSrc><twRiseRise>19.346</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="74"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>28778839613481</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>7110</twConnCnt></twConstCov><twStats anchorID="75"><twMinPer>19.346</twMinPer><twFootnote number="1" /><twMaxFreq>51.690</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Fri Dec 02 17:18:08 2016 </twTimestamp></twFoot><twClientInfo anchorID="76"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 647 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
