
#
# CprE 381 Generated Quartus Settings File
#

set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE115F29C7
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 18.0.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "19:07:08  JANUARY 28, 2019"
set_global_assignment -name LAST_QUARTUS_VERSION "18.0.0 Standard Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name TOP_LEVEL_ENTITY MIPS_Processor
set_global_assignment -name VHDL_FILE "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/ALU32.vhd"
set_global_assignment -name VHDL_FILE "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd"
set_global_assignment -name VHDL_FILE "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BranchLogic.vhd"
set_global_assignment -name VHDL_FILE "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/CLM.vhd"
set_global_assignment -name VHDL_FILE "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/FA_struct.vhd"
set_global_assignment -name VHDL_FILE "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/MIPS_ALU.vhd"
set_global_assignment -name VHDL_FILE "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/MIPS_Processor.vhd"
set_global_assignment -name VHDL_FILE "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/MUX21_structN.vhd"
set_global_assignment -name VHDL_FILE "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/PC_reg.vhd"
set_global_assignment -name VHDL_FILE "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/Q1A.vhd"
set_global_assignment -name VHDL_FILE "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/Reg29.vhd"
set_global_assignment -name VHDL_FILE "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/Register_1bit.vhd"
set_global_assignment -name VHDL_FILE "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/Register_Nbits.vhd"
set_global_assignment -name VHDL_FILE "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/Register_Nbits_FallEdgeClock.vhd"
set_global_assignment -name VHDL_FILE "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/andg.vhd"
set_global_assignment -name VHDL_FILE "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/andg2.vhd"
set_global_assignment -name VHDL_FILE "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/decoder_5_32.vhd"
set_global_assignment -name VHDL_FILE "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/dff.vhd"
set_global_assignment -name VHDL_FILE "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/ex_mem.vhd"
set_global_assignment -name VHDL_FILE "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/extender.vhd"
set_global_assignment -name VHDL_FILE "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/id_ex.vhd"
set_global_assignment -name VHDL_FILE "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/if_id.vhd"
set_global_assignment -name VHDL_FILE "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/invg.vhd"
set_global_assignment -name VHDL_FILE "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/mem.vhd"
set_global_assignment -name VHDL_FILE "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/mem_wb.vhd"
set_global_assignment -name VHDL_FILE "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/mux32to1.vhd"
set_global_assignment -name VHDL_FILE "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/mux_2to1.vhd"
set_global_assignment -name VHDL_FILE "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/nandg.vhd"
set_global_assignment -name VHDL_FILE "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/nbitR.vhd"
set_global_assignment -name VHDL_FILE "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/norg.vhd"
set_global_assignment -name VHDL_FILE "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/oneBitALU.vhd"
set_global_assignment -name VHDL_FILE "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/oneBitALU_withSet.vhd"
set_global_assignment -name VHDL_FILE "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/org.vhd"
set_global_assignment -name VHDL_FILE "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/org2.vhd"
set_global_assignment -name VHDL_FILE "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/regfile.vhd"
set_global_assignment -name VHDL_FILE "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/xorg.vhd"
set_global_assignment -name VHDL_FILE "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/xorg2.vhd"
set_global_assignment -name VHDL_FILE "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/zero.vhd"
