// Seed: 1059575450
module module_0 (
    input uwire id_0,
    output supply1 id_1,
    input wor id_2,
    input tri1 id_3,
    input wire id_4
);
  assign id_1 = -1;
endmodule
module module_1 (
    inout wire id_0
);
  logic id_2, id_3;
  assign id_3 = id_2;
  wire [-1 : 1  ==  1] id_4, id_5;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0,
      id_0
  );
  assign modCall_1.id_0 = 0;
  localparam id_6 = -1;
  always id_2 <= 1;
  for (id_7 = 1; id_2; id_3 = id_4) localparam id_8 = (1);
  initial id_7 <= 1;
endmodule
