<stg><name>rxMetadataHandler</name>


<trans_list>

<trans id="171" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %portTable2rxEng_check_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %portTable2rxEng_check_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %portTable2rxEng_check_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rxEng2sLookup_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rxEng2sLookup_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rxEng2sLookup_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %rxEng_fsmMetaDataFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %rxEng_fsmMetaDataFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %rxEng_fsmMetaDataFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="160" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %rxEng_metaDataFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="160" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %rxEng_metaDataFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="160" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %rxEng_metaDataFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %rxEng_metaHandlerDropFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %rxEng_metaHandlerDropFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %rxEng_metaHandlerDropFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="224" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i224 %rxEng_metaHandlerEventFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="224" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i224 %rxEng_metaHandlerEventFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="224" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i224 %rxEng_metaHandlerEventFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="96" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %rxEng_tupleBuffer, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="96" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %rxEng_tupleBuffer, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="96" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %rxEng_tupleBuffer, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sLookup2rxEng_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sLookup2rxEng_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sLookup2rxEng_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %rxEng_fsmMetaDataFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:25 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %rxEng_metaHandlerDropFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="224" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i224 %rxEng_metaHandlerEventFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="160" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:27 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %rxEng_metaDataFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="96" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %rxEng_tupleBuffer, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:29 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %portTable2rxEng_check_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:30 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sLookup2rxEng_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:31 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rxEng2sLookup_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:32 %specpipeline_ln838 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_5

]]></Node>
<StgValue><ssdm name="specpipeline_ln838"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1">
<![CDATA[
entry:33 %mh_state_load = load i1 %mh_state

]]></Node>
<StgValue><ssdm name="mh_state_load"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="16">
<![CDATA[
entry:34 %mh_meta_length_V_load = load i16 %mh_meta_length_V

]]></Node>
<StgValue><ssdm name="mh_meta_length_V_load"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:35 %br_ln861 = br i1 %mh_state_load, void, void

]]></Node>
<StgValue><ssdm name="br_ln861"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="160" op_2_bw="32">
<![CDATA[
:0 %tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i160P0A, i160 %rxEng_metaDataFifo, i32 1

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln864 = br i1 %tmp_i, void %rxMetadataHandler.exit, void

]]></Node>
<StgValue><ssdm name="br_ln864"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="32">
<![CDATA[
:0 %tmp_11_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1P0A, i1 %portTable2rxEng_check_rsp, i32 1

]]></Node>
<StgValue><ssdm name="tmp_11_i"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln864 = br i1 %tmp_11_i, void %rxMetadataHandler.exit, void

]]></Node>
<StgValue><ssdm name="br_ln864"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_11_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="96" op_2_bw="32">
<![CDATA[
:0 %tmp_12_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i96P0A, i96 %rxEng_tupleBuffer, i32 1

]]></Node>
<StgValue><ssdm name="tmp_12_i"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_11_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln864 = br i1 %tmp_12_i, void %rxMetadataHandler.exit, void

]]></Node>
<StgValue><ssdm name="br_ln864"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_11_i" val="1"/>
<literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="160" op_0_bw="160" op_1_bw="160" op_2_bw="0">
<![CDATA[
:0 %rxEng_metaDataFifo_read = read i160 @_ssdm_op_Read.ap_fifo.volatile.i160P0A, i160 %rxEng_metaDataFifo

]]></Node>
<StgValue><ssdm name="rxEng_metaDataFifo_read"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_11_i" val="1"/>
<literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="160">
<![CDATA[
:1 %trunc_ln145_14 = trunc i160 %rxEng_metaDataFifo_read

]]></Node>
<StgValue><ssdm name="trunc_ln145_14"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_11_i" val="1"/>
<literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %store_ln145 = store i32 %trunc_ln145_14, i32 %mh_meta_seqNumb_V

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_11_i" val="1"/>
<literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %trunc_ln145_s = partselect i32 @_ssdm_op_PartSelect.i32.i160.i32.i32, i160 %rxEng_metaDataFifo_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln145_s"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_11_i" val="1"/>
<literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %store_ln145 = store i32 %trunc_ln145_s, i32 %mh_meta_ackNumb_V

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_11_i" val="1"/>
<literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="16" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5 %trunc_ln145_42 = partselect i16 @_ssdm_op_PartSelect.i16.i160.i32.i32, i160 %rxEng_metaDataFifo_read, i32 64, i32 79

]]></Node>
<StgValue><ssdm name="trunc_ln145_42"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_11_i" val="1"/>
<literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6 %store_ln145 = store i16 %trunc_ln145_42, i16 %mh_meta_winSize_V

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_11_i" val="1"/>
<literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="4" op_0_bw="4" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7 %trunc_ln145_43 = partselect i4 @_ssdm_op_PartSelect.i4.i160.i32.i32, i160 %rxEng_metaDataFifo_read, i32 80, i32 83

]]></Node>
<StgValue><ssdm name="trunc_ln145_43"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_11_i" val="1"/>
<literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:8 %store_ln145 = store i4 %trunc_ln145_43, i4 %mh_meta_winScale_V

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_11_i" val="1"/>
<literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="16" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9 %trunc_ln145_44 = partselect i16 @_ssdm_op_PartSelect.i16.i160.i32.i32, i160 %rxEng_metaDataFifo_read, i32 96, i32 111

]]></Node>
<StgValue><ssdm name="trunc_ln145_44"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_11_i" val="1"/>
<literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
:10 %store_ln145 = store i16 %trunc_ln145_44, i16 %mh_meta_length_V

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_11_i" val="1"/>
<literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="160" op_2_bw="32">
<![CDATA[
:11 %tmp_249 = bitselect i1 @_ssdm_op_BitSelect.i1.i160.i32, i160 %rxEng_metaDataFifo_read, i32 112

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_11_i" val="1"/>
<literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:12 %store_ln145 = store i1 %tmp_249, i1 %mh_meta_ack_V

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_11_i" val="1"/>
<literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="160" op_2_bw="32">
<![CDATA[
:13 %tmp_250 = bitselect i1 @_ssdm_op_BitSelect.i1.i160.i32, i160 %rxEng_metaDataFifo_read, i32 120

]]></Node>
<StgValue><ssdm name="tmp_250"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_11_i" val="1"/>
<literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:14 %store_ln145 = store i1 %tmp_250, i1 %mh_meta_rst_V

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_11_i" val="1"/>
<literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="160" op_2_bw="32">
<![CDATA[
:15 %tmp_251 = bitselect i1 @_ssdm_op_BitSelect.i1.i160.i32, i160 %rxEng_metaDataFifo_read, i32 128

]]></Node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_11_i" val="1"/>
<literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:16 %store_ln145 = store i1 %tmp_251, i1 %mh_meta_syn_V

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_11_i" val="1"/>
<literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="160" op_2_bw="32">
<![CDATA[
:17 %tmp_252 = bitselect i1 @_ssdm_op_BitSelect.i1.i160.i32, i160 %rxEng_metaDataFifo_read, i32 136

]]></Node>
<StgValue><ssdm name="tmp_252"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_11_i" val="1"/>
<literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:18 %store_ln145 = store i1 %tmp_252, i1 %mh_meta_fin_V

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_11_i" val="1"/>
<literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="4" op_0_bw="4" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
:19 %trunc_ln145_45 = partselect i4 @_ssdm_op_PartSelect.i4.i160.i32.i32, i160 %rxEng_metaDataFifo_read, i32 144, i32 147

]]></Node>
<StgValue><ssdm name="trunc_ln145_45"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_11_i" val="1"/>
<literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:20 %store_ln145 = store i4 %trunc_ln145_45, i4 %mh_meta_dataOffset_V

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_11_i" val="1"/>
<literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
:21 %portIsOpen = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %portTable2rxEng_check_rsp

]]></Node>
<StgValue><ssdm name="portIsOpen"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_11_i" val="1"/>
<literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="96" op_0_bw="96" op_1_bw="96" op_2_bw="0">
<![CDATA[
:22 %rxEng_tupleBuffer_read = read i96 @_ssdm_op_Read.ap_fifo.volatile.i96P0A, i96 %rxEng_tupleBuffer

]]></Node>
<StgValue><ssdm name="rxEng_tupleBuffer_read"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_11_i" val="1"/>
<literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="96">
<![CDATA[
:23 %tuple_srcIp_V = trunc i96 %rxEng_tupleBuffer_read

]]></Node>
<StgValue><ssdm name="tuple_srcIp_V"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_11_i" val="1"/>
<literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="96" op_2_bw="32" op_3_bw="32">
<![CDATA[
:24 %trunc_ln145_46 = partselect i32 @_ssdm_op_PartSelect.i32.i96.i32.i32, i96 %rxEng_tupleBuffer_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln145_46"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_11_i" val="1"/>
<literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="16" op_1_bw="96" op_2_bw="32" op_3_bw="32">
<![CDATA[
:25 %tuple_srcPort_V = partselect i16 @_ssdm_op_PartSelect.i16.i96.i32.i32, i96 %rxEng_tupleBuffer_read, i32 64, i32 79

]]></Node>
<StgValue><ssdm name="tuple_srcPort_V"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_11_i" val="1"/>
<literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="16" op_1_bw="96" op_2_bw="32" op_3_bw="32">
<![CDATA[
:26 %tuple_dstPort_V = partselect i16 @_ssdm_op_PartSelect.i16.i96.i32.i32, i96 %rxEng_tupleBuffer_read, i32 80, i32 95

]]></Node>
<StgValue><ssdm name="tuple_dstPort_V"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_11_i" val="1"/>
<literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="8" op_1_bw="96" op_2_bw="32" op_3_bw="32">
<![CDATA[
:27 %p_Result_i = partselect i8 @_ssdm_op_PartSelect.i8.i96.i32.i32, i96 %rxEng_tupleBuffer_read, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_i"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_11_i" val="1"/>
<literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="8" op_1_bw="96" op_2_bw="32" op_3_bw="32">
<![CDATA[
:28 %p_Result_475_i = partselect i8 @_ssdm_op_PartSelect.i8.i96.i32.i32, i96 %rxEng_tupleBuffer_read, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="p_Result_475_i"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_11_i" val="1"/>
<literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="8" op_1_bw="96" op_2_bw="32" op_3_bw="32">
<![CDATA[
:29 %p_Result_476_i = partselect i8 @_ssdm_op_PartSelect.i8.i96.i32.i32, i96 %rxEng_tupleBuffer_read, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_476_i"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_11_i" val="1"/>
<literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="96">
<![CDATA[
:30 %trunc_ln674 = trunc i96 %rxEng_tupleBuffer_read

]]></Node>
<StgValue><ssdm name="trunc_ln674"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_11_i" val="1"/>
<literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
:31 %p_Result_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %trunc_ln674, i8 %p_Result_476_i, i8 %p_Result_475_i, i8 %p_Result_i

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_11_i" val="1"/>
<literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32 %store_ln414 = store i32 %p_Result_s, i32 %mh_srcIpAddress_V

]]></Node>
<StgValue><ssdm name="store_ln414"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_11_i" val="1"/>
<literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8" op_1_bw="96" op_2_bw="32" op_3_bw="32">
<![CDATA[
:33 %p_Result_478_i = partselect i8 @_ssdm_op_PartSelect.i8.i96.i32.i32, i96 %rxEng_tupleBuffer_read, i32 88, i32 95

]]></Node>
<StgValue><ssdm name="p_Result_478_i"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_11_i" val="1"/>
<literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="8" op_1_bw="96" op_2_bw="32" op_3_bw="32">
<![CDATA[
:34 %p_Result_479_i = partselect i8 @_ssdm_op_PartSelect.i8.i96.i32.i32, i96 %rxEng_tupleBuffer_read, i32 80, i32 87

]]></Node>
<StgValue><ssdm name="p_Result_479_i"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_11_i" val="1"/>
<literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
:35 %p_Result_155 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_479_i, i8 %p_Result_478_i

]]></Node>
<StgValue><ssdm name="p_Result_155"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_11_i" val="1"/>
<literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:36 %store_ln414 = store i16 %p_Result_155, i16 %mh_dstIpPort_V

]]></Node>
<StgValue><ssdm name="store_ln414"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_11_i" val="1"/>
<literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="8" op_1_bw="96" op_2_bw="32" op_3_bw="32">
<![CDATA[
:37 %p_Result_481_i = partselect i8 @_ssdm_op_PartSelect.i8.i96.i32.i32, i96 %rxEng_tupleBuffer_read, i32 72, i32 79

]]></Node>
<StgValue><ssdm name="p_Result_481_i"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_11_i" val="1"/>
<literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="8" op_1_bw="96" op_2_bw="32" op_3_bw="32">
<![CDATA[
:38 %p_Result_482_i = partselect i8 @_ssdm_op_PartSelect.i8.i96.i32.i32, i96 %rxEng_tupleBuffer_read, i32 64, i32 71

]]></Node>
<StgValue><ssdm name="p_Result_482_i"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_11_i" val="1"/>
<literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
:39 %p_Result_156 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_482_i, i8 %p_Result_481_i

]]></Node>
<StgValue><ssdm name="p_Result_156"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_11_i" val="1"/>
<literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:40 %store_ln414 = store i16 %p_Result_156, i16 %mh_srcIpPort_V

]]></Node>
<StgValue><ssdm name="store_ln414"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_11_i" val="1"/>
<literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:41 %br_ln878 = br i1 %portIsOpen, void, void

]]></Node>
<StgValue><ssdm name="br_ln878"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_11_i" val="1"/>
<literal name="tmp_12_i" val="1"/>
<literal name="portIsOpen" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %br_ln881 = br i1 %tmp_250, void, void %._crit_edge3.i

]]></Node>
<StgValue><ssdm name="br_ln881"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_11_i" val="1"/>
<literal name="tmp_12_i" val="1"/>
<literal name="portIsOpen" val="0"/>
<literal name="tmp_250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0 %or_ln889 = or i1 %tmp_251, i1 %tmp_252

]]></Node>
<StgValue><ssdm name="or_ln889"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_11_i" val="1"/>
<literal name="tmp_12_i" val="1"/>
<literal name="portIsOpen" val="0"/>
<literal name="tmp_250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="17" op_0_bw="16">
<![CDATA[
:2 %zext_ln889 = zext i16 %trunc_ln145_44

]]></Node>
<StgValue><ssdm name="zext_ln889"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_11_i" val="1"/>
<literal name="tmp_12_i" val="1"/>
<literal name="portIsOpen" val="0"/>
<literal name="tmp_250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln889 = br i1 %or_ln889, void, void

]]></Node>
<StgValue><ssdm name="br_ln889"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_11_i" val="1"/>
<literal name="tmp_12_i" val="1"/>
<literal name="portIsOpen" val="0"/>
<literal name="tmp_250" val="0"/>
<literal name="or_ln889" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:0 %add_ln213 = add i17 %zext_ln889, i17 1

]]></Node>
<StgValue><ssdm name="add_ln213"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_11_i" val="1"/>
<literal name="tmp_12_i" val="1"/>
<literal name="portIsOpen" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge3.i:0 %icmp_ln874_2 = icmp_eq  i16 %trunc_ln145_44, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln874_2"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_11_i" val="1"/>
<literal name="tmp_12_i" val="1"/>
<literal name="portIsOpen" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge3.i:1 %br_ln899 = br i1 %icmp_ln874_2, void, void %rxMetadataHandler.exit

]]></Node>
<StgValue><ssdm name="br_ln899"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_11_i" val="1"/>
<literal name="tmp_12_i" val="1"/>
<literal name="portIsOpen" val="0"/>
<literal name="icmp_ln874_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln902 = br void %rxMetadataHandler.exit

]]></Node>
<StgValue><ssdm name="br_ln902"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_11_i" val="1"/>
<literal name="tmp_12_i" val="1"/>
<literal name="portIsOpen" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0 %or_ln907 = or i1 %tmp_250, i1 %tmp_252

]]></Node>
<StgValue><ssdm name="or_ln907"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_11_i" val="1"/>
<literal name="tmp_12_i" val="1"/>
<literal name="portIsOpen" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1 %xor_ln907 = xor i1 %or_ln907, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln907"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_11_i" val="1"/>
<literal name="tmp_12_i" val="1"/>
<literal name="portIsOpen" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2 %and_ln907 = and i1 %tmp_251, i1 %xor_ln907

]]></Node>
<StgValue><ssdm name="and_ln907"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_11_i" val="1"/>
<literal name="tmp_12_i" val="1"/>
<literal name="portIsOpen" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
:6 %store_ln0 = store i1 1, i1 %mh_state

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_11_i" val="1"/>
<literal name="tmp_12_i" val="1"/>
<literal name="portIsOpen" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0">
<![CDATA[
:7 %br_ln0 = br void %rxMetadataHandler.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0 %tmp_i_263 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %sLookup2rxEng_rsp, i32 1

]]></Node>
<StgValue><ssdm name="tmp_i_263"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln913 = br i1 %tmp_i_263, void %rxMetadataHandler.exit, void

]]></Node>
<StgValue><ssdm name="br_ln913"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="1"/>
<literal name="tmp_i_263" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:0 %sLookup2rxEng_rsp_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %sLookup2rxEng_rsp

]]></Node>
<StgValue><ssdm name="sLookup2rxEng_rsp_read"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="1"/>
<literal name="tmp_i_263" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="32">
<![CDATA[
:1 %trunc_ln145 = trunc i32 %sLookup2rxEng_rsp_read

]]></Node>
<StgValue><ssdm name="trunc_ln145"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="1"/>
<literal name="tmp_i_263" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sLookup2rxEng_rsp_read, i32 16

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="1"/>
<literal name="tmp_i_263" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln916 = br i1 %tmp, void %._crit_edge6.i, void

]]></Node>
<StgValue><ssdm name="br_ln916"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="1"/>
<literal name="tmp_i_263" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge6.i:0 %icmp_ln874 = icmp_eq  i16 %mh_meta_length_V_load, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln874"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="1"/>
<literal name="tmp_i_263" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge6.i:1 %br_ln921 = br i1 %icmp_ln874, void, void %._crit_edge7.i

]]></Node>
<StgValue><ssdm name="br_ln921"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="1"/>
<literal name="tmp_i_263" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
._crit_edge7.i:0 %store_ln0 = store i1 0, i1 %mh_state

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="1"/>
<literal name="tmp_i_263" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge7.i:1 %br_ln954 = br void %rxMetadataHandler.exit

]]></Node>
<StgValue><ssdm name="br_ln954"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_11_i" val="1"/>
<literal name="tmp_12_i" val="1"/>
<literal name="portIsOpen" val="0"/>
<literal name="tmp_250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="16">
<![CDATA[
:1 %zext_ln1346 = zext i16 %trunc_ln145_44

]]></Node>
<StgValue><ssdm name="zext_ln1346"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_11_i" val="1"/>
<literal name="tmp_12_i" val="1"/>
<literal name="portIsOpen" val="0"/>
<literal name="tmp_250" val="0"/>
<literal name="or_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %seq_V_3 = add i32 %trunc_ln145_14, i32 %zext_ln1346

]]></Node>
<StgValue><ssdm name="seq_V_3"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_11_i" val="1"/>
<literal name="tmp_12_i" val="1"/>
<literal name="portIsOpen" val="0"/>
<literal name="tmp_250" val="0"/>
<literal name="or_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1 %tmp_4 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %seq_V_3, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_11_i" val="1"/>
<literal name="tmp_12_i" val="1"/>
<literal name="portIsOpen" val="0"/>
<literal name="tmp_250" val="0"/>
<literal name="or_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="32">
<![CDATA[
:2 %trunc_ln174_4 = trunc i32 %seq_V_3

]]></Node>
<StgValue><ssdm name="trunc_ln174_4"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_11_i" val="1"/>
<literal name="tmp_12_i" val="1"/>
<literal name="portIsOpen" val="0"/>
<literal name="tmp_250" val="0"/>
<literal name="or_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="112" op_0_bw="112" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="64">
<![CDATA[
:3 %or_ln174_11 = bitconcatenate i112 @_ssdm_op_BitConcatenate.i112.i16.i16.i16.i64, i16 %trunc_ln174_4, i16 0, i16 %tmp_4, i64 0

]]></Node>
<StgValue><ssdm name="or_ln174_11"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_11_i" val="1"/>
<literal name="tmp_12_i" val="1"/>
<literal name="portIsOpen" val="0"/>
<literal name="tmp_250" val="0"/>
<literal name="or_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="112" op_0_bw="112" op_1_bw="112">
<![CDATA[
:4 %or_ln174_52 = or i112 %or_ln174_11, i112 6

]]></Node>
<StgValue><ssdm name="or_ln174_52"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_11_i" val="1"/>
<literal name="tmp_12_i" val="1"/>
<literal name="portIsOpen" val="0"/>
<literal name="tmp_250" val="0"/>
<literal name="or_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="128" op_0_bw="112">
<![CDATA[
:5 %zext_ln174_67 = zext i112 %or_ln174_52

]]></Node>
<StgValue><ssdm name="zext_ln174_67"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_11_i" val="1"/>
<literal name="tmp_12_i" val="1"/>
<literal name="portIsOpen" val="0"/>
<literal name="tmp_250" val="0"/>
<literal name="or_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="224" op_0_bw="224" op_1_bw="16" op_2_bw="16" op_3_bw="32" op_4_bw="32" op_5_bw="128">
<![CDATA[
:6 %p_6 = bitconcatenate i224 @_ssdm_op_BitConcatenate.i224.i16.i16.i32.i32.i128, i16 %tuple_srcPort_V, i16 %tuple_dstPort_V, i32 %tuple_srcIp_V, i32 %trunc_ln145_46, i128 %zext_ln174_67

]]></Node>
<StgValue><ssdm name="p_6"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_11_i" val="1"/>
<literal name="tmp_12_i" val="1"/>
<literal name="portIsOpen" val="0"/>
<literal name="tmp_250" val="0"/>
<literal name="or_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="224" op_2_bw="224">
<![CDATA[
:7 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i224P0A, i224 %rxEng_metaHandlerEventFifo, i224 %p_6

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_11_i" val="1"/>
<literal name="tmp_12_i" val="1"/>
<literal name="portIsOpen" val="0"/>
<literal name="tmp_250" val="0"/>
<literal name="or_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
:8 %br_ln0 = br void %._crit_edge3.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_11_i" val="1"/>
<literal name="tmp_12_i" val="1"/>
<literal name="portIsOpen" val="0"/>
<literal name="tmp_250" val="0"/>
<literal name="or_ln889" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="17">
<![CDATA[
:1 %zext_ln213 = zext i17 %add_ln213

]]></Node>
<StgValue><ssdm name="zext_ln213"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_11_i" val="1"/>
<literal name="tmp_12_i" val="1"/>
<literal name="portIsOpen" val="0"/>
<literal name="tmp_250" val="0"/>
<literal name="or_ln889" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %seq_V = add i32 %zext_ln213, i32 %trunc_ln145_14

]]></Node>
<StgValue><ssdm name="seq_V"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_11_i" val="1"/>
<literal name="tmp_12_i" val="1"/>
<literal name="portIsOpen" val="0"/>
<literal name="tmp_250" val="0"/>
<literal name="or_ln889" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %seq_V, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_11_i" val="1"/>
<literal name="tmp_12_i" val="1"/>
<literal name="portIsOpen" val="0"/>
<literal name="tmp_250" val="0"/>
<literal name="or_ln889" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="32">
<![CDATA[
:4 %trunc_ln174 = trunc i32 %seq_V

]]></Node>
<StgValue><ssdm name="trunc_ln174"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_11_i" val="1"/>
<literal name="tmp_12_i" val="1"/>
<literal name="portIsOpen" val="0"/>
<literal name="tmp_250" val="0"/>
<literal name="or_ln889" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="112" op_0_bw="112" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="64">
<![CDATA[
:5 %or_ln174_10 = bitconcatenate i112 @_ssdm_op_BitConcatenate.i112.i16.i16.i16.i64, i16 %trunc_ln174, i16 0, i16 %tmp_s, i64 0

]]></Node>
<StgValue><ssdm name="or_ln174_10"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_11_i" val="1"/>
<literal name="tmp_12_i" val="1"/>
<literal name="portIsOpen" val="0"/>
<literal name="tmp_250" val="0"/>
<literal name="or_ln889" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="112" op_0_bw="112" op_1_bw="112">
<![CDATA[
:6 %or_ln174 = or i112 %or_ln174_10, i112 6

]]></Node>
<StgValue><ssdm name="or_ln174"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_11_i" val="1"/>
<literal name="tmp_12_i" val="1"/>
<literal name="portIsOpen" val="0"/>
<literal name="tmp_250" val="0"/>
<literal name="or_ln889" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="128" op_0_bw="112">
<![CDATA[
:7 %zext_ln174_66 = zext i112 %or_ln174

]]></Node>
<StgValue><ssdm name="zext_ln174_66"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_11_i" val="1"/>
<literal name="tmp_12_i" val="1"/>
<literal name="portIsOpen" val="0"/>
<literal name="tmp_250" val="0"/>
<literal name="or_ln889" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="224" op_0_bw="224" op_1_bw="16" op_2_bw="16" op_3_bw="32" op_4_bw="32" op_5_bw="128">
<![CDATA[
:8 %p_s = bitconcatenate i224 @_ssdm_op_BitConcatenate.i224.i16.i16.i32.i32.i128, i16 %tuple_srcPort_V, i16 %tuple_dstPort_V, i32 %tuple_srcIp_V, i32 %trunc_ln145_46, i128 %zext_ln174_66

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_11_i" val="1"/>
<literal name="tmp_12_i" val="1"/>
<literal name="portIsOpen" val="0"/>
<literal name="tmp_250" val="0"/>
<literal name="or_ln889" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="224" op_2_bw="224">
<![CDATA[
:9 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i224P0A, i224 %rxEng_metaHandlerEventFifo, i224 %p_s

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_11_i" val="1"/>
<literal name="tmp_12_i" val="1"/>
<literal name="portIsOpen" val="0"/>
<literal name="tmp_250" val="0"/>
<literal name="or_ln889" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0">
<![CDATA[
:10 %br_ln892 = br void %._crit_edge3.i

]]></Node>
<StgValue><ssdm name="br_ln892"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_11_i" val="1"/>
<literal name="tmp_12_i" val="1"/>
<literal name="portIsOpen" val="0"/>
<literal name="icmp_ln874_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %rxEng_metaHandlerDropFifo, i1 1

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_11_i" val="1"/>
<literal name="tmp_12_i" val="1"/>
<literal name="portIsOpen" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="97" op_0_bw="97" op_1_bw="1" op_2_bw="96">
<![CDATA[
:3 %tmp_94_i = bitconcatenate i97 @_ssdm_op_BitConcatenate.i97.i1.i96, i1 %and_ln907, i96 %rxEng_tupleBuffer_read

]]></Node>
<StgValue><ssdm name="tmp_94_i"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_11_i" val="1"/>
<literal name="tmp_12_i" val="1"/>
<literal name="portIsOpen" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="128" op_0_bw="97">
<![CDATA[
:4 %zext_ln174 = zext i97 %tmp_94_i

]]></Node>
<StgValue><ssdm name="zext_ln174"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_11_i" val="1"/>
<literal name="tmp_12_i" val="1"/>
<literal name="portIsOpen" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
:5 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %rxEng2sLookup_req, i128 %zext_ln174

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="1"/>
<literal name="tmp_i_263" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32">
<![CDATA[
:0 %mh_srcIpAddress_V_load = load i32 %mh_srcIpAddress_V

]]></Node>
<StgValue><ssdm name="mh_srcIpAddress_V_load"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="1"/>
<literal name="tmp_i_263" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="16">
<![CDATA[
:1 %mh_dstIpPort_V_load = load i16 %mh_dstIpPort_V

]]></Node>
<StgValue><ssdm name="mh_dstIpPort_V_load"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="1"/>
<literal name="tmp_i_263" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32">
<![CDATA[
:2 %mh_meta_seqNumb_V_load = load i32 %mh_meta_seqNumb_V

]]></Node>
<StgValue><ssdm name="mh_meta_seqNumb_V_load"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="1"/>
<literal name="tmp_i_263" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32">
<![CDATA[
:3 %mh_meta_ackNumb_V_load = load i32 %mh_meta_ackNumb_V

]]></Node>
<StgValue><ssdm name="mh_meta_ackNumb_V_load"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="1"/>
<literal name="tmp_i_263" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="16">
<![CDATA[
:4 %mh_meta_winSize_V_load = load i16 %mh_meta_winSize_V

]]></Node>
<StgValue><ssdm name="mh_meta_winSize_V_load"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="1"/>
<literal name="tmp_i_263" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="4" op_0_bw="4">
<![CDATA[
:5 %mh_meta_winScale_V_load = load i4 %mh_meta_winScale_V

]]></Node>
<StgValue><ssdm name="mh_meta_winScale_V_load"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="1"/>
<literal name="tmp_i_263" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1">
<![CDATA[
:6 %mh_meta_ack_V_load = load i1 %mh_meta_ack_V

]]></Node>
<StgValue><ssdm name="mh_meta_ack_V_load"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="1"/>
<literal name="tmp_i_263" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1">
<![CDATA[
:7 %mh_meta_rst_V_load = load i1 %mh_meta_rst_V

]]></Node>
<StgValue><ssdm name="mh_meta_rst_V_load"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="1"/>
<literal name="tmp_i_263" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1">
<![CDATA[
:8 %mh_meta_syn_V_load = load i1 %mh_meta_syn_V

]]></Node>
<StgValue><ssdm name="mh_meta_syn_V_load"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="1"/>
<literal name="tmp_i_263" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1">
<![CDATA[
:9 %mh_meta_fin_V_load = load i1 %mh_meta_fin_V

]]></Node>
<StgValue><ssdm name="mh_meta_fin_V_load"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="1"/>
<literal name="tmp_i_263" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="4" op_0_bw="4">
<![CDATA[
:10 %mh_meta_dataOffset_V_load = load i4 %mh_meta_dataOffset_V

]]></Node>
<StgValue><ssdm name="mh_meta_dataOffset_V_load"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="1"/>
<literal name="tmp_i_263" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="16">
<![CDATA[
:11 %mh_srcIpPort_V_load = load i16 %mh_srcIpPort_V

]]></Node>
<StgValue><ssdm name="mh_srcIpPort_V_load"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="1"/>
<literal name="tmp_i_263" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="288" op_0_bw="288" op_1_bw="16" op_2_bw="16" op_3_bw="12" op_4_bw="4" op_5_bw="7" op_6_bw="1" op_7_bw="7" op_8_bw="1" op_9_bw="7" op_10_bw="1" op_11_bw="7" op_12_bw="1" op_13_bw="16" op_14_bw="12" op_15_bw="4" op_16_bw="16" op_17_bw="32" op_18_bw="32" op_19_bw="16" op_20_bw="16" op_21_bw="32" op_22_bw="16" op_23_bw="16">
<![CDATA[
:12 %p_0 = bitconcatenate i288 @_ssdm_op_BitConcatenate.i288.i16.i16.i12.i4.i7.i1.i7.i1.i7.i1.i7.i1.i16.i12.i4.i16.i32.i32.i16.i16.i32.i16.i16, i16 0, i16 %mh_srcIpPort_V_load, i12 0, i4 %mh_meta_dataOffset_V_load, i7 0, i1 %mh_meta_fin_V_load, i7 0, i1 %mh_meta_syn_V_load, i7 0, i1 %mh_meta_rst_V_load, i7 0, i1 %mh_meta_ack_V_load, i16 %mh_meta_length_V_load, i12 0, i4 %mh_meta_winScale_V_load, i16 %mh_meta_winSize_V_load, i32 %mh_meta_ackNumb_V_load, i32 %mh_meta_seqNumb_V_load, i16 0, i16 %mh_dstIpPort_V_load, i32 %mh_srcIpAddress_V_load, i16 0, i16 %trunc_ln145

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="1"/>
<literal name="tmp_i_263" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288">
<![CDATA[
:13 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i288P0A, i288 %rxEng_fsmMetaDataFifo, i288 %p_0

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="1"/>
<literal name="tmp_i_263" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0">
<![CDATA[
:14 %br_ln920 = br void %._crit_edge6.i

]]></Node>
<StgValue><ssdm name="br_ln920"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="1"/>
<literal name="tmp_i_263" val="1"/>
<literal name="icmp_ln874" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0 %xor_ln923 = xor i1 %tmp, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln923"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="1"/>
<literal name="tmp_i_263" val="1"/>
<literal name="icmp_ln874" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:1 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %rxEng_metaHandlerDropFifo, i1 %xor_ln923

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mh_state_load" val="1"/>
<literal name="tmp_i_263" val="1"/>
<literal name="icmp_ln874" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln924 = br void %._crit_edge7.i

]]></Node>
<StgValue><ssdm name="br_ln924"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0">
<![CDATA[
rxMetadataHandler.exit:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
