{
  "module_name": "smu9.h",
  "hash_id": "bf3e8e41a86d4aa4a9431f1c7ca29187268823a3e71747b8236d3e80659f2318",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/pm/powerplay/inc/smu9.h",
  "human_readable_source": " \n\n#ifndef SMU9_H\n#define SMU9_H\n\n#pragma pack(push, 1)\n\n#define ENABLE_DEBUG_FEATURES\n\n \n#define FEATURE_DPM_PREFETCHER_BIT      0\n#define FEATURE_DPM_GFXCLK_BIT          1\n#define FEATURE_DPM_UCLK_BIT            2\n#define FEATURE_DPM_SOCCLK_BIT          3\n#define FEATURE_DPM_UVD_BIT             4\n#define FEATURE_DPM_VCE_BIT             5\n#define FEATURE_ULV_BIT                 6\n#define FEATURE_DPM_MP0CLK_BIT          7\n#define FEATURE_DPM_LINK_BIT            8\n#define FEATURE_DPM_DCEFCLK_BIT         9\n#define FEATURE_AVFS_BIT                10\n#define FEATURE_DS_GFXCLK_BIT           11\n#define FEATURE_DS_SOCCLK_BIT           12\n#define FEATURE_DS_LCLK_BIT             13\n#define FEATURE_PPT_BIT                 14\n#define FEATURE_TDC_BIT                 15\n#define FEATURE_THERMAL_BIT             16\n#define FEATURE_GFX_PER_CU_CG_BIT       17\n#define FEATURE_RM_BIT                  18\n#define FEATURE_DS_DCEFCLK_BIT          19\n#define FEATURE_ACDC_BIT                20\n#define FEATURE_VR0HOT_BIT              21\n#define FEATURE_VR1HOT_BIT              22\n#define FEATURE_FW_CTF_BIT              23\n#define FEATURE_LED_DISPLAY_BIT         24\n#define FEATURE_FAN_CONTROL_BIT         25\n#define FEATURE_FAST_PPT_BIT            26\n#define FEATURE_GFX_EDC_BIT             27\n#define FEATURE_ACG_BIT                 28\n#define FEATURE_PCC_LIMIT_CONTROL_BIT   29\n#define FEATURE_SPARE_30_BIT            30\n#define FEATURE_SPARE_31_BIT            31\n\n#define NUM_FEATURES                    32\n\n#define FFEATURE_DPM_PREFETCHER_MASK     (1 << FEATURE_DPM_PREFETCHER_BIT     )\n#define FFEATURE_DPM_GFXCLK_MASK         (1 << FEATURE_DPM_GFXCLK_BIT         )\n#define FFEATURE_DPM_UCLK_MASK           (1 << FEATURE_DPM_UCLK_BIT           )\n#define FFEATURE_DPM_SOCCLK_MASK         (1 << FEATURE_DPM_SOCCLK_BIT         )\n#define FFEATURE_DPM_UVD_MASK            (1 << FEATURE_DPM_UVD_BIT            )\n#define FFEATURE_DPM_VCE_MASK            (1 << FEATURE_DPM_VCE_BIT            )\n#define FFEATURE_ULV_MASK                (1 << FEATURE_ULV_BIT                )\n#define FFEATURE_DPM_MP0CLK_MASK         (1 << FEATURE_DPM_MP0CLK_BIT         )\n#define FFEATURE_DPM_LINK_MASK           (1 << FEATURE_DPM_LINK_BIT           )\n#define FFEATURE_DPM_DCEFCLK_MASK        (1 << FEATURE_DPM_DCEFCLK_BIT        )\n#define FFEATURE_AVFS_MASK               (1 << FEATURE_AVFS_BIT               )\n#define FFEATURE_DS_GFXCLK_MASK          (1 << FEATURE_DS_GFXCLK_BIT          )\n#define FFEATURE_DS_SOCCLK_MASK          (1 << FEATURE_DS_SOCCLK_BIT          )\n#define FFEATURE_DS_LCLK_MASK            (1 << FEATURE_DS_LCLK_BIT            )\n#define FFEATURE_PPT_MASK                (1 << FEATURE_PPT_BIT                )\n#define FFEATURE_TDC_MASK                (1 << FEATURE_TDC_BIT                )\n#define FFEATURE_THERMAL_MASK            (1 << FEATURE_THERMAL_BIT            )\n#define FFEATURE_GFX_PER_CU_CG_MASK      (1 << FEATURE_GFX_PER_CU_CG_BIT      )\n#define FFEATURE_RM_MASK                 (1 << FEATURE_RM_BIT                 )\n#define FFEATURE_DS_DCEFCLK_MASK         (1 << FEATURE_DS_DCEFCLK_BIT         )\n#define FFEATURE_ACDC_MASK               (1 << FEATURE_ACDC_BIT               )\n#define FFEATURE_VR0HOT_MASK             (1 << FEATURE_VR0HOT_BIT             )\n#define FFEATURE_VR1HOT_MASK             (1 << FEATURE_VR1HOT_BIT             )\n#define FFEATURE_FW_CTF_MASK             (1 << FEATURE_FW_CTF_BIT             )\n#define FFEATURE_LED_DISPLAY_MASK        (1 << FEATURE_LED_DISPLAY_BIT        )\n#define FFEATURE_FAN_CONTROL_MASK        (1 << FEATURE_FAN_CONTROL_BIT        )\n\n#define FEATURE_FAST_PPT_MASK            (1 << FAST_PPT_BIT                   )\n#define FEATURE_GFX_EDC_MASK             (1 << FEATURE_GFX_EDC_BIT            )\n#define FEATURE_ACG_MASK                 (1 << FEATURE_ACG_BIT                )\n#define FEATURE_PCC_LIMIT_CONTROL_MASK   (1 << FEATURE_PCC_LIMIT_CONTROL_BIT  )\n#define FFEATURE_SPARE_30_MASK           (1 << FEATURE_SPARE_30_BIT           )\n#define FFEATURE_SPARE_31_MASK           (1 << FEATURE_SPARE_31_BIT           )\n \n#define WORKLOAD_VR_BIT                 0\n#define WORKLOAD_FRTC_BIT               1\n#define WORKLOAD_VIDEO_BIT              2\n#define WORKLOAD_COMPUTE_BIT            3\n#define NUM_WORKLOADS                   4\n\n \n#define ULV_CLIENT_RLC_MASK         0x00000001\n#define ULV_CLIENT_UVD_MASK         0x00000002\n#define ULV_CLIENT_VCE_MASK         0x00000004\n#define ULV_CLIENT_SDMA0_MASK       0x00000008\n#define ULV_CLIENT_SDMA1_MASK       0x00000010\n#define ULV_CLIENT_JPEG_MASK        0x00000020\n#define ULV_CLIENT_GFXCLK_DPM_MASK  0x00000040\n#define ULV_CLIENT_UVD_DPM_MASK     0x00000080\n#define ULV_CLIENT_VCE_DPM_MASK     0x00000100\n#define ULV_CLIENT_MP0CLK_DPM_MASK  0x00000200\n#define ULV_CLIENT_UCLK_DPM_MASK    0x00000400\n#define ULV_CLIENT_SOCCLK_DPM_MASK  0x00000800\n#define ULV_CLIENT_DCEFCLK_DPM_MASK 0x00001000\n\ntypedef struct {\n\t \n\tuint32_t CurrLevel_GFXCLK  : 4;\n\tuint32_t CurrLevel_UVD     : 4;\n\tuint32_t CurrLevel_VCE     : 4;\n\tuint32_t CurrLevel_LCLK    : 4;\n\tuint32_t CurrLevel_MP0CLK  : 4;\n\tuint32_t CurrLevel_UCLK    : 4;\n\tuint32_t CurrLevel_SOCCLK  : 4;\n\tuint32_t CurrLevel_DCEFCLK : 4;\n\t \n\tuint32_t TargLevel_GFXCLK  : 4;\n\tuint32_t TargLevel_UVD     : 4;\n\tuint32_t TargLevel_VCE     : 4;\n\tuint32_t TargLevel_LCLK    : 4;\n\tuint32_t TargLevel_MP0CLK  : 4;\n\tuint32_t TargLevel_UCLK    : 4;\n\tuint32_t TargLevel_SOCCLK  : 4;\n\tuint32_t TargLevel_DCEFCLK : 4;\n\t \n\tuint32_t Reserved[6];\n} FwStatus_t;\n\n#pragma pack(pop)\n\n#endif\n\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}