
---------- Begin Simulation Statistics ----------
<<<<<<< HEAD
simSeconds                                   0.000017                       # Number of seconds simulated (Second)
<<<<<<< HEAD
simTicks                                     17243750                       # Number of ticks simulated (Tick)
finalTick                                    17243750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      0.06                       # Real time elapsed on the host (Second)
hostTickRate                                311231082                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    2240728                       # Number of bytes of host memory used (Byte)
simInsts                                         5367                       # Number of instructions simulated (Count)
simOps                                           6345                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    96710                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     114318                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu_cluster.clk_domain.clock               250                       # Clock period in ticks (Tick)
system.cpu_cluster.cpus.numCycles               68976                       # Number of cpu cycles simulated (Cycle)
system.cpu_cluster.cpus.cpi                 12.804158                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu_cluster.cpus.ipc                  0.078100                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu_cluster.cpus.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.cpu_cluster.cpus.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.cpu_cluster.cpus.instsAdded               8574                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu_cluster.cpus.nonSpecInstsAdded           26                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu_cluster.cpus.instsIssued              8129                       # Number of instructions issued (Count)
system.cpu_cluster.cpus.squashedInstsIssued           68                       # Number of squashed instructions issued (Count)
system.cpu_cluster.cpus.squashedInstsExamined         2252                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu_cluster.cpus.squashedOperandsExamined         1243                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu_cluster.cpus.squashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu_cluster.cpus.numIssuedDist::samples        20458                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::mean     0.397351                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::stdev     0.771838                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::0        15427     75.41%     75.41% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::1         2464     12.04%     87.45% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::2         2051     10.03%     97.48% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::3          501      2.45%     99.93% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::4           15      0.07%    100.00% # Number of insts issued each cycle (Count)
=======
simTicks                                     17375750                       # Number of ticks simulated (Tick)
finalTick                                    17375750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
=======
simSeconds                                   0.003268                       # Number of seconds simulated (Second)
simTicks                                   3268091750                       # Number of ticks simulated (Tick)
finalTick                                  3268091750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
>>>>>>> origin/ej3
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     39.29                       # Real time elapsed on the host (Second)
hostTickRate                                 83186215                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    2240732                       # Number of bytes of host memory used (Byte)
simInsts                                     13993456                       # Number of instructions simulated (Count)
simOps                                       13994437                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   356189                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     356214                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu_cluster.clk_domain.clock               250                       # Clock period in ticks (Tick)
system.cpu_cluster.cpus.numCycles            13072368                       # Number of cpu cycles simulated (Cycle)
system.cpu_cluster.cpus.cpi                  0.934176                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu_cluster.cpus.ipc                  1.070462                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu_cluster.cpus.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.cpu_cluster.cpus.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.cpu_cluster.cpus.instsAdded           14001777                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu_cluster.cpus.nonSpecInstsAdded           24                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu_cluster.cpus.instsIssued          13999320                       # Number of instructions issued (Count)
system.cpu_cluster.cpus.squashedInstsIssued         1082                       # Number of squashed instructions issued (Count)
system.cpu_cluster.cpus.squashedInstsExamined         7359                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu_cluster.cpus.squashedOperandsExamined         5308                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu_cluster.cpus.squashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu_cluster.cpus.numIssuedDist::samples     13023078                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::mean     1.074962                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::stdev     0.829187                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
<<<<<<< HEAD
system.cpu_cluster.cpus.numIssuedDist::0        14903     74.87%     74.87% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::1         2409     12.10%     86.97% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::2         2079     10.44%     97.41% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::3          502      2.52%     99.93% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::4           13      0.07%    100.00% # Number of insts issued each cycle (Count)
>>>>>>> ej2
=======
system.cpu_cluster.cpus.numIssuedDist::0      4024561     30.90%     30.90% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::1      3998626     30.70%     61.61% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::2      4998993     38.39%     99.99% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::3          884      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::4           14      0.00%    100.00% # Number of insts issued each cycle (Count)
>>>>>>> origin/ej3
system.cpu_cluster.cpus.numIssuedDist::5            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::6            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::7            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::8            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::max_value            4                       # Number of insts issued each cycle (Count)
<<<<<<< HEAD
<<<<<<< HEAD
system.cpu_cluster.cpus.numIssuedDist::total        20458                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntAlu          462     47.38%     47.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntMult            0      0.00%     47.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntDiv            0      0.00%     47.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatAdd            0      0.00%     47.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatCmp            0      0.00%     47.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatCvt            0      0.00%     47.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMult            0      0.00%     47.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMultAcc            0      0.00%     47.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatDiv            0      0.00%     47.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMisc            0      0.00%     47.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatSqrt            0      0.00%     47.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAdd            0      0.00%     47.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAddAcc            0      0.00%     47.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAlu            2      0.21%     47.59% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdCmp            1      0.10%     47.69% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdCvt            0      0.00%     47.69% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMisc            0      0.00%     47.69% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMult            0      0.00%     47.69% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMultAcc            0      0.00%     47.69% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMatMultAcc            0      0.00%     47.69% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShift            0      0.00%     47.69% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShiftAcc            0      0.00%     47.69% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdDiv            0      0.00%     47.69% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSqrt            0      0.00%     47.69% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatAdd            0      0.00%     47.69% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatAlu            0      0.00%     47.69% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatCmp            0      0.00%     47.69% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatCvt            0      0.00%     47.69% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatDiv            0      0.00%     47.69% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMisc            0      0.00%     47.69% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMult            0      0.00%     47.69% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMultAcc            0      0.00%     47.69% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMatMultAcc            0      0.00%     47.69% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatSqrt            0      0.00%     47.69% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceAdd            0      0.00%     47.69% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceAlu            0      0.00%     47.69% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceCmp            0      0.00%     47.69% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatReduceAdd            0      0.00%     47.69% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatReduceCmp            0      0.00%     47.69% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAes            0      0.00%     47.69% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAesMix            0      0.00%     47.69% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha1Hash            0      0.00%     47.69% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha1Hash2            0      0.00%     47.69% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha256Hash            0      0.00%     47.69% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha256Hash2            0      0.00%     47.69% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShaSigma2            0      0.00%     47.69% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShaSigma3            0      0.00%     47.69% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdPredAlu            0      0.00%     47.69% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::Matrix            0      0.00%     47.69% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MatrixMov            0      0.00%     47.69% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MatrixOP            0      0.00%     47.69% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MemRead          167     17.13%     64.82% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MemWrite          343     35.18%    100.00% # attempts to use FU when none available (Count)
=======
system.cpu_cluster.cpus.numIssuedDist::total        19906                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntAlu          464     42.22%     42.22% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntMult            0      0.00%     42.22% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntDiv            0      0.00%     42.22% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatAdd            0      0.00%     42.22% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatCmp            0      0.00%     42.22% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatCvt            0      0.00%     42.22% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMult            0      0.00%     42.22% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMultAcc            0      0.00%     42.22% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatDiv            0      0.00%     42.22% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMisc            0      0.00%     42.22% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatSqrt            0      0.00%     42.22% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAdd            0      0.00%     42.22% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAddAcc            0      0.00%     42.22% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAlu            2      0.18%     42.40% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdCmp            2      0.18%     42.58% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdCvt            0      0.00%     42.58% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMisc            0      0.00%     42.58% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMult            0      0.00%     42.58% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMultAcc            0      0.00%     42.58% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMatMultAcc            0      0.00%     42.58% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShift            0      0.00%     42.58% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShiftAcc            0      0.00%     42.58% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdDiv            0      0.00%     42.58% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSqrt            0      0.00%     42.58% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatAdd            0      0.00%     42.58% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatAlu            0      0.00%     42.58% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatCmp            0      0.00%     42.58% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatCvt            0      0.00%     42.58% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatDiv            0      0.00%     42.58% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMisc            0      0.00%     42.58% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMult            0      0.00%     42.58% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMultAcc            0      0.00%     42.58% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMatMultAcc            0      0.00%     42.58% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatSqrt            0      0.00%     42.58% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceAdd            0      0.00%     42.58% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceAlu            0      0.00%     42.58% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceCmp            0      0.00%     42.58% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatReduceAdd            0      0.00%     42.58% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatReduceCmp            0      0.00%     42.58% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAes            0      0.00%     42.58% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAesMix            0      0.00%     42.58% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha1Hash            0      0.00%     42.58% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha1Hash2            0      0.00%     42.58% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha256Hash            0      0.00%     42.58% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha256Hash2            0      0.00%     42.58% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShaSigma2            0      0.00%     42.58% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShaSigma3            0      0.00%     42.58% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdPredAlu            0      0.00%     42.58% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::Matrix            0      0.00%     42.58% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MatrixMov            0      0.00%     42.58% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MatrixOP            0      0.00%     42.58% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MemRead          185     16.83%     59.42% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MemWrite          446     40.58%    100.00% # attempts to use FU when none available (Count)
>>>>>>> ej2
=======
system.cpu_cluster.cpus.numIssuedDist::total     13023078                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntAlu       998592     33.33%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntMult            0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntDiv            0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatAdd            0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatCmp            0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatCvt            0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMult            0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMultAcc            0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatDiv            0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMisc            0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatSqrt            0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAdd            0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAddAcc            0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAlu            2      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdCmp            2      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdCvt            0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMisc            0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMult            0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMultAcc            0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMatMultAcc            0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShift            0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShiftAcc            0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdDiv            0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSqrt            0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatAdd            0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatAlu            0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatCmp            0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatCvt            0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatDiv            0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMisc            0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMult            0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMultAcc            0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMatMultAcc            0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatSqrt            0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceAdd            0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceAlu            0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceCmp            0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatReduceAdd            0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatReduceCmp            0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAes            0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAesMix            0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha1Hash            0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha1Hash2            0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha256Hash            0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha256Hash2            0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShaSigma2            0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShaSigma3            0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdPredAlu            0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::Matrix            0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MatrixMov            0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MatrixOP            0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MemRead       999212     33.35%     66.68% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MemWrite       998447     33.32%    100.00% # attempts to use FU when none available (Count)
>>>>>>> origin/ej3
system.cpu_cluster.cpus.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
<<<<<<< HEAD
<<<<<<< HEAD
system.cpu_cluster.cpus.statIssuedInstType_0::No_OpClass            5      0.06%      0.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntAlu         5841     71.85%     71.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntMult            3      0.04%     71.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntDiv            2      0.02%     71.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatAdd            0      0.00%     71.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatCmp            0      0.00%     71.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatCvt            0      0.00%     71.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMult            0      0.00%     71.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMultAcc            0      0.00%     71.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatDiv            0      0.00%     71.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMisc            0      0.00%     71.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatSqrt            0      0.00%     71.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAdd            7      0.09%     72.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAddAcc            0      0.00%     72.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAlu            4      0.05%     72.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdCmp            4      0.05%     72.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdCvt            0      0.00%     72.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMisc            7      0.09%     72.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMult            0      0.00%     72.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMultAcc            0      0.00%     72.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     72.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShift            0      0.00%     72.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShiftAcc            0      0.00%     72.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdDiv            0      0.00%     72.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSqrt            0      0.00%     72.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatAdd            0      0.00%     72.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatAlu            0      0.00%     72.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatCmp            0      0.00%     72.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatCvt            0      0.00%     72.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatDiv            0      0.00%     72.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMisc            0      0.00%     72.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMult            0      0.00%     72.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     72.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     72.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     72.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceAdd            0      0.00%     72.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceAlu            0      0.00%     72.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceCmp            0      0.00%     72.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     72.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     72.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAes            0      0.00%     72.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAesMix            0      0.00%     72.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha1Hash            0      0.00%     72.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     72.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha256Hash            0      0.00%     72.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     72.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShaSigma2            0      0.00%     72.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShaSigma3            0      0.00%     72.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdPredAlu            0      0.00%     72.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::Matrix            0      0.00%     72.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MatrixMov            0      0.00%     72.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MatrixOP            0      0.00%     72.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MemRead         1092     13.43%     85.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MemWrite         1164     14.32%    100.00% # Number of instructions issued per FU type, per thread (Count)
=======
system.cpu_cluster.cpus.statIssuedInstType_0::No_OpClass            6      0.07%      0.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntAlu         5851     72.01%     72.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntMult            3      0.04%     72.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntDiv            2      0.02%     72.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatAdd            0      0.00%     72.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatCmp            0      0.00%     72.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatCvt            0      0.00%     72.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMult            0      0.00%     72.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMultAcc            0      0.00%     72.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatDiv            0      0.00%     72.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMisc            0      0.00%     72.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatSqrt            0      0.00%     72.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAdd           11      0.14%     72.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAddAcc            0      0.00%     72.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAlu            8      0.10%     72.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdCmp            8      0.10%     72.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdCvt            0      0.00%     72.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMisc            9      0.11%     72.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMult            0      0.00%     72.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMultAcc            0      0.00%     72.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     72.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShift            0      0.00%     72.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShiftAcc            0      0.00%     72.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdDiv            0      0.00%     72.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSqrt            0      0.00%     72.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatAdd            0      0.00%     72.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatAlu            0      0.00%     72.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatCmp            0      0.00%     72.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatCvt            0      0.00%     72.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatDiv            0      0.00%     72.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMisc            0      0.00%     72.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMult            0      0.00%     72.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     72.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     72.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     72.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceAdd            0      0.00%     72.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceAlu            0      0.00%     72.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceCmp            0      0.00%     72.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     72.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     72.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAes            0      0.00%     72.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAesMix            0      0.00%     72.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha1Hash            0      0.00%     72.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     72.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha256Hash            0      0.00%     72.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     72.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShaSigma2            0      0.00%     72.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShaSigma3            0      0.00%     72.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdPredAlu            0      0.00%     72.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::Matrix            0      0.00%     72.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MatrixMov            0      0.00%     72.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MatrixOP            0      0.00%     72.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MemRead         1061     13.06%     85.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MemWrite         1166     14.35%    100.00% # Number of instructions issued per FU type, per thread (Count)
>>>>>>> ej2
=======
system.cpu_cluster.cpus.statIssuedInstType_0::No_OpClass            6      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntAlu     10001974     71.45%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntMult         1004      0.01%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntDiv            2      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatAdd            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatCmp            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatCvt            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMult            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMultAcc            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatDiv            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMisc            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatSqrt            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAdd           11      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAddAcc            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAlu            8      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdCmp            8      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdCvt            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMisc            9      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMult            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMultAcc            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShift            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShiftAcc            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdDiv            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSqrt            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatAdd            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatAlu            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatCmp            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatCvt            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatDiv            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMisc            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMult            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceAdd            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceAlu            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceCmp            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAes            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAesMix            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha1Hash            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha256Hash            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShaSigma2            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShaSigma3            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdPredAlu            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::Matrix            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MatrixMov            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MatrixOP            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MemRead      1998115     14.27%     85.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MemWrite      1998183     14.27%    100.00% # Number of instructions issued per FU type, per thread (Count)
>>>>>>> origin/ej3
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
<<<<<<< HEAD
<<<<<<< HEAD
system.cpu_cluster.cpus.statIssuedInstType_0::total         8129                       # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.issueRate            0.117853                       # Inst issue rate ((Count/Cycle))
system.cpu_cluster.cpus.fuBusy                    975                       # FU busy when requested (Count)
system.cpu_cluster.cpus.fuBusyRate           0.119941                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu_cluster.cpus.intInstQueueReads        37594                       # Number of integer instruction queue reads (Count)
system.cpu_cluster.cpus.intInstQueueWrites        10760                       # Number of integer instruction queue writes (Count)
=======
system.cpu_cluster.cpus.statIssuedInstType_0::total         8125                       # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.issueRate            0.116900                       # Inst issue rate ((Count/Cycle))
system.cpu_cluster.cpus.fuBusy                   1099                       # FU busy when requested (Count)
system.cpu_cluster.cpus.fuBusyRate           0.135262                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu_cluster.cpus.intInstQueueReads        37128                       # Number of integer instruction queue reads (Count)
system.cpu_cluster.cpus.intInstQueueWrites        10717                       # Number of integer instruction queue writes (Count)
>>>>>>> ej2
system.cpu_cluster.cpus.intInstQueueWakeupAccesses         7469                       # Number of integer instruction queue wakeup accesses (Count)
=======
system.cpu_cluster.cpus.statIssuedInstType_0::total     13999320                       # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.issueRate            1.070909                       # Inst issue rate ((Count/Cycle))
system.cpu_cluster.cpus.fuBusy                2996255                       # FU busy when requested (Count)
system.cpu_cluster.cpus.fuBusyRate           0.214029                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu_cluster.cpus.intInstQueueReads     44018859                       # Number of integer instruction queue reads (Count)
system.cpu_cluster.cpus.intInstQueueWrites     14009063                       # Number of integer instruction queue writes (Count)
system.cpu_cluster.cpus.intInstQueueWakeupAccesses     13997597                       # Number of integer instruction queue wakeup accesses (Count)
>>>>>>> origin/ej3
system.cpu_cluster.cpus.fpInstQueueReads            0                       # Number of floating instruction queue reads (Count)
system.cpu_cluster.cpus.fpInstQueueWrites            0                       # Number of floating instruction queue writes (Count)
system.cpu_cluster.cpus.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
<<<<<<< HEAD
system.cpu_cluster.cpus.vecInstQueueReads          164                       # Number of vector instruction queue reads (Count)
system.cpu_cluster.cpus.vecInstQueueWrites           94                       # Number of vector instruction queue writes (Count)
system.cpu_cluster.cpus.vecInstQueueWakeupAccesses           64                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.intAluAccesses           9003                       # Number of integer alu accesses (Count)
system.cpu_cluster.cpus.fpAluAccesses               0                       # Number of floating point alu accesses (Count)
system.cpu_cluster.cpus.vecAluAccesses             96                       # Number of vector alu accesses (Count)
system.cpu_cluster.cpus.numSquashedInsts          402                       # Number of squashed instructions skipped in execute (Count)
system.cpu_cluster.cpus.numSwp                      0                       # Number of swp insts executed (Count)
system.cpu_cluster.cpus.timesIdled                275                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu_cluster.cpus.idleCycles              48518                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu_cluster.cpus.MemDepUnit__0.insertedLoads         1125                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.insertedStores         1256                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.conflictingLoads            3                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.conflictingStores          144                       # Number of conflicting stores. (Count)
=======
system.cpu_cluster.cpus.vecInstQueueReads          194                       # Number of vector instruction queue reads (Count)
system.cpu_cluster.cpus.vecInstQueueWrites          101                       # Number of vector instruction queue writes (Count)
system.cpu_cluster.cpus.vecInstQueueWakeupAccesses           81                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.intAluAccesses       16995459                       # Number of integer alu accesses (Count)
system.cpu_cluster.cpus.fpAluAccesses               0                       # Number of floating point alu accesses (Count)
system.cpu_cluster.cpus.vecAluAccesses            110                       # Number of vector alu accesses (Count)
system.cpu_cluster.cpus.numSquashedInsts         1428                       # Number of squashed instructions skipped in execute (Count)
system.cpu_cluster.cpus.numSwp                      0                       # Number of swp insts executed (Count)
system.cpu_cluster.cpus.timesIdled                274                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu_cluster.cpus.idleCycles              49290                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu_cluster.cpus.MemDepUnit__0.insertedLoads      1999139                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.insertedStores      1998281                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.conflictingLoads            2                       # Number of conflicting loads. (Count)
<<<<<<< HEAD
system.cpu_cluster.cpus.MemDepUnit__0.conflictingStores           12                       # Number of conflicting stores. (Count)
>>>>>>> ej2
=======
system.cpu_cluster.cpus.MemDepUnit__0.conflictingStores           13                       # Number of conflicting stores. (Count)
>>>>>>> origin/ej3
system.cpu_cluster.cpus.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
<<<<<<< HEAD
<<<<<<< HEAD
system.cpu_cluster.cpus.branchPred.lookups         2324                       # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.condPredicted         1701                       # Number of conditional branches predicted (Count)
system.cpu_cluster.cpus.branchPred.condIncorrect          482                       # Number of conditional branches incorrect (Count)
system.cpu_cluster.cpus.branchPred.BTBLookups          951                       # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.BTBUpdates          416                       # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.BTBHits          506                       # Number of BTB hits (Count)
system.cpu_cluster.cpus.branchPred.BTBHitRatio     0.532072                       # BTB Hit Ratio (Ratio)
system.cpu_cluster.cpus.branchPred.RASUsed          204                       # Number of times the RAS was used to get a target. (Count)
system.cpu_cluster.cpus.branchPred.RASIncorrect            2                       # Number of incorrect RAS predictions. (Count)
system.cpu_cluster.cpus.branchPred.indirectLookups           74                       # Number of indirect predictor lookups. (Count)
system.cpu_cluster.cpus.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
system.cpu_cluster.cpus.branchPred.indirectMisses           74                       # Number of indirect misses. (Count)
system.cpu_cluster.cpus.branchPred.indirectMispredicted           32                       # Number of mispredicted indirect branches. (Count)
system.cpu_cluster.cpus.commit.commitSquashedInsts         1882                       # The number of squashed insts skipped by commit (Count)
system.cpu_cluster.cpus.commit.commitNonSpecStalls           17                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu_cluster.cpus.commit.branchMispredicts          333                       # The number of times a branch was mispredicted (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::samples        20004                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::mean     0.318186                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::stdev     0.936993                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::0        16864     84.30%     84.30% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::1         1492      7.46%     91.76% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::2          971      4.85%     96.62% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::3          265      1.32%     97.94% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::4          156      0.78%     98.72% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::5          154      0.77%     99.49% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::6           31      0.15%     99.65% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::7           12      0.06%     99.71% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::8           59      0.29%    100.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::total        20004                       # Number of insts commited each cycle (Count)
=======
system.cpu_cluster.cpus.branchPred.lookups         2302                       # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.condPredicted         1679                       # Number of conditional branches predicted (Count)
system.cpu_cluster.cpus.branchPred.condIncorrect          466                       # Number of conditional branches incorrect (Count)
system.cpu_cluster.cpus.branchPred.BTBLookups          913                       # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.BTBUpdates          403                       # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.BTBHits          530                       # Number of BTB hits (Count)
system.cpu_cluster.cpus.branchPred.BTBHitRatio     0.580504                       # BTB Hit Ratio (Ratio)
system.cpu_cluster.cpus.branchPred.RASUsed          202                       # Number of times the RAS was used to get a target. (Count)
=======
system.cpu_cluster.cpus.branchPred.lookups      2003352                       # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.condPredicted      1002709                       # Number of conditional branches predicted (Count)
system.cpu_cluster.cpus.branchPred.condIncorrect         1504                       # Number of conditional branches incorrect (Count)
system.cpu_cluster.cpus.branchPred.BTBLookups      1001959                       # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.BTBUpdates         1432                       # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.BTBHits      1001518                       # Number of BTB hits (Count)
system.cpu_cluster.cpus.branchPred.BTBHitRatio     0.999560                       # BTB Hit Ratio (Ratio)
system.cpu_cluster.cpus.branchPred.RASUsed          208                       # Number of times the RAS was used to get a target. (Count)
>>>>>>> origin/ej3
system.cpu_cluster.cpus.branchPred.RASIncorrect            2                       # Number of incorrect RAS predictions. (Count)
system.cpu_cluster.cpus.branchPred.indirectLookups           70                       # Number of indirect predictor lookups. (Count)
system.cpu_cluster.cpus.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
system.cpu_cluster.cpus.branchPred.indirectMisses           70                       # Number of indirect misses. (Count)
system.cpu_cluster.cpus.branchPred.indirectMispredicted           32                       # Number of mispredicted indirect branches. (Count)
system.cpu_cluster.cpus.commit.commitSquashedInsts         3940                       # The number of squashed insts skipped by commit (Count)
system.cpu_cluster.cpus.commit.commitNonSpecStalls           17                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu_cluster.cpus.commit.branchMispredicts         1350                       # The number of times a branch was mispredicted (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::samples     13021606                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::mean     1.074711                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::stdev     1.206278                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::0      5025024     38.59%     38.59% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::1      4996938     38.37%     76.96% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::2      1001120      7.69%     84.65% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::3       999269      7.67%     92.33% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::4       999031      7.67%    100.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::5          120      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::6           35      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::7           14      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::8           55      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
<<<<<<< HEAD
system.cpu_cluster.cpus.commit.numCommittedDist::total        19469                       # Number of insts commited each cycle (Count)
>>>>>>> ej2
=======
system.cpu_cluster.cpus.commit.numCommittedDist::total     13021606                       # Number of insts commited each cycle (Count)
>>>>>>> origin/ej3
system.cpu_cluster.cpus.commit.amos                 0                       # Number of atomic instructions committed (Count)
system.cpu_cluster.cpus.commit.membars              4                       # Number of memory barriers committed (Count)
system.cpu_cluster.cpus.commit.functionCalls          105                       # Number of function calls committed. (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::No_OpClass            6      0.00%      0.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntAlu      9998628     71.45%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntMult         1003      0.01%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntDiv            2      0.00%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatAdd            0      0.00%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatCmp            0      0.00%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatCvt            0      0.00%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMult            0      0.00%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatDiv            0      0.00%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMisc            0      0.00%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAdd           11      0.00%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAlu            8      0.00%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdCmp            8      0.00%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdCvt            0      0.00%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMisc            8      0.00%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMult            0      0.00%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShift            0      0.00%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdDiv            0      0.00%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAes            0      0.00%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::Matrix            0      0.00%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MatrixMov            0      0.00%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MatrixOP            0      0.00%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MemRead      1996747     14.27%     85.72% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MemWrite      1998036     14.28%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
<<<<<<< HEAD
<<<<<<< HEAD
system.cpu_cluster.cpus.commit.committedInstType_0::total         6365                       # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.commitEligibleSamples           59                       # number cycles where commit BW limit reached (Cycle)
system.cpu_cluster.cpus.commitStats0.numInsts         5387                       # Number of instructions committed (thread level) (Count)
system.cpu_cluster.cpus.commitStats0.numOps         6365                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu_cluster.cpus.commitStats0.numInstsNotNOP         5367                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu_cluster.cpus.commitStats0.numOpsNotNOP         6345                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu_cluster.cpus.commitStats0.cpi    12.804158                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu_cluster.cpus.commitStats0.ipc     0.078100                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu_cluster.cpus.commitStats0.numMemRefs         1766                       # Number of memory references committed (Count)
=======
system.cpu_cluster.cpus.commit.committedInstType_0::total         6425                       # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.commitEligibleSamples           55                       # number cycles where commit BW limit reached (Cycle)
system.cpu_cluster.cpus.commitStats0.numInsts         5444                       # Number of instructions committed (thread level) (Count)
system.cpu_cluster.cpus.commitStats0.numOps         6425                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu_cluster.cpus.commitStats0.numInstsNotNOP         5424                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu_cluster.cpus.commitStats0.numOpsNotNOP         6405                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu_cluster.cpus.commitStats0.cpi    12.767083                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu_cluster.cpus.commitStats0.ipc     0.078326                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu_cluster.cpus.commitStats0.numMemRefs         1772                       # Number of memory references committed (Count)
>>>>>>> ej2
=======
system.cpu_cluster.cpus.commit.committedInstType_0::total     13994457                       # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.commitEligibleSamples           55                       # number cycles where commit BW limit reached (Cycle)
system.cpu_cluster.cpus.commitStats0.numInsts     13993476                       # Number of instructions committed (thread level) (Count)
system.cpu_cluster.cpus.commitStats0.numOps     13994457                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu_cluster.cpus.commitStats0.numInstsNotNOP     13993456                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu_cluster.cpus.commitStats0.numOpsNotNOP     13994437                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu_cluster.cpus.commitStats0.cpi     0.934176                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu_cluster.cpus.commitStats0.ipc     1.070462                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu_cluster.cpus.commitStats0.numMemRefs      3994783                       # Number of memory references committed (Count)
>>>>>>> origin/ej3
system.cpu_cluster.cpus.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu_cluster.cpus.commitStats0.numIntInsts     12993715                       # Number of integer instructions (Count)
system.cpu_cluster.cpus.commitStats0.numLoadInsts      1996747                       # Number of load instructions (Count)
system.cpu_cluster.cpus.commitStats0.numStoreInsts      1998036                       # Number of store instructions (Count)
system.cpu_cluster.cpus.commitStats0.numVecInsts           81                       # Number of vector instructions (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::No_OpClass            6      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntAlu      9998628     71.45%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntMult         1003      0.01%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntDiv            2      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatAdd            0      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatCmp            0      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatCvt            0      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMult            0      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMultAcc            0      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatDiv            0      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMisc            0      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatSqrt            0      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAdd           11      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAddAcc            0      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAlu            8      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdCmp            8      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdCvt            0      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMisc            8      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMult            0      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMultAcc            0      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShift            0      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdDiv            0      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSqrt            0      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMult            0      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAes            0      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAesMix            0      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdPredAlu            0      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::Matrix            0      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MatrixMov            0      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MatrixOP            0      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MemRead      1996747     14.27%     85.72% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MemWrite      1998036     14.28%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::total     13994457                       # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsControl      2001224                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsDirectControl      2001091                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsIndirectControl          133                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsCondControl      1001924                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsUncondControl       999300                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsCall          105                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsReturn          102                       # Class of control type instructions committed (Count)
<<<<<<< HEAD
<<<<<<< HEAD
system.cpu_cluster.cpus.dcache.demandHits::cpu_cluster.cpus.data         1344                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.dcache.demandHits::total         1344                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.dcache.overallHits::cpu_cluster.cpus.data         1349                       # number of overall hits (Count)
system.cpu_cluster.cpus.dcache.overallHits::total         1349                       # number of overall hits (Count)
system.cpu_cluster.cpus.dcache.demandMisses::cpu_cluster.cpus.data          622                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.dcache.demandMisses::total          622                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.dcache.overallMisses::cpu_cluster.cpus.data          625                       # number of overall misses (Count)
system.cpu_cluster.cpus.dcache.overallMisses::total          625                       # number of overall misses (Count)
system.cpu_cluster.cpus.dcache.demandMissLatency::cpu_cluster.cpus.data     27469712                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMissLatency::total     27469712                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMissLatency::cpu_cluster.cpus.data     27469712                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMissLatency::total     27469712                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandAccesses::cpu_cluster.cpus.data         1966                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.demandAccesses::total         1966                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.overallAccesses::cpu_cluster.cpus.data         1974                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.overallAccesses::total         1974                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.demandMissRate::cpu_cluster.cpus.data     0.316378                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandMissRate::total     0.316378                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMissRate::cpu_cluster.cpus.data     0.316616                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMissRate::total     0.316616                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandAvgMissLatency::cpu_cluster.cpus.data 44163.524116                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.dcache.demandAvgMissLatency::total 44163.524116                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMissLatency::cpu_cluster.cpus.data 43951.539200                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMissLatency::total 43951.539200                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.blockedCycles::no_mshrs          335                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.dcache.blockedCycles::no_targets         4561                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.dcache.blockedCauses::no_mshrs            5                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.dcache.blockedCauses::no_targets           40                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.dcache.avgBlocked::no_mshrs           67                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.dcache.avgBlocked::no_targets   114.025000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.dcache.writebacks::writebacks            8                       # number of writebacks (Count)
system.cpu_cluster.cpus.dcache.writebacks::total            8                       # number of writebacks (Count)
system.cpu_cluster.cpus.dcache.demandMshrHits::cpu_cluster.cpus.data          450                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.dcache.demandMshrHits::total          450                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.dcache.overallMshrHits::cpu_cluster.cpus.data          450                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.dcache.overallMshrHits::total          450                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.dcache.demandMshrMisses::cpu_cluster.cpus.data          172                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.dcache.demandMshrMisses::total          172                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrMisses::cpu_cluster.cpus.data          175                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrMisses::total          175                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.dcache.demandMshrMissLatency::cpu_cluster.cpus.data      9671214                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMshrMissLatency::total      9671214                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrMissLatency::cpu_cluster.cpus.data      9804964                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrMissLatency::total      9804964                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMshrMissRate::cpu_cluster.cpus.data     0.087487                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandMshrMissRate::total     0.087487                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMshrMissRate::cpu_cluster.cpus.data     0.088652                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMshrMissRate::total     0.088652                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandAvgMshrMissLatency::cpu_cluster.cpus.data 56227.988372                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.demandAvgMshrMissLatency::total 56227.988372                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrMissLatency::cpu_cluster.cpus.data 56028.365714                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrMissLatency::total 56028.365714                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.replacements            8                       # number of replacements (Count)
=======
system.cpu_cluster.cpus.dcache.demandHits::cpu_cluster.cpus.data         1342                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.dcache.demandHits::total         1342                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.dcache.overallHits::cpu_cluster.cpus.data         1347                       # number of overall hits (Count)
system.cpu_cluster.cpus.dcache.overallHits::total         1347                       # number of overall hits (Count)
system.cpu_cluster.cpus.dcache.demandMisses::cpu_cluster.cpus.data          615                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.dcache.demandMisses::total          615                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.dcache.overallMisses::cpu_cluster.cpus.data          617                       # number of overall misses (Count)
system.cpu_cluster.cpus.dcache.overallMisses::total          617                       # number of overall misses (Count)
system.cpu_cluster.cpus.dcache.demandMissLatency::cpu_cluster.cpus.data     26554212                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMissLatency::total     26554212                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMissLatency::cpu_cluster.cpus.data     26554212                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMissLatency::total     26554212                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandAccesses::cpu_cluster.cpus.data         1957                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.demandAccesses::total         1957                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.overallAccesses::cpu_cluster.cpus.data         1964                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.overallAccesses::total         1964                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.demandMissRate::cpu_cluster.cpus.data     0.314257                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandMissRate::total     0.314257                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMissRate::cpu_cluster.cpus.data     0.314155                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMissRate::total     0.314155                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandAvgMissLatency::cpu_cluster.cpus.data 43177.580488                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.dcache.demandAvgMissLatency::total 43177.580488                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMissLatency::cpu_cluster.cpus.data 43037.620746                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMissLatency::total 43037.620746                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.blockedCycles::no_mshrs           68                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.dcache.blockedCycles::no_targets         4536                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.dcache.blockedCauses::no_mshrs            4                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.dcache.blockedCauses::no_targets           39                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.dcache.avgBlocked::no_mshrs           17                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.dcache.avgBlocked::no_targets   116.307692                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.dcache.writebacks::writebacks           12                       # number of writebacks (Count)
system.cpu_cluster.cpus.dcache.writebacks::total           12                       # number of writebacks (Count)
system.cpu_cluster.cpus.dcache.demandMshrHits::cpu_cluster.cpus.data          441                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.dcache.demandMshrHits::total          441                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.dcache.overallMshrHits::cpu_cluster.cpus.data          441                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.dcache.overallMshrHits::total          441                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.dcache.demandMshrMisses::cpu_cluster.cpus.data          174                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.dcache.demandMshrMisses::total          174                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrMisses::cpu_cluster.cpus.data          176                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrMisses::total          176                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.dcache.demandMshrMissLatency::cpu_cluster.cpus.data      9777464                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMshrMissLatency::total      9777464                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrMissLatency::cpu_cluster.cpus.data      9906464                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrMissLatency::total      9906464                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMshrMissRate::cpu_cluster.cpus.data     0.088912                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandMshrMissRate::total     0.088912                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMshrMissRate::cpu_cluster.cpus.data     0.089613                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMshrMissRate::total     0.089613                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandAvgMshrMissLatency::cpu_cluster.cpus.data 56192.321839                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.demandAvgMshrMissLatency::total 56192.321839                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrMissLatency::cpu_cluster.cpus.data 56286.727273                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrMissLatency::total 56286.727273                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.replacements           12                       # number of replacements (Count)
>>>>>>> ej2
=======
system.cpu_cluster.cpus.dcache.demandHits::cpu_cluster.cpus.data      3993372                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.dcache.demandHits::total      3993372                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.dcache.overallHits::cpu_cluster.cpus.data      3993377                       # number of overall hits (Count)
system.cpu_cluster.cpus.dcache.overallHits::total      3993377                       # number of overall hits (Count)
system.cpu_cluster.cpus.dcache.demandMisses::cpu_cluster.cpus.data         1608                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.dcache.demandMisses::total         1608                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.dcache.overallMisses::cpu_cluster.cpus.data         1610                       # number of overall misses (Count)
system.cpu_cluster.cpus.dcache.overallMisses::total         1610                       # number of overall misses (Count)
system.cpu_cluster.cpus.dcache.demandMissLatency::cpu_cluster.cpus.data     45367340                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMissLatency::total     45367340                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMissLatency::cpu_cluster.cpus.data     45367340                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMissLatency::total     45367340                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandAccesses::cpu_cluster.cpus.data      3994980                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.demandAccesses::total      3994980                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.overallAccesses::cpu_cluster.cpus.data      3994987                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.overallAccesses::total      3994987                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.demandMissRate::cpu_cluster.cpus.data     0.000403                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandMissRate::total     0.000403                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMissRate::cpu_cluster.cpus.data     0.000403                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMissRate::total     0.000403                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandAvgMissLatency::cpu_cluster.cpus.data 28213.519900                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.dcache.demandAvgMissLatency::total 28213.519900                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMissLatency::cpu_cluster.cpus.data 28178.472050                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMissLatency::total 28178.472050                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.blockedCycles::no_mshrs          357                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.dcache.blockedCycles::no_targets        12806                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.dcache.blockedCauses::no_mshrs            7                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.dcache.blockedCauses::no_targets          163                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.dcache.avgBlocked::no_mshrs           51                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.dcache.avgBlocked::no_targets    78.564417                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.dcache.writebacks::writebacks            9                       # number of writebacks (Count)
system.cpu_cluster.cpus.dcache.writebacks::total            9                       # number of writebacks (Count)
system.cpu_cluster.cpus.dcache.demandMshrHits::cpu_cluster.cpus.data         1311                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.dcache.demandMshrHits::total         1311                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.dcache.overallMshrHits::cpu_cluster.cpus.data         1311                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.dcache.overallMshrHits::total         1311                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.dcache.demandMshrMisses::cpu_cluster.cpus.data          297                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.dcache.demandMshrMisses::total          297                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrMisses::cpu_cluster.cpus.data          299                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrMisses::total          299                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.dcache.demandMshrMissLatency::cpu_cluster.cpus.data     11961842                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMshrMissLatency::total     11961842                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrMissLatency::cpu_cluster.cpus.data     12091592                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrMissLatency::total     12091592                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMshrMissRate::cpu_cluster.cpus.data     0.000074                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandMshrMissRate::total     0.000074                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMshrMissRate::cpu_cluster.cpus.data     0.000075                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMshrMissRate::total     0.000075                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandAvgMshrMissLatency::cpu_cluster.cpus.data 40275.562290                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.demandAvgMshrMissLatency::total 40275.562290                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrMissLatency::cpu_cluster.cpus.data 40440.107023                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrMissLatency::total 40440.107023                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.replacements            9                       # number of replacements (Count)
>>>>>>> origin/ej3
system.cpu_cluster.cpus.dcache.LoadLockedReq.hits::cpu_cluster.cpus.data            4                       # number of LoadLockedReq hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.hits::total            4                       # number of LoadLockedReq hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.accesses::cpu_cluster.cpus.data            4                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.accesses::total            4                       # number of LoadLockedReq accesses(hits+misses) (Count)
<<<<<<< HEAD
<<<<<<< HEAD
system.cpu_cluster.cpus.dcache.ReadReq.hits::cpu_cluster.cpus.data          788                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.hits::total          788                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.misses::cpu_cluster.cpus.data          148                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.misses::total          148                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.missLatency::cpu_cluster.cpus.data      8215500                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.missLatency::total      8215500                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.accesses::cpu_cluster.cpus.data          936                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.ReadReq.accesses::total          936                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.ReadReq.missRate::cpu_cluster.cpus.data     0.158120                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.missRate::total     0.158120                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.avgMissLatency::cpu_cluster.cpus.data 55510.135135                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMissLatency::total 55510.135135                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.mshrHits::cpu_cluster.cpus.data           73                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrHits::total           73                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMisses::cpu_cluster.cpus.data           75                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMisses::total           75                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissLatency::cpu_cluster.cpus.data      4831750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissLatency::total      4831750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissRate::cpu_cluster.cpus.data     0.080128                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissRate::total     0.080128                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.data 64423.333333                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrMissLatency::total 64423.333333                       # average ReadReq mshr miss latency ((Tick/Count))
=======
system.cpu_cluster.cpus.dcache.ReadReq.hits::cpu_cluster.cpus.data          785                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.hits::total          785                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.misses::cpu_cluster.cpus.data          142                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.misses::total          142                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.missLatency::cpu_cluster.cpus.data      7762500                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.missLatency::total      7762500                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.accesses::cpu_cluster.cpus.data          927                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.ReadReq.accesses::total          927                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.ReadReq.missRate::cpu_cluster.cpus.data     0.153182                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.missRate::total     0.153182                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.avgMissLatency::cpu_cluster.cpus.data 54665.492958                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMissLatency::total 54665.492958                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.mshrHits::cpu_cluster.cpus.data           67                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrHits::total           67                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMisses::cpu_cluster.cpus.data           75                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMisses::total           75                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissLatency::cpu_cluster.cpus.data      4838000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissLatency::total      4838000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissRate::cpu_cluster.cpus.data     0.080906                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissRate::total     0.080906                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.data 64506.666667                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrMissLatency::total 64506.666667                       # average ReadReq mshr miss latency ((Tick/Count))
>>>>>>> ej2
=======
system.cpu_cluster.cpus.dcache.ReadReq.hits::cpu_cluster.cpus.data      1996804                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.hits::total      1996804                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.misses::cpu_cluster.cpus.data          144                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.misses::total          144                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.missLatency::cpu_cluster.cpus.data      7788750                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.missLatency::total      7788750                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.accesses::cpu_cluster.cpus.data      1996948                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.ReadReq.accesses::total      1996948                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.ReadReq.missRate::cpu_cluster.cpus.data     0.000072                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.missRate::total     0.000072                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.avgMissLatency::cpu_cluster.cpus.data 54088.541667                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMissLatency::total 54088.541667                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.mshrHits::cpu_cluster.cpus.data           68                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrHits::total           68                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMisses::cpu_cluster.cpus.data           76                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMisses::total           76                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissLatency::cpu_cluster.cpus.data      4926500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissLatency::total      4926500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissRate::cpu_cluster.cpus.data     0.000038                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissRate::total     0.000038                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.data 64822.368421                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrMissLatency::total 64822.368421                       # average ReadReq mshr miss latency ((Tick/Count))
>>>>>>> origin/ej3
system.cpu_cluster.cpus.dcache.SoftPFReq.hits::cpu_cluster.cpus.data            5                       # number of SoftPFReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.hits::total            5                       # number of SoftPFReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.misses::cpu_cluster.cpus.data            2                       # number of SoftPFReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.misses::total            2                       # number of SoftPFReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.accesses::cpu_cluster.cpus.data            7                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.accesses::total            7                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.missRate::cpu_cluster.cpus.data     0.285714                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.missRate::total     0.285714                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMisses::cpu_cluster.cpus.data            2                       # number of SoftPFReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMisses::total            2                       # number of SoftPFReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissLatency::cpu_cluster.cpus.data       129750                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissLatency::total       129750                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissRate::cpu_cluster.cpus.data     0.285714                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissRate::total     0.285714                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.avgMshrMissLatency::cpu_cluster.cpus.data        64875                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFReq.avgMshrMissLatency::total        64875                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.hits::cpu_cluster.cpus.data            4                       # number of StoreCondReq hits (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.hits::total            4                       # number of StoreCondReq hits (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.accesses::cpu_cluster.cpus.data            4                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.accesses::total            4                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.misses::cpu_cluster.cpus.data            7                       # number of WriteLineReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.misses::total            7                       # number of WriteLineReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.missLatency::cpu_cluster.cpus.data       125499                       # number of WriteLineReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.missLatency::total       125499                       # number of WriteLineReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.accesses::cpu_cluster.cpus.data            7                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.accesses::total            7                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.missRate::cpu_cluster.cpus.data            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.missRate::total            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMissLatency::cpu_cluster.cpus.data 17928.428571                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMissLatency::total 17928.428571                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMisses::cpu_cluster.cpus.data            7                       # number of WriteLineReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMisses::total            7                       # number of WriteLineReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissLatency::cpu_cluster.cpus.data       121999                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissLatency::total       121999                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissRate::cpu_cluster.cpus.data            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissRate::total            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
<<<<<<< HEAD
<<<<<<< HEAD
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMshrMissLatency::cpu_cluster.cpus.data 19285.571429                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMshrMissLatency::total 19285.571429                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.hits::cpu_cluster.cpus.data          556                       # number of WriteReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.hits::total          556                       # number of WriteReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.misses::cpu_cluster.cpus.data          467                       # number of WriteReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.misses::total          467                       # number of WriteReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.missLatency::cpu_cluster.cpus.data     19115713                       # number of WriteReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.missLatency::total     19115713                       # number of WriteReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.accesses::cpu_cluster.cpus.data         1023                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteReq.accesses::total         1023                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteReq.missRate::cpu_cluster.cpus.data     0.456500                       # miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.missRate::total     0.456500                       # miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.avgMissLatency::cpu_cluster.cpus.data 40933.004283                       # average WriteReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.avgMissLatency::total 40933.004283                       # average WriteReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.mshrHits::cpu_cluster.cpus.data          377                       # number of WriteReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrHits::total          377                       # number of WriteReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMisses::cpu_cluster.cpus.data           90                       # number of WriteReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMisses::total           90                       # number of WriteReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissLatency::cpu_cluster.cpus.data      4704465                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissLatency::total      4704465                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissRate::cpu_cluster.cpus.data     0.087977                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissRate::total     0.087977                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.avgMshrMissLatency::cpu_cluster.cpus.data 52271.833333                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.avgMshrMissLatency::total 52271.833333                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     17243750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.dcache.tags.tagsInUse    98.424955                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus.dcache.tags.totalRefs           47                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus.dcache.tags.sampledRefs            8                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus.dcache.tags.avgRefs     5.875000                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus.dcache.tags.warmupTick       159000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus.dcache.tags.occupancies::cpu_cluster.cpus.data    98.424955                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.dcache.tags.avgOccs::cpu_cluster.cpus.data     0.192236                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.dcache.tags.avgOccs::total     0.192236                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.dcache.tags.occupanciesTaskId::1024          167                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.dcache.tags.ageTaskId_1024::0           67                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.dcache.tags.ageTaskId_1024::1          100                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.dcache.tags.ratioOccsTaskId::1024     0.326172                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.dcache.tags.tagAccesses         4139                       # Number of tag accesses (Count)
system.cpu_cluster.cpus.dcache.tags.dataAccesses         4139                       # Number of data accesses (Count)
system.cpu_cluster.cpus.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     17243750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.decode.idleCycles         8892                       # Number of cycles decode is idle (Cycle)
system.cpu_cluster.cpus.decode.blockedCycles         6345                       # Number of cycles decode is blocked (Cycle)
system.cpu_cluster.cpus.decode.runCycles         4679                       # Number of cycles decode is running (Cycle)
system.cpu_cluster.cpus.decode.unblockCycles          196                       # Number of cycles decode is unblocking (Cycle)
system.cpu_cluster.cpus.decode.squashCycles          346                       # Number of cycles decode is squashing (Cycle)
system.cpu_cluster.cpus.decode.branchResolved          590                       # Number of times decode resolved a branch (Count)
system.cpu_cluster.cpus.decode.branchMispred          153                       # Number of times decode detected a branch misprediction (Count)
system.cpu_cluster.cpus.decode.decodedInsts         9726                       # Number of instructions handled by decode (Count)
system.cpu_cluster.cpus.decode.squashedInsts         1160                       # Number of squashed instructions handled by decode (Count)
system.cpu_cluster.cpus.executeStats0.numInsts         7726                       # Number of executed instructions (Count)
system.cpu_cluster.cpus.executeStats0.numNop           32                       # Number of nop insts executed (Count)
system.cpu_cluster.cpus.executeStats0.numBranches         1421                       # Number of branches executed (Count)
system.cpu_cluster.cpus.executeStats0.numLoadInsts          984                       # Number of load instructions executed (Count)
system.cpu_cluster.cpus.executeStats0.numStoreInsts         1120                       # Number of stores executed (Count)
system.cpu_cluster.cpus.executeStats0.instRate     0.112010                       # Inst execution rate ((Count/Cycle))
system.cpu_cluster.cpus.executeStats0.numCCRegReads         2277                       # Number of times the CC registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numCCRegWrites         2259                       # Number of times the CC registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numIntRegReads         8001                       # Number of times the integer registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numIntRegWrites         4577                       # Number of times the integer registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numMemRefs         2104                       # Number of memory refs (Count)
system.cpu_cluster.cpus.executeStats0.numMiscRegReads         1150                       # Number of times the Misc registers were read (Count)
=======
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMshrMissLatency::cpu_cluster.cpus.data        17607                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMshrMissLatency::total        17607                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.hits::cpu_cluster.cpus.data          557                       # number of WriteReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.hits::total          557                       # number of WriteReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.misses::cpu_cluster.cpus.data          466                       # number of WriteReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.misses::total          466                       # number of WriteReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.missLatency::cpu_cluster.cpus.data     18664963                       # number of WriteReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.missLatency::total     18664963                       # number of WriteReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.accesses::cpu_cluster.cpus.data         1023                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteReq.accesses::total         1023                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteReq.missRate::cpu_cluster.cpus.data     0.455523                       # miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.missRate::total     0.455523                       # miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.avgMissLatency::cpu_cluster.cpus.data 40053.568670                       # average WriteReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.avgMissLatency::total 40053.568670                       # average WriteReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.mshrHits::cpu_cluster.cpus.data          374                       # number of WriteReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrHits::total          374                       # number of WriteReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMisses::cpu_cluster.cpus.data           92                       # number of WriteReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMisses::total           92                       # number of WriteReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissLatency::cpu_cluster.cpus.data      4816215                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissLatency::total      4816215                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissRate::cpu_cluster.cpus.data     0.089932                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissRate::total     0.089932                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.avgMshrMissLatency::cpu_cluster.cpus.data 52350.163043                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.avgMshrMissLatency::total 52350.163043                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     17375750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.dcache.tags.tagsInUse    98.109654                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus.dcache.tags.totalRefs           36                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus.dcache.tags.sampledRefs           12                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus.dcache.tags.avgRefs            3                       # Average number of references to valid blocks. ((Count/Count))
=======
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMshrMissLatency::cpu_cluster.cpus.data 17428.428571                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMshrMissLatency::total 17428.428571                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.hits::cpu_cluster.cpus.data      1996568                       # number of WriteReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.hits::total      1996568                       # number of WriteReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.misses::cpu_cluster.cpus.data         1457                       # number of WriteReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.misses::total         1457                       # number of WriteReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.missLatency::cpu_cluster.cpus.data     37453091                       # number of WriteReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.missLatency::total     37453091                       # number of WriteReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.accesses::cpu_cluster.cpus.data      1998025                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteReq.accesses::total      1998025                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteReq.missRate::cpu_cluster.cpus.data     0.000729                       # miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.missRate::total     0.000729                       # miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.avgMissLatency::cpu_cluster.cpus.data 25705.621826                       # average WriteReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.avgMissLatency::total 25705.621826                       # average WriteReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.mshrHits::cpu_cluster.cpus.data         1243                       # number of WriteReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrHits::total         1243                       # number of WriteReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMisses::cpu_cluster.cpus.data          214                       # number of WriteReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMisses::total          214                       # number of WriteReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissLatency::cpu_cluster.cpus.data      6913343                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissLatency::total      6913343                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissRate::cpu_cluster.cpus.data     0.000107                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissRate::total     0.000107                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.avgMshrMissLatency::cpu_cluster.cpus.data 32305.341121                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.avgMshrMissLatency::total 32305.341121                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3268091750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.dcache.tags.tagsInUse   288.952406                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus.dcache.tags.totalRefs           72                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus.dcache.tags.sampledRefs            9                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus.dcache.tags.avgRefs            8                       # Average number of references to valid blocks. ((Count/Count))
>>>>>>> origin/ej3
system.cpu_cluster.cpus.dcache.tags.warmupTick       159000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus.dcache.tags.occupancies::cpu_cluster.cpus.data   288.952406                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.dcache.tags.avgOccs::cpu_cluster.cpus.data     0.564360                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.dcache.tags.avgOccs::total     0.564360                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.dcache.tags.occupanciesTaskId::1024          290                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.dcache.tags.ageTaskId_1024::3          290                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.dcache.tags.ratioOccsTaskId::1024     0.566406                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.dcache.tags.tagAccesses      7990289                       # Number of tag accesses (Count)
system.cpu_cluster.cpus.dcache.tags.dataAccesses      7990289                       # Number of data accesses (Count)
system.cpu_cluster.cpus.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3268091750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.decode.idleCycles      5008716                       # Number of cycles decode is idle (Cycle)
system.cpu_cluster.cpus.decode.blockedCycles        11415                       # Number of cycles decode is blocked (Cycle)
system.cpu_cluster.cpus.decode.runCycles      8001260                       # Number of cycles decode is running (Cycle)
system.cpu_cluster.cpus.decode.unblockCycles          322                       # Number of cycles decode is unblocking (Cycle)
system.cpu_cluster.cpus.decode.squashCycles         1365                       # Number of cycles decode is squashing (Cycle)
system.cpu_cluster.cpus.decode.branchResolved      1000610                       # Number of times decode resolved a branch (Count)
system.cpu_cluster.cpus.decode.branchMispred          161                       # Number of times decode detected a branch misprediction (Count)
system.cpu_cluster.cpus.decode.decodedInsts     14006999                       # Number of instructions handled by decode (Count)
system.cpu_cluster.cpus.decode.squashedInsts         2263                       # Number of squashed instructions handled by decode (Count)
system.cpu_cluster.cpus.executeStats0.numInsts     13997890                       # Number of executed instructions (Count)
system.cpu_cluster.cpus.executeStats0.numNop           32                       # Number of nop insts executed (Count)
system.cpu_cluster.cpus.executeStats0.numBranches      2001459                       # Number of branches executed (Count)
system.cpu_cluster.cpus.executeStats0.numLoadInsts      1997006                       # Number of load instructions executed (Count)
system.cpu_cluster.cpus.executeStats0.numStoreInsts      1998133                       # Number of stores executed (Count)
system.cpu_cluster.cpus.executeStats0.instRate     1.070800                       # Inst execution rate ((Count/Cycle))
system.cpu_cluster.cpus.executeStats0.numCCRegReads      8993319                       # Number of times the CC registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numCCRegWrites      5999289                       # Number of times the CC registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
<<<<<<< HEAD
system.cpu_cluster.cpus.executeStats0.numIntRegReads         7983                       # Number of times the integer registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numIntRegWrites         4567                       # Number of times the integer registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numMemRefs         2081                       # Number of memory refs (Count)
system.cpu_cluster.cpus.executeStats0.numMiscRegReads         1192                       # Number of times the Misc registers were read (Count)
>>>>>>> ej2
=======
system.cpu_cluster.cpus.executeStats0.numIntRegReads     18992124                       # Number of times the integer registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numIntRegWrites      7998654                       # Number of times the integer registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numMemRefs      3995139                       # Number of memory refs (Count)
system.cpu_cluster.cpus.executeStats0.numMiscRegReads      1002204                       # Number of times the Misc registers were read (Count)
>>>>>>> origin/ej3
system.cpu_cluster.cpus.executeStats0.numMiscRegWrites           17                       # Number of times the Misc registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu_cluster.cpus.executeStats0.numVecRegReads          139                       # Number of times the vector registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
<<<<<<< HEAD
<<<<<<< HEAD
system.cpu_cluster.cpus.fetch.predictedBranches          710                       # Number of branches that fetch has predicted taken (Count)
system.cpu_cluster.cpus.fetch.cycles             9882                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu_cluster.cpus.fetch.squashCycles          990                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu_cluster.cpus.fetch.miscStallCycles          332                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu_cluster.cpus.fetch.icacheWaitRetryStallCycles          248                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu_cluster.cpus.fetch.cacheLines         3355                       # Number of cache lines fetched (Count)
system.cpu_cluster.cpus.fetch.icacheSquashes          267                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu_cluster.cpus.fetch.nisnDist::samples        20458                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::mean     0.582413                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::stdev     1.078109                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::0        15021     73.42%     73.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::1         1882      9.20%     82.62% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::2          632      3.09%     85.71% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::3         2923     14.29%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::max_value            3                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::total        20458                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetchStats0.numInsts        10415                       # Number of instructions fetched (thread level) (Count)
system.cpu_cluster.cpus.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu_cluster.cpus.fetchStats0.fetchRate     0.150995                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu_cluster.cpus.fetchStats0.numBranches         2324                       # Number of branches fetched (Count)
system.cpu_cluster.cpus.fetchStats0.branchRate     0.033693                       # Number of branch fetches per cycle (Ratio)
system.cpu_cluster.cpus.fetchStats0.icacheStallCycles         9501                       # ICache total stall cycles (Cycle)
system.cpu_cluster.cpus.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu_cluster.cpus.icache.demandHits::cpu_cluster.cpus.inst         3003                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.icache.demandHits::total         3003                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.icache.overallHits::cpu_cluster.cpus.inst         3003                       # number of overall hits (Count)
system.cpu_cluster.cpus.icache.overallHits::total         3003                       # number of overall hits (Count)
=======
system.cpu_cluster.cpus.fetch.predictedBranches          733                       # Number of branches that fetch has predicted taken (Count)
system.cpu_cluster.cpus.fetch.cycles             8529                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu_cluster.cpus.fetch.squashCycles          958                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu_cluster.cpus.fetch.miscStallCycles          249                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu_cluster.cpus.fetch.icacheWaitRetryStallCycles          360                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu_cluster.cpus.fetch.cacheLines         3294                       # Number of cache lines fetched (Count)
system.cpu_cluster.cpus.fetch.icacheSquashes          242                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu_cluster.cpus.fetch.nisnDist::samples        19906                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::mean     0.588114                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::stdev     1.080762                       # Number of instructions fetched each cycle (Total) (Count)
=======
system.cpu_cluster.cpus.fetch.predictedBranches      1001726                       # Number of branches that fetch has predicted taken (Count)
system.cpu_cluster.cpus.fetch.cycles          8010097                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu_cluster.cpus.fetch.squashCycles         3038                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu_cluster.cpus.fetch.miscStallCycles          224                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu_cluster.cpus.fetch.icacheWaitRetryStallCycles          310                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu_cluster.cpus.fetch.cacheLines      5004426                       # Number of cache lines fetched (Count)
system.cpu_cluster.cpus.fetch.icacheSquashes         1276                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu_cluster.cpus.fetch.nisnDist::samples     13023078                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::mean     1.075872                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::stdev     1.140988                       # Number of instructions fetched each cycle (Total) (Count)
>>>>>>> origin/ej3
system.cpu_cluster.cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::0      5018516     38.54%     38.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::1      4999955     38.39%     76.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::2         2612      0.02%     76.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::3      3001995     23.05%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::max_value            3                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::total     13023078                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetchStats0.numInsts     14009600                       # Number of instructions fetched (thread level) (Count)
system.cpu_cluster.cpus.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu_cluster.cpus.fetchStats0.fetchRate     1.071696                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu_cluster.cpus.fetchStats0.numBranches      2003352                       # Number of branches fetched (Count)
system.cpu_cluster.cpus.fetchStats0.branchRate     0.153251                       # Number of branch fetches per cycle (Ratio)
system.cpu_cluster.cpus.fetchStats0.icacheStallCycles      5010928                       # ICache total stall cycles (Cycle)
system.cpu_cluster.cpus.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
<<<<<<< HEAD
system.cpu_cluster.cpus.icache.demandHits::cpu_cluster.cpus.inst         2943                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.icache.demandHits::total         2943                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.icache.overallHits::cpu_cluster.cpus.inst         2943                       # number of overall hits (Count)
system.cpu_cluster.cpus.icache.overallHits::total         2943                       # number of overall hits (Count)
>>>>>>> ej2
system.cpu_cluster.cpus.icache.demandMisses::cpu_cluster.cpus.inst          350                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.icache.demandMisses::total          350                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.icache.overallMisses::cpu_cluster.cpus.inst          350                       # number of overall misses (Count)
system.cpu_cluster.cpus.icache.overallMisses::total          350                       # number of overall misses (Count)
<<<<<<< HEAD
system.cpu_cluster.cpus.icache.demandMissLatency::cpu_cluster.cpus.inst     21524244                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMissLatency::total     21524244                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMissLatency::cpu_cluster.cpus.inst     21524244                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMissLatency::total     21524244                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandAccesses::cpu_cluster.cpus.inst         3353                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.demandAccesses::total         3353                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.overallAccesses::cpu_cluster.cpus.inst         3353                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.overallAccesses::total         3353                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.demandMissRate::cpu_cluster.cpus.inst     0.104384                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.demandMissRate::total     0.104384                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMissRate::cpu_cluster.cpus.inst     0.104384                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMissRate::total     0.104384                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.demandAvgMissLatency::cpu_cluster.cpus.inst 61497.840000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.icache.demandAvgMissLatency::total 61497.840000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMissLatency::cpu_cluster.cpus.inst 61497.840000                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMissLatency::total 61497.840000                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.blockedCycles::no_mshrs        12992                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.icache.blockedCauses::no_mshrs           70                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.icache.avgBlocked::no_mshrs   185.600000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.icache.writebacks::writebacks           40                       # number of writebacks (Count)
system.cpu_cluster.cpus.icache.writebacks::total           40                       # number of writebacks (Count)
system.cpu_cluster.cpus.icache.demandMshrHits::cpu_cluster.cpus.inst           72                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.icache.demandMshrHits::total           72                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.icache.overallMshrHits::cpu_cluster.cpus.inst           72                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.icache.overallMshrHits::total           72                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.icache.demandMshrMisses::cpu_cluster.cpus.inst          278                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.icache.demandMshrMisses::total          278                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.icache.overallMshrMisses::cpu_cluster.cpus.inst          278                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.icache.overallMshrMisses::total          278                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.icache.demandMshrMissLatency::cpu_cluster.cpus.inst     18008494                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMshrMissLatency::total     18008494                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMshrMissLatency::cpu_cluster.cpus.inst     18008494                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMshrMissLatency::total     18008494                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMshrMissRate::cpu_cluster.cpus.inst     0.082911                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.demandMshrMissRate::total     0.082911                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMshrMissRate::cpu_cluster.cpus.inst     0.082911                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMshrMissRate::total     0.082911                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.demandAvgMshrMissLatency::cpu_cluster.cpus.inst 64778.755396                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.demandAvgMshrMissLatency::total 64778.755396                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMshrMissLatency::cpu_cluster.cpus.inst 64778.755396                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMshrMissLatency::total 64778.755396                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.replacements           40                       # number of replacements (Count)
system.cpu_cluster.cpus.icache.ReadReq.hits::cpu_cluster.cpus.inst         3003                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.hits::total         3003                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.misses::cpu_cluster.cpus.inst          350                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.misses::total          350                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.missLatency::cpu_cluster.cpus.inst     21524244                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.missLatency::total     21524244                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.accesses::cpu_cluster.cpus.inst         3353                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.icache.ReadReq.accesses::total         3353                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.icache.ReadReq.missRate::cpu_cluster.cpus.inst     0.104384                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.missRate::total     0.104384                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.avgMissLatency::cpu_cluster.cpus.inst 61497.840000                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.avgMissLatency::total 61497.840000                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.mshrHits::cpu_cluster.cpus.inst           72                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrHits::total           72                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMisses::cpu_cluster.cpus.inst          278                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMisses::total          278                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissLatency::cpu_cluster.cpus.inst     18008494                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissLatency::total     18008494                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissRate::cpu_cluster.cpus.inst     0.082911                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissRate::total     0.082911                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.inst 64778.755396                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.avgMshrMissLatency::total 64778.755396                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.power_state.pwrStateResidencyTicks::UNDEFINED     17243750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.icache.tags.tagsInUse   130.481485                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus.icache.tags.totalRefs          437                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus.icache.tags.sampledRefs           40                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus.icache.tags.avgRefs    10.925000                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus.icache.tags.warmupTick        81000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus.icache.tags.occupancies::cpu_cluster.cpus.inst   130.481485                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.icache.tags.avgOccs::cpu_cluster.cpus.inst     0.254847                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.icache.tags.avgOccs::total     0.254847                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.icache.tags.occupanciesTaskId::1024          238                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::0          151                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::1           87                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ratioOccsTaskId::1024     0.464844                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.icache.tags.tagAccesses         6984                       # Number of tag accesses (Count)
system.cpu_cluster.cpus.icache.tags.dataAccesses         6984                       # Number of data accesses (Count)
system.cpu_cluster.cpus.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     17243750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.iew.idleCycles              0                       # Number of cycles IEW is idle (Cycle)
system.cpu_cluster.cpus.iew.squashCycles          346                       # Number of cycles IEW is squashing (Cycle)
system.cpu_cluster.cpus.iew.blockCycles           108                       # Number of cycles IEW is blocking (Cycle)
system.cpu_cluster.cpus.iew.unblockCycles           19                       # Number of cycles IEW is unblocking (Cycle)
system.cpu_cluster.cpus.iew.dispatchedInsts         8632                       # Number of instructions dispatched to IQ (Count)
system.cpu_cluster.cpus.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu_cluster.cpus.iew.dispLoadInsts         1125                       # Number of dispatched load instructions (Count)
system.cpu_cluster.cpus.iew.dispStoreInsts         1256                       # Number of dispatched store instructions (Count)
system.cpu_cluster.cpus.iew.dispNonSpecInsts           26                       # Number of dispatched non-speculative instructions (Count)
=======
system.cpu_cluster.cpus.icache.demandMissLatency::cpu_cluster.cpus.inst     21700994                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMissLatency::total     21700994                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMissLatency::cpu_cluster.cpus.inst     21700994                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMissLatency::total     21700994                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandAccesses::cpu_cluster.cpus.inst         3293                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.demandAccesses::total         3293                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.overallAccesses::cpu_cluster.cpus.inst         3293                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.overallAccesses::total         3293                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.demandMissRate::cpu_cluster.cpus.inst     0.106286                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.demandMissRate::total     0.106286                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMissRate::cpu_cluster.cpus.inst     0.106286                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMissRate::total     0.106286                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.demandAvgMissLatency::cpu_cluster.cpus.inst 62002.840000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.icache.demandAvgMissLatency::total 62002.840000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMissLatency::cpu_cluster.cpus.inst 62002.840000                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMissLatency::total 62002.840000                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.blockedCycles::no_mshrs        12085                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
=======
system.cpu_cluster.cpus.icache.demandHits::cpu_cluster.cpus.inst      5004068                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.icache.demandHits::total      5004068                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.icache.overallHits::cpu_cluster.cpus.inst      5004068                       # number of overall hits (Count)
system.cpu_cluster.cpus.icache.overallHits::total      5004068                       # number of overall hits (Count)
system.cpu_cluster.cpus.icache.demandMisses::cpu_cluster.cpus.inst          356                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.icache.demandMisses::total          356                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.icache.overallMisses::cpu_cluster.cpus.inst          356                       # number of overall misses (Count)
system.cpu_cluster.cpus.icache.overallMisses::total          356                       # number of overall misses (Count)
system.cpu_cluster.cpus.icache.demandMissLatency::cpu_cluster.cpus.inst     21853239                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMissLatency::total     21853239                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMissLatency::cpu_cluster.cpus.inst     21853239                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMissLatency::total     21853239                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandAccesses::cpu_cluster.cpus.inst      5004424                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.demandAccesses::total      5004424                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.overallAccesses::cpu_cluster.cpus.inst      5004424                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.overallAccesses::total      5004424                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.demandMissRate::cpu_cluster.cpus.inst     0.000071                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.demandMissRate::total     0.000071                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMissRate::cpu_cluster.cpus.inst     0.000071                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMissRate::total     0.000071                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.demandAvgMissLatency::cpu_cluster.cpus.inst 61385.502809                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.icache.demandAvgMissLatency::total 61385.502809                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMissLatency::cpu_cluster.cpus.inst 61385.502809                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMissLatency::total 61385.502809                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.blockedCycles::no_mshrs        11933                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.icache.blockedCycles::no_targets           98                       # number of cycles access was blocked (Cycle)
>>>>>>> origin/ej3
system.cpu_cluster.cpus.icache.blockedCauses::no_mshrs           74                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.icache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.icache.avgBlocked::no_mshrs   161.256757                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.icache.avgBlocked::no_targets           98                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.icache.writebacks::writebacks           40                       # number of writebacks (Count)
system.cpu_cluster.cpus.icache.writebacks::total           40                       # number of writebacks (Count)
system.cpu_cluster.cpus.icache.demandMshrHits::cpu_cluster.cpus.inst           79                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.icache.demandMshrHits::total           79                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.icache.overallMshrHits::cpu_cluster.cpus.inst           79                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.icache.overallMshrHits::total           79                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.icache.demandMshrMisses::cpu_cluster.cpus.inst          277                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.icache.demandMshrMisses::total          277                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.icache.overallMshrMisses::cpu_cluster.cpus.inst          277                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.icache.overallMshrMisses::total          277                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.icache.demandMshrMissLatency::cpu_cluster.cpus.inst     17842239                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMshrMissLatency::total     17842239                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMshrMissLatency::cpu_cluster.cpus.inst     17842239                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMshrMissLatency::total     17842239                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMshrMissRate::cpu_cluster.cpus.inst     0.000055                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.demandMshrMissRate::total     0.000055                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMshrMissRate::cpu_cluster.cpus.inst     0.000055                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMshrMissRate::total     0.000055                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.demandAvgMshrMissLatency::cpu_cluster.cpus.inst 64412.415162                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.demandAvgMshrMissLatency::total 64412.415162                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMshrMissLatency::cpu_cluster.cpus.inst 64412.415162                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMshrMissLatency::total 64412.415162                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.replacements           40                       # number of replacements (Count)
system.cpu_cluster.cpus.icache.ReadReq.hits::cpu_cluster.cpus.inst      5004068                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.hits::total      5004068                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.misses::cpu_cluster.cpus.inst          356                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.misses::total          356                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.missLatency::cpu_cluster.cpus.inst     21853239                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.missLatency::total     21853239                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.accesses::cpu_cluster.cpus.inst      5004424                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.icache.ReadReq.accesses::total      5004424                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.icache.ReadReq.missRate::cpu_cluster.cpus.inst     0.000071                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.missRate::total     0.000071                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.avgMissLatency::cpu_cluster.cpus.inst 61385.502809                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.avgMissLatency::total 61385.502809                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.mshrHits::cpu_cluster.cpus.inst           79                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrHits::total           79                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMisses::cpu_cluster.cpus.inst          277                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMisses::total          277                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissLatency::cpu_cluster.cpus.inst     17842239                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissLatency::total     17842239                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissRate::cpu_cluster.cpus.inst     0.000055                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissRate::total     0.000055                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.inst 64412.415162                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.avgMshrMissLatency::total 64412.415162                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3268091750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.icache.tags.tagsInUse   235.447241                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus.icache.tags.totalRefs          522                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus.icache.tags.sampledRefs           40                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus.icache.tags.avgRefs    13.050000                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus.icache.tags.warmupTick        81000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus.icache.tags.occupancies::cpu_cluster.cpus.inst   235.447241                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.icache.tags.avgOccs::cpu_cluster.cpus.inst     0.459858                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.icache.tags.avgOccs::total     0.459858                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.icache.tags.occupanciesTaskId::1024          237                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::0            1                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::3          236                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ratioOccsTaskId::1024     0.462891                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.icache.tags.tagAccesses     10009125                       # Number of tag accesses (Count)
system.cpu_cluster.cpus.icache.tags.dataAccesses     10009125                       # Number of data accesses (Count)
system.cpu_cluster.cpus.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3268091750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.iew.idleCycles              0                       # Number of cycles IEW is idle (Cycle)
system.cpu_cluster.cpus.iew.squashCycles         1365                       # Number of cycles IEW is squashing (Cycle)
system.cpu_cluster.cpus.iew.blockCycles           107                       # Number of cycles IEW is blocking (Cycle)
system.cpu_cluster.cpus.iew.unblockCycles           29                       # Number of cycles IEW is unblocking (Cycle)
system.cpu_cluster.cpus.iew.dispatchedInsts     14001833                       # Number of instructions dispatched to IQ (Count)
system.cpu_cluster.cpus.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
<<<<<<< HEAD
system.cpu_cluster.cpus.iew.dispLoadInsts         1106                       # Number of dispatched load instructions (Count)
system.cpu_cluster.cpus.iew.dispStoreInsts         1248                       # Number of dispatched store instructions (Count)
system.cpu_cluster.cpus.iew.dispNonSpecInsts           23                       # Number of dispatched non-speculative instructions (Count)
>>>>>>> ej2
system.cpu_cluster.cpus.iew.iqFullEvents            0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu_cluster.cpus.iew.lsqFullEvents           22                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu_cluster.cpus.iew.memOrderViolationEvents            2                       # Number of memory order violations (Count)
<<<<<<< HEAD
system.cpu_cluster.cpus.iew.predictedTakenIncorrect           36                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu_cluster.cpus.iew.predictedNotTakenIncorrect          318                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu_cluster.cpus.iew.branchMispredicts          354                       # Number of branch mispredicts detected at execute (Count)
system.cpu_cluster.cpus.iew.instsToCommit         7619                       # Cumulative count of insts sent to commit (Count)
system.cpu_cluster.cpus.iew.writebackCount         7533                       # Cumulative count of insts written-back (Count)
system.cpu_cluster.cpus.iew.producerInst         3107                       # Number of instructions producing a value (Count)
system.cpu_cluster.cpus.iew.consumerInst         5618                       # Number of instructions consuming a value (Count)
system.cpu_cluster.cpus.iew.wbRate           0.109212                       # Insts written-back per cycle ((Count/Cycle))
system.cpu_cluster.cpus.iew.wbFanout         0.553044                       # Average fanout of values written-back ((Count/Count))
system.cpu_cluster.cpus.lsq0.forwLoads              9                       # Number of loads that had data forwarded from stores (Count)
system.cpu_cluster.cpus.lsq0.squashedLoads          392                       # Number of loads squashed (Count)
system.cpu_cluster.cpus.lsq0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu_cluster.cpus.lsq0.memOrderViolation            2                       # Number of memory ordering violations (Count)
system.cpu_cluster.cpus.lsq0.squashedStores          222                       # Number of stores squashed (Count)
system.cpu_cluster.cpus.lsq0.rescheduledLoads            3                       # Number of loads that were rescheduled (Count)
system.cpu_cluster.cpus.lsq0.blockedByCache           44                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu_cluster.cpus.lsq0.loadToUse::samples          725                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::mean    32.485517                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::stdev    82.278189                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::0-9          634     87.45%     87.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::10-19            4      0.55%     88.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::20-29            4      0.55%     88.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::40-49            2      0.28%     88.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::90-99            2      0.28%     89.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::100-109            1      0.14%     89.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::110-119            1      0.14%     89.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::120-129            2      0.28%     89.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::140-149            1      0.14%     89.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::170-179            1      0.14%     89.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::190-199            1      0.14%     90.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::200-209            2      0.28%     90.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::210-219            2      0.28%     90.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::220-229            4      0.55%     91.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::230-239           20      2.76%     93.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::240-249            3      0.41%     94.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::250-259            8      1.10%     95.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::260-269            5      0.69%     96.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::280-289            1      0.14%     96.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::290-299            8      1.10%     97.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::overflows           19      2.62%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::min_value            3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::max_value          369                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::total          725                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
=======
system.cpu_cluster.cpus.iew.predictedTakenIncorrect           34                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu_cluster.cpus.iew.predictedNotTakenIncorrect          301                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu_cluster.cpus.iew.branchMispredicts          335                       # Number of branch mispredicts detected at execute (Count)
system.cpu_cluster.cpus.iew.instsToCommit         7632                       # Cumulative count of insts sent to commit (Count)
system.cpu_cluster.cpus.iew.writebackCount         7550                       # Cumulative count of insts written-back (Count)
system.cpu_cluster.cpus.iew.producerInst         3117                       # Number of instructions producing a value (Count)
system.cpu_cluster.cpus.iew.consumerInst         5697                       # Number of instructions consuming a value (Count)
system.cpu_cluster.cpus.iew.wbRate           0.108627                       # Insts written-back per cycle ((Count/Cycle))
system.cpu_cluster.cpus.iew.wbFanout         0.547130                       # Average fanout of values written-back ((Count/Count))
system.cpu_cluster.cpus.lsq0.forwLoads              8                       # Number of loads that had data forwarded from stores (Count)
system.cpu_cluster.cpus.lsq0.squashedLoads          367                       # Number of loads squashed (Count)
=======
system.cpu_cluster.cpus.iew.dispLoadInsts      1999139                       # Number of dispatched load instructions (Count)
system.cpu_cluster.cpus.iew.dispStoreInsts      1998281                       # Number of dispatched store instructions (Count)
system.cpu_cluster.cpus.iew.dispNonSpecInsts           24                       # Number of dispatched non-speculative instructions (Count)
system.cpu_cluster.cpus.iew.iqFullEvents            0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu_cluster.cpus.iew.lsqFullEvents           29                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu_cluster.cpus.iew.memOrderViolationEvents            4                       # Number of memory order violations (Count)
system.cpu_cluster.cpus.iew.predictedTakenIncorrect           44                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu_cluster.cpus.iew.predictedNotTakenIncorrect         1334                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu_cluster.cpus.iew.branchMispredicts         1378                       # Number of branch mispredicts detected at execute (Count)
system.cpu_cluster.cpus.iew.instsToCommit     13997764                       # Cumulative count of insts sent to commit (Count)
system.cpu_cluster.cpus.iew.writebackCount     13997678                       # Cumulative count of insts written-back (Count)
system.cpu_cluster.cpus.iew.producerInst      6997953                       # Number of instructions producing a value (Count)
system.cpu_cluster.cpus.iew.consumerInst     15985586                       # Number of instructions consuming a value (Count)
system.cpu_cluster.cpus.iew.wbRate           1.070784                       # Insts written-back per cycle ((Count/Cycle))
system.cpu_cluster.cpus.iew.wbFanout         0.437766                       # Average fanout of values written-back ((Count/Count))
system.cpu_cluster.cpus.lsq0.forwLoads             10                       # Number of loads that had data forwarded from stores (Count)
system.cpu_cluster.cpus.lsq0.squashedLoads         2391                       # Number of loads squashed (Count)
>>>>>>> origin/ej3
system.cpu_cluster.cpus.lsq0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu_cluster.cpus.lsq0.memOrderViolation            4                       # Number of memory ordering violations (Count)
system.cpu_cluster.cpus.lsq0.squashedStores          245                       # Number of stores squashed (Count)
system.cpu_cluster.cpus.lsq0.rescheduledLoads            3                       # Number of loads that were rescheduled (Count)
system.cpu_cluster.cpus.lsq0.blockedByCache          170                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu_cluster.cpus.lsq0.loadToUse::samples      1996740                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::mean     4.010816                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::stdev     1.699224                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::0-9      1996644    100.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::10-19            4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::20-29            4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::30-39            2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::50-59            3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::80-89            2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::120-129            1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::130-139            1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::170-179            2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::190-199            1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::200-209            5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::220-229            4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::230-239           25      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::240-249            4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::250-259            8      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::260-269            1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::270-279            1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::280-289            1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::290-299            7      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::overflows           20      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::min_value            3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
<<<<<<< HEAD
system.cpu_cluster.cpus.lsq0.loadToUse::max_value          537                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::total          731                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
>>>>>>> ej2
=======
system.cpu_cluster.cpus.lsq0.loadToUse::max_value          378                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::total      1996740                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
>>>>>>> origin/ej3
system.cpu_cluster.cpus.mmu.alignFaults             0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu_cluster.cpus.mmu.prefetchFaults            0                       # Number of MMU faults due to prefetch (Count)
system.cpu_cluster.cpus.mmu.domainFaults            0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu_cluster.cpus.mmu.permsFaults             0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu_cluster.cpus.mmu.dtb.readHits            0                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.dtb.readMisses            0                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.dtb.writeHits            0                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.dtb.writeMisses            0                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.dtb.inserts             0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.dtb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.dtb.readAccesses            0                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.dtb.hits                0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.dtb.misses              0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
<<<<<<< HEAD
<<<<<<< HEAD
system.cpu_cluster.cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     17243750                       # Cumulative time (in ticks) in various power states (Tick)
=======
system.cpu_cluster.cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     17375750                       # Cumulative time (in ticks) in various power states (Tick)
>>>>>>> ej2
=======
system.cpu_cluster.cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   3268091750                       # Cumulative time (in ticks) in various power states (Tick)
>>>>>>> origin/ej3
system.cpu_cluster.cpus.mmu.itb.instHits            0                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.itb.instMisses            0                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.itb.inserts             0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.itb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.itb.instAccesses            0                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.itb.hits                0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.itb.misses              0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
<<<<<<< HEAD
<<<<<<< HEAD
system.cpu_cluster.cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     17243750                       # Cumulative time (in ticks) in various power states (Tick)
=======
system.cpu_cluster.cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     17375750                       # Cumulative time (in ticks) in various power states (Tick)
>>>>>>> ej2
=======
system.cpu_cluster.cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   3268091750                       # Cumulative time (in ticks) in various power states (Tick)
>>>>>>> origin/ej3
system.cpu_cluster.cpus.mmu.l2_shared.instHits            0                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instMisses            0                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.l2_shared.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.l2_shared.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instAccesses            0                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readHits            0                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readMisses            0                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeHits            0                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeMisses            0                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readAccesses            0                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
<<<<<<< HEAD
<<<<<<< HEAD
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     17243750                       # Cumulative time (in ticks) in various power states (Tick)
=======
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     17375750                       # Cumulative time (in ticks) in various power states (Tick)
>>>>>>> ej2
=======
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   3268091750                       # Cumulative time (in ticks) in various power states (Tick)
>>>>>>> origin/ej3
system.cpu_cluster.cpus.mmu.stage2_itb.instHits            0                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.instMisses            0                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.instAccesses            0                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
<<<<<<< HEAD
<<<<<<< HEAD
system.cpu_cluster.cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     17243750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.power_state.pwrStateResidencyTicks::ON     17243750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.rename.squashCycles          346                       # Number of cycles rename is squashing (Cycle)
system.cpu_cluster.cpus.rename.idleCycles         9693                       # Number of cycles rename is idle (Cycle)
system.cpu_cluster.cpus.rename.blockCycles          528                       # Number of cycles rename is blocking (Cycle)
system.cpu_cluster.cpus.rename.serializeStallCycles         2503                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu_cluster.cpus.rename.runCycles         4072                       # Number of cycles rename is running (Cycle)
system.cpu_cluster.cpus.rename.unblockCycles         3316                       # Number of cycles rename is unblocking (Cycle)
system.cpu_cluster.cpus.rename.renamedInsts         8969                       # Number of instructions processed by rename (Count)
system.cpu_cluster.cpus.rename.squashedInsts          331                       # Number of squashed instructions processed by rename (Count)
system.cpu_cluster.cpus.rename.ROBFullEvents           15                       # Number of times rename has blocked due to ROB full (Count)
system.cpu_cluster.cpus.rename.LQFullEvents          429                       # Number of times rename has blocked due to LQ full (Count)
system.cpu_cluster.cpus.rename.SQFullEvents         2788                       # Number of times rename has blocked due to SQ full (Count)
system.cpu_cluster.cpus.rename.renamedOperands         8912                       # Number of destination operands rename has renamed (Count)
system.cpu_cluster.cpus.rename.lookups          12933                       # Number of register rename lookups that rename has made (Count)
system.cpu_cluster.cpus.rename.intLookups         9220                       # Number of integer rename lookups (Count)
system.cpu_cluster.cpus.rename.vecLookups           96                       # Number of vector rename lookups (Count)
system.cpu_cluster.cpus.rename.committedMaps         6264                       # Number of HB maps that are committed (Count)
system.cpu_cluster.cpus.rename.undoneMaps         2643                       # Number of HB maps that are undone due to squashing (Count)
system.cpu_cluster.cpus.rename.serializing           37                       # count of serializing insts renamed (Count)
system.cpu_cluster.cpus.rename.tempSerializing           15                       # count of temporary serializing insts renamed (Count)
system.cpu_cluster.cpus.rename.skidInsts          447                       # count of insts added to the skid buffer (Count)
system.cpu_cluster.cpus.rob.reads               28062                       # The number of ROB reads (Count)
system.cpu_cluster.cpus.rob.writes              16951                       # The number of ROB writes (Count)
system.cpu_cluster.cpus.thread_0.numInsts         5367                       # Number of Instructions committed (Count)
system.cpu_cluster.cpus.thread_0.numOps          6345                       # Number of Ops committed (Count)
system.cpu_cluster.cpus.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.cpu_cluster.cpus.workload.numSyscalls            7                       # Number of system calls (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.inst            8                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.data            5                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::total            13                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.inst            8                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.data            5                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::total           13                       # number of overall hits (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.inst          270                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.data          133                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::total          403                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.inst          270                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.data          133                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::total          403                       # number of overall misses (Count)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.inst     17764750                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.data      9033750                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::total     26798500                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.inst     17764750                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.data      9033750                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::total     26798500                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.inst          278                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.data          138                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::total          416                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.inst          278                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.data          138                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::total          416                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.inst     0.971223                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.data     0.963768                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::total     0.968750                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.inst     0.971223                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.data     0.963768                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::total     0.968750                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.inst 65795.370370                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.data 67922.932331                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::total 66497.518610                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.inst 65795.370370                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.data 67922.932331                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::total 66497.518610                       # average overall miss latency ((Tick/Count))
=======
system.cpu_cluster.cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     17375750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.power_state.pwrStateResidencyTicks::ON     17375750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.rename.squashCycles          331                       # Number of cycles rename is squashing (Cycle)
system.cpu_cluster.cpus.rename.idleCycles        10030                       # Number of cycles rename is idle (Cycle)
system.cpu_cluster.cpus.rename.blockCycles          429                       # Number of cycles rename is blocking (Cycle)
system.cpu_cluster.cpus.rename.serializeStallCycles         2058                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu_cluster.cpus.rename.runCycles         4101                       # Number of cycles rename is running (Cycle)
system.cpu_cluster.cpus.rename.unblockCycles         2957                       # Number of cycles rename is unblocking (Cycle)
system.cpu_cluster.cpus.rename.renamedInsts         8987                       # Number of instructions processed by rename (Count)
system.cpu_cluster.cpus.rename.squashedInsts          350                       # Number of squashed instructions processed by rename (Count)
system.cpu_cluster.cpus.rename.ROBFullEvents           15                       # Number of times rename has blocked due to ROB full (Count)
system.cpu_cluster.cpus.rename.SQFullEvents         2848                       # Number of times rename has blocked due to SQ full (Count)
system.cpu_cluster.cpus.rename.renamedOperands         8922                       # Number of destination operands rename has renamed (Count)
system.cpu_cluster.cpus.rename.lookups          12984                       # Number of register rename lookups that rename has made (Count)
system.cpu_cluster.cpus.rename.intLookups         9227                       # Number of integer rename lookups (Count)
system.cpu_cluster.cpus.rename.vecLookups          111                       # Number of vector rename lookups (Count)
system.cpu_cluster.cpus.rename.committedMaps         6343                       # Number of HB maps that are committed (Count)
system.cpu_cluster.cpus.rename.undoneMaps         2574                       # Number of HB maps that are undone due to squashing (Count)
system.cpu_cluster.cpus.rename.serializing           35                       # count of serializing insts renamed (Count)
system.cpu_cluster.cpus.rename.tempSerializing           14                       # count of temporary serializing insts renamed (Count)
system.cpu_cluster.cpus.rename.skidInsts          382                       # count of insts added to the skid buffer (Count)
system.cpu_cluster.cpus.rob.reads               27542                       # The number of ROB reads (Count)
system.cpu_cluster.cpus.rob.writes              16956                       # The number of ROB writes (Count)
system.cpu_cluster.cpus.thread_0.numInsts         5424                       # Number of Instructions committed (Count)
system.cpu_cluster.cpus.thread_0.numOps          6405                       # Number of Ops committed (Count)
=======
system.cpu_cluster.cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   3268091750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.power_state.pwrStateResidencyTicks::ON   3268091750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.rename.squashCycles         1365                       # Number of cycles rename is squashing (Cycle)
system.cpu_cluster.cpus.rename.idleCycles      5010673                       # Number of cycles rename is idle (Cycle)
system.cpu_cluster.cpus.rename.blockCycles          327                       # Number of cycles rename is blocking (Cycle)
system.cpu_cluster.cpus.rename.serializeStallCycles         2766                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu_cluster.cpus.rename.runCycles      7999623                       # Number of cycles rename is running (Cycle)
system.cpu_cluster.cpus.rename.unblockCycles         8324                       # Number of cycles rename is unblocking (Cycle)
system.cpu_cluster.cpus.rename.renamedInsts     14003191                       # Number of instructions processed by rename (Count)
system.cpu_cluster.cpus.rename.squashedInsts         3399                       # Number of squashed instructions processed by rename (Count)
system.cpu_cluster.cpus.rename.ROBFullEvents           10                       # Number of times rename has blocked due to ROB full (Count)
system.cpu_cluster.cpus.rename.SQFullEvents         8222                       # Number of times rename has blocked due to SQ full (Count)
system.cpu_cluster.cpus.rename.renamedOperands     16006130                       # Number of destination operands rename has renamed (Count)
system.cpu_cluster.cpus.rename.lookups       29998283                       # Number of register rename lookups that rename has made (Count)
system.cpu_cluster.cpus.rename.intLookups     18999462                       # Number of integer rename lookups (Count)
system.cpu_cluster.cpus.rename.vecLookups          119                       # Number of vector rename lookups (Count)
system.cpu_cluster.cpus.rename.committedMaps     15994380                       # Number of HB maps that are committed (Count)
system.cpu_cluster.cpus.rename.undoneMaps        11745                       # Number of HB maps that are undone due to squashing (Count)
system.cpu_cluster.cpus.rename.serializing           38                       # count of serializing insts renamed (Count)
system.cpu_cluster.cpus.rename.tempSerializing           15                       # count of temporary serializing insts renamed (Count)
system.cpu_cluster.cpus.rename.skidInsts          629                       # count of insts added to the skid buffer (Count)
system.cpu_cluster.cpus.rob.reads            27019818                       # The number of ROB reads (Count)
system.cpu_cluster.cpus.rob.writes           27998271                       # The number of ROB writes (Count)
system.cpu_cluster.cpus.thread_0.numInsts     13993456                       # Number of Instructions committed (Count)
system.cpu_cluster.cpus.thread_0.numOps      13994437                       # Number of Ops committed (Count)
>>>>>>> origin/ej3
system.cpu_cluster.cpus.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.cpu_cluster.cpus.workload.numSyscalls            7                       # Number of system calls (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.inst            5                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.data            4                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::total             9                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.inst            5                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.data            4                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::total            9                       # number of overall hits (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.inst          272                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.data          136                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::total          408                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.inst          272                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.data          136                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::total          408                       # number of overall misses (Count)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.inst     17610750                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.data      9147500                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::total     26758250                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.inst     17610750                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.data      9147500                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::total     26758250                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.inst          277                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.data          140                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::total          417                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.inst          277                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.data          140                       # number of overall (read+write) accesses (Count)
<<<<<<< HEAD
system.cpu_cluster.l2.overallAccesses::total          420                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.inst     0.971429                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.data     0.957143                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::total     0.966667                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.inst     0.971429                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.data     0.957143                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::total     0.966667                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.inst 65649.816176                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.data 68345.149254                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::total 66539.408867                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.inst 65649.816176                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.data 68345.149254                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::total 66539.408867                       # average overall miss latency ((Tick/Count))
>>>>>>> ej2
=======
system.cpu_cluster.l2.overallAccesses::total          417                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.inst     0.981949                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.data     0.971429                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::total     0.978417                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.inst     0.981949                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.data     0.971429                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::total     0.978417                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.inst 64745.404412                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.data 67261.029412                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::total 65583.946078                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.inst 64745.404412                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.data 67261.029412                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::total 65583.946078                       # average overall miss latency ((Tick/Count))
>>>>>>> origin/ej3
system.cpu_cluster.l2.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.l2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.l2.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu_cluster.l2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu_cluster.l2.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.l2.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
<<<<<<< HEAD
system.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus.data            1                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.l2.demandMshrHits::total            1                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus.data            1                       # number of overall MSHR hits (Count)
system.cpu_cluster.l2.overallMshrHits::total            1                       # number of overall MSHR hits (Count)
<<<<<<< HEAD
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.inst          270                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.data          132                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::total          402                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.inst          270                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.data          132                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.l2.prefetcher           12                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::total          414                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.inst     16752250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.data      8535000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::total     25287250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.inst     16752250                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.data      8535000                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.l2.prefetcher       498487                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::total     25785737                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.inst     0.971223                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.data     0.956522                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::total     0.966346                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.inst     0.971223                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.data     0.956522                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.l2.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::total     0.995192                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.inst 62045.370370                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.data 64659.090909                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::total 62903.606965                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.inst 62045.370370                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.data 64659.090909                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.l2.prefetcher 41540.583333                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::total 62284.388889                       # average overall mshr miss latency ((Tick/Count))
=======
=======
>>>>>>> origin/ej3
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.inst          272                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.data          136                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::total          408                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.inst          272                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.data          136                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.l2.prefetcher           11                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::total          419                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.inst     16590750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.data      8637500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::total     25228250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.inst     16590750                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.data      8637500                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.l2.prefetcher       430488                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::total     25658738                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.inst     0.981949                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.data     0.971429                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::total     0.978417                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.inst     0.981949                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.data     0.971429                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.l2.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
<<<<<<< HEAD
system.cpu_cluster.l2.overallMshrMissRate::total     0.992857                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.inst 61899.816176                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.data 65080.827068                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::total 62944.444444                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.inst 61899.816176                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.data 65080.827068                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.l2.prefetcher 40540.583333                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::total 62299.729017                       # average overall mshr miss latency ((Tick/Count))
>>>>>>> ej2
system.cpu_cluster.l2.replacements                  0                       # number of replacements (Count)
system.cpu_cluster.l2.HardPFReq.mshrMisses::cpu_cluster.l2.prefetcher           12                       # number of HardPFReq MSHR misses (Count)
system.cpu_cluster.l2.HardPFReq.mshrMisses::total           12                       # number of HardPFReq MSHR misses (Count)
system.cpu_cluster.l2.HardPFReq.mshrMissLatency::cpu_cluster.l2.prefetcher       498487                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.HardPFReq.mshrMissLatency::total       498487                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.HardPFReq.mshrMissRate::cpu_cluster.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu_cluster.l2.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
<<<<<<< HEAD
system.cpu_cluster.l2.HardPFReq.avgMshrMissLatency::cpu_cluster.l2.prefetcher 41540.583333                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.HardPFReq.avgMshrMissLatency::total 41540.583333                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.misses::cpu_cluster.cpus.data           37                       # number of InvalidateReq misses (Count)
system.cpu_cluster.l2.InvalidateReq.misses::total           37                       # number of InvalidateReq misses (Count)
system.cpu_cluster.l2.InvalidateReq.accesses::cpu_cluster.cpus.data           37                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.InvalidateReq.accesses::total           37                       # number of InvalidateReq accesses(hits+misses) (Count)
=======
system.cpu_cluster.l2.HardPFReq.avgMshrMissLatency::cpu_cluster.l2.prefetcher 40540.583333                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.HardPFReq.avgMshrMissLatency::total 40540.583333                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.misses::cpu_cluster.cpus.data           36                       # number of InvalidateReq misses (Count)
system.cpu_cluster.l2.InvalidateReq.misses::total           36                       # number of InvalidateReq misses (Count)
system.cpu_cluster.l2.InvalidateReq.accesses::cpu_cluster.cpus.data           36                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.InvalidateReq.accesses::total           36                       # number of InvalidateReq accesses(hits+misses) (Count)
>>>>>>> ej2
=======
system.cpu_cluster.l2.overallMshrMissRate::total     1.004796                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.inst 60995.404412                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.data 63511.029412                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::total 61833.946078                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.inst 60995.404412                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.data 63511.029412                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.l2.prefetcher 39135.272727                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::total 61238.038186                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.replacements                  0                       # number of replacements (Count)
system.cpu_cluster.l2.HardPFReq.mshrMisses::cpu_cluster.l2.prefetcher           11                       # number of HardPFReq MSHR misses (Count)
system.cpu_cluster.l2.HardPFReq.mshrMisses::total           11                       # number of HardPFReq MSHR misses (Count)
system.cpu_cluster.l2.HardPFReq.mshrMissLatency::cpu_cluster.l2.prefetcher       430488                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.HardPFReq.mshrMissLatency::total       430488                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.HardPFReq.mshrMissRate::cpu_cluster.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu_cluster.l2.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu_cluster.l2.HardPFReq.avgMshrMissLatency::cpu_cluster.l2.prefetcher 39135.272727                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.HardPFReq.avgMshrMissLatency::total 39135.272727                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.misses::cpu_cluster.cpus.data          159                       # number of InvalidateReq misses (Count)
system.cpu_cluster.l2.InvalidateReq.misses::total          159                       # number of InvalidateReq misses (Count)
system.cpu_cluster.l2.InvalidateReq.accesses::cpu_cluster.cpus.data          159                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.InvalidateReq.accesses::total          159                       # number of InvalidateReq accesses(hits+misses) (Count)
>>>>>>> origin/ej3
system.cpu_cluster.l2.InvalidateReq.missRate::cpu_cluster.cpus.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.missRate::total            1                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.mshrMisses::cpu_cluster.cpus.data          159                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.l2.InvalidateReq.mshrMisses::total          159                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.l2.InvalidateReq.mshrMissLatency::cpu_cluster.cpus.data      2065750                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.mshrMissLatency::total      2065750                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.mshrMissRate::cpu_cluster.cpus.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.mshrMissRate::total            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
<<<<<<< HEAD
<<<<<<< HEAD
system.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus.data 12608.054054                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::total 12608.054054                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus.inst            8                       # number of ReadCleanReq hits (Count)
system.cpu_cluster.l2.ReadCleanReq.hits::total            8                       # number of ReadCleanReq hits (Count)
system.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus.inst          270                       # number of ReadCleanReq misses (Count)
system.cpu_cluster.l2.ReadCleanReq.misses::total          270                       # number of ReadCleanReq misses (Count)
system.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus.inst     17764750                       # number of ReadCleanReq miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.missLatency::total     17764750                       # number of ReadCleanReq miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus.inst          278                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadCleanReq.accesses::total          278                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus.inst     0.971223                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.missRate::total     0.971223                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus.inst 65795.370370                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.avgMissLatency::total 65795.370370                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus.inst          270                       # number of ReadCleanReq MSHR misses (Count)
system.cpu_cluster.l2.ReadCleanReq.mshrMisses::total          270                       # number of ReadCleanReq MSHR misses (Count)
system.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus.inst     16752250                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::total     16752250                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus.inst     0.971223                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.mshrMissRate::total     0.971223                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus.inst 62045.370370                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::total 62045.370370                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.misses::cpu_cluster.cpus.data           60                       # number of ReadExReq misses (Count)
system.cpu_cluster.l2.ReadExReq.misses::total           60                       # number of ReadExReq misses (Count)
system.cpu_cluster.l2.ReadExReq.missLatency::cpu_cluster.cpus.data      4146750                       # number of ReadExReq miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.missLatency::total      4146750                       # number of ReadExReq miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.accesses::cpu_cluster.cpus.data           60                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadExReq.accesses::total           60                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadExReq.missRate::cpu_cluster.cpus.data            1                       # miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.missRate::total            1                       # miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.avgMissLatency::cpu_cluster.cpus.data 69112.500000                       # average ReadExReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.avgMissLatency::total 69112.500000                       # average ReadExReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.mshrMisses::cpu_cluster.cpus.data           60                       # number of ReadExReq MSHR misses (Count)
system.cpu_cluster.l2.ReadExReq.mshrMisses::total           60                       # number of ReadExReq MSHR misses (Count)
system.cpu_cluster.l2.ReadExReq.mshrMissLatency::cpu_cluster.cpus.data      3921750                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.mshrMissLatency::total      3921750                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.mshrMissRate::cpu_cluster.cpus.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.mshrMissRate::total            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::cpu_cluster.cpus.data 65362.500000                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::total 65362.500000                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.hits::cpu_cluster.cpus.data            5                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.l2.ReadSharedReq.hits::total            5                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.l2.ReadSharedReq.misses::cpu_cluster.cpus.data           73                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l2.ReadSharedReq.misses::total           73                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l2.ReadSharedReq.missLatency::cpu_cluster.cpus.data      4887000                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.missLatency::total      4887000                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.accesses::cpu_cluster.cpus.data           78                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadSharedReq.accesses::total           78                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadSharedReq.missRate::cpu_cluster.cpus.data     0.935897                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.missRate::total     0.935897                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.avgMissLatency::cpu_cluster.cpus.data 66945.205479                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMissLatency::total 66945.205479                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.mshrHits::cpu_cluster.cpus.data            1                       # number of ReadSharedReq MSHR hits (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrHits::total            1                       # number of ReadSharedReq MSHR hits (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMisses::cpu_cluster.cpus.data           72                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMisses::total           72                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus.data      4613250                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::total      4613250                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.mshrMissRate::cpu_cluster.cpus.data     0.923077                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.mshrMissRate::total     0.923077                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus.data 64072.916667                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::total 64072.916667                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.WritebackClean.hits::writebacks           45                       # number of WritebackClean hits (Count)
system.cpu_cluster.l2.WritebackClean.hits::total           45                       # number of WritebackClean hits (Count)
system.cpu_cluster.l2.WritebackClean.accesses::writebacks           45                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackClean.accesses::total           45                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackDirty.hits::writebacks            3                       # number of WritebackDirty hits (Count)
system.cpu_cluster.l2.WritebackDirty.hits::total            3                       # number of WritebackDirty hits (Count)
system.cpu_cluster.l2.WritebackDirty.accesses::writebacks            3                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackDirty.accesses::total            3                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu_cluster.l2.power_state.pwrStateResidencyTicks::UNDEFINED     17243750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.l2.prefetcher.demandMshrMisses          402                       # demands not covered by prefetchs (Count)
=======
system.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus.data 12409.694444                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::total 12409.694444                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus.inst            8                       # number of ReadCleanReq hits (Count)
system.cpu_cluster.l2.ReadCleanReq.hits::total            8                       # number of ReadCleanReq hits (Count)
=======
system.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus.data 12992.138365                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::total 12992.138365                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus.inst            5                       # number of ReadCleanReq hits (Count)
system.cpu_cluster.l2.ReadCleanReq.hits::total            5                       # number of ReadCleanReq hits (Count)
>>>>>>> origin/ej3
system.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus.inst          272                       # number of ReadCleanReq misses (Count)
system.cpu_cluster.l2.ReadCleanReq.misses::total          272                       # number of ReadCleanReq misses (Count)
system.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus.inst     17610750                       # number of ReadCleanReq miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.missLatency::total     17610750                       # number of ReadCleanReq miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus.inst          277                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadCleanReq.accesses::total          277                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus.inst     0.981949                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.missRate::total     0.981949                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus.inst 64745.404412                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.avgMissLatency::total 64745.404412                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus.inst          272                       # number of ReadCleanReq MSHR misses (Count)
system.cpu_cluster.l2.ReadCleanReq.mshrMisses::total          272                       # number of ReadCleanReq MSHR misses (Count)
system.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus.inst     16590750                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::total     16590750                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus.inst     0.981949                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.mshrMissRate::total     0.981949                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus.inst 60995.404412                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::total 60995.404412                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.misses::cpu_cluster.cpus.data           62                       # number of ReadExReq misses (Count)
system.cpu_cluster.l2.ReadExReq.misses::total           62                       # number of ReadExReq misses (Count)
system.cpu_cluster.l2.ReadExReq.missLatency::cpu_cluster.cpus.data      4166250                       # number of ReadExReq miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.missLatency::total      4166250                       # number of ReadExReq miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.accesses::cpu_cluster.cpus.data           62                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadExReq.accesses::total           62                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadExReq.missRate::cpu_cluster.cpus.data            1                       # miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.missRate::total            1                       # miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.avgMissLatency::cpu_cluster.cpus.data 67197.580645                       # average ReadExReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.avgMissLatency::total 67197.580645                       # average ReadExReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.mshrMisses::cpu_cluster.cpus.data           62                       # number of ReadExReq MSHR misses (Count)
system.cpu_cluster.l2.ReadExReq.mshrMisses::total           62                       # number of ReadExReq MSHR misses (Count)
system.cpu_cluster.l2.ReadExReq.mshrMissLatency::cpu_cluster.cpus.data      3933750                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.mshrMissLatency::total      3933750                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.mshrMissRate::cpu_cluster.cpus.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.mshrMissRate::total            1                       # mshr miss rate for ReadExReq accesses (Ratio)
<<<<<<< HEAD
system.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::cpu_cluster.cpus.data 64075.396825                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::total 64075.396825                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.hits::cpu_cluster.cpus.data            6                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.l2.ReadSharedReq.hits::total            6                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.l2.ReadSharedReq.misses::cpu_cluster.cpus.data           71                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l2.ReadSharedReq.misses::total           71                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l2.ReadSharedReq.missLatency::cpu_cluster.cpus.data      4885250                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.missLatency::total      4885250                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.accesses::cpu_cluster.cpus.data           77                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadSharedReq.accesses::total           77                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadSharedReq.missRate::cpu_cluster.cpus.data     0.922078                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.missRate::total     0.922078                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.avgMissLatency::cpu_cluster.cpus.data 68806.338028                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMissLatency::total 68806.338028                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.mshrHits::cpu_cluster.cpus.data            1                       # number of ReadSharedReq MSHR hits (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrHits::total            1                       # number of ReadSharedReq MSHR hits (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMisses::cpu_cluster.cpus.data           70                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMisses::total           70                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus.data      4619000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::total      4619000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.mshrMissRate::cpu_cluster.cpus.data     0.909091                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.mshrMissRate::total     0.909091                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus.data 65985.714286                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::total 65985.714286                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.WritebackClean.hits::writebacks           50                       # number of WritebackClean hits (Count)
system.cpu_cluster.l2.WritebackClean.hits::total           50                       # number of WritebackClean hits (Count)
system.cpu_cluster.l2.WritebackClean.accesses::writebacks           50                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackClean.accesses::total           50                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackDirty.hits::writebacks            4                       # number of WritebackDirty hits (Count)
system.cpu_cluster.l2.WritebackDirty.hits::total            4                       # number of WritebackDirty hits (Count)
system.cpu_cluster.l2.WritebackDirty.accesses::writebacks            4                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackDirty.accesses::total            4                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu_cluster.l2.power_state.pwrStateResidencyTicks::UNDEFINED     17375750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.l2.prefetcher.demandMshrMisses          405                       # demands not covered by prefetchs (Count)
>>>>>>> ej2
system.cpu_cluster.l2.prefetcher.pfIssued           15                       # number of hwpf issued (Count)
=======
system.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::cpu_cluster.cpus.data 63447.580645                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::total 63447.580645                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.hits::cpu_cluster.cpus.data            4                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.l2.ReadSharedReq.hits::total            4                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.l2.ReadSharedReq.misses::cpu_cluster.cpus.data           74                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l2.ReadSharedReq.misses::total           74                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l2.ReadSharedReq.missLatency::cpu_cluster.cpus.data      4981250                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.missLatency::total      4981250                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.accesses::cpu_cluster.cpus.data           78                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadSharedReq.accesses::total           78                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadSharedReq.missRate::cpu_cluster.cpus.data     0.948718                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.missRate::total     0.948718                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.avgMissLatency::cpu_cluster.cpus.data 67314.189189                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMissLatency::total 67314.189189                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.mshrMisses::cpu_cluster.cpus.data           74                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMisses::total           74                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus.data      4703750                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::total      4703750                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.mshrMissRate::cpu_cluster.cpus.data     0.948718                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.mshrMissRate::total     0.948718                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus.data 63564.189189                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::total 63564.189189                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.WritebackClean.hits::writebacks           46                       # number of WritebackClean hits (Count)
system.cpu_cluster.l2.WritebackClean.hits::total           46                       # number of WritebackClean hits (Count)
system.cpu_cluster.l2.WritebackClean.accesses::writebacks           46                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackClean.accesses::total           46                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackDirty.hits::writebacks            3                       # number of WritebackDirty hits (Count)
system.cpu_cluster.l2.WritebackDirty.hits::total            3                       # number of WritebackDirty hits (Count)
system.cpu_cluster.l2.WritebackDirty.accesses::writebacks            3                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackDirty.accesses::total            3                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu_cluster.l2.power_state.pwrStateResidencyTicks::UNDEFINED   3268091750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.l2.prefetcher.demandMshrMisses          408                       # demands not covered by prefetchs (Count)
system.cpu_cluster.l2.prefetcher.pfIssued           14                       # number of hwpf issued (Count)
>>>>>>> origin/ej3
system.cpu_cluster.l2.prefetcher.pfUnused            6                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu_cluster.l2.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
system.cpu_cluster.l2.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu_cluster.l2.prefetcher.accuracy            0                       # accuracy of the prefetcher (Count)
system.cpu_cluster.l2.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
system.cpu_cluster.l2.prefetcher.pfHitInCache            3                       # number of prefetches hitting in cache (Count)
system.cpu_cluster.l2.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cpu_cluster.l2.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu_cluster.l2.prefetcher.pfLate             3                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu_cluster.l2.prefetcher.pfIdentified           14                       # number of prefetch candidates identified (Count)
system.cpu_cluster.l2.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu_cluster.l2.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu_cluster.l2.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu_cluster.l2.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu_cluster.l2.prefetcher.pfSpanPage           18                       # number of prefetches that crossed the page (Count)
system.cpu_cluster.l2.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
<<<<<<< HEAD
<<<<<<< HEAD
system.cpu_cluster.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED     17243750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.l2.tags.tagsInUse        12.842582                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.l2.tags.totalRefs               27                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.l2.tags.sampledRefs             14                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.l2.tags.avgRefs           1.928571                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.l2.tags.warmupTick         1200000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.l2.tags.occupancies::writebacks    10.608309                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.l2.prefetcher     2.234273                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.avgOccs::writebacks     0.000324                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.l2.prefetcher     0.000068                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::total     0.000392                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.occupanciesTaskId::1022            1                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.occupanciesTaskId::1024           41                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.ageTaskId_1022::1            1                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::0           39                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::1            2                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1022     0.000031                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1024     0.001251                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.tagAccesses           8072                       # Number of tag accesses (Count)
system.cpu_cluster.l2.tags.dataAccesses          8072                       # Number of data accesses (Count)
system.cpu_cluster.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     17243750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.toL2Bus.transDist::ReadResp          356                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WritebackDirty            3                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WritebackClean           45                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::HardPFReq           17                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadExReq           60                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadExResp           60                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadCleanReq          278                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadSharedReq           78                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::InvalidateReq           37                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::InvalidateResp           37                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.icache.mem_side_port::system.cpu_cluster.l2.cpu_side_port          596                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.dcache.mem_side_port::system.cpu_cluster.l2.cpu_side_port          358                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount::total          954                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.icache.mem_side_port::system.cpu_cluster.l2.cpu_side_port        20352                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.dcache.mem_side_port::system.cpu_cluster.l2.cpu_side_port         9344                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize::total        29696                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.snoops                  17                       # Total snoops (Count)
system.cpu_cluster.toL2Bus.snoopTraffic             0                       # Total snoop traffic (Byte)
system.cpu_cluster.toL2Bus.snoopFanout::samples          470                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::mean     0.012766                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::stdev     0.112383                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::0          464     98.72%     98.72% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::1            6      1.28%    100.00% # Request fanout histogram (Count)
=======
system.cpu_cluster.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED     17375750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.l2.tags.tagsInUse        14.588984                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.l2.tags.totalRefs               29                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.l2.tags.sampledRefs             15                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.l2.tags.avgRefs           1.933333                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.l2.tags.warmupTick         1205000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.l2.tags.occupancies::writebacks    12.306464                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.l2.prefetcher     2.282520                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.avgOccs::writebacks     0.000376                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.l2.prefetcher     0.000070                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::total     0.000445                       # Average percentage of cache occupancy ((Ratio/Tick))
=======
system.cpu_cluster.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   3268091750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.l2.tags.tagsInUse        46.819578                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.l2.tags.totalRefs               18                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.l2.tags.sampledRefs              9                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.l2.tags.avgRefs                  2                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.l2.tags.warmupTick         1200000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.l2.tags.occupancies::writebacks    45.813045                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.l2.prefetcher     1.006534                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.avgOccs::writebacks     0.001398                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.l2.prefetcher     0.000031                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::total     0.001429                       # Average percentage of cache occupancy ((Ratio/Tick))
>>>>>>> origin/ej3
system.cpu_cluster.l2.tags.occupanciesTaskId::1022            1                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.occupanciesTaskId::1024           46                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.ageTaskId_1022::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::3           46                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1022     0.000031                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1024     0.001404                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.tagAccesses          10056                       # Number of tag accesses (Count)
system.cpu_cluster.l2.tags.dataAccesses         10056                       # Number of data accesses (Count)
system.cpu_cluster.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3268091750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.toL2Bus.transDist::ReadResp          355                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WritebackDirty            3                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WritebackClean           46                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::HardPFReq           15                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadExReq           62                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadExResp           62                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadCleanReq          277                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadSharedReq           78                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::InvalidateReq          159                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::InvalidateResp          159                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.icache.mem_side_port::system.cpu_cluster.l2.cpu_side_port          594                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.dcache.mem_side_port::system.cpu_cluster.l2.cpu_side_port          607                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount::total         1201                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.icache.mem_side_port::system.cpu_cluster.l2.cpu_side_port        20288                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.dcache.mem_side_port::system.cpu_cluster.l2.cpu_side_port         9536                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize::total        29824                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.snoops                  15                       # Total snoops (Count)
system.cpu_cluster.toL2Bus.snoopTraffic             0                       # Total snoop traffic (Byte)
system.cpu_cluster.toL2Bus.snoopFanout::samples          591                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::mean     0.010152                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::stdev     0.100331                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
<<<<<<< HEAD
system.cpu_cluster.toL2Bus.snoopFanout::0          466     98.73%     98.73% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::1            6      1.27%    100.00% # Request fanout histogram (Count)
>>>>>>> ej2
=======
system.cpu_cluster.toL2Bus.snoopFanout::0          585     98.98%     98.98% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::1            6      1.02%    100.00% # Request fanout histogram (Count)
>>>>>>> origin/ej3
system.cpu_cluster.toL2Bus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
<<<<<<< HEAD
<<<<<<< HEAD
system.cpu_cluster.toL2Bus.snoopFanout::total          470                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED     17243750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.toL2Bus.reqLayer0.occupancy       137250                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer0.occupancy       139000                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer1.occupancy        78250                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.snoop_filter.totRequests          501                       # Total number of requests made to the snoop filter. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitSingleRequests           49                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
=======
system.cpu_cluster.toL2Bus.snoopFanout::total          472                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED     17375750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.toL2Bus.reqLayer0.occupancy       141500                       # Layer occupancy (ticks) (Tick)
=======
system.cpu_cluster.toL2Bus.snoopFanout::total          591                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED   3268091750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.toL2Bus.reqLayer0.occupancy       168500                       # Layer occupancy (ticks) (Tick)
>>>>>>> origin/ej3
system.cpu_cluster.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer0.occupancy       138500                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer1.occupancy       109750                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
<<<<<<< HEAD
system.cpu_cluster.toL2Bus.snoop_filter.totRequests          511                       # Total number of requests made to the snoop filter. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitSingleRequests           55                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitMultiRequests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
>>>>>>> ej2
system.cpu_cluster.toL2Bus.snoop_filter.totSnoops            5                       # Total number of snoops made to the snoop filter. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitSingleSnoops            5                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.voltage_domain.voltage     1.200000                       # Voltage in Volts (Volt)
<<<<<<< HEAD
system.mem_ctrls0.avgPriority_cpu_cluster.cpus.inst::samples       142.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu_cluster.cpus.data::samples        69.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu_cluster.l2.prefetcher::samples         3.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls0.priorityMaxLatency     0.000000541500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls0.numStayReadState                430                       # Number of times bus staying in READ state (Count)
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls0.readReqs                        214                       # Number of read requests accepted (Count)
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted (Count)
system.mem_ctrls0.readBursts                      214                       # Number of controller read bursts, including those serviced by the write queue (Count)
=======
system.mem_ctrls0.avgPriority_cpu_cluster.cpus.inst::samples       129.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu_cluster.cpus.data::samples        67.00                       # Average QoS priority value for accepted requests (Count)
=======
system.cpu_cluster.toL2Bus.snoop_filter.totRequests          625                       # Total number of requests made to the snoop filter. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitSingleRequests           51                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.totSnoops            4                       # Total number of snoops made to the snoop filter. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitSingleSnoops            4                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.voltage_domain.voltage     1.200000                       # Voltage in Volts (Volt)
system.mem_ctrls0.avgPriority_cpu_cluster.cpus.inst::samples       123.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu_cluster.cpus.data::samples        69.00                       # Average QoS priority value for accepted requests (Count)
>>>>>>> origin/ej3
system.mem_ctrls0.avgPriority_cpu_cluster.l2.prefetcher::samples         3.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls0.priorityMaxLatency     0.000000477500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls0.numStayReadState               1225                       # Number of times bus staying in READ state (Count)
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls0.readReqs                        195                       # Number of read requests accepted (Count)
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted (Count)
<<<<<<< HEAD
system.mem_ctrls0.readBursts                      199                       # Number of controller read bursts, including those serviced by the write queue (Count)
>>>>>>> ej2
=======
system.mem_ctrls0.readBursts                      195                       # Number of controller read bursts, including those serviced by the write queue (Count)
>>>>>>> origin/ej3
system.mem_ctrls0.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls0.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls0.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls0.avgRdQLen                      1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2) (Count)
<<<<<<< HEAD
<<<<<<< HEAD
system.mem_ctrls0.readPktSize::6                  214                       # Read request sizes (log2) (Count)
=======
system.mem_ctrls0.readPktSize::6                  199                       # Read request sizes (log2) (Count)
>>>>>>> ej2
=======
system.mem_ctrls0.readPktSize::6                  195                       # Read request sizes (log2) (Count)
>>>>>>> origin/ej3
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2) (Count)
<<<<<<< HEAD
<<<<<<< HEAD
system.mem_ctrls0.rdQLenPdf::0                    164                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::1                     39                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::2                      7                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::3                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::4                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::5                      1                       # What read queue length does an incoming req see (Count)
=======
system.mem_ctrls0.rdQLenPdf::0                    151                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::1                     39                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::2                      7                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::3                      2                       # What read queue length does an incoming req see (Count)
=======
system.mem_ctrls0.rdQLenPdf::0                    150                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::1                     36                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::2                      5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::3                      4                       # What read queue length does an incoming req see (Count)
>>>>>>> origin/ej3
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see (Count)
>>>>>>> ej2
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
<<<<<<< HEAD
<<<<<<< HEAD
system.mem_ctrls0.bytesReadSys                  13696                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls0.avgRdBWSys             794258789.41645527                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls0.avgWrBWSys               0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls0.totGap                     17182750                       # Total gap between requests (Tick)
system.mem_ctrls0.avgGap                     80293.22                       # Average gap between requests ((Tick/Count))
system.mem_ctrls0.requestorReadBytes::cpu_cluster.cpus.inst         9088                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu_cluster.cpus.data         4416                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu_cluster.l2.prefetcher          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadRate::cpu_cluster.cpus.inst 527031533.164189934731                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu_cluster.cpus.data 256092787.241754263639                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu_cluster.l2.prefetcher 11134469.010511055589                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadAccesses::cpu_cluster.cpus.inst          142                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu_cluster.cpus.data           69                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu_cluster.l2.prefetcher            3                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadTotalLat::cpu_cluster.cpus.inst      3605250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu_cluster.cpus.data      1944249                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu_cluster.l2.prefetcher        81250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadAvgLat::cpu_cluster.cpus.inst     25389.08                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu_cluster.cpus.data     28177.52                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu_cluster.l2.prefetcher     27083.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.dram.bytesRead::cpu_cluster.cpus.inst         9088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu_cluster.cpus.data         4416                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu_cluster.l2.prefetcher          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::total         13696                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu_cluster.cpus.inst         9088                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::total         9088                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.numReads::cpu_cluster.cpus.inst          142                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu_cluster.cpus.data           69                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu_cluster.l2.prefetcher            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::total            214                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.bwRead::cpu_cluster.cpus.inst    527031533                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu_cluster.cpus.data    256092787                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu_cluster.l2.prefetcher     11134469                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::total        794258789                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu_cluster.cpus.inst    527031533                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::total    527031533                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu_cluster.cpus.inst    527031533                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu_cluster.cpus.data    256092787                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu_cluster.l2.prefetcher     11134469                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::total       794258789                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.readBursts                 214                       # Number of DRAM read bursts (Count)
system.mem_ctrls0.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::0           23                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::1            7                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::2            1                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::3            7                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::4           39                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::5           47                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::6           36                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::9            4                       # Per bank write bursts (Count)
=======
system.mem_ctrls0.bytesReadSys                  12736                       # Total read bytes from the system interface side (Byte)
=======
system.mem_ctrls0.bytesReadSys                  12480                       # Total read bytes from the system interface side (Byte)
>>>>>>> origin/ej3
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls0.avgRdBWSys             3818742.23696443                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls0.avgWrBWSys               0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls0.totGap                   3268017500                       # Total gap between requests (Tick)
system.mem_ctrls0.avgGap                  16759064.10                       # Average gap between requests ((Tick/Count))
system.mem_ctrls0.requestorReadBytes::cpu_cluster.cpus.inst         7872                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu_cluster.cpus.data         4416                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu_cluster.l2.prefetcher          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadRate::cpu_cluster.cpus.inst 2408745.103316025343                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu_cluster.cpus.data 1351247.253079721471                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu_cluster.l2.prefetcher 58749.880568683548                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadAccesses::cpu_cluster.cpus.inst          123                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu_cluster.cpus.data           69                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu_cluster.l2.prefetcher            3                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadTotalLat::cpu_cluster.cpus.inst      3248000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu_cluster.cpus.data      1834001                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu_cluster.l2.prefetcher        59251                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadAvgLat::cpu_cluster.cpus.inst     26406.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu_cluster.cpus.data     26579.72                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu_cluster.l2.prefetcher     19750.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.dram.bytesRead::cpu_cluster.cpus.inst         7872                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu_cluster.cpus.data         4416                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu_cluster.l2.prefetcher          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::total         12480                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu_cluster.cpus.inst         7872                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::total         7872                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.numReads::cpu_cluster.cpus.inst          123                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu_cluster.cpus.data           69                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu_cluster.l2.prefetcher            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::total            195                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.bwRead::cpu_cluster.cpus.inst      2408745                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu_cluster.cpus.data      1351247                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu_cluster.l2.prefetcher        58750                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::total          3818742                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu_cluster.cpus.inst      2408745                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::total      2408745                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu_cluster.cpus.inst      2408745                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu_cluster.cpus.data      1351247                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu_cluster.l2.prefetcher        58750                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::total         3818742                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.readBursts                 195                       # Number of DRAM read bursts (Count)
system.mem_ctrls0.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::0           40                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::1            9                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::2            5                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::3            4                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::4           29                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::5           16                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::6           23                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::8            0                       # Per bank write bursts (Count)
<<<<<<< HEAD
system.mem_ctrls0.dram.perBankRdBursts::9            2                       # Per bank write bursts (Count)
>>>>>>> ej2
=======
system.mem_ctrls0.dram.perBankRdBursts::9            1                       # Per bank write bursts (Count)
>>>>>>> origin/ej3
system.mem_ctrls0.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
<<<<<<< HEAD
system.mem_ctrls0.dram.perBankRdBursts::13            7                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::14           29                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::15           14                       # Per bank write bursts (Count)
=======
system.mem_ctrls0.dram.perBankRdBursts::13            3                       # Per bank write bursts (Count)
<<<<<<< HEAD
system.mem_ctrls0.dram.perBankRdBursts::14           29                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::15           15                       # Per bank write bursts (Count)
>>>>>>> ej2
=======
system.mem_ctrls0.dram.perBankRdBursts::14           20                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::15           44                       # Per bank write bursts (Count)
>>>>>>> origin/ej3
system.mem_ctrls0.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
<<<<<<< HEAD
<<<<<<< HEAD
system.mem_ctrls0.dram.totQLat                1618249                       # Total ticks spent queuing (Tick)
system.mem_ctrls0.dram.totBusLat              1070000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls0.dram.totMemAccLat           5630749                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls0.dram.avgQLat                7561.91                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.avgMemAccLat          26311.91                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.readRowHits                163                       # Number of row buffer hits during reads (Count)
system.mem_ctrls0.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls0.dram.readRowHitRate           76.17                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls0.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls0.dram.bytesPerActivate::samples           45                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::mean   281.600000                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::gmean   173.599857                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::stdev   300.620449                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::0-127           16     35.56%     35.56% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::128-255           11     24.44%     60.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::256-383            7     15.56%     75.56% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::384-511            1      2.22%     77.78% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::512-639            3      6.67%     84.44% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::640-767            2      4.44%     88.89% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::768-895            1      2.22%     91.11% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::1024-1151            4      8.89%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::total           45                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesRead                13696                       # Total bytes read (Byte)
system.mem_ctrls0.dram.bytesWritten                 0                       # Total bytes written (Byte)
system.mem_ctrls0.dram.avgRdBW             794.258789                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls0.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls0.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls0.dram.busUtil                   6.21                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls0.dram.busUtilRead               6.21                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls0.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls0.dram.pageHitRate              76.17                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls0.dram.power_state.pwrStateResidencyTicks::UNDEFINED     17243750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls0.dram.rank0.actEnergy         257040                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.preEnergy         117645                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.readEnergy       1142400                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.refreshEnergy 1229280.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.actBackEnergy      7800450                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.preBackEnergy        52800                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.totalEnergy     10599615                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.averagePower   614.693150                       # Core power per rank (mW) (Watt)
system.mem_ctrls0.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::IDLE        81500                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::REF       520000                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT     16642250                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.actEnergy         107100                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.preEnergy          53130                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.readEnergy        385560                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.refreshEnergy 1229280.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.actBackEnergy      7305120                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.preBackEnergy       469920                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.totalEnergy      9550110                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.averagePower   553.830228                       # Core power per rank (mW) (Watt)
system.mem_ctrls0.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::IDLE      1154500                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::REF       520000                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT     15569250                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED     17243750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.avgPriority_cpu_cluster.cpus.inst::samples       128.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu_cluster.cpus.data::samples        64.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu_cluster.l2.prefetcher::samples         4.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls1.priorityMaxLatency     0.000000567500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls1.numStayReadState                391                       # Number of times bus staying in READ state (Count)
system.mem_ctrls1.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls1.readReqs                        196                       # Number of read requests accepted (Count)
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted (Count)
system.mem_ctrls1.readBursts                      196                       # Number of controller read bursts, including those serviced by the write queue (Count)
=======
system.mem_ctrls0.dram.totQLat                2044251                       # Total ticks spent queuing (Tick)
system.mem_ctrls0.dram.totBusLat               995000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls0.dram.totMemAccLat           5775501                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls0.dram.avgQLat               10272.62                       # Average queueing delay per DRAM burst ((Tick/Count))
=======
system.mem_ctrls0.dram.totQLat                1485002                       # Total ticks spent queuing (Tick)
system.mem_ctrls0.dram.totBusLat               975000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls0.dram.totMemAccLat           5141252                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls0.dram.avgQLat                7615.39                       # Average queueing delay per DRAM burst ((Tick/Count))
>>>>>>> origin/ej3
system.mem_ctrls0.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.avgMemAccLat          26365.39                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.readRowHits                147                       # Number of row buffer hits during reads (Count)
system.mem_ctrls0.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls0.dram.readRowHitRate           75.38                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls0.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls0.dram.bytesPerActivate::samples           47                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::mean   264.170213                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::gmean   175.011760                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::stdev   263.411673                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::0-127           14     29.79%     29.79% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::128-255           16     34.04%     63.83% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::256-383            5     10.64%     74.47% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::384-511            4      8.51%     82.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::512-639            2      4.26%     87.23% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::640-767            2      4.26%     91.49% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::768-895            1      2.13%     93.62% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::896-1023            1      2.13%     95.74% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::1024-1151            2      4.26%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::total           47                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesRead                12480                       # Total bytes read (Byte)
system.mem_ctrls0.dram.bytesWritten                 0                       # Total bytes written (Byte)
system.mem_ctrls0.dram.avgRdBW               3.818742                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls0.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls0.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls0.dram.busUtil                   0.03                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls0.dram.busUtilRead               0.03                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls0.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls0.dram.pageHitRate              75.38                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls0.dram.power_state.pwrStateResidencyTicks::UNDEFINED   3268091750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls0.dram.rank0.actEnergy         214200                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.preEnergy         110055                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.readEnergy        899640                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.refreshEnergy 257534160.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.actBackEnergy     57443460                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.preBackEnergy   1206574080                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.totalEnergy   1522775595                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.averagePower   465.952523                       # Core power per rank (mW) (Watt)
system.mem_ctrls0.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::IDLE   3136315750                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::REF    108940000                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT     22836000                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.actEnergy         128520                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.preEnergy          68310                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.readEnergy        492660                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.refreshEnergy 257534160.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.actBackEnergy     57096330                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.preBackEnergy   1206866400                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.totalEnergy   1522186380                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.averagePower   465.772229                       # Core power per rank (mW) (Watt)
system.mem_ctrls0.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::IDLE   3137076750                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::REF    108940000                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT     22075000                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED   3268091750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.avgPriority_cpu_cluster.cpus.inst::samples       149.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu_cluster.cpus.data::samples        67.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu_cluster.l2.prefetcher::samples         4.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls1.priorityMaxLatency     0.000000476000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls1.numStayReadState               1271                       # Number of times bus staying in READ state (Count)
system.mem_ctrls1.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls1.readReqs                        220                       # Number of read requests accepted (Count)
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted (Count)
<<<<<<< HEAD
system.mem_ctrls1.readBursts                      214                       # Number of controller read bursts, including those serviced by the write queue (Count)
>>>>>>> ej2
=======
system.mem_ctrls1.readBursts                      220                       # Number of controller read bursts, including those serviced by the write queue (Count)
>>>>>>> origin/ej3
system.mem_ctrls1.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls1.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls1.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
<<<<<<< HEAD
<<<<<<< HEAD
system.mem_ctrls1.avgRdQLen                      1.27                       # Average read queue length when enqueuing ((Count/Tick))
=======
system.mem_ctrls1.avgRdQLen                      1.37                       # Average read queue length when enqueuing ((Count/Tick))
>>>>>>> ej2
=======
system.mem_ctrls1.avgRdQLen                      1.00                       # Average read queue length when enqueuing ((Count/Tick))
>>>>>>> origin/ej3
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2) (Count)
<<<<<<< HEAD
<<<<<<< HEAD
system.mem_ctrls1.readPktSize::6                  196                       # Read request sizes (log2) (Count)
=======
system.mem_ctrls1.readPktSize::6                  214                       # Read request sizes (log2) (Count)
>>>>>>> ej2
=======
system.mem_ctrls1.readPktSize::6                  220                       # Read request sizes (log2) (Count)
>>>>>>> origin/ej3
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2) (Count)
<<<<<<< HEAD
<<<<<<< HEAD
system.mem_ctrls1.rdQLenPdf::0                    154                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::1                     33                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::2                      5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::3                      2                       # What read queue length does an incoming req see (Count)
=======
system.mem_ctrls1.rdQLenPdf::0                    151                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::1                     49                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::2                      8                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::3                      3                       # What read queue length does an incoming req see (Count)
>>>>>>> ej2
system.mem_ctrls1.rdQLenPdf::4                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::5                      1                       # What read queue length does an incoming req see (Count)
=======
system.mem_ctrls1.rdQLenPdf::0                    156                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::1                     46                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::2                     11                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::3                      3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::4                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::5                      2                       # What read queue length does an incoming req see (Count)
>>>>>>> origin/ej3
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
<<<<<<< HEAD
<<<<<<< HEAD
system.mem_ctrls1.bytesReadSys                  12544                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls1.avgRdBWSys             727451975.35338891                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls1.avgWrBWSys               0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls1.totGap                     17034500                       # Total gap between requests (Tick)
system.mem_ctrls1.avgGap                     86910.71                       # Average gap between requests ((Tick/Count))
system.mem_ctrls1.requestorReadBytes::cpu_cluster.cpus.inst         8192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu_cluster.cpus.data         4096                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu_cluster.l2.prefetcher          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadRate::cpu_cluster.cpus.inst 475070677.781805038452                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu_cluster.cpus.data 237535338.890902519226                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu_cluster.l2.prefetcher 14845958.680681407452                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadAccesses::cpu_cluster.cpus.inst          128                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu_cluster.cpus.data           64                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu_cluster.l2.prefetcher            4                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadTotalLat::cpu_cluster.cpus.inst      3669499                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu_cluster.cpus.data      1793749                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu_cluster.l2.prefetcher       106500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadAvgLat::cpu_cluster.cpus.inst     28667.96                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu_cluster.cpus.data     28027.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu_cluster.l2.prefetcher     26625.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.dram.bytesRead::cpu_cluster.cpus.inst         8192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu_cluster.cpus.data         4096                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu_cluster.l2.prefetcher          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::total         12544                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu_cluster.cpus.inst         8192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::total         8192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.numReads::cpu_cluster.cpus.inst          128                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu_cluster.cpus.data           64                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu_cluster.l2.prefetcher            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::total            196                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.bwRead::cpu_cluster.cpus.inst    475070678                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu_cluster.cpus.data    237535339                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu_cluster.l2.prefetcher     14845959                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::total        727451975                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu_cluster.cpus.inst    475070678                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::total    475070678                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu_cluster.cpus.inst    475070678                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu_cluster.cpus.data    237535339                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu_cluster.l2.prefetcher     14845959                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::total       727451975                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.readBursts                 196                       # Number of DRAM read bursts (Count)
system.mem_ctrls1.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::0           25                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::1           10                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::2            2                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::3            4                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::4           37                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::5           44                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::6           28                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::9            1                       # Per bank write bursts (Count)
=======
system.mem_ctrls1.bytesReadSys                  13696                       # Total read bytes from the system interface side (Byte)
=======
system.mem_ctrls1.bytesReadSys                  14080                       # Total read bytes from the system interface side (Byte)
>>>>>>> origin/ej3
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls1.avgRdBWSys             4308324.57503679                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls1.avgWrBWSys               0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls1.totGap                     22673250                       # Total gap between requests (Tick)
system.mem_ctrls1.avgGap                    103060.23                       # Average gap between requests ((Tick/Count))
system.mem_ctrls1.requestorReadBytes::cpu_cluster.cpus.inst         9536                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu_cluster.cpus.data         4288                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu_cluster.l2.prefetcher          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadRate::cpu_cluster.cpus.inst 2917910.734911283012                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu_cluster.cpus.data 1312080.666033932474                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu_cluster.l2.prefetcher 78333.174091578068                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadAccesses::cpu_cluster.cpus.inst          149                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu_cluster.cpus.data           67                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu_cluster.l2.prefetcher            4                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadTotalLat::cpu_cluster.cpus.inst      3769250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu_cluster.cpus.data      1888499                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu_cluster.l2.prefetcher       124501                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadAvgLat::cpu_cluster.cpus.inst     25296.98                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu_cluster.cpus.data     28186.55                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu_cluster.l2.prefetcher     31125.25                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.dram.bytesRead::cpu_cluster.cpus.inst         9536                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu_cluster.cpus.data         4288                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu_cluster.l2.prefetcher          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::total         14080                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu_cluster.cpus.inst         9536                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::total         9536                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.numReads::cpu_cluster.cpus.inst          149                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu_cluster.cpus.data           67                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu_cluster.l2.prefetcher            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::total            220                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.bwRead::cpu_cluster.cpus.inst      2917911                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu_cluster.cpus.data      1312081                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu_cluster.l2.prefetcher        78333                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::total          4308325                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu_cluster.cpus.inst      2917911                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::total      2917911                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu_cluster.cpus.inst      2917911                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu_cluster.cpus.data      1312081                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu_cluster.l2.prefetcher        78333                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::total         4308325                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.readBursts                 220                       # Number of DRAM read bursts (Count)
system.mem_ctrls1.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::0           41                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::1            8                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::2            1                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::3            8                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::4           38                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::5           19                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::6           30                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::8            0                       # Per bank write bursts (Count)
<<<<<<< HEAD
system.mem_ctrls1.dram.perBankRdBursts::9            3                       # Per bank write bursts (Count)
>>>>>>> ej2
=======
system.mem_ctrls1.dram.perBankRdBursts::9            4                       # Per bank write bursts (Count)
>>>>>>> origin/ej3
system.mem_ctrls1.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::11            1                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
<<<<<<< HEAD
system.mem_ctrls1.dram.perBankRdBursts::13            3                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::14           26                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::15           15                       # Per bank write bursts (Count)
=======
system.mem_ctrls1.dram.perBankRdBursts::13            7                       # Per bank write bursts (Count)
<<<<<<< HEAD
system.mem_ctrls1.dram.perBankRdBursts::14           25                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::15           14                       # Per bank write bursts (Count)
>>>>>>> ej2
=======
system.mem_ctrls1.dram.perBankRdBursts::14           19                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::15           45                       # Per bank write bursts (Count)
>>>>>>> origin/ej3
system.mem_ctrls1.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
<<<<<<< HEAD
<<<<<<< HEAD
system.mem_ctrls1.dram.totQLat                1894748                       # Total ticks spent queuing (Tick)
system.mem_ctrls1.dram.totBusLat               980000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls1.dram.totMemAccLat           5569748                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls1.dram.avgQLat                9667.08                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.avgMemAccLat          28417.08                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.readRowHits                147                       # Number of row buffer hits during reads (Count)
system.mem_ctrls1.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls1.dram.readRowHitRate           75.00                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls1.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls1.dram.bytesPerActivate::samples           42                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::mean   274.285714                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::gmean   168.632359                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::stdev   303.261160                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::0-127           15     35.71%     35.71% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::128-255           12     28.57%     64.29% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::256-383            5     11.90%     76.19% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::384-511            4      9.52%     85.71% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::768-895            1      2.38%     88.10% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::896-1023            2      4.76%     92.86% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::1024-1151            3      7.14%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::total           42                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesRead                12544                       # Total bytes read (Byte)
system.mem_ctrls1.dram.bytesWritten                 0                       # Total bytes written (Byte)
system.mem_ctrls1.dram.avgRdBW             727.451975                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls1.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls1.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls1.dram.busUtil                   5.68                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls1.dram.busUtilRead               5.68                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls1.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls1.dram.pageHitRate              75.00                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls1.dram.power_state.pwrStateResidencyTicks::UNDEFINED     17243750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.dram.rank0.actEnergy         278460                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.preEnergy         129030                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.readEnergy       1071000                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.refreshEnergy 1229280.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.actBackEnergy      7763970                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.preBackEnergy        83520                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.totalEnergy     10555260                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.averagePower   612.120913                       # Core power per rank (mW) (Watt)
system.mem_ctrls1.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::IDLE       161250                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::REF       520000                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT     16562500                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.actEnergy          71400                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.preEnergy          30360                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.readEnergy        328440                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.refreshEnergy 1229280.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.actBackEnergy      7321650                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.preBackEnergy       456000                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.totalEnergy      9437130                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.averagePower   547.278289                       # Core power per rank (mW) (Watt)
system.mem_ctrls1.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::IDLE      1117500                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::REF       520000                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT     15606250                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED     17243750                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                 350                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                 60                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                60                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq             350                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq             37                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::system.mem_ctrls0.port          447                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::system.mem_ctrls1.port          410                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::total          857                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                     857                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::system.mem_ctrls0.port        13696                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::system.mem_ctrls1.port        12544                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::total        26240                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                    26240                       # Cumulative packet size per connected requestor and responder (Byte)
=======
system.mem_ctrls1.dram.totQLat                1563248                       # Total ticks spent queuing (Tick)
system.mem_ctrls1.dram.totBusLat              1070000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls1.dram.totMemAccLat           5575748                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls1.dram.avgQLat                7304.90                       # Average queueing delay per DRAM burst ((Tick/Count))
=======
system.mem_ctrls1.dram.totQLat                1657250                       # Total ticks spent queuing (Tick)
system.mem_ctrls1.dram.totBusLat              1100000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls1.dram.totMemAccLat           5782250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls1.dram.avgQLat                7532.95                       # Average queueing delay per DRAM burst ((Tick/Count))
>>>>>>> origin/ej3
system.mem_ctrls1.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.avgMemAccLat          26282.95                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.readRowHits                173                       # Number of row buffer hits during reads (Count)
system.mem_ctrls1.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls1.dram.readRowHitRate           78.64                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls1.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls1.dram.bytesPerActivate::samples           47                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::mean   299.574468                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::gmean   184.376755                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::stdev   304.926773                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::0-127           18     38.30%     38.30% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::128-255            9     19.15%     57.45% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::256-383            6     12.77%     70.21% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::384-511            4      8.51%     78.72% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::512-639            2      4.26%     82.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::640-767            2      4.26%     87.23% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::768-895            2      4.26%     91.49% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::1024-1151            4      8.51%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::total           47                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesRead                14080                       # Total bytes read (Byte)
system.mem_ctrls1.dram.bytesWritten                 0                       # Total bytes written (Byte)
system.mem_ctrls1.dram.avgRdBW               4.308325                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls1.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls1.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls1.dram.busUtil                   0.03                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls1.dram.busUtilRead               0.03                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls1.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls1.dram.pageHitRate              78.64                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls1.dram.power_state.pwrStateResidencyTicks::UNDEFINED   3268091750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.dram.rank0.actEnergy         199920                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.preEnergy         106260                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.readEnergy       1035300                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.refreshEnergy 257534160.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.actBackEnergy     57376200                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.preBackEnergy   1206630720                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.totalEnergy   1522882560                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.averagePower   465.985253                       # Core power per rank (mW) (Watt)
system.mem_ctrls1.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::IDLE   3136462750                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::REF    108940000                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT     22689000                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.actEnergy         135660                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.preEnergy          72105                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.readEnergy        535500                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.refreshEnergy 257534160.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.actBackEnergy     56199150                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.preBackEnergy   1207621920                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.totalEnergy   1522098495                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.averagePower   465.745337                       # Core power per rank (mW) (Watt)
system.mem_ctrls1.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::IDLE   3139044250                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::REF    108940000                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT     20107500                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
<<<<<<< HEAD
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED     17375750                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                 350                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                 63                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                63                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq             350                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq             36                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::system.mem_ctrls0.port          416                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::system.mem_ctrls1.port          446                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::total          862                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                     862                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::system.mem_ctrls0.port        12736                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::system.mem_ctrls1.port        13696                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::total        26432                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                    26432                       # Cumulative packet size per connected requestor and responder (Byte)
>>>>>>> ej2
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples                447                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                      447    100.00%    100.00% # Request fanout histogram (Count)
=======
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED   3268091750                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                 353                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                 62                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                62                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq             353                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq            159                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::system.mem_ctrls0.port          470                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::system.mem_ctrls1.port          519                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::total          989                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                     989                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::system.mem_ctrls0.port        12480                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::system.mem_ctrls1.port        14080                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::total        26560                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                    26560                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples                574                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                      574    100.00%    100.00% # Request fanout histogram (Count)
>>>>>>> origin/ej3
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
<<<<<<< HEAD
<<<<<<< HEAD
system.membus.snoopFanout::total                  447                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     17243750                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy              304247                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer1.occupancy              287494                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy            2164000                       # Layer occupancy (ticks) (Tick)
=======
system.membus.snoopFanout::total                  449                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     17375750                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy              294244                       # Layer occupancy (ticks) (Tick)
=======
system.membus.snoopFanout::total                  574                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3268091750                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy              386745                       # Layer occupancy (ticks) (Tick)
>>>>>>> origin/ej3
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer1.occupancy              408747                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (Ratio)
<<<<<<< HEAD
system.membus.respLayer1.occupancy            2183501                       # Layer occupancy (ticks) (Tick)
>>>>>>> ej2
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests            447                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            1                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                3.300000                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
<<<<<<< HEAD
simSeconds                                   0.000026                       # Number of seconds simulated (Second)
simTicks                                     26197500                       # Number of ticks simulated (Tick)
finalTick                                    26197500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      0.22                       # Real time elapsed on the host (Second)
hostTickRate                                119221552                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    2241752                       # Number of bytes of host memory used (Byte)
simInsts                                        31494                       # Number of instructions simulated (Count)
simOps                                          32472                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   143264                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     147708                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu_cluster.clk_domain.clock               250                       # Clock period in ticks (Tick)
system.cpu_cluster.cpus.numCycles              104791                       # Number of cpu cycles simulated (Cycle)
system.cpu_cluster.cpus.cpi                  3.325221                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu_cluster.cpus.ipc                  0.300732                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu_cluster.cpus.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.cpu_cluster.cpus.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.cpu_cluster.cpus.instsAdded              34716                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu_cluster.cpus.nonSpecInstsAdded           27                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu_cluster.cpus.instsIssued             34371                       # Number of instructions issued (Count)
system.cpu_cluster.cpus.squashedInstsIssued           68                       # Number of squashed instructions issued (Count)
system.cpu_cluster.cpus.squashedInstsExamined         2254                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu_cluster.cpus.squashedOperandsExamined         1243                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu_cluster.cpus.squashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu_cluster.cpus.numIssuedDist::samples        55379                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::mean     0.620650                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::stdev     0.994719                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::0        37451     67.63%     67.63% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::1         5189      9.37%     77.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::2         9673     17.47%     94.46% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::3         2521      4.55%     99.02% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::4          452      0.82%     99.83% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::5           93      0.17%    100.00% # Number of insts issued each cycle (Count)
=======
simSeconds                                   0.000501                       # Number of seconds simulated (Second)
simTicks                                    500794500                       # Number of ticks simulated (Tick)
finalTick                                   500794500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      7.41                       # Real time elapsed on the host (Second)
hostTickRate                                 67550251                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    2241748                       # Number of bytes of host memory used (Byte)
simInsts                                      2398536                       # Number of instructions simulated (Count)
simOps                                        2399517                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   323524                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     323656                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu_cluster.clk_domain.clock               250                       # Clock period in ticks (Tick)
system.cpu_cluster.cpus.numCycles             2003179                       # Number of cpu cycles simulated (Cycle)
system.cpu_cluster.cpus.cpi                  0.835160                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu_cluster.cpus.ipc                  1.197375                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu_cluster.cpus.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.cpu_cluster.cpus.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.cpu_cluster.cpus.instsAdded            2404590                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu_cluster.cpus.nonSpecInstsAdded           24                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu_cluster.cpus.instsIssued           2402775                       # Number of instructions issued (Count)
system.cpu_cluster.cpus.squashedInstsIssued           69                       # Number of squashed instructions issued (Count)
system.cpu_cluster.cpus.squashedInstsExamined         5091                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu_cluster.cpus.squashedOperandsExamined         5569                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu_cluster.cpus.squashedNonSpecRemoved            6                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu_cluster.cpus.numIssuedDist::samples      1952436                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::mean     1.230655                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::stdev     0.825042                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::0       368686     18.88%     18.88% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::1       886855     45.42%     64.31% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::2       575193     29.46%     93.77% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::3       121302      6.21%     99.98% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::4          372      0.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::5           28      0.00%    100.00% # Number of insts issued each cycle (Count)
>>>>>>> ej2
system.cpu_cluster.cpus.numIssuedDist::6            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::7            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::8            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::max_value            5                       # Number of insts issued each cycle (Count)
<<<<<<< HEAD
system.cpu_cluster.cpus.numIssuedDist::total        55379                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntAlu          464     19.99%     19.99% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntMult            0      0.00%     19.99% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntDiv            0      0.00%     19.99% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatAdd            0      0.00%     19.99% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatCmp            0      0.00%     19.99% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatCvt            0      0.00%     19.99% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMult            9      0.39%     20.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMultAcc            0      0.00%     20.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatDiv            0      0.00%     20.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMisc            0      0.00%     20.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatSqrt            0      0.00%     20.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAdd            0      0.00%     20.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAddAcc            0      0.00%     20.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAlu            2      0.09%     20.47% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdCmp            1      0.04%     20.51% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdCvt            0      0.00%     20.51% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMisc            0      0.00%     20.51% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMult            0      0.00%     20.51% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMultAcc            0      0.00%     20.51% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMatMultAcc            0      0.00%     20.51% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShift            0      0.00%     20.51% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShiftAcc            0      0.00%     20.51% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdDiv            0      0.00%     20.51% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSqrt            0      0.00%     20.51% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatAdd            0      0.00%     20.51% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatAlu            0      0.00%     20.51% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatCmp            0      0.00%     20.51% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatCvt            0      0.00%     20.51% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatDiv            0      0.00%     20.51% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMisc            0      0.00%     20.51% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMult            0      0.00%     20.51% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMultAcc            0      0.00%     20.51% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMatMultAcc            0      0.00%     20.51% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatSqrt            0      0.00%     20.51% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceAdd            0      0.00%     20.51% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceAlu            0      0.00%     20.51% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceCmp            0      0.00%     20.51% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatReduceAdd            0      0.00%     20.51% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatReduceCmp            0      0.00%     20.51% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAes            0      0.00%     20.51% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAesMix            0      0.00%     20.51% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha1Hash            0      0.00%     20.51% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha1Hash2            0      0.00%     20.51% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha256Hash            0      0.00%     20.51% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha256Hash2            0      0.00%     20.51% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShaSigma2            0      0.00%     20.51% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShaSigma3            0      0.00%     20.51% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdPredAlu            0      0.00%     20.51% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::Matrix            0      0.00%     20.51% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MatrixMov            0      0.00%     20.51% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MatrixOP            0      0.00%     20.51% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MemRead         1484     63.94%     84.45% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MemWrite          361     15.55%    100.00% # attempts to use FU when none available (Count)
=======
system.cpu_cluster.cpus.numIssuedDist::total      1952436                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntAlu         5018     10.59%     10.59% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntMult            2      0.00%     10.60% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntDiv            0      0.00%     10.60% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatAdd            0      0.00%     10.60% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatCmp            0      0.00%     10.60% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatCvt            0      0.00%     10.60% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMult            0      0.00%     10.60% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMultAcc            0      0.00%     10.60% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatDiv            0      0.00%     10.60% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMisc            0      0.00%     10.60% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatSqrt            0      0.00%     10.60% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAdd            0      0.00%     10.60% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAddAcc            0      0.00%     10.60% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAlu            2      0.00%     10.60% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdCmp            2      0.00%     10.60% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdCvt            0      0.00%     10.60% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMisc            0      0.00%     10.60% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMult            0      0.00%     10.60% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMultAcc            0      0.00%     10.60% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMatMultAcc            0      0.00%     10.60% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShift            0      0.00%     10.60% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShiftAcc            0      0.00%     10.60% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdDiv            0      0.00%     10.60% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSqrt            0      0.00%     10.60% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatAdd            0      0.00%     10.60% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatAlu            0      0.00%     10.60% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatCmp            0      0.00%     10.60% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatCvt            0      0.00%     10.60% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatDiv            0      0.00%     10.60% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMisc            0      0.00%     10.60% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMult            0      0.00%     10.60% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMultAcc            0      0.00%     10.60% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMatMultAcc            0      0.00%     10.60% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatSqrt            0      0.00%     10.60% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceAdd            0      0.00%     10.60% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceAlu            0      0.00%     10.60% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceCmp            0      0.00%     10.60% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatReduceAdd            0      0.00%     10.60% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatReduceCmp            0      0.00%     10.60% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAes            0      0.00%     10.60% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAesMix            0      0.00%     10.60% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha1Hash            0      0.00%     10.60% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha1Hash2            0      0.00%     10.60% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha256Hash            0      0.00%     10.60% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha256Hash2            0      0.00%     10.60% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShaSigma2            0      0.00%     10.60% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShaSigma3            0      0.00%     10.60% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdPredAlu            0      0.00%     10.60% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::Matrix            0      0.00%     10.60% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MatrixMov            0      0.00%     10.60% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MatrixOP            0      0.00%     10.60% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MemRead        41858     88.35%     98.96% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MemWrite          493      1.04%    100.00% # attempts to use FU when none available (Count)
>>>>>>> ej2
system.cpu_cluster.cpus.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
<<<<<<< HEAD
system.cpu_cluster.cpus.statIssuedInstType_0::No_OpClass            5      0.01%      0.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntAlu        19176     55.79%     55.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntMult            3      0.01%     55.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntDiv            2      0.01%     55.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatAdd         1536      4.47%     60.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatCmp            0      0.00%     60.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatCvt            0      0.00%     60.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMult         1536      4.47%     64.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMultAcc            0      0.00%     64.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatDiv            0      0.00%     64.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMisc            0      0.00%     64.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatSqrt            0      0.00%     64.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAdd            7      0.02%     64.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAddAcc            0      0.00%     64.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAlu            4      0.01%     64.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdCmp            4      0.01%     64.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdCvt            0      0.00%     64.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMisc            7      0.02%     64.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMult            0      0.00%     64.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMultAcc            0      0.00%     64.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     64.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShift            0      0.00%     64.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShiftAcc            0      0.00%     64.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdDiv            0      0.00%     64.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSqrt            0      0.00%     64.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatAdd            0      0.00%     64.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatAlu            0      0.00%     64.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatCmp            0      0.00%     64.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatCvt            0      0.00%     64.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatDiv            0      0.00%     64.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMisc            0      0.00%     64.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMult            0      0.00%     64.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     64.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     64.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     64.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceAdd            0      0.00%     64.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceAlu            0      0.00%     64.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceCmp            0      0.00%     64.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     64.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     64.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAes            0      0.00%     64.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAesMix            0      0.00%     64.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha1Hash            0      0.00%     64.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     64.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha256Hash            0      0.00%     64.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     64.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShaSigma2            0      0.00%     64.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShaSigma3            0      0.00%     64.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdPredAlu            0      0.00%     64.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::Matrix            0      0.00%     64.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MatrixMov            0      0.00%     64.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MatrixOP            0      0.00%     64.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MemRead         9389     27.32%     92.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MemWrite         2702      7.86%    100.00% # Number of instructions issued per FU type, per thread (Count)
=======
system.cpu_cluster.cpus.statIssuedInstType_0::No_OpClass            6      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntAlu      1456006     60.60%     60.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntMult       284896     11.86%     72.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntDiv            2      0.00%     72.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatAdd       163840      6.82%     79.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatCmp            0      0.00%     79.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatCvt            0      0.00%     79.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMult            0      0.00%     79.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMultAcc            0      0.00%     79.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatDiv        40960      1.70%     80.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMisc        40960      1.70%     82.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatSqrt            0      0.00%     82.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAdd           11      0.00%     82.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAddAcc            0      0.00%     82.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAlu            8      0.00%     82.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdCmp            8      0.00%     82.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdCvt            0      0.00%     82.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMisc            9      0.00%     82.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMult            0      0.00%     82.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMultAcc            0      0.00%     82.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     82.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShift            0      0.00%     82.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShiftAcc            0      0.00%     82.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdDiv            0      0.00%     82.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSqrt            0      0.00%     82.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatAdd            0      0.00%     82.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatAlu            0      0.00%     82.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatCmp            0      0.00%     82.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatCvt            0      0.00%     82.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatDiv            0      0.00%     82.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMisc            0      0.00%     82.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMult            0      0.00%     82.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     82.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     82.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     82.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceAdd            0      0.00%     82.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceAlu            0      0.00%     82.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceCmp            0      0.00%     82.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     82.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     82.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAes            0      0.00%     82.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAesMix            0      0.00%     82.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha1Hash            0      0.00%     82.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     82.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha256Hash            0      0.00%     82.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     82.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShaSigma2            0      0.00%     82.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShaSigma3            0      0.00%     82.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdPredAlu            0      0.00%     82.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::Matrix            0      0.00%     82.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MatrixMov            0      0.00%     82.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MatrixOP            0      0.00%     82.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MemRead       328885     13.69%     96.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MemWrite        87184      3.63%    100.00% # Number of instructions issued per FU type, per thread (Count)
>>>>>>> ej2
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
<<<<<<< HEAD
system.cpu_cluster.cpus.statIssuedInstType_0::total        34371                       # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.issueRate            0.327996                       # Inst issue rate ((Count/Cycle))
system.cpu_cluster.cpus.fuBusy                   2321                       # FU busy when requested (Count)
system.cpu_cluster.cpus.fuBusyRate           0.067528                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu_cluster.cpus.intInstQueueReads        99205                       # Number of integer instruction queue reads (Count)
system.cpu_cluster.cpus.intInstQueueWrites        24104                       # Number of integer instruction queue writes (Count)
system.cpu_cluster.cpus.intInstQueueWakeupAccesses        20812                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.fpInstQueueReads            0                       # Number of floating instruction queue reads (Count)
system.cpu_cluster.cpus.fpInstQueueWrites            0                       # Number of floating instruction queue writes (Count)
system.cpu_cluster.cpus.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.vecInstQueueReads        27305                       # Number of vector instruction queue reads (Count)
system.cpu_cluster.cpus.vecInstQueueWrites        12895                       # Number of vector instruction queue writes (Count)
system.cpu_cluster.cpus.vecInstQueueWakeupAccesses        12865                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.intAluAccesses          22350                       # Number of integer alu accesses (Count)
system.cpu_cluster.cpus.fpAluAccesses               0                       # Number of floating point alu accesses (Count)
system.cpu_cluster.cpus.vecAluAccesses          14337                       # Number of vector alu accesses (Count)
system.cpu_cluster.cpus.numSquashedInsts          402                       # Number of squashed instructions skipped in execute (Count)
system.cpu_cluster.cpus.numSwp                      0                       # Number of swp insts executed (Count)
system.cpu_cluster.cpus.timesIdled                281                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu_cluster.cpus.idleCycles              49412                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu_cluster.cpus.MemDepUnit__0.insertedLoads         9323                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.insertedStores         2794                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.conflictingLoads            3                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.conflictingStores          144                       # Number of conflicting stores. (Count)
=======
system.cpu_cluster.cpus.statIssuedInstType_0::total      2402775                       # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.issueRate            1.199481                       # Inst issue rate ((Count/Cycle))
system.cpu_cluster.cpus.fuBusy                  47375                       # FU busy when requested (Count)
system.cpu_cluster.cpus.fuBusyRate           0.019717                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu_cluster.cpus.intInstQueueReads      5649907                       # Number of integer instruction queue reads (Count)
system.cpu_cluster.cpus.intInstQueueWrites      1830681                       # Number of integer instruction queue writes (Count)
system.cpu_cluster.cpus.intInstQueueWakeupAccesses      1823701                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.fpInstQueueReads            0                       # Number of floating instruction queue reads (Count)
system.cpu_cluster.cpus.fpInstQueueWrites            0                       # Number of floating instruction queue writes (Count)
system.cpu_cluster.cpus.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.vecInstQueueReads      1155521                       # Number of vector instruction queue reads (Count)
system.cpu_cluster.cpus.vecInstQueueWrites       579026                       # Number of vector instruction queue writes (Count)
system.cpu_cluster.cpus.vecInstQueueWakeupAccesses       577621                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.intAluAccesses        1872314                       # Number of integer alu accesses (Count)
system.cpu_cluster.cpus.fpAluAccesses               0                       # Number of floating point alu accesses (Count)
system.cpu_cluster.cpus.vecAluAccesses         577830                       # Number of vector alu accesses (Count)
system.cpu_cluster.cpus.numSquashedInsts         1159                       # Number of squashed instructions skipped in execute (Count)
system.cpu_cluster.cpus.numSwp                      0                       # Number of swp insts executed (Count)
system.cpu_cluster.cpus.timesIdled                293                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu_cluster.cpus.idleCycles              50743                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu_cluster.cpus.MemDepUnit__0.insertedLoads       329516                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.insertedStores        87266                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.conflictingLoads            2                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.conflictingStores           12                       # Number of conflicting stores. (Count)
>>>>>>> ej2
system.cpu_cluster.cpus.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
<<<<<<< HEAD
system.cpu_cluster.cpus.branchPred.lookups         3356                       # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.condPredicted         2214                       # Number of conditional branches predicted (Count)
system.cpu_cluster.cpus.branchPred.condIncorrect          486                       # Number of conditional branches incorrect (Count)
system.cpu_cluster.cpus.branchPred.BTBLookups         1466                       # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.BTBUpdates          420                       # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.BTBHits         1018                       # Number of BTB hits (Count)
system.cpu_cluster.cpus.branchPred.BTBHitRatio     0.694407                       # BTB Hit Ratio (Ratio)
system.cpu_cluster.cpus.branchPred.RASUsed          208                       # Number of times the RAS was used to get a target. (Count)
system.cpu_cluster.cpus.branchPred.RASIncorrect            2                       # Number of incorrect RAS predictions. (Count)
system.cpu_cluster.cpus.branchPred.indirectLookups           74                       # Number of indirect predictor lookups. (Count)
system.cpu_cluster.cpus.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
system.cpu_cluster.cpus.branchPred.indirectMisses           74                       # Number of indirect misses. (Count)
system.cpu_cluster.cpus.branchPred.indirectMispredicted           32                       # Number of mispredicted indirect branches. (Count)
system.cpu_cluster.cpus.commit.commitSquashedInsts         1884                       # The number of squashed insts skipped by commit (Count)
system.cpu_cluster.cpus.commit.commitNonSpecStalls           18                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu_cluster.cpus.commit.branchMispredicts          334                       # The number of times a branch was mispredicted (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::samples        54924                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::mean     0.591581                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::stdev     1.854327                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::0        47414     86.33%     86.33% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::1         1557      2.83%     89.16% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::2         2204      4.01%     93.17% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::3          298      0.54%     93.72% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::4          222      0.40%     94.12% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::5          176      0.32%     94.44% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::6           31      0.06%     94.50% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::7          497      0.90%     95.40% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::8         2525      4.60%    100.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::total        54924                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.amos                 0                       # Number of atomic instructions committed (Count)
system.cpu_cluster.cpus.commit.membars              4                       # Number of memory barriers committed (Count)
system.cpu_cluster.cpus.commit.functionCalls          106                       # Number of function calls committed. (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::No_OpClass            5      0.02%      0.02% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntAlu        17889     55.06%     55.07% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntMult            3      0.01%     55.08% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntDiv            2      0.01%     55.09% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatAdd         1536      4.73%     59.81% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatCmp            0      0.00%     59.81% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatCvt            0      0.00%     59.81% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMult         1536      4.73%     64.54% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     64.54% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatDiv            0      0.00%     64.54% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMisc            0      0.00%     64.54% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     64.54% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAdd            7      0.02%     64.56% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     64.56% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAlu            4      0.01%     64.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdCmp            4      0.01%     64.59% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdCvt            0      0.00%     64.59% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMisc            6      0.02%     64.61% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMult            0      0.00%     64.61% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     64.61% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     64.61% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShift            0      0.00%     64.61% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     64.61% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdDiv            0      0.00%     64.61% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     64.61% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     64.61% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.61% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     64.61% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     64.61% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     64.61% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     64.61% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     64.61% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     64.61% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     64.61% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     64.61% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     64.61% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     64.61% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     64.61% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     64.61% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     64.61% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAes            0      0.00%     64.61% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     64.61% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     64.61% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     64.61% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     64.61% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     64.61% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     64.61% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     64.61% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     64.61% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::Matrix            0      0.00%     64.61% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MatrixMov            0      0.00%     64.61% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MatrixOP            0      0.00%     64.61% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MemRead         8930     27.48%     92.09% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MemWrite         2570      7.91%    100.00% # Class of committed instruction (Count)
=======
system.cpu_cluster.cpus.branchPred.lookups       585451                       # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.condPredicted       335515                       # Number of conditional branches predicted (Count)
system.cpu_cluster.cpus.branchPred.condIncorrect         1201                       # Number of conditional branches incorrect (Count)
system.cpu_cluster.cpus.branchPred.BTBLookups       252758                       # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.BTBUpdates         1134                       # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.BTBHits       252333                       # Number of BTB hits (Count)
system.cpu_cluster.cpus.branchPred.BTBHitRatio     0.998319                       # BTB Hit Ratio (Ratio)
system.cpu_cluster.cpus.branchPred.RASUsed          206                       # Number of times the RAS was used to get a target. (Count)
system.cpu_cluster.cpus.branchPred.RASIncorrect            2                       # Number of incorrect RAS predictions. (Count)
system.cpu_cluster.cpus.branchPred.indirectLookups           72                       # Number of indirect predictor lookups. (Count)
system.cpu_cluster.cpus.branchPred.indirectHits            1                       # Number of indirect target hits. (Count)
system.cpu_cluster.cpus.branchPred.indirectMisses           71                       # Number of indirect misses. (Count)
system.cpu_cluster.cpus.branchPred.indirectMispredicted           31                       # Number of mispredicted indirect branches. (Count)
system.cpu_cluster.cpus.commit.commitSquashedInsts         4653                       # The number of squashed insts skipped by commit (Count)
system.cpu_cluster.cpus.commit.commitNonSpecStalls           18                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu_cluster.cpus.commit.branchMispredicts         1042                       # The number of times a branch was mispredicted (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::samples      1951274                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::mean     1.229728                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::stdev     2.456573                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::0      1392491     71.36%     71.36% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::1       138262      7.09%     78.45% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::2        88957      4.56%     83.01% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::3        36736      1.88%     84.89% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::4        43555      2.23%     87.12% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::5        26934      1.38%     88.50% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::6        65160      3.34%     91.84% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::7          129      0.01%     91.85% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::8       159050      8.15%    100.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::total      1951274                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.amos                 0                       # Number of atomic instructions committed (Count)
system.cpu_cluster.cpus.commit.membars              4                       # Number of memory barriers committed (Count)
system.cpu_cluster.cpus.commit.functionCalls          106                       # Number of function calls committed. (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::No_OpClass            6      0.00%      0.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntAlu      1454063     60.60%     60.60% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntMult       284165     11.84%     72.44% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntDiv            2      0.00%     72.44% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatAdd       163840      6.83%     79.27% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatCmp            0      0.00%     79.27% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatCvt            0      0.00%     79.27% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMult            0      0.00%     79.27% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.27% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatDiv        40960      1.71%     80.98% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMisc        40960      1.71%     82.68% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     82.68% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAdd           11      0.00%     82.68% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.68% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAlu            8      0.00%     82.68% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdCmp            8      0.00%     82.68% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdCvt            0      0.00%     82.68% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMisc            8      0.00%     82.68% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMult            0      0.00%     82.68% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     82.68% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     82.68% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShift            0      0.00%     82.68% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     82.68% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdDiv            0      0.00%     82.68% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     82.68% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     82.68% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     82.68% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     82.68% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     82.68% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     82.68% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     82.68% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     82.68% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     82.68% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     82.68% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     82.68% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     82.68% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     82.68% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     82.68% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     82.68% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     82.68% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAes            0      0.00%     82.68% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     82.68% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     82.68% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     82.68% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     82.68% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     82.68% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     82.68% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     82.68% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     82.68% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::Matrix            0      0.00%     82.68% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MatrixMov            0      0.00%     82.68% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MatrixOP            0      0.00%     82.68% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MemRead       328455     13.69%     96.37% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MemWrite        87051      3.63%    100.00% # Class of committed instruction (Count)
>>>>>>> ej2
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
<<<<<<< HEAD
system.cpu_cluster.cpus.commit.committedInstType_0::total        32492                       # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.commitEligibleSamples         2525                       # number cycles where commit BW limit reached (Cycle)
system.cpu_cluster.cpus.commitStats0.numInsts        31514                       # Number of instructions committed (thread level) (Count)
system.cpu_cluster.cpus.commitStats0.numOps        32492                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu_cluster.cpus.commitStats0.numInstsNotNOP        31494                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu_cluster.cpus.commitStats0.numOpsNotNOP        32472                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu_cluster.cpus.commitStats0.cpi     3.325221                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu_cluster.cpus.commitStats0.ipc     0.300732                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu_cluster.cpus.commitStats0.numMemRefs        11500                       # Number of memory references committed (Count)
system.cpu_cluster.cpus.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu_cluster.cpus.commitStats0.numIntInsts        27676                       # Number of integer instructions (Count)
system.cpu_cluster.cpus.commitStats0.numLoadInsts         8930                       # Number of load instructions (Count)
system.cpu_cluster.cpus.commitStats0.numStoreInsts         2570                       # Number of store instructions (Count)
system.cpu_cluster.cpus.commitStats0.numVecInsts        12865                       # Number of vector instructions (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::No_OpClass            5      0.02%      0.02% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntAlu        17889     55.06%     55.07% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntMult            3      0.01%     55.08% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntDiv            2      0.01%     55.09% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatAdd         1536      4.73%     59.81% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatCmp            0      0.00%     59.81% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatCvt            0      0.00%     59.81% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMult         1536      4.73%     64.54% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMultAcc            0      0.00%     64.54% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatDiv            0      0.00%     64.54% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMisc            0      0.00%     64.54% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatSqrt            0      0.00%     64.54% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAdd            7      0.02%     64.56% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAddAcc            0      0.00%     64.56% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAlu            4      0.01%     64.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdCmp            4      0.01%     64.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdCvt            0      0.00%     64.59% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMisc            6      0.02%     64.61% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMult            0      0.00%     64.61% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMultAcc            0      0.00%     64.61% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     64.61% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShift            0      0.00%     64.61% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     64.61% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdDiv            0      0.00%     64.61% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSqrt            0      0.00%     64.61% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     64.61% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     64.61% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     64.61% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     64.61% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     64.61% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     64.61% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMult            0      0.00%     64.61% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     64.61% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     64.61% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     64.61% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     64.61% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     64.61% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     64.61% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     64.61% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     64.61% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAes            0      0.00%     64.61% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAesMix            0      0.00%     64.61% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     64.61% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     64.61% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     64.61% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     64.61% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     64.61% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     64.61% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdPredAlu            0      0.00%     64.61% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::Matrix            0      0.00%     64.61% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MatrixMov            0      0.00%     64.61% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MatrixOP            0      0.00%     64.61% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MemRead         8930     27.48%     92.09% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MemWrite         2570      7.91%    100.00% # Class of committed instruction. (Count)
=======
system.cpu_cluster.cpus.commit.committedInstType_0::total      2399537                       # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.commitEligibleSamples       159050                       # number cycles where commit BW limit reached (Cycle)
system.cpu_cluster.cpus.commitStats0.numInsts      2398556                       # Number of instructions committed (thread level) (Count)
system.cpu_cluster.cpus.commitStats0.numOps      2399537                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu_cluster.cpus.commitStats0.numInstsNotNOP      2398536                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu_cluster.cpus.commitStats0.numOpsNotNOP      2399517                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu_cluster.cpus.commitStats0.cpi     0.835160                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu_cluster.cpus.commitStats0.ipc     1.197375                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu_cluster.cpus.commitStats0.numMemRefs       415506                       # Number of memory references committed (Count)
system.cpu_cluster.cpus.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu_cluster.cpus.commitStats0.numIntInsts      1572003                       # Number of integer instructions (Count)
system.cpu_cluster.cpus.commitStats0.numLoadInsts       328455                       # Number of load instructions (Count)
system.cpu_cluster.cpus.commitStats0.numStoreInsts        87051                       # Number of store instructions (Count)
system.cpu_cluster.cpus.commitStats0.numVecInsts       577620                       # Number of vector instructions (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::No_OpClass            6      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntAlu      1454063     60.60%     60.60% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntMult       284165     11.84%     72.44% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntDiv            2      0.00%     72.44% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatAdd       163840      6.83%     79.27% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatCmp            0      0.00%     79.27% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatCvt            0      0.00%     79.27% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMult            0      0.00%     79.27% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMultAcc            0      0.00%     79.27% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatDiv        40960      1.71%     80.98% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMisc        40960      1.71%     82.68% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatSqrt            0      0.00%     82.68% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAdd           11      0.00%     82.68% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAddAcc            0      0.00%     82.68% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAlu            8      0.00%     82.68% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdCmp            8      0.00%     82.68% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdCvt            0      0.00%     82.68% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMisc            8      0.00%     82.68% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMult            0      0.00%     82.68% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMultAcc            0      0.00%     82.68% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     82.68% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShift            0      0.00%     82.68% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     82.68% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdDiv            0      0.00%     82.68% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSqrt            0      0.00%     82.68% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     82.68% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     82.68% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     82.68% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     82.68% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     82.68% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     82.68% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMult            0      0.00%     82.68% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     82.68% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     82.68% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     82.68% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     82.68% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     82.68% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     82.68% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     82.68% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     82.68% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAes            0      0.00%     82.68% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAesMix            0      0.00%     82.68% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     82.68% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     82.68% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     82.68% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     82.68% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     82.68% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     82.68% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdPredAlu            0      0.00%     82.68% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::Matrix            0      0.00%     82.68% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MatrixMov            0      0.00%     82.68% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MatrixOP            0      0.00%     82.68% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MemRead       328455     13.69%     96.37% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MemWrite        87051      3.63%    100.00% # Class of committed instruction. (Count)
>>>>>>> ej2
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
<<<<<<< HEAD
system.cpu_cluster.cpus.commitStats0.committedInstType::total        32492                       # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsControl         2240                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsDirectControl         2106                       # Class of control type instructions committed (Count)
=======
system.cpu_cluster.cpus.commitStats0.committedInstType::total      2399537                       # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsControl       582258                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsDirectControl       582124                       # Class of control type instructions committed (Count)
>>>>>>> ej2
system.cpu_cluster.cpus.commitStats0.committedControl::IsIndirectControl          134                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsCondControl       334010                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsUncondControl       248248                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsCall          106                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsReturn          103                       # Class of control type instructions committed (Count)
<<<<<<< HEAD
system.cpu_cluster.cpus.dcache.demandHits::cpu_cluster.cpus.data         4679                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.dcache.demandHits::total         4679                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.dcache.overallHits::cpu_cluster.cpus.data         4684                       # number of overall hits (Count)
system.cpu_cluster.cpus.dcache.overallHits::total         4684                       # number of overall hits (Count)
system.cpu_cluster.cpus.dcache.demandMisses::cpu_cluster.cpus.data         7022                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.dcache.demandMisses::total         7022                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.dcache.overallMisses::cpu_cluster.cpus.data         7025                       # number of overall misses (Count)
system.cpu_cluster.cpus.dcache.overallMisses::total         7025                       # number of overall misses (Count)
system.cpu_cluster.cpus.dcache.demandMissLatency::cpu_cluster.cpus.data     98402203                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMissLatency::total     98402203                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMissLatency::cpu_cluster.cpus.data     98402203                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMissLatency::total     98402203                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandAccesses::cpu_cluster.cpus.data        11701                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.demandAccesses::total        11701                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.overallAccesses::cpu_cluster.cpus.data        11709                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.overallAccesses::total        11709                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.demandMissRate::cpu_cluster.cpus.data     0.600120                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandMissRate::total     0.600120                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMissRate::cpu_cluster.cpus.data     0.599966                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMissRate::total     0.599966                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandAvgMissLatency::cpu_cluster.cpus.data 14013.415409                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.dcache.demandAvgMissLatency::total 14013.415409                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMissLatency::cpu_cluster.cpus.data 14007.431032                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMissLatency::total 14007.431032                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.blockedCycles::no_mshrs         1380                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.dcache.blockedCycles::no_targets        16879                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.dcache.blockedCauses::no_mshrs           41                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.dcache.blockedCauses::no_targets          503                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.dcache.avgBlocked::no_mshrs    33.658537                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.dcache.avgBlocked::no_targets    33.556660                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.dcache.writebacks::writebacks         1202                       # number of writebacks (Count)
system.cpu_cluster.cpus.dcache.writebacks::total         1202                       # number of writebacks (Count)
system.cpu_cluster.cpus.dcache.demandMshrHits::cpu_cluster.cpus.data         5311                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.dcache.demandMshrHits::total         5311                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.dcache.overallMshrHits::cpu_cluster.cpus.data         5311                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.dcache.overallMshrHits::total         5311                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.dcache.demandMshrMisses::cpu_cluster.cpus.data         1711                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.dcache.demandMshrMisses::total         1711                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrMisses::cpu_cluster.cpus.data         1714                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrMisses::total         1714                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.dcache.demandMshrMissLatency::cpu_cluster.cpus.data     29654464                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMshrMissLatency::total     29654464                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrMissLatency::cpu_cluster.cpus.data     29788214                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrMissLatency::total     29788214                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMshrMissRate::cpu_cluster.cpus.data     0.146227                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandMshrMissRate::total     0.146227                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMshrMissRate::cpu_cluster.cpus.data     0.146383                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMshrMissRate::total     0.146383                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandAvgMshrMissLatency::cpu_cluster.cpus.data 17331.656341                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.demandAvgMshrMissLatency::total 17331.656341                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrMissLatency::cpu_cluster.cpus.data 17379.354726                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrMissLatency::total 17379.354726                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.replacements         1202                       # number of replacements (Count)
=======
system.cpu_cluster.cpus.dcache.demandHits::cpu_cluster.cpus.data       359000                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.dcache.demandHits::total       359000                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.dcache.overallHits::cpu_cluster.cpus.data       359005                       # number of overall hits (Count)
system.cpu_cluster.cpus.dcache.overallHits::total       359005                       # number of overall hits (Count)
system.cpu_cluster.cpus.dcache.demandMisses::cpu_cluster.cpus.data        56691                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.dcache.demandMisses::total        56691                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.dcache.overallMisses::cpu_cluster.cpus.data        56693                       # number of overall misses (Count)
system.cpu_cluster.cpus.dcache.overallMisses::total        56693                       # number of overall misses (Count)
system.cpu_cluster.cpus.dcache.demandMissLatency::cpu_cluster.cpus.data    330470701                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMissLatency::total    330470701                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMissLatency::cpu_cluster.cpus.data    330470701                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMissLatency::total    330470701                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandAccesses::cpu_cluster.cpus.data       415691                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.demandAccesses::total       415691                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.overallAccesses::cpu_cluster.cpus.data       415698                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.overallAccesses::total       415698                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.demandMissRate::cpu_cluster.cpus.data     0.136378                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandMissRate::total     0.136378                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMissRate::cpu_cluster.cpus.data     0.136380                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMissRate::total     0.136380                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandAvgMissLatency::cpu_cluster.cpus.data  5829.332716                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.dcache.demandAvgMissLatency::total  5829.332716                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMissLatency::cpu_cluster.cpus.data  5829.127070                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMissLatency::total  5829.127070                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.blockedCycles::no_mshrs           68                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.dcache.blockedCycles::no_targets        41563                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.dcache.blockedCauses::no_mshrs            4                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.dcache.blockedCauses::no_targets          561                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.dcache.avgBlocked::no_mshrs           17                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.dcache.avgBlocked::no_targets    74.087344                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.dcache.writebacks::writebacks        20879                       # number of writebacks (Count)
system.cpu_cluster.cpus.dcache.writebacks::total        20879                       # number of writebacks (Count)
system.cpu_cluster.cpus.dcache.demandMshrHits::cpu_cluster.cpus.data        35302                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.dcache.demandMshrHits::total        35302                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.dcache.overallMshrHits::cpu_cluster.cpus.data        35302                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.dcache.overallMshrHits::total        35302                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.dcache.demandMshrMisses::cpu_cluster.cpus.data        21389                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.dcache.demandMshrMisses::total        21389                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrMisses::cpu_cluster.cpus.data        21391                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrMisses::total        21391                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.dcache.demandMshrMissLatency::cpu_cluster.cpus.data    119975203                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMshrMissLatency::total    119975203                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrMissLatency::cpu_cluster.cpus.data    120104203                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrMissLatency::total    120104203                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMshrMissRate::cpu_cluster.cpus.data     0.051454                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandMshrMissRate::total     0.051454                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMshrMissRate::cpu_cluster.cpus.data     0.051458                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMshrMissRate::total     0.051458                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandAvgMshrMissLatency::cpu_cluster.cpus.data  5609.201131                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.demandAvgMshrMissLatency::total  5609.201131                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrMissLatency::cpu_cluster.cpus.data  5614.707260                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrMissLatency::total  5614.707260                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.replacements        20879                       # number of replacements (Count)
>>>>>>> ej2
system.cpu_cluster.cpus.dcache.LoadLockedReq.hits::cpu_cluster.cpus.data            4                       # number of LoadLockedReq hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.hits::total            4                       # number of LoadLockedReq hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.accesses::cpu_cluster.cpus.data            4                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.accesses::total            4                       # number of LoadLockedReq accesses(hits+misses) (Count)
<<<<<<< HEAD
system.cpu_cluster.cpus.dcache.ReadReq.hits::cpu_cluster.cpus.data         4105                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.hits::total         4105                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.misses::cpu_cluster.cpus.data         5030                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.misses::total         5030                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.missLatency::cpu_cluster.cpus.data     57599500                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.missLatency::total     57599500                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.accesses::cpu_cluster.cpus.data         9135                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.ReadReq.accesses::total         9135                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.ReadReq.missRate::cpu_cluster.cpus.data     0.550629                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.missRate::total     0.550629                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.avgMissLatency::cpu_cluster.cpus.data 11451.192843                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMissLatency::total 11451.192843                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.mshrHits::cpu_cluster.cpus.data         3928                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrHits::total         3928                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMisses::cpu_cluster.cpus.data         1102                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMisses::total         1102                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissLatency::cpu_cluster.cpus.data     17608750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissLatency::total     17608750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissRate::cpu_cluster.cpus.data     0.120635                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissRate::total     0.120635                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.data 15978.901996                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrMissLatency::total 15978.901996                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFReq.hits::cpu_cluster.cpus.data            5                       # number of SoftPFReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.hits::total            5                       # number of SoftPFReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.misses::cpu_cluster.cpus.data            3                       # number of SoftPFReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.misses::total            3                       # number of SoftPFReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.accesses::cpu_cluster.cpus.data            8                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.accesses::total            8                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.missRate::cpu_cluster.cpus.data     0.375000                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.missRate::total     0.375000                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMisses::cpu_cluster.cpus.data            3                       # number of SoftPFReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMisses::total            3                       # number of SoftPFReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissLatency::cpu_cluster.cpus.data       133750                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissLatency::total       133750                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissRate::cpu_cluster.cpus.data     0.375000                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissRate::total     0.375000                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.avgMshrMissLatency::cpu_cluster.cpus.data 44583.333333                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFReq.avgMshrMissLatency::total 44583.333333                       # average SoftPFReq mshr miss latency ((Tick/Count))
=======
system.cpu_cluster.cpus.dcache.ReadReq.hits::cpu_cluster.cpus.data       307783                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.hits::total       307783                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.misses::cpu_cluster.cpus.data        20861                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.misses::total        20861                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.missLatency::cpu_cluster.cpus.data     90390500                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.missLatency::total     90390500                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.accesses::cpu_cluster.cpus.data       328644                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.ReadReq.accesses::total       328644                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.ReadReq.missRate::cpu_cluster.cpus.data     0.063476                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.missRate::total     0.063476                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.avgMissLatency::cpu_cluster.cpus.data  4332.989790                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMissLatency::total  4332.989790                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.mshrHits::cpu_cluster.cpus.data        10511                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrHits::total        10511                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMisses::cpu_cluster.cpus.data        10350                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMisses::total        10350                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissLatency::cpu_cluster.cpus.data     55074750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissLatency::total     55074750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissRate::cpu_cluster.cpus.data     0.031493                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissRate::total     0.031493                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.data  5321.231884                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrMissLatency::total  5321.231884                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFReq.hits::cpu_cluster.cpus.data            5                       # number of SoftPFReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.hits::total            5                       # number of SoftPFReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.misses::cpu_cluster.cpus.data            2                       # number of SoftPFReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.misses::total            2                       # number of SoftPFReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.accesses::cpu_cluster.cpus.data            7                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.accesses::total            7                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.missRate::cpu_cluster.cpus.data     0.285714                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.missRate::total     0.285714                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMisses::cpu_cluster.cpus.data            2                       # number of SoftPFReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMisses::total            2                       # number of SoftPFReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissLatency::cpu_cluster.cpus.data       129000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissLatency::total       129000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissRate::cpu_cluster.cpus.data     0.285714                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissRate::total     0.285714                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.avgMshrMissLatency::cpu_cluster.cpus.data        64500                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFReq.avgMshrMissLatency::total        64500                       # average SoftPFReq mshr miss latency ((Tick/Count))
>>>>>>> ej2
system.cpu_cluster.cpus.dcache.StoreCondReq.hits::cpu_cluster.cpus.data            4                       # number of StoreCondReq hits (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.hits::total            4                       # number of StoreCondReq hits (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.accesses::cpu_cluster.cpus.data            4                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.accesses::total            4                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.misses::cpu_cluster.cpus.data            7                       # number of WriteLineReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.misses::total            7                       # number of WriteLineReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.missLatency::cpu_cluster.cpus.data       126749                       # number of WriteLineReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.missLatency::total       126749                       # number of WriteLineReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.accesses::cpu_cluster.cpus.data            7                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.accesses::total            7                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.missRate::cpu_cluster.cpus.data            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.missRate::total            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMissLatency::cpu_cluster.cpus.data        18107                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMissLatency::total        18107                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMisses::cpu_cluster.cpus.data            7                       # number of WriteLineReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMisses::total            7                       # number of WriteLineReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissLatency::cpu_cluster.cpus.data       123249                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissLatency::total       123249                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissRate::cpu_cluster.cpus.data            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissRate::total            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
<<<<<<< HEAD
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMshrMissLatency::cpu_cluster.cpus.data 19285.571429                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMshrMissLatency::total 19285.571429                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.hits::cpu_cluster.cpus.data          574                       # number of WriteReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.hits::total          574                       # number of WriteReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.misses::cpu_cluster.cpus.data         1985                       # number of WriteReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.misses::total         1985                       # number of WriteReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.missLatency::cpu_cluster.cpus.data     40664204                       # number of WriteReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.missLatency::total     40664204                       # number of WriteReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.accesses::cpu_cluster.cpus.data         2559                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteReq.accesses::total         2559                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteReq.missRate::cpu_cluster.cpus.data     0.775694                       # miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.missRate::total     0.775694                       # miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.avgMissLatency::cpu_cluster.cpus.data 20485.745088                       # average WriteReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.avgMissLatency::total 20485.745088                       # average WriteReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.mshrHits::cpu_cluster.cpus.data         1383                       # number of WriteReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrHits::total         1383                       # number of WriteReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMisses::cpu_cluster.cpus.data          602                       # number of WriteReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMisses::total          602                       # number of WriteReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissLatency::cpu_cluster.cpus.data     11910715                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissLatency::total     11910715                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissRate::cpu_cluster.cpus.data     0.235248                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissRate::total     0.235248                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.avgMshrMissLatency::cpu_cluster.cpus.data 19785.240864                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.avgMshrMissLatency::total 19785.240864                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     26197500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.dcache.tags.tagsInUse   206.668845                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus.dcache.tags.totalRefs         5381                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus.dcache.tags.sampledRefs         1202                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus.dcache.tags.avgRefs     4.476705                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus.dcache.tags.warmupTick       159000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus.dcache.tags.occupancies::cpu_cluster.cpus.data   206.668845                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.dcache.tags.avgOccs::cpu_cluster.cpus.data     0.403650                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.dcache.tags.avgOccs::total     0.403650                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.dcache.tags.ageTaskId_1024::0          512                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.dcache.tags.tagAccesses        25148                       # Number of tag accesses (Count)
system.cpu_cluster.cpus.dcache.tags.dataAccesses        25148                       # Number of data accesses (Count)
system.cpu_cluster.cpus.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     26197500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.decode.idleCycles        12160                       # Number of cycles decode is idle (Cycle)
system.cpu_cluster.cpus.decode.blockedCycles        28176                       # Number of cycles decode is blocked (Cycle)
system.cpu_cluster.cpus.decode.runCycles        12610                       # Number of cycles decode is running (Cycle)
system.cpu_cluster.cpus.decode.unblockCycles         2086                       # Number of cycles decode is unblocking (Cycle)
system.cpu_cluster.cpus.decode.squashCycles          347                       # Number of cycles decode is squashing (Cycle)
system.cpu_cluster.cpus.decode.branchResolved         1105                       # Number of times decode resolved a branch (Count)
system.cpu_cluster.cpus.decode.branchMispred          156                       # Number of times decode detected a branch misprediction (Count)
system.cpu_cluster.cpus.decode.decodedInsts        35874                       # Number of instructions handled by decode (Count)
system.cpu_cluster.cpus.decode.squashedInsts         1177                       # Number of squashed instructions handled by decode (Count)
system.cpu_cluster.cpus.executeStats0.numInsts        33969                       # Number of executed instructions (Count)
system.cpu_cluster.cpus.executeStats0.numNop           32                       # Number of nop insts executed (Count)
system.cpu_cluster.cpus.executeStats0.numBranches         2451                       # Number of branches executed (Count)
system.cpu_cluster.cpus.executeStats0.numLoadInsts         9282                       # Number of load instructions executed (Count)
system.cpu_cluster.cpus.executeStats0.numStoreInsts         2658                       # Number of stores executed (Count)
system.cpu_cluster.cpus.executeStats0.instRate     0.324160                       # Inst execution rate ((Count/Cycle))
system.cpu_cluster.cpus.executeStats0.numCCRegReads         3819                       # Number of times the CC registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numCCRegWrites         3798                       # Number of times the CC registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numIntRegReads        40985                       # Number of times the integer registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numIntRegWrites        16379                       # Number of times the integer registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numMemRefs        11940                       # Number of memory refs (Count)
system.cpu_cluster.cpus.executeStats0.numMiscRegReads        30540                       # Number of times the Misc registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numMiscRegWrites         3089                       # Number of times the Misc registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu_cluster.cpus.executeStats0.numVecRegReads        19041                       # Number of times the vector registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu_cluster.cpus.fetch.predictedBranches         1226                       # Number of branches that fetch has predicted taken (Count)
system.cpu_cluster.cpus.fetch.cycles            37456                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu_cluster.cpus.fetch.squashCycles          998                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu_cluster.cpus.fetch.miscStallCycles          332                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu_cluster.cpus.fetch.icacheWaitRetryStallCycles          248                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu_cluster.cpus.fetch.cacheLines        10544                       # Number of cache lines fetched (Count)
system.cpu_cluster.cpus.fetch.icacheSquashes          269                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu_cluster.cpus.fetch.nisnDist::samples        55379                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::mean     0.688004                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::stdev     1.113720                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::0        36594     66.08%     66.08% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::1         8554     15.45%     81.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::2         1146      2.07%     83.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::3         9085     16.41%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::max_value            3                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::total        55379                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetchStats0.numInsts        36593                       # Number of instructions fetched (thread level) (Count)
system.cpu_cluster.cpus.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu_cluster.cpus.fetchStats0.fetchRate     0.349200                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu_cluster.cpus.fetchStats0.numBranches         3356                       # Number of branches fetched (Count)
system.cpu_cluster.cpus.fetchStats0.branchRate     0.032026                       # Number of branch fetches per cycle (Ratio)
system.cpu_cluster.cpus.fetchStats0.icacheStallCycles        16844                       # ICache total stall cycles (Cycle)
system.cpu_cluster.cpus.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu_cluster.cpus.icache.demandHits::cpu_cluster.cpus.inst        10187                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.icache.demandHits::total        10187                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.icache.overallHits::cpu_cluster.cpus.inst        10187                       # number of overall hits (Count)
system.cpu_cluster.cpus.icache.overallHits::total        10187                       # number of overall hits (Count)
system.cpu_cluster.cpus.icache.demandMisses::cpu_cluster.cpus.inst          355                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.icache.demandMisses::total          355                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.icache.overallMisses::cpu_cluster.cpus.inst          355                       # number of overall misses (Count)
system.cpu_cluster.cpus.icache.overallMisses::total          355                       # number of overall misses (Count)
system.cpu_cluster.cpus.icache.demandMissLatency::cpu_cluster.cpus.inst     21837994                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMissLatency::total     21837994                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMissLatency::cpu_cluster.cpus.inst     21837994                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMissLatency::total     21837994                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandAccesses::cpu_cluster.cpus.inst        10542                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.demandAccesses::total        10542                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.overallAccesses::cpu_cluster.cpus.inst        10542                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.overallAccesses::total        10542                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.demandMissRate::cpu_cluster.cpus.inst     0.033675                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.demandMissRate::total     0.033675                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMissRate::cpu_cluster.cpus.inst     0.033675                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMissRate::total     0.033675                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.demandAvgMissLatency::cpu_cluster.cpus.inst 61515.476056                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.icache.demandAvgMissLatency::total 61515.476056                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMissLatency::cpu_cluster.cpus.inst 61515.476056                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMissLatency::total 61515.476056                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.blockedCycles::no_mshrs        12992                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.icache.blockedCauses::no_mshrs           70                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.icache.avgBlocked::no_mshrs   185.600000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.icache.writebacks::writebacks           42                       # number of writebacks (Count)
system.cpu_cluster.cpus.icache.writebacks::total           42                       # number of writebacks (Count)
system.cpu_cluster.cpus.icache.demandMshrHits::cpu_cluster.cpus.inst           72                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.icache.demandMshrHits::total           72                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.icache.overallMshrHits::cpu_cluster.cpus.inst           72                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.icache.overallMshrHits::total           72                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.icache.demandMshrMisses::cpu_cluster.cpus.inst          283                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.icache.demandMshrMisses::total          283                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.icache.overallMshrMisses::cpu_cluster.cpus.inst          283                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.icache.overallMshrMisses::total          283                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.icache.demandMshrMissLatency::cpu_cluster.cpus.inst     18320244                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMshrMissLatency::total     18320244                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMshrMissLatency::cpu_cluster.cpus.inst     18320244                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMshrMissLatency::total     18320244                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMshrMissRate::cpu_cluster.cpus.inst     0.026845                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.demandMshrMissRate::total     0.026845                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMshrMissRate::cpu_cluster.cpus.inst     0.026845                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMshrMissRate::total     0.026845                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.demandAvgMshrMissLatency::cpu_cluster.cpus.inst 64735.844523                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.demandAvgMshrMissLatency::total 64735.844523                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMshrMissLatency::cpu_cluster.cpus.inst 64735.844523                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMshrMissLatency::total 64735.844523                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.replacements           42                       # number of replacements (Count)
system.cpu_cluster.cpus.icache.ReadReq.hits::cpu_cluster.cpus.inst        10187                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.hits::total        10187                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.misses::cpu_cluster.cpus.inst          355                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.misses::total          355                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.missLatency::cpu_cluster.cpus.inst     21837994                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.missLatency::total     21837994                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.accesses::cpu_cluster.cpus.inst        10542                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.icache.ReadReq.accesses::total        10542                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.icache.ReadReq.missRate::cpu_cluster.cpus.inst     0.033675                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.missRate::total     0.033675                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.avgMissLatency::cpu_cluster.cpus.inst 61515.476056                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.avgMissLatency::total 61515.476056                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.mshrHits::cpu_cluster.cpus.inst           72                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrHits::total           72                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMisses::cpu_cluster.cpus.inst          283                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMisses::total          283                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissLatency::cpu_cluster.cpus.inst     18320244                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissLatency::total     18320244                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissRate::cpu_cluster.cpus.inst     0.026845                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissRate::total     0.026845                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.inst 64735.844523                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.avgMshrMissLatency::total 64735.844523                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.power_state.pwrStateResidencyTicks::UNDEFINED     26197500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.icache.tags.tagsInUse   167.890393                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus.icache.tags.totalRefs          443                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus.icache.tags.sampledRefs           42                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus.icache.tags.avgRefs    10.547619                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus.icache.tags.warmupTick        81000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus.icache.tags.occupancies::cpu_cluster.cpus.inst   167.890393                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.icache.tags.avgOccs::cpu_cluster.cpus.inst     0.327911                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.icache.tags.avgOccs::total     0.327911                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.icache.tags.occupanciesTaskId::1024          240                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::0           19                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::1          221                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ratioOccsTaskId::1024     0.468750                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.icache.tags.tagAccesses        21366                       # Number of tag accesses (Count)
system.cpu_cluster.cpus.icache.tags.dataAccesses        21366                       # Number of data accesses (Count)
system.cpu_cluster.cpus.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     26197500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.iew.idleCycles              0                       # Number of cycles IEW is idle (Cycle)
system.cpu_cluster.cpus.iew.squashCycles          347                       # Number of cycles IEW is squashing (Cycle)
system.cpu_cluster.cpus.iew.blockCycles           108                       # Number of cycles IEW is blocking (Cycle)
system.cpu_cluster.cpus.iew.unblockCycles          677                       # Number of cycles IEW is unblocking (Cycle)
system.cpu_cluster.cpus.iew.dispatchedInsts        34775                       # Number of instructions dispatched to IQ (Count)
system.cpu_cluster.cpus.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu_cluster.cpus.iew.dispLoadInsts         9323                       # Number of dispatched load instructions (Count)
system.cpu_cluster.cpus.iew.dispStoreInsts         2794                       # Number of dispatched store instructions (Count)
system.cpu_cluster.cpus.iew.dispNonSpecInsts           27                       # Number of dispatched non-speculative instructions (Count)
system.cpu_cluster.cpus.iew.iqFullEvents            0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu_cluster.cpus.iew.lsqFullEvents          676                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu_cluster.cpus.iew.memOrderViolationEvents            2                       # Number of memory order violations (Count)
system.cpu_cluster.cpus.iew.predictedTakenIncorrect           36                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu_cluster.cpus.iew.predictedNotTakenIncorrect          319                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu_cluster.cpus.iew.branchMispredicts          355                       # Number of branch mispredicts detected at execute (Count)
system.cpu_cluster.cpus.iew.instsToCommit        33763                       # Cumulative count of insts sent to commit (Count)
system.cpu_cluster.cpus.iew.writebackCount        33677                       # Cumulative count of insts written-back (Count)
system.cpu_cluster.cpus.iew.producerInst        16390                       # Number of instructions producing a value (Count)
system.cpu_cluster.cpus.iew.consumerInst        25830                       # Number of instructions consuming a value (Count)
system.cpu_cluster.cpus.iew.wbRate           0.321373                       # Insts written-back per cycle ((Count/Cycle))
system.cpu_cluster.cpus.iew.wbFanout         0.634533                       # Average fanout of values written-back ((Count/Count))
system.cpu_cluster.cpus.lsq0.forwLoads              9                       # Number of loads that had data forwarded from stores (Count)
system.cpu_cluster.cpus.lsq0.squashedLoads          392                       # Number of loads squashed (Count)
system.cpu_cluster.cpus.lsq0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu_cluster.cpus.lsq0.memOrderViolation            2                       # Number of memory ordering violations (Count)
system.cpu_cluster.cpus.lsq0.squashedStores          222                       # Number of stores squashed (Count)
system.cpu_cluster.cpus.lsq0.rescheduledLoads            3                       # Number of loads that were rescheduled (Count)
system.cpu_cluster.cpus.lsq0.blockedByCache           71                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu_cluster.cpus.lsq0.loadToUse::samples         8923                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::mean    27.903284                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::stdev    58.787208                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::0-9         3945     44.21%     44.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::10-19          499      5.59%     49.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::20-29         2089     23.41%     73.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::30-39          924     10.36%     83.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::40-49          591      6.62%     90.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::50-59          200      2.24%     92.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::60-69           53      0.59%     93.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::70-79          341      3.82%     96.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::90-99           28      0.31%     97.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::100-109           17      0.19%     97.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::110-119           33      0.37%     97.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::120-129            2      0.02%     97.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::130-139            2      0.02%     97.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::140-149            1      0.01%     97.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::170-179            1      0.01%     97.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::190-199            1      0.01%     97.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::200-209            8      0.09%     97.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::210-219            2      0.02%     97.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::220-229            4      0.04%     97.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::230-239           26      0.29%     98.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::240-249            3      0.03%     98.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::250-259           12      0.13%     98.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::260-269            5      0.06%     98.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::280-289            1      0.01%     98.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::290-299            8      0.09%     98.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::overflows          127      1.42%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::min_value            3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::max_value         1028                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::total         8923                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
=======
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMshrMissLatency::cpu_cluster.cpus.data        17607                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMshrMissLatency::total        17607                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.hits::cpu_cluster.cpus.data        51217                       # number of WriteReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.hits::total        51217                       # number of WriteReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.misses::cpu_cluster.cpus.data        35823                       # number of WriteReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.misses::total        35823                       # number of WriteReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.missLatency::cpu_cluster.cpus.data    239953452                       # number of WriteReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.missLatency::total    239953452                       # number of WriteReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.accesses::cpu_cluster.cpus.data        87040                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteReq.accesses::total        87040                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteReq.missRate::cpu_cluster.cpus.data     0.411569                       # miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.missRate::total     0.411569                       # miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.avgMissLatency::cpu_cluster.cpus.data  6698.307009                       # average WriteReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.avgMissLatency::total  6698.307009                       # average WriteReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.mshrHits::cpu_cluster.cpus.data        24791                       # number of WriteReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrHits::total        24791                       # number of WriteReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMisses::cpu_cluster.cpus.data        11032                       # number of WriteReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMisses::total        11032                       # number of WriteReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissLatency::cpu_cluster.cpus.data     64777204                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissLatency::total     64777204                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissRate::cpu_cluster.cpus.data     0.126746                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissRate::total     0.126746                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.avgMshrMissLatency::cpu_cluster.cpus.data  5871.755257                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.avgMshrMissLatency::total  5871.755257                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    500794500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.dcache.tags.tagsInUse   494.763007                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus.dcache.tags.totalRefs       377846                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus.dcache.tags.sampledRefs        20879                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus.dcache.tags.avgRefs    18.096940                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus.dcache.tags.warmupTick       159000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus.dcache.tags.occupancies::cpu_cluster.cpus.data   494.763007                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.dcache.tags.avgOccs::cpu_cluster.cpus.data     0.966334                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.dcache.tags.avgOccs::total     0.966334                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.dcache.tags.ageTaskId_1024::0          512                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.dcache.tags.tagAccesses       852803                       # Number of tag accesses (Count)
system.cpu_cluster.cpus.dcache.tags.dataAccesses       852803                       # Number of data accesses (Count)
system.cpu_cluster.cpus.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    500794500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.decode.idleCycles       710216                       # Number of cycles decode is idle (Cycle)
system.cpu_cluster.cpus.decode.blockedCycles        41306                       # Number of cycles decode is blocked (Cycle)
system.cpu_cluster.cpus.decode.runCycles      1196679                       # Number of cycles decode is running (Cycle)
system.cpu_cluster.cpus.decode.unblockCycles         3180                       # Number of cycles decode is unblocking (Cycle)
system.cpu_cluster.cpus.decode.squashCycles         1055                       # Number of cycles decode is squashing (Cycle)
system.cpu_cluster.cpus.decode.branchResolved       251766                       # Number of times decode resolved a branch (Count)
system.cpu_cluster.cpus.decode.branchMispred          163                       # Number of times decode detected a branch misprediction (Count)
system.cpu_cluster.cpus.decode.decodedInsts      2408583                       # Number of instructions handled by decode (Count)
system.cpu_cluster.cpus.decode.squashedInsts         2000                       # Number of squashed instructions handled by decode (Count)
system.cpu_cluster.cpus.executeStats0.numInsts      2401614                       # Number of executed instructions (Count)
system.cpu_cluster.cpus.executeStats0.numNop           33                       # Number of nop insts executed (Count)
system.cpu_cluster.cpus.executeStats0.numBranches       583116                       # Number of branches executed (Count)
system.cpu_cluster.cpus.executeStats0.numLoadInsts       328777                       # Number of load instructions executed (Count)
system.cpu_cluster.cpus.executeStats0.numStoreInsts        87141                       # Number of stores executed (Count)
system.cpu_cluster.cpus.executeStats0.instRate     1.198901                       # Inst execution rate ((Count/Cycle))
system.cpu_cluster.cpus.executeStats0.numCCRegReads      1001556                       # Number of times the CC registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numCCRegWrites      1001514                       # Number of times the CC registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numIntRegReads      2599567                       # Number of times the integer registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numIntRegWrites       906032                       # Number of times the integer registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numMemRefs       415918                       # Number of memory refs (Count)
system.cpu_cluster.cpus.executeStats0.numMiscRegReads      1613010                       # Number of times the Misc registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numMiscRegWrites       204817                       # Number of times the Misc registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu_cluster.cpus.executeStats0.numVecRegReads      1028239                       # Number of times the vector registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu_cluster.cpus.fetch.predictedBranches       252540                       # Number of branches that fetch has predicted taken (Count)
system.cpu_cluster.cpus.fetch.cycles          1230694                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu_cluster.cpus.fetch.squashCycles         2428                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu_cluster.cpus.fetch.miscStallCycles          249                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu_cluster.cpus.fetch.icacheWaitRetryStallCycles          360                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu_cluster.cpus.fetch.cacheLines       712050                       # Number of cache lines fetched (Count)
system.cpu_cluster.cpus.fetch.icacheSquashes          274                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu_cluster.cpus.fetch.nisnDist::samples      1952436                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::mean     1.236150                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::stdev     1.224420                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::0       747743     38.30%     38.30% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::1       535596     27.43%     65.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::2       129384      6.63%     72.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::3       539713     27.64%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::max_value            3                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::total      1952436                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetchStats0.numInsts      2412026                       # Number of instructions fetched (thread level) (Count)
system.cpu_cluster.cpus.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu_cluster.cpus.fetchStats0.fetchRate     1.204099                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu_cluster.cpus.fetchStats0.numBranches       585451                       # Number of branches fetched (Count)
system.cpu_cluster.cpus.fetchStats0.branchRate     0.292261                       # Number of branch fetches per cycle (Ratio)
system.cpu_cluster.cpus.fetchStats0.icacheStallCycles       719919                       # ICache total stall cycles (Cycle)
system.cpu_cluster.cpus.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu_cluster.cpus.icache.demandHits::cpu_cluster.cpus.inst       711690                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.icache.demandHits::total       711690                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.icache.overallHits::cpu_cluster.cpus.inst       711690                       # number of overall hits (Count)
system.cpu_cluster.cpus.icache.overallHits::total       711690                       # number of overall hits (Count)
system.cpu_cluster.cpus.icache.demandMisses::cpu_cluster.cpus.inst          359                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.icache.demandMisses::total          359                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.icache.overallMisses::cpu_cluster.cpus.inst          359                       # number of overall misses (Count)
system.cpu_cluster.cpus.icache.overallMisses::total          359                       # number of overall misses (Count)
system.cpu_cluster.cpus.icache.demandMissLatency::cpu_cluster.cpus.inst     22291744                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMissLatency::total     22291744                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMissLatency::cpu_cluster.cpus.inst     22291744                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMissLatency::total     22291744                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandAccesses::cpu_cluster.cpus.inst       712049                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.demandAccesses::total       712049                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.overallAccesses::cpu_cluster.cpus.inst       712049                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.overallAccesses::total       712049                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.demandMissRate::cpu_cluster.cpus.inst     0.000504                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.demandMissRate::total     0.000504                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMissRate::cpu_cluster.cpus.inst     0.000504                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMissRate::total     0.000504                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.demandAvgMissLatency::cpu_cluster.cpus.inst 62093.994429                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.icache.demandAvgMissLatency::total 62093.994429                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMissLatency::cpu_cluster.cpus.inst 62093.994429                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMissLatency::total 62093.994429                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.blockedCycles::no_mshrs        12085                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.icache.blockedCauses::no_mshrs           74                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.icache.avgBlocked::no_mshrs   163.310811                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.icache.writebacks::writebacks           45                       # number of writebacks (Count)
system.cpu_cluster.cpus.icache.writebacks::total           45                       # number of writebacks (Count)
system.cpu_cluster.cpus.icache.demandMshrHits::cpu_cluster.cpus.inst           73                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.icache.demandMshrHits::total           73                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.icache.overallMshrHits::cpu_cluster.cpus.inst           73                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.icache.overallMshrHits::total           73                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.icache.demandMshrMisses::cpu_cluster.cpus.inst          286                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.icache.demandMshrMisses::total          286                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.icache.overallMshrMisses::cpu_cluster.cpus.inst          286                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.icache.overallMshrMisses::total          286                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.icache.demandMshrMissLatency::cpu_cluster.cpus.inst     18518744                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMshrMissLatency::total     18518744                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMshrMissLatency::cpu_cluster.cpus.inst     18518744                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMshrMissLatency::total     18518744                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMshrMissRate::cpu_cluster.cpus.inst     0.000402                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.demandMshrMissRate::total     0.000402                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMshrMissRate::cpu_cluster.cpus.inst     0.000402                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMshrMissRate::total     0.000402                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.demandAvgMshrMissLatency::cpu_cluster.cpus.inst 64750.853147                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.demandAvgMshrMissLatency::total 64750.853147                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMshrMissLatency::cpu_cluster.cpus.inst 64750.853147                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMshrMissLatency::total 64750.853147                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.replacements           45                       # number of replacements (Count)
system.cpu_cluster.cpus.icache.ReadReq.hits::cpu_cluster.cpus.inst       711690                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.hits::total       711690                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.misses::cpu_cluster.cpus.inst          359                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.misses::total          359                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.missLatency::cpu_cluster.cpus.inst     22291744                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.missLatency::total     22291744                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.accesses::cpu_cluster.cpus.inst       712049                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.icache.ReadReq.accesses::total       712049                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.icache.ReadReq.missRate::cpu_cluster.cpus.inst     0.000504                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.missRate::total     0.000504                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.avgMissLatency::cpu_cluster.cpus.inst 62093.994429                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.avgMissLatency::total 62093.994429                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.mshrHits::cpu_cluster.cpus.inst           73                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrHits::total           73                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMisses::cpu_cluster.cpus.inst          286                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMisses::total          286                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissLatency::cpu_cluster.cpus.inst     18518744                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissLatency::total     18518744                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissRate::cpu_cluster.cpus.inst     0.000402                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissRate::total     0.000402                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.inst 64750.853147                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.avgMshrMissLatency::total 64750.853147                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.power_state.pwrStateResidencyTicks::UNDEFINED    500794500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.icache.tags.tagsInUse   237.086704                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus.icache.tags.totalRefs          497                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus.icache.tags.sampledRefs           45                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus.icache.tags.avgRefs    11.044444                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus.icache.tags.warmupTick        81000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus.icache.tags.occupancies::cpu_cluster.cpus.inst   237.086704                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.icache.tags.avgOccs::cpu_cluster.cpus.inst     0.463060                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.icache.tags.avgOccs::total     0.463060                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.icache.tags.occupanciesTaskId::1024          241                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::2          241                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ratioOccsTaskId::1024     0.470703                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.icache.tags.tagAccesses      1424384                       # Number of tag accesses (Count)
system.cpu_cluster.cpus.icache.tags.dataAccesses      1424384                       # Number of data accesses (Count)
system.cpu_cluster.cpus.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    500794500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.iew.idleCycles              0                       # Number of cycles IEW is idle (Cycle)
system.cpu_cluster.cpus.iew.squashCycles         1055                       # Number of cycles IEW is squashing (Cycle)
system.cpu_cluster.cpus.iew.blockCycles           107                       # Number of cycles IEW is blocking (Cycle)
system.cpu_cluster.cpus.iew.unblockCycles           22                       # Number of cycles IEW is unblocking (Cycle)
system.cpu_cluster.cpus.iew.dispatchedInsts      2404647                       # Number of instructions dispatched to IQ (Count)
system.cpu_cluster.cpus.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu_cluster.cpus.iew.dispLoadInsts       329516                       # Number of dispatched load instructions (Count)
system.cpu_cluster.cpus.iew.dispStoreInsts        87266                       # Number of dispatched store instructions (Count)
system.cpu_cluster.cpus.iew.dispNonSpecInsts           24                       # Number of dispatched non-speculative instructions (Count)
system.cpu_cluster.cpus.iew.iqFullEvents            0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu_cluster.cpus.iew.lsqFullEvents           22                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu_cluster.cpus.iew.memOrderViolationEvents            2                       # Number of memory order violations (Count)
system.cpu_cluster.cpus.iew.predictedTakenIncorrect           38                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu_cluster.cpus.iew.predictedNotTakenIncorrect         1021                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu_cluster.cpus.iew.branchMispredicts         1059                       # Number of branch mispredicts detected at execute (Count)
system.cpu_cluster.cpus.iew.instsToCommit      2401404                       # Cumulative count of insts sent to commit (Count)
system.cpu_cluster.cpus.iew.writebackCount      2401322                       # Cumulative count of insts written-back (Count)
system.cpu_cluster.cpus.iew.producerInst      1522832                       # Number of instructions producing a value (Count)
system.cpu_cluster.cpus.iew.consumerInst      2113343                       # Number of instructions consuming a value (Count)
system.cpu_cluster.cpus.iew.wbRate           1.198756                       # Insts written-back per cycle ((Count/Cycle))
system.cpu_cluster.cpus.iew.wbFanout         0.720580                       # Average fanout of values written-back ((Count/Count))
system.cpu_cluster.cpus.lsq0.forwLoads              8                       # Number of loads that had data forwarded from stores (Count)
system.cpu_cluster.cpus.lsq0.squashedLoads         1060                       # Number of loads squashed (Count)
system.cpu_cluster.cpus.lsq0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu_cluster.cpus.lsq0.memOrderViolation            2                       # Number of memory ordering violations (Count)
system.cpu_cluster.cpus.lsq0.squashedStores          215                       # Number of stores squashed (Count)
system.cpu_cluster.cpus.lsq0.rescheduledLoads            3                       # Number of loads that were rescheduled (Count)
system.cpu_cluster.cpus.lsq0.blockedByCache          565                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu_cluster.cpus.lsq0.loadToUse::samples       328448                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::mean     5.013963                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::stdev     6.029937                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::0-9       312690     95.20%     95.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::10-19         5167      1.57%     96.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::20-29        10138      3.09%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::30-39           16      0.00%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::40-49          130      0.04%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::50-59          153      0.05%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::60-69            3      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::70-79           13      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::80-89            8      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::90-99            1      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::100-109            7      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::110-119            7      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::120-129            4      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::130-139            9      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::140-149           10      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::150-159            1      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::160-169           12      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::170-179            4      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::190-199            1      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::200-209            1      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::220-229            2      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::230-239           22      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::240-249            2      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::250-259           10      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::260-269            1      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::270-279            2      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::280-289            3      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::290-299            9      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::overflows           22      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::min_value            3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::max_value          537                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::total       328448                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
>>>>>>> ej2
system.cpu_cluster.cpus.mmu.alignFaults             0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu_cluster.cpus.mmu.prefetchFaults            0                       # Number of MMU faults due to prefetch (Count)
system.cpu_cluster.cpus.mmu.domainFaults            0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu_cluster.cpus.mmu.permsFaults             0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu_cluster.cpus.mmu.dtb.readHits            0                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.dtb.readMisses            0                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.dtb.writeHits            0                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.dtb.writeMisses            0                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.dtb.inserts             0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.dtb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.dtb.readAccesses            0                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.dtb.hits                0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.dtb.misses              0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
<<<<<<< HEAD
system.cpu_cluster.cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     26197500                       # Cumulative time (in ticks) in various power states (Tick)
=======
system.cpu_cluster.cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED    500794500                       # Cumulative time (in ticks) in various power states (Tick)
>>>>>>> ej2
system.cpu_cluster.cpus.mmu.itb.instHits            0                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.itb.instMisses            0                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.itb.inserts             0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.itb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.itb.instAccesses            0                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.itb.hits                0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.itb.misses              0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
<<<<<<< HEAD
system.cpu_cluster.cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     26197500                       # Cumulative time (in ticks) in various power states (Tick)
=======
system.cpu_cluster.cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED    500794500                       # Cumulative time (in ticks) in various power states (Tick)
>>>>>>> ej2
system.cpu_cluster.cpus.mmu.l2_shared.instHits            0                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instMisses            0                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.l2_shared.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.l2_shared.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instAccesses            0                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readHits            0                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readMisses            0                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeHits            0                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeMisses            0                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readAccesses            0                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
<<<<<<< HEAD
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     26197500                       # Cumulative time (in ticks) in various power states (Tick)
=======
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED    500794500                       # Cumulative time (in ticks) in various power states (Tick)
>>>>>>> ej2
system.cpu_cluster.cpus.mmu.stage2_itb.instHits            0                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.instMisses            0                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.instAccesses            0                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
<<<<<<< HEAD
system.cpu_cluster.cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     26197500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.power_state.pwrStateResidencyTicks::ON     26197500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.rename.squashCycles          347                       # Number of cycles rename is squashing (Cycle)
system.cpu_cluster.cpus.rename.idleCycles        13987                       # Number of cycles rename is idle (Cycle)
system.cpu_cluster.cpus.rename.blockCycles         1186                       # Number of cycles rename is blocking (Cycle)
system.cpu_cluster.cpus.rename.serializeStallCycles         2503                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu_cluster.cpus.rename.runCycles        12867                       # Number of cycles rename is running (Cycle)
system.cpu_cluster.cpus.rename.unblockCycles        24489                       # Number of cycles rename is unblocking (Cycle)
system.cpu_cluster.cpus.rename.renamedInsts        35112                       # Number of instructions processed by rename (Count)
system.cpu_cluster.cpus.rename.squashedInsts          334                       # Number of squashed instructions processed by rename (Count)
system.cpu_cluster.cpus.rename.ROBFullEvents           15                       # Number of times rename has blocked due to ROB full (Count)
system.cpu_cluster.cpus.rename.LQFullEvents        18466                       # Number of times rename has blocked due to LQ full (Count)
system.cpu_cluster.cpus.rename.SQFullEvents         4984                       # Number of times rename has blocked due to SQ full (Count)
system.cpu_cluster.cpus.rename.renamedOperands        37102                       # Number of destination operands rename has renamed (Count)
system.cpu_cluster.cpus.rename.lookups          85162                       # Number of register rename lookups that rename has made (Count)
system.cpu_cluster.cpus.rename.intLookups        42011                       # Number of integer rename lookups (Count)
system.cpu_cluster.cpus.rename.vecLookups         7776                       # Number of vector rename lookups (Count)
system.cpu_cluster.cpus.rename.committedMaps        34440                       # Number of HB maps that are committed (Count)
system.cpu_cluster.cpus.rename.undoneMaps         2648                       # Number of HB maps that are undone due to squashing (Count)
system.cpu_cluster.cpus.rename.serializing           37                       # count of serializing insts renamed (Count)
system.cpu_cluster.cpus.rename.tempSerializing           15                       # count of temporary serializing insts renamed (Count)
system.cpu_cluster.cpus.rename.skidInsts         4481                       # count of insts added to the skid buffer (Count)
system.cpu_cluster.cpus.rob.reads               86645                       # The number of ROB reads (Count)
system.cpu_cluster.cpus.rob.writes              69224                       # The number of ROB writes (Count)
system.cpu_cluster.cpus.thread_0.numInsts        31494                       # Number of Instructions committed (Count)
system.cpu_cluster.cpus.thread_0.numOps         32472                       # Number of Ops committed (Count)
system.cpu_cluster.cpus.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.cpu_cluster.cpus.workload.numSyscalls            7                       # Number of system calls (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.inst            8                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.data          636                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::total           644                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.inst            8                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.data          636                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::total          644                       # number of overall hits (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.inst          275                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.data         1041                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::total         1316                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.inst          275                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.data         1041                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::total         1316                       # number of overall misses (Count)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.inst     18073500                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.data     23910000                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::total     41983500                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.inst     18073500                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.data     23910000                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::total     41983500                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.inst          283                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.data         1677                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::total         1960                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.inst          283                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.data         1677                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::total         1960                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.inst     0.971731                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.data     0.620751                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::total     0.671429                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.inst     0.971731                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.data     0.620751                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::total     0.671429                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.inst 65721.818182                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.data 22968.299712                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::total 31902.355623                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.inst 65721.818182                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.data 22968.299712                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::total 31902.355623                       # average overall miss latency ((Tick/Count))
=======
system.cpu_cluster.cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED    500794500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.power_state.pwrStateResidencyTicks::ON    500794500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.rename.squashCycles         1055                       # Number of cycles rename is squashing (Cycle)
system.cpu_cluster.cpus.rename.idleCycles       714036                       # Number of cycles rename is idle (Cycle)
system.cpu_cluster.cpus.rename.blockCycles         7310                       # Number of cycles rename is blocking (Cycle)
system.cpu_cluster.cpus.rename.serializeStallCycles         2058                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu_cluster.cpus.rename.runCycles      1195987                       # Number of cycles rename is running (Cycle)
system.cpu_cluster.cpus.rename.unblockCycles        31990                       # Number of cycles rename is unblocking (Cycle)
system.cpu_cluster.cpus.rename.renamedInsts      2406948                       # Number of instructions processed by rename (Count)
system.cpu_cluster.cpus.rename.squashedInsts          405                       # Number of squashed instructions processed by rename (Count)
system.cpu_cluster.cpus.rename.ROBFullEvents          865                       # Number of times rename has blocked due to ROB full (Count)
system.cpu_cluster.cpus.rename.SQFullEvents        29812                       # Number of times rename has blocked due to SQ full (Count)
system.cpu_cluster.cpus.rename.renamedOperands      2945869                       # Number of destination operands rename has renamed (Count)
system.cpu_cluster.cpus.rename.lookups        5795421                       # Number of register rename lookups that rename has made (Count)
system.cpu_cluster.cpus.rename.intLookups      2606326                       # Number of integer rename lookups (Count)
system.cpu_cluster.cpus.rename.vecLookups       537993                       # Number of vector rename lookups (Count)
system.cpu_cluster.cpus.rename.committedMaps      2936467                       # Number of HB maps that are committed (Count)
system.cpu_cluster.cpus.rename.undoneMaps         9397                       # Number of HB maps that are undone due to squashing (Count)
system.cpu_cluster.cpus.rename.serializing           35                       # count of serializing insts renamed (Count)
system.cpu_cluster.cpus.rename.tempSerializing           14                       # count of temporary serializing insts renamed (Count)
system.cpu_cluster.cpus.rename.skidInsts         6330                       # count of insts added to the skid buffer (Count)
system.cpu_cluster.cpus.rob.reads             4196284                       # The number of ROB reads (Count)
system.cpu_cluster.cpus.rob.writes            4809548                       # The number of ROB writes (Count)
system.cpu_cluster.cpus.thread_0.numInsts      2398536                       # Number of Instructions committed (Count)
system.cpu_cluster.cpus.thread_0.numOps       2399517                       # Number of Ops committed (Count)
system.cpu_cluster.cpus.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.cpu_cluster.cpus.workload.numSyscalls            7                       # Number of system calls (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.inst            8                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.data        20695                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::total         20703                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.inst            8                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.data        20695                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::total        20703                       # number of overall hits (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.inst          278                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.data          150                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::total          428                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.inst          278                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.data          150                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::total          428                       # number of overall misses (Count)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.inst     18269500                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.data     10442000                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::total     28711500                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.inst     18269500                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.data     10442000                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::total     28711500                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.inst          286                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.data        20845                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::total        21131                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.inst          286                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.data        20845                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::total        21131                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.inst     0.972028                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.data     0.007196                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::total     0.020255                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.inst     0.972028                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.data     0.007196                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::total     0.020255                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.inst 65717.625899                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.data 69613.333333                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::total 67082.943925                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.inst 65717.625899                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.data 69613.333333                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::total 67082.943925                       # average overall miss latency ((Tick/Count))
>>>>>>> ej2
system.cpu_cluster.l2.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.l2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.l2.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu_cluster.l2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu_cluster.l2.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.l2.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
<<<<<<< HEAD
system.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus.data          874                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.l2.demandMshrHits::total          874                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus.data          874                       # number of overall MSHR hits (Count)
system.cpu_cluster.l2.overallMshrHits::total          874                       # number of overall MSHR hits (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.inst          275                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.data          167                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::total          442                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.inst          275                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.data          167                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.l2.prefetcher         1520                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::total         1962                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.inst     17046000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.data     11798000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::total     28844000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.inst     17046000                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.data     11798000                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.l2.prefetcher    111574172                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::total    140418172                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.inst     0.971731                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.data     0.099583                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::total     0.225510                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.inst     0.971731                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.data     0.099583                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.l2.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::total     1.001020                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.inst 61985.454545                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.data 70646.706587                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::total 65257.918552                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.inst 61985.454545                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.data 70646.706587                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.l2.prefetcher 73404.060526                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::total 71568.895005                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.replacements                  0                       # number of replacements (Count)
system.cpu_cluster.l2.HardPFReq.mshrMisses::cpu_cluster.l2.prefetcher         1520                       # number of HardPFReq MSHR misses (Count)
system.cpu_cluster.l2.HardPFReq.mshrMisses::total         1520                       # number of HardPFReq MSHR misses (Count)
system.cpu_cluster.l2.HardPFReq.mshrMissLatency::cpu_cluster.l2.prefetcher    111574172                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.HardPFReq.mshrMissLatency::total    111574172                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.HardPFReq.mshrMissRate::cpu_cluster.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu_cluster.l2.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu_cluster.l2.HardPFReq.avgMshrMissLatency::cpu_cluster.l2.prefetcher 73404.060526                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.HardPFReq.avgMshrMissLatency::total 73404.060526                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.misses::cpu_cluster.cpus.data           37                       # number of InvalidateReq misses (Count)
system.cpu_cluster.l2.InvalidateReq.misses::total           37                       # number of InvalidateReq misses (Count)
system.cpu_cluster.l2.InvalidateReq.accesses::cpu_cluster.cpus.data           37                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.InvalidateReq.accesses::total           37                       # number of InvalidateReq accesses(hits+misses) (Count)
=======
system.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus.data            1                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.l2.demandMshrHits::total            1                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus.data            1                       # number of overall MSHR hits (Count)
system.cpu_cluster.l2.overallMshrHits::total            1                       # number of overall MSHR hits (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.inst          278                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.data          149                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::total          427                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.inst          278                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.data          149                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.l2.prefetcher          636                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::total         1063                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.inst     17227000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.data      9879500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::total     27106500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.inst     17227000                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.data      9879500                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.l2.prefetcher     30669917                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::total     57776417                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.inst     0.972028                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.data     0.007148                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::total     0.020207                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.inst     0.972028                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.data     0.007148                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.l2.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::total     0.050305                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.inst 61967.625899                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.data 66305.369128                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::total 63481.264637                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.inst 61967.625899                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.data 66305.369128                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.l2.prefetcher 48223.139937                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::total 54352.226717                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.replacements                  0                       # number of replacements (Count)
system.cpu_cluster.l2.HardPFReq.mshrMisses::cpu_cluster.l2.prefetcher          636                       # number of HardPFReq MSHR misses (Count)
system.cpu_cluster.l2.HardPFReq.mshrMisses::total          636                       # number of HardPFReq MSHR misses (Count)
system.cpu_cluster.l2.HardPFReq.mshrMissLatency::cpu_cluster.l2.prefetcher     30669917                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.HardPFReq.mshrMissLatency::total     30669917                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.HardPFReq.mshrMissRate::cpu_cluster.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu_cluster.l2.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu_cluster.l2.HardPFReq.avgMshrMissLatency::cpu_cluster.l2.prefetcher 48223.139937                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.HardPFReq.avgMshrMissLatency::total 48223.139937                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.misses::cpu_cluster.cpus.data          546                       # number of InvalidateReq misses (Count)
system.cpu_cluster.l2.InvalidateReq.misses::total          546                       # number of InvalidateReq misses (Count)
system.cpu_cluster.l2.InvalidateReq.accesses::cpu_cluster.cpus.data          546                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.InvalidateReq.accesses::total          546                       # number of InvalidateReq accesses(hits+misses) (Count)
>>>>>>> ej2
system.cpu_cluster.l2.InvalidateReq.missRate::cpu_cluster.cpus.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.missRate::total            1                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.mshrMisses::cpu_cluster.cpus.data          546                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.l2.InvalidateReq.mshrMisses::total          546                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.l2.InvalidateReq.mshrMissLatency::cpu_cluster.cpus.data      7017249                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.mshrMissLatency::total      7017249                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.mshrMissRate::cpu_cluster.cpus.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.mshrMissRate::total            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
<<<<<<< HEAD
system.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus.data 12608.054054                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::total 12608.054054                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus.inst            8                       # number of ReadCleanReq hits (Count)
system.cpu_cluster.l2.ReadCleanReq.hits::total            8                       # number of ReadCleanReq hits (Count)
system.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus.inst          275                       # number of ReadCleanReq misses (Count)
system.cpu_cluster.l2.ReadCleanReq.misses::total          275                       # number of ReadCleanReq misses (Count)
system.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus.inst     18073500                       # number of ReadCleanReq miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.missLatency::total     18073500                       # number of ReadCleanReq miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus.inst          283                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadCleanReq.accesses::total          283                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus.inst     0.971731                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.missRate::total     0.971731                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus.inst 65721.818182                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.avgMissLatency::total 65721.818182                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus.inst          275                       # number of ReadCleanReq MSHR misses (Count)
system.cpu_cluster.l2.ReadCleanReq.mshrMisses::total          275                       # number of ReadCleanReq MSHR misses (Count)
system.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus.inst     17046000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::total     17046000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus.inst     0.971731                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.mshrMissRate::total     0.971731                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus.inst 61985.454545                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::total 61985.454545                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.hits::cpu_cluster.cpus.data          187                       # number of ReadExReq hits (Count)
system.cpu_cluster.l2.ReadExReq.hits::total          187                       # number of ReadExReq hits (Count)
system.cpu_cluster.l2.ReadExReq.misses::cpu_cluster.cpus.data          385                       # number of ReadExReq misses (Count)
system.cpu_cluster.l2.ReadExReq.misses::total          385                       # number of ReadExReq misses (Count)
system.cpu_cluster.l2.ReadExReq.missLatency::cpu_cluster.cpus.data      9598250                       # number of ReadExReq miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.missLatency::total      9598250                       # number of ReadExReq miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.accesses::cpu_cluster.cpus.data          572                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadExReq.accesses::total          572                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadExReq.missRate::cpu_cluster.cpus.data     0.673077                       # miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.missRate::total     0.673077                       # miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.avgMissLatency::cpu_cluster.cpus.data 24930.519481                       # average ReadExReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.avgMissLatency::total 24930.519481                       # average ReadExReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.mshrHits::cpu_cluster.cpus.data          314                       # number of ReadExReq MSHR hits (Count)
system.cpu_cluster.l2.ReadExReq.mshrHits::total          314                       # number of ReadExReq MSHR hits (Count)
system.cpu_cluster.l2.ReadExReq.mshrMisses::cpu_cluster.cpus.data           71                       # number of ReadExReq MSHR misses (Count)
system.cpu_cluster.l2.ReadExReq.mshrMisses::total           71                       # number of ReadExReq MSHR misses (Count)
system.cpu_cluster.l2.ReadExReq.mshrMissLatency::cpu_cluster.cpus.data      4940000                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.mshrMissLatency::total      4940000                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.mshrMissRate::cpu_cluster.cpus.data     0.124126                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.mshrMissRate::total     0.124126                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::cpu_cluster.cpus.data 69577.464789                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::total 69577.464789                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.hits::cpu_cluster.cpus.data          449                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.l2.ReadSharedReq.hits::total          449                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.l2.ReadSharedReq.misses::cpu_cluster.cpus.data          656                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l2.ReadSharedReq.misses::total          656                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l2.ReadSharedReq.missLatency::cpu_cluster.cpus.data     14311750                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.missLatency::total     14311750                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.accesses::cpu_cluster.cpus.data         1105                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadSharedReq.accesses::total         1105                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadSharedReq.missRate::cpu_cluster.cpus.data     0.593665                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.missRate::total     0.593665                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.avgMissLatency::cpu_cluster.cpus.data 21816.692073                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMissLatency::total 21816.692073                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.mshrHits::cpu_cluster.cpus.data          560                       # number of ReadSharedReq MSHR hits (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrHits::total          560                       # number of ReadSharedReq MSHR hits (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMisses::cpu_cluster.cpus.data           96                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMisses::total           96                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus.data      6858000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::total      6858000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.mshrMissRate::cpu_cluster.cpus.data     0.086878                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.mshrMissRate::total     0.086878                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus.data 71437.500000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::total 71437.500000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.WritebackClean.hits::writebacks          867                       # number of WritebackClean hits (Count)
system.cpu_cluster.l2.WritebackClean.hits::total          867                       # number of WritebackClean hits (Count)
system.cpu_cluster.l2.WritebackClean.accesses::writebacks          867                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackClean.accesses::total          867                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackDirty.hits::writebacks          375                       # number of WritebackDirty hits (Count)
system.cpu_cluster.l2.WritebackDirty.hits::total          375                       # number of WritebackDirty hits (Count)
system.cpu_cluster.l2.WritebackDirty.accesses::writebacks          375                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackDirty.accesses::total          375                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu_cluster.l2.power_state.pwrStateResidencyTicks::UNDEFINED     26197500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.l2.prefetcher.demandMshrMisses          442                       # demands not covered by prefetchs (Count)
system.cpu_cluster.l2.prefetcher.pfIssued         3868                       # number of hwpf issued (Count)
system.cpu_cluster.l2.prefetcher.pfUnused          634                       # number of HardPF blocks evicted w/o reference (Count)
=======
system.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus.data 12852.104396                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::total 12852.104396                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus.inst            8                       # number of ReadCleanReq hits (Count)
system.cpu_cluster.l2.ReadCleanReq.hits::total            8                       # number of ReadCleanReq hits (Count)
system.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus.inst          278                       # number of ReadCleanReq misses (Count)
system.cpu_cluster.l2.ReadCleanReq.misses::total          278                       # number of ReadCleanReq misses (Count)
system.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus.inst     18269500                       # number of ReadCleanReq miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.missLatency::total     18269500                       # number of ReadCleanReq miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus.inst          286                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadCleanReq.accesses::total          286                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus.inst     0.972028                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.missRate::total     0.972028                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus.inst 65717.625899                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.avgMissLatency::total 65717.625899                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus.inst          278                       # number of ReadCleanReq MSHR misses (Count)
system.cpu_cluster.l2.ReadCleanReq.mshrMisses::total          278                       # number of ReadCleanReq MSHR misses (Count)
system.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus.inst     17227000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::total     17227000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus.inst     0.972028                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.mshrMissRate::total     0.972028                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus.inst 61967.625899                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::total 61967.625899                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.hits::cpu_cluster.cpus.data        10417                       # number of ReadExReq hits (Count)
system.cpu_cluster.l2.ReadExReq.hits::total        10417                       # number of ReadExReq hits (Count)
system.cpu_cluster.l2.ReadExReq.misses::cpu_cluster.cpus.data           76                       # number of ReadExReq misses (Count)
system.cpu_cluster.l2.ReadExReq.misses::total           76                       # number of ReadExReq misses (Count)
system.cpu_cluster.l2.ReadExReq.missLatency::cpu_cluster.cpus.data      5380250                       # number of ReadExReq miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.missLatency::total      5380250                       # number of ReadExReq miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.accesses::cpu_cluster.cpus.data        10493                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadExReq.accesses::total        10493                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadExReq.missRate::cpu_cluster.cpus.data     0.007243                       # miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.missRate::total     0.007243                       # miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.avgMissLatency::cpu_cluster.cpus.data 70792.763158                       # average ReadExReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.avgMissLatency::total 70792.763158                       # average ReadExReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.mshrMisses::cpu_cluster.cpus.data           76                       # number of ReadExReq MSHR misses (Count)
system.cpu_cluster.l2.ReadExReq.mshrMisses::total           76                       # number of ReadExReq MSHR misses (Count)
system.cpu_cluster.l2.ReadExReq.mshrMissLatency::cpu_cluster.cpus.data      5095250                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.mshrMissLatency::total      5095250                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.mshrMissRate::cpu_cluster.cpus.data     0.007243                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.mshrMissRate::total     0.007243                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::cpu_cluster.cpus.data 67042.763158                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::total 67042.763158                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.hits::cpu_cluster.cpus.data        10278                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.l2.ReadSharedReq.hits::total        10278                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.l2.ReadSharedReq.misses::cpu_cluster.cpus.data           74                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l2.ReadSharedReq.misses::total           74                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l2.ReadSharedReq.missLatency::cpu_cluster.cpus.data      5061750                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.missLatency::total      5061750                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.accesses::cpu_cluster.cpus.data        10352                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadSharedReq.accesses::total        10352                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadSharedReq.missRate::cpu_cluster.cpus.data     0.007148                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.missRate::total     0.007148                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.avgMissLatency::cpu_cluster.cpus.data 68402.027027                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMissLatency::total 68402.027027                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.mshrHits::cpu_cluster.cpus.data            1                       # number of ReadSharedReq MSHR hits (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrHits::total            1                       # number of ReadSharedReq MSHR hits (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMisses::cpu_cluster.cpus.data           73                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMisses::total           73                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus.data      4784250                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::total      4784250                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.mshrMissRate::cpu_cluster.cpus.data     0.007052                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.mshrMissRate::total     0.007052                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus.data 65537.671233                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::total 65537.671233                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.WritebackClean.hits::writebacks          258                       # number of WritebackClean hits (Count)
system.cpu_cluster.l2.WritebackClean.hits::total          258                       # number of WritebackClean hits (Count)
system.cpu_cluster.l2.WritebackClean.accesses::writebacks          258                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackClean.accesses::total          258                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackDirty.hits::writebacks        20665                       # number of WritebackDirty hits (Count)
system.cpu_cluster.l2.WritebackDirty.hits::total        20665                       # number of WritebackDirty hits (Count)
system.cpu_cluster.l2.WritebackDirty.accesses::writebacks        20665                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackDirty.accesses::total        20665                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu_cluster.l2.power_state.pwrStateResidencyTicks::UNDEFINED    500794500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.l2.prefetcher.demandMshrMisses          427                       # demands not covered by prefetchs (Count)
system.cpu_cluster.l2.prefetcher.pfIssued       150047                       # number of hwpf issued (Count)
system.cpu_cluster.l2.prefetcher.pfUnused          506                       # number of HardPF blocks evicted w/o reference (Count)
>>>>>>> ej2
system.cpu_cluster.l2.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
system.cpu_cluster.l2.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu_cluster.l2.prefetcher.accuracy            0                       # accuracy of the prefetcher (Count)
system.cpu_cluster.l2.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
<<<<<<< HEAD
system.cpu_cluster.l2.prefetcher.pfHitInCache          594                       # number of prefetches hitting in cache (Count)
system.cpu_cluster.l2.prefetcher.pfHitInMSHR         1754                       # number of prefetches hitting in a MSHR (Count)
system.cpu_cluster.l2.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu_cluster.l2.prefetcher.pfLate          2348                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu_cluster.l2.prefetcher.pfIdentified        11398                       # number of prefetch candidates identified (Count)
system.cpu_cluster.l2.prefetcher.pfBufferHit         7198                       # number of redundant prefetches already in prefetch queue (Count)
=======
system.cpu_cluster.l2.prefetcher.pfHitInCache       149351                       # number of prefetches hitting in cache (Count)
system.cpu_cluster.l2.prefetcher.pfHitInMSHR           60                       # number of prefetches hitting in a MSHR (Count)
system.cpu_cluster.l2.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu_cluster.l2.prefetcher.pfLate        149411                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu_cluster.l2.prefetcher.pfIdentified       150054                       # number of prefetch candidates identified (Count)
system.cpu_cluster.l2.prefetcher.pfBufferHit            6                       # number of redundant prefetches already in prefetch queue (Count)
>>>>>>> ej2
system.cpu_cluster.l2.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu_cluster.l2.prefetcher.pfRemovedDemand          331                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu_cluster.l2.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
<<<<<<< HEAD
system.cpu_cluster.l2.prefetcher.pfSpanPage          882                       # number of prefetches that crossed the page (Count)
system.cpu_cluster.l2.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu_cluster.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED     26197500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.l2.tags.tagsInUse       191.808781                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.l2.tags.totalRefs             2162                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.l2.tags.sampledRefs           1518                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.l2.tags.avgRefs           1.424242                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.l2.tags.warmupTick         1200000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.l2.tags.occupancies::writebacks   189.330844                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.l2.prefetcher     2.477937                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.avgOccs::writebacks     0.005778                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.l2.prefetcher     0.000076                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::total     0.005854                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.occupanciesTaskId::1022            3                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.occupanciesTaskId::1024         1232                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.ageTaskId_1022::0            2                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1022::1            1                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::0         1200                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::1           32                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1022     0.000092                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1024     0.037598                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.tagAccesses          54577                       # Number of tag accesses (Count)
system.cpu_cluster.l2.tags.dataAccesses         54577                       # Number of data accesses (Count)
system.cpu_cluster.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     26197500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.toL2Bus.transDist::ReadResp         1387                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WritebackDirty          375                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WritebackClean          869                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::HardPFReq         1621                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadExReq          572                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadExResp          572                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadCleanReq          283                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadSharedReq         1105                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::InvalidateReq           37                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::InvalidateResp           37                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.icache.mem_side_port::system.cpu_cluster.l2.cpu_side_port          607                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.dcache.mem_side_port::system.cpu_cluster.l2.cpu_side_port         4630                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount::total         5237                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.icache.mem_side_port::system.cpu_cluster.l2.cpu_side_port        20736                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.dcache.mem_side_port::system.cpu_cluster.l2.cpu_side_port       184256                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize::total       204992                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.snoops                1621                       # Total snoops (Count)
system.cpu_cluster.toL2Bus.snoopTraffic             0                       # Total snoop traffic (Byte)
system.cpu_cluster.toL2Bus.snoopFanout::samples         3618                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::mean     0.001935                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::stdev     0.043950                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::0         3611     99.81%     99.81% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::1            7      0.19%    100.00% # Request fanout histogram (Count)
=======
system.cpu_cluster.l2.prefetcher.pfSpanPage        11754                       # number of prefetches that crossed the page (Count)
system.cpu_cluster.l2.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu_cluster.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    500794500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.l2.tags.tagsInUse       676.912920                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.l2.tags.totalRefs            41407                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.l2.tags.sampledRefs          20704                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.l2.tags.avgRefs           1.999952                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.l2.tags.warmupTick         1205000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.l2.tags.occupancies::writebacks   669.281777                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.l2.prefetcher     7.631143                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.avgOccs::writebacks     0.020425                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.l2.prefetcher     0.000233                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::total     0.020658                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.occupanciesTaskId::1022            8                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.occupanciesTaskId::1024          726                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.ageTaskId_1022::2            8                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::0          516                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::2          210                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1022     0.000244                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1024     0.022156                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.tagAccesses         703038                       # Number of tag accesses (Count)
system.cpu_cluster.l2.tags.dataAccesses        703038                       # Number of data accesses (Count)
system.cpu_cluster.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    500794500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.toL2Bus.transDist::ReadResp        10638                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WritebackDirty        20665                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WritebackClean          259                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::HardPFReq          680                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadExReq        10493                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadExResp        10493                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadCleanReq          286                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadSharedReq        10352                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::InvalidateReq          546                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::InvalidateResp          546                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.icache.mem_side_port::system.cpu_cluster.l2.cpu_side_port          617                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.dcache.mem_side_port::system.cpu_cluster.l2.cpu_side_port        63661                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount::total        64278                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.icache.mem_side_port::system.cpu_cluster.l2.cpu_side_port        21184                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.dcache.mem_side_port::system.cpu_cluster.l2.cpu_side_port      2670336                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize::total      2691520                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.snoops                 680                       # Total snoops (Count)
system.cpu_cluster.toL2Bus.snoopTraffic             0                       # Total snoop traffic (Byte)
system.cpu_cluster.toL2Bus.snoopFanout::samples        22357                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::mean     0.005502                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::stdev     0.073970                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::0        22234     99.45%     99.45% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::1          123      0.55%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::total        22357                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED    500794500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.toL2Bus.reqLayer0.occupancy     15881250                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer0.occupancy       143000                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer1.occupancy     10559000                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.snoop_filter.totRequests        42601                       # Total number of requests made to the snoop filter. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitSingleRequests        20924                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitMultiRequests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.totSnoops          122                       # Total number of snoops made to the snoop filter. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitSingleSnoops          122                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.voltage_domain.voltage     1.200000                       # Voltage in Volts (Volt)
system.mem_ctrls0.avgPriority_cpu_cluster.cpus.inst::samples       133.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu_cluster.cpus.data::samples        79.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu_cluster.l2.prefetcher::samples       252.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls0.priorityMaxLatency     0.000000579500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls0.numStayReadState               1052                       # Number of times bus staying in READ state (Count)
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls0.readReqs                        464                       # Number of read requests accepted (Count)
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted (Count)
system.mem_ctrls0.readBursts                      464                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls0.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls0.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls0.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls0.avgRdQLen                      1.02                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::6                  464                       # Read request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.rdQLenPdf::0                    371                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::1                     56                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::2                     17                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::3                     12                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::4                      8                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls0.bytesReadSys                  29696                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls0.avgRdBWSys             59297775.83419946                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls0.avgWrBWSys               0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls0.totGap                     66081507                       # Total gap between requests (Tick)
system.mem_ctrls0.avgGap                    142417.04                       # Average gap between requests ((Tick/Count))
system.mem_ctrls0.requestorReadBytes::cpu_cluster.cpus.inst         8512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu_cluster.cpus.data         5056                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu_cluster.l2.prefetcher        16128                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadRate::cpu_cluster.cpus.inst 16996991.780061483383                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu_cluster.cpus.data 10095957.523495165631                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu_cluster.l2.prefetcher 32204826.530642807484                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadAccesses::cpu_cluster.cpus.inst          133                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu_cluster.cpus.data           79                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu_cluster.l2.prefetcher          252                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadTotalLat::cpu_cluster.cpus.inst      3928250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu_cluster.cpus.data      2264746                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu_cluster.l2.prefetcher      6592697                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadAvgLat::cpu_cluster.cpus.inst     29535.71                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu_cluster.cpus.data     28667.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu_cluster.l2.prefetcher     26161.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.dram.bytesRead::cpu_cluster.cpus.inst         8512                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu_cluster.cpus.data         5056                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu_cluster.l2.prefetcher        16128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::total         29696                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu_cluster.cpus.inst         8512                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::total         8512                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.numReads::cpu_cluster.cpus.inst          133                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu_cluster.cpus.data           79                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu_cluster.l2.prefetcher          252                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::total            464                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.bwRead::cpu_cluster.cpus.inst     16996992                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu_cluster.cpus.data     10095958                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu_cluster.l2.prefetcher     32204827                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::total         59297776                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu_cluster.cpus.inst     16996992                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::total     16996992                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu_cluster.cpus.inst     16996992                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu_cluster.cpus.data     10095958                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu_cluster.l2.prefetcher     32204827                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::total        59297776                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.readBursts                 464                       # Number of DRAM read bursts (Count)
system.mem_ctrls0.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::0           39                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::1          136                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::2          123                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::3           33                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::4           38                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::5           16                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::6           27                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::9            2                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::11            1                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::13            3                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::14           31                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::15           15                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.totQLat                4085693                       # Total ticks spent queuing (Tick)
system.mem_ctrls0.dram.totBusLat              2320000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls0.dram.totMemAccLat          12785693                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls0.dram.avgQLat                8805.37                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.avgMemAccLat          27555.37                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.readRowHits                390                       # Number of row buffer hits during reads (Count)
system.mem_ctrls0.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls0.dram.readRowHitRate           84.05                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls0.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls0.dram.bytesPerActivate::samples           74                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::mean   401.297297                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::gmean   238.250756                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::stdev   379.782841                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::0-127           20     27.03%     27.03% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::128-255           17     22.97%     50.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::256-383           10     13.51%     63.51% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::384-511            2      2.70%     66.22% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::512-639            4      5.41%     71.62% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::640-767            2      2.70%     74.32% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::768-895            2      2.70%     77.03% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::896-1023            1      1.35%     78.38% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::1024-1151           16     21.62%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::total           74                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesRead                29696                       # Total bytes read (Byte)
system.mem_ctrls0.dram.bytesWritten                 0                       # Total bytes written (Byte)
system.mem_ctrls0.dram.avgRdBW              59.297776                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls0.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls0.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls0.dram.busUtil                   0.46                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls0.dram.busUtilRead               0.46                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls0.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls0.dram.pageHitRate              84.05                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls0.dram.power_state.pwrStateResidencyTicks::UNDEFINED    500794500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls0.dram.rank0.actEnergy         421260                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.preEnergy         223905                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.readEnergy       2941680                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.refreshEnergy 39336960.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.actBackEnergy     35955600                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.preBackEnergy    162026880                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.totalEnergy    240906285                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.averagePower   481.048184                       # Core power per rank (mW) (Watt)
system.mem_ctrls0.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::IDLE    420764000                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::REF     16640000                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT     63390500                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.actEnergy         107100                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.preEnergy          56925                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.readEnergy        371280                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.refreshEnergy 39336960.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.actBackEnergy     16827540                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.preBackEnergy    178134720                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.totalEnergy    234834525                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.averagePower   468.923930                       # Core power per rank (mW) (Watt)
system.mem_ctrls0.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::IDLE    462954750                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::REF     16640000                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT     21199750                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED    500794500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.avgPriority_cpu_cluster.cpus.inst::samples       145.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu_cluster.cpus.data::samples        71.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu_cluster.l2.prefetcher::samples       262.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls1.priorityMaxLatency     0.000000576486                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls1.numStayReadState               1073                       # Number of times bus staying in READ state (Count)
system.mem_ctrls1.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls1.readReqs                        478                       # Number of read requests accepted (Count)
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted (Count)
system.mem_ctrls1.readBursts                      478                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls1.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls1.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls1.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls1.avgRdQLen                      1.03                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::6                  478                       # Read request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.rdQLenPdf::0                    375                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::1                     67                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::2                     19                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::3                     13                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::4                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::5                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::6                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls1.bytesReadSys                  30592                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls1.avgRdBWSys             61086932.86367961                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls1.avgWrBWSys               0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls1.totGap                     66143007                       # Total gap between requests (Tick)
system.mem_ctrls1.avgGap                    138374.49                       # Average gap between requests ((Tick/Count))
system.mem_ctrls1.requestorReadBytes::cpu_cluster.cpus.inst         9280                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu_cluster.cpus.data         4544                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu_cluster.l2.prefetcher        16768                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadRate::cpu_cluster.cpus.inst 18530554.948187328875                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu_cluster.cpus.data 9073582.078077934682                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu_cluster.l2.prefetcher 33482795.837414350361                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadAccesses::cpu_cluster.cpus.inst          145                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu_cluster.cpus.data           71                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu_cluster.l2.prefetcher          262                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadTotalLat::cpu_cluster.cpus.inst      3567749                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu_cluster.cpus.data      2062748                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu_cluster.l2.prefetcher      7298702                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadAvgLat::cpu_cluster.cpus.inst     24605.17                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu_cluster.cpus.data     29052.79                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu_cluster.l2.prefetcher     27857.64                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.dram.bytesRead::cpu_cluster.cpus.inst         9280                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu_cluster.cpus.data         4544                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu_cluster.l2.prefetcher        16768                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::total         30592                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu_cluster.cpus.inst         9280                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::total         9280                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.numReads::cpu_cluster.cpus.inst          145                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu_cluster.cpus.data           71                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu_cluster.l2.prefetcher          262                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::total            478                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.bwRead::cpu_cluster.cpus.inst     18530555                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu_cluster.cpus.data      9073582                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu_cluster.l2.prefetcher     33482796                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::total         61086933                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu_cluster.cpus.inst     18530555                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::total     18530555                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu_cluster.cpus.inst     18530555                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu_cluster.cpus.data      9073582                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu_cluster.l2.prefetcher     33482796                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::total        61086933                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.readBursts                 478                       # Number of DRAM read bursts (Count)
system.mem_ctrls1.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::0           43                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::1          137                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::2          123                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::3           38                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::4           40                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::5           22                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::6           26                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::9            3                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::13            7                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::14           25                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::15           14                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.totQLat                3966699                       # Total ticks spent queuing (Tick)
system.mem_ctrls1.dram.totBusLat              2390000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls1.dram.totMemAccLat          12929199                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls1.dram.avgQLat                8298.53                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.avgMemAccLat          27048.53                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.readRowHits                404                       # Number of row buffer hits during reads (Count)
system.mem_ctrls1.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls1.dram.readRowHitRate           84.52                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls1.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls1.dram.bytesPerActivate::samples           74                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::mean   413.405405                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::gmean   234.900490                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::stdev   392.553388                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::0-127           25     33.78%     33.78% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::128-255           13     17.57%     51.35% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::256-383            7      9.46%     60.81% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::384-511            2      2.70%     63.51% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::512-639            5      6.76%     70.27% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::640-767            1      1.35%     71.62% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::768-895            3      4.05%     75.68% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::1024-1151           18     24.32%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::total           74                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesRead                30592                       # Total bytes read (Byte)
system.mem_ctrls1.dram.bytesWritten                 0                       # Total bytes written (Byte)
system.mem_ctrls1.dram.avgRdBW              61.086933                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls1.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls1.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls1.dram.busUtil                   0.48                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls1.dram.busUtilRead               0.48                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls1.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls1.dram.pageHitRate              84.52                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls1.dram.power_state.pwrStateResidencyTicks::UNDEFINED    500794500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.dram.rank0.actEnergy         449820                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.preEnergy         239085                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.readEnergy       3063060                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.refreshEnergy 39336960.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.actBackEnergy     35941350                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.preBackEnergy    162038880                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.totalEnergy    241069155                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.averagePower   481.373408                       # Core power per rank (mW) (Watt)
system.mem_ctrls1.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::IDLE    420805756                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::REF     16640000                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT     63348744                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.actEnergy          78540                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.preEnergy          41745                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.readEnergy        349860                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.refreshEnergy 39336960.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.actBackEnergy     16095660                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.preBackEnergy    178751040                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.totalEnergy    234653805                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.averagePower   468.563063                       # Core power per rank (mW) (Watt)
system.mem_ctrls1.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::IDLE    464574750                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::REF     16640000                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT     19579750                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED    500794500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                 866                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                 76                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                76                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq             866                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq            546                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::system.mem_ctrls0.port         1201                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::system.mem_ctrls1.port         1229                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::total         2430                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    2430                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::system.mem_ctrls0.port        29696                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::system.mem_ctrls1.port        30592                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::total        60288                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                    60288                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               1488                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     1488    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 1488                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    500794500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy             1084786                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer1.occupancy             1092220                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy            4948288                       # Layer occupancy (ticks) (Tick)
=======
system.membus.respLayer1.occupancy            2185250                       # Layer occupancy (ticks) (Tick)
>>>>>>> origin/ej3
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests            574                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            2                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                3.300000                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.003271                       # Number of seconds simulated (Second)
simTicks                                   3270929500                       # Number of ticks simulated (Tick)
finalTick                                  3270929500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     39.33                       # Real time elapsed on the host (Second)
hostTickRate                                 83164735                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    2241756                       # Number of bytes of host memory used (Byte)
simInsts                                     13993934                       # Number of instructions simulated (Count)
simOps                                       13995008                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   355801                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     355828                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu_cluster.clk_domain.clock               250                       # Clock period in ticks (Tick)
system.cpu_cluster.cpus.numCycles            13083719                       # Number of cpu cycles simulated (Cycle)
system.cpu_cluster.cpus.cpi                  0.934955                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu_cluster.cpus.ipc                  1.069570                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu_cluster.cpus.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.cpu_cluster.cpus.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.cpu_cluster.cpus.instsAdded           14002512                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu_cluster.cpus.nonSpecInstsAdded           50                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu_cluster.cpus.instsIssued          14000035                       # Number of instructions issued (Count)
system.cpu_cluster.cpus.squashedInstsIssued         1084                       # Number of squashed instructions issued (Count)
system.cpu_cluster.cpus.squashedInstsExamined         7553                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu_cluster.cpus.squashedOperandsExamined         5404                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu_cluster.cpus.squashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu_cluster.cpus.numIssuedDist::samples     13025443                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::mean     1.074822                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::stdev     0.829226                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::0      4026445     30.91%     30.91% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::1      3998913     30.70%     61.61% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::2      4999150     38.38%     99.99% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::3          918      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::4           17      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::5            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::6            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::7            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::8            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::max_value            4                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::total     13025443                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntAlu       998618     33.33%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntMult            0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntDiv            0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatAdd            0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatCmp            0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatCvt            0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMult            0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMultAcc            0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatDiv            0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMisc            0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatSqrt            0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAdd            0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAddAcc            0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAlu            2      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdCmp            2      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdCvt            0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMisc            0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMult            0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMultAcc            0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMatMultAcc            0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShift            0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShiftAcc            0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdDiv            0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSqrt            0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatAdd            0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatAlu            0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatCmp            0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatCvt            0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatDiv            0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMisc            0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMult            0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMultAcc            0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMatMultAcc            0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatSqrt            0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceAdd            0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceAlu            0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceCmp            0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatReduceAdd            0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatReduceCmp            0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAes            0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAesMix            0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha1Hash            0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha1Hash2            0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha256Hash            0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha256Hash2            0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShaSigma2            0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShaSigma3            0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdPredAlu            0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::Matrix            0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MatrixMov            0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MatrixOP            0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MemRead       999235     33.35%     66.68% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MemWrite       998483     33.32%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::No_OpClass           16      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntAlu     10002445     71.45%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntMult         1004      0.01%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntDiv            2      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatAdd            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatCmp            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatCvt            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMult            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMultAcc            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatDiv            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMisc            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatSqrt            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAdd           11      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAddAcc            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAlu            8      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdCmp            8      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdCvt            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMisc            9      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMult            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMultAcc            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShift            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShiftAcc            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdDiv            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSqrt            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatAdd            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatAlu            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatCmp            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatCvt            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatDiv            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMisc            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMult            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceAdd            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceAlu            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceCmp            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAes            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAesMix            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha1Hash            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha256Hash            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShaSigma2            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShaSigma3            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdPredAlu            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::Matrix            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MatrixMov            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MatrixOP            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MemRead      1998250     14.27%     85.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MemWrite      1998282     14.27%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::total     14000035                       # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.issueRate            1.070035                       # Inst issue rate ((Count/Cycle))
system.cpu_cluster.cpus.fuBusy                2996340                       # FU busy when requested (Count)
system.cpu_cluster.cpus.fuBusyRate           0.214024                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu_cluster.cpus.intInstQueueReads     44022743                       # Number of integer instruction queue reads (Count)
system.cpu_cluster.cpus.intInstQueueWrites     14010018                       # Number of integer instruction queue writes (Count)
system.cpu_cluster.cpus.intInstQueueWakeupAccesses     13998274                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.fpInstQueueReads            0                       # Number of floating instruction queue reads (Count)
system.cpu_cluster.cpus.fpInstQueueWrites            0                       # Number of floating instruction queue writes (Count)
system.cpu_cluster.cpus.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.vecInstQueueReads          194                       # Number of vector instruction queue reads (Count)
system.cpu_cluster.cpus.vecInstQueueWrites          101                       # Number of vector instruction queue writes (Count)
system.cpu_cluster.cpus.vecInstQueueWakeupAccesses           81                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.intAluAccesses       16996249                       # Number of integer alu accesses (Count)
system.cpu_cluster.cpus.fpAluAccesses               0                       # Number of floating point alu accesses (Count)
system.cpu_cluster.cpus.vecAluAccesses            110                       # Number of vector alu accesses (Count)
system.cpu_cluster.cpus.numSquashedInsts         1453                       # Number of squashed instructions skipped in execute (Count)
system.cpu_cluster.cpus.numSwp                      0                       # Number of swp insts executed (Count)
system.cpu_cluster.cpus.timesIdled                313                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu_cluster.cpus.idleCycles              58276                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu_cluster.cpus.MemDepUnit__0.insertedLoads      1999277                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.insertedStores      1998382                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.conflictingLoads           12                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.conflictingStores           21                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.branchPred.lookups      2003600                       # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.condPredicted      1002868                       # Number of conditional branches predicted (Count)
system.cpu_cluster.cpus.branchPred.condIncorrect         1569                       # Number of conditional branches incorrect (Count)
system.cpu_cluster.cpus.branchPred.BTBLookups      1002063                       # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.BTBUpdates         1492                       # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.BTBHits      1001538                       # Number of BTB hits (Count)
system.cpu_cluster.cpus.branchPred.BTBHitRatio     0.999476                       # BTB Hit Ratio (Ratio)
system.cpu_cluster.cpus.branchPred.RASUsed          235                       # Number of times the RAS was used to get a target. (Count)
system.cpu_cluster.cpus.branchPred.RASIncorrect            2                       # Number of incorrect RAS predictions. (Count)
system.cpu_cluster.cpus.branchPred.indirectLookups           76                       # Number of indirect predictor lookups. (Count)
system.cpu_cluster.cpus.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
system.cpu_cluster.cpus.branchPred.indirectMisses           76                       # Number of indirect misses. (Count)
system.cpu_cluster.cpus.branchPred.indirectMispredicted           36                       # Number of mispredicted indirect branches. (Count)
system.cpu_cluster.cpus.commit.commitSquashedInsts         4121                       # The number of squashed insts skipped by commit (Count)
system.cpu_cluster.cpus.commit.commitNonSpecStalls           38                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu_cluster.cpus.commit.branchMispredicts         1385                       # The number of times a branch was mispredicted (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::samples     13023929                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::mean     1.074563                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::stdev     1.206273                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::0      5027061     38.60%     38.60% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::1      4997082     38.37%     76.97% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::2      1001201      7.69%     84.65% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::3       999294      7.67%     92.33% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::4       999046      7.67%    100.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::5          129      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::6           39      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::7           15      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::8           62      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::total     13023929                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.amos                 0                       # Number of atomic instructions committed (Count)
system.cpu_cluster.cpus.commit.membars             14                       # Number of memory barriers committed (Count)
system.cpu_cluster.cpus.commit.functionCalls          125                       # Number of function calls committed. (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::No_OpClass           16      0.00%      0.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntAlu      9999001     71.45%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntMult         1003      0.01%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntDiv            2      0.00%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatAdd            0      0.00%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatCmp            0      0.00%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatCvt            0      0.00%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMult            0      0.00%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatDiv            0      0.00%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMisc            0      0.00%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAdd           11      0.00%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAlu            8      0.00%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdCmp            8      0.00%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdCvt            0      0.00%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMisc            8      0.00%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMult            0      0.00%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShift            0      0.00%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdDiv            0      0.00%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAes            0      0.00%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::Matrix            0      0.00%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MatrixMov            0      0.00%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MatrixOP            0      0.00%     71.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MemRead      1996841     14.27%     85.72% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MemWrite      1998132     14.28%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::total     13995030                       # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.commitEligibleSamples           62                       # number cycles where commit BW limit reached (Cycle)
system.cpu_cluster.cpus.commitStats0.numInsts     13993956                       # Number of instructions committed (thread level) (Count)
system.cpu_cluster.cpus.commitStats0.numOps     13995030                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu_cluster.cpus.commitStats0.numInstsNotNOP     13993934                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu_cluster.cpus.commitStats0.numOpsNotNOP     13995008                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu_cluster.cpus.commitStats0.cpi     0.934955                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu_cluster.cpus.commitStats0.ipc     1.069570                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu_cluster.cpus.commitStats0.numMemRefs      3994973                       # Number of memory references committed (Count)
system.cpu_cluster.cpus.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu_cluster.cpus.commitStats0.numIntInsts     12994243                       # Number of integer instructions (Count)
system.cpu_cluster.cpus.commitStats0.numLoadInsts      1996841                       # Number of load instructions (Count)
system.cpu_cluster.cpus.commitStats0.numStoreInsts      1998122                       # Number of store instructions (Count)
system.cpu_cluster.cpus.commitStats0.numVecInsts           81                       # Number of vector instructions (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::No_OpClass           16      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntAlu      9999001     71.45%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntMult         1003      0.01%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntDiv            2      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatAdd            0      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatCmp            0      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatCvt            0      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMult            0      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMultAcc            0      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatDiv            0      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMisc            0      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatSqrt            0      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAdd           11      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAddAcc            0      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAlu            8      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdCmp            8      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdCvt            0      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMisc            8      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMult            0      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMultAcc            0      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShift            0      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdDiv            0      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSqrt            0      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMult            0      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAes            0      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAesMix            0      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdPredAlu            0      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::Matrix            0      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MatrixMov            0      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MatrixOP            0      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MemRead      1996841     14.27%     85.72% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MemWrite      1998132     14.28%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::total     13995030                       # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsControl      2001351                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsDirectControl      2001195                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsIndirectControl          156                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsCondControl      1002004                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsUncondControl       999347                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsCall          125                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsReturn          121                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.dcache.demandHits::cpu_cluster.cpus.data      3993554                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.dcache.demandHits::total      3993554                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.dcache.overallHits::cpu_cluster.cpus.data      3993559                       # number of overall hits (Count)
system.cpu_cluster.cpus.dcache.overallHits::total      3993559                       # number of overall hits (Count)
system.cpu_cluster.cpus.dcache.demandMisses::cpu_cluster.cpus.data         1630                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.dcache.demandMisses::total         1630                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.dcache.overallMisses::cpu_cluster.cpus.data         1632                       # number of overall misses (Count)
system.cpu_cluster.cpus.dcache.overallMisses::total         1632                       # number of overall misses (Count)
system.cpu_cluster.cpus.dcache.demandMissLatency::cpu_cluster.cpus.data     46769840                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMissLatency::total     46769840                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMissLatency::cpu_cluster.cpus.data     46769840                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMissLatency::total     46769840                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandAccesses::cpu_cluster.cpus.data      3995184                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.demandAccesses::total      3995184                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.overallAccesses::cpu_cluster.cpus.data      3995191                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.overallAccesses::total      3995191                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.demandMissRate::cpu_cluster.cpus.data     0.000408                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandMissRate::total     0.000408                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMissRate::cpu_cluster.cpus.data     0.000408                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMissRate::total     0.000408                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandAvgMissLatency::cpu_cluster.cpus.data 28693.153374                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.dcache.demandAvgMissLatency::total 28693.153374                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMissLatency::cpu_cluster.cpus.data 28657.990196                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMissLatency::total 28657.990196                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.blockedCycles::no_mshrs          357                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.dcache.blockedCycles::no_targets        12806                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.dcache.blockedCauses::no_mshrs            7                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.dcache.blockedCauses::no_targets          163                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.dcache.avgBlocked::no_mshrs           51                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.dcache.avgBlocked::no_targets    78.564417                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.dcache.writebacks::writebacks           14                       # number of writebacks (Count)
system.cpu_cluster.cpus.dcache.writebacks::total           14                       # number of writebacks (Count)
system.cpu_cluster.cpus.dcache.demandMshrHits::cpu_cluster.cpus.data         1315                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.dcache.demandMshrHits::total         1315                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.dcache.overallMshrHits::cpu_cluster.cpus.data         1315                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.dcache.overallMshrHits::total         1315                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.dcache.demandMshrMisses::cpu_cluster.cpus.data          315                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.dcache.demandMshrMisses::total          315                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrMisses::cpu_cluster.cpus.data          317                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrMisses::total          317                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.dcache.demandMshrMissLatency::cpu_cluster.cpus.data     13181842                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMshrMissLatency::total     13181842                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrMissLatency::cpu_cluster.cpus.data     13311592                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrMissLatency::total     13311592                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMshrMissRate::cpu_cluster.cpus.data     0.000079                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandMshrMissRate::total     0.000079                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMshrMissRate::cpu_cluster.cpus.data     0.000079                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMshrMissRate::total     0.000079                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandAvgMshrMissLatency::cpu_cluster.cpus.data 41847.117460                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.demandAvgMshrMissLatency::total 41847.117460                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrMissLatency::cpu_cluster.cpus.data 41992.403785                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrMissLatency::total 41992.403785                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.replacements           14                       # number of replacements (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.hits::cpu_cluster.cpus.data            4                       # number of LoadLockedReq hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.hits::total            4                       # number of LoadLockedReq hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.accesses::cpu_cluster.cpus.data            4                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.accesses::total            4                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.ReadReq.hits::cpu_cluster.cpus.data      1996900                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.hits::total      1996900                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.misses::cpu_cluster.cpus.data          166                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.misses::total          166                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.missLatency::cpu_cluster.cpus.data      9191250                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.missLatency::total      9191250                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.accesses::cpu_cluster.cpus.data      1997066                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.ReadReq.accesses::total      1997066                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.ReadReq.missRate::cpu_cluster.cpus.data     0.000083                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.missRate::total     0.000083                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.avgMissLatency::cpu_cluster.cpus.data 55368.975904                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMissLatency::total 55368.975904                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.mshrHits::cpu_cluster.cpus.data           72                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrHits::total           72                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMisses::cpu_cluster.cpus.data           94                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMisses::total           94                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissLatency::cpu_cluster.cpus.data      6146500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissLatency::total      6146500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissRate::cpu_cluster.cpus.data     0.000047                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissRate::total     0.000047                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.data 65388.297872                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrMissLatency::total 65388.297872                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFReq.hits::cpu_cluster.cpus.data            5                       # number of SoftPFReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.hits::total            5                       # number of SoftPFReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.misses::cpu_cluster.cpus.data            2                       # number of SoftPFReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.misses::total            2                       # number of SoftPFReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.accesses::cpu_cluster.cpus.data            7                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.accesses::total            7                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.missRate::cpu_cluster.cpus.data     0.285714                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.missRate::total     0.285714                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMisses::cpu_cluster.cpus.data            2                       # number of SoftPFReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMisses::total            2                       # number of SoftPFReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissLatency::cpu_cluster.cpus.data       129750                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissLatency::total       129750                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissRate::cpu_cluster.cpus.data     0.285714                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissRate::total     0.285714                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.avgMshrMissLatency::cpu_cluster.cpus.data        64875                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFReq.avgMshrMissLatency::total        64875                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.hits::cpu_cluster.cpus.data            4                       # number of StoreCondReq hits (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.hits::total            4                       # number of StoreCondReq hits (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.accesses::cpu_cluster.cpus.data            4                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.accesses::total            4                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SwapReq.hits::cpu_cluster.cpus.data           10                       # number of SwapReq hits (Count)
system.cpu_cluster.cpus.dcache.SwapReq.hits::total           10                       # number of SwapReq hits (Count)
system.cpu_cluster.cpus.dcache.SwapReq.accesses::cpu_cluster.cpus.data           10                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SwapReq.accesses::total           10                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.misses::cpu_cluster.cpus.data            7                       # number of WriteLineReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.misses::total            7                       # number of WriteLineReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.missLatency::cpu_cluster.cpus.data       125499                       # number of WriteLineReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.missLatency::total       125499                       # number of WriteLineReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.accesses::cpu_cluster.cpus.data            7                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.accesses::total            7                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.missRate::cpu_cluster.cpus.data            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.missRate::total            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMissLatency::cpu_cluster.cpus.data 17928.428571                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMissLatency::total 17928.428571                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMisses::cpu_cluster.cpus.data            7                       # number of WriteLineReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMisses::total            7                       # number of WriteLineReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissLatency::cpu_cluster.cpus.data       121999                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissLatency::total       121999                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissRate::cpu_cluster.cpus.data            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissRate::total            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMshrMissLatency::cpu_cluster.cpus.data 17428.428571                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMshrMissLatency::total 17428.428571                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.hits::cpu_cluster.cpus.data      1996654                       # number of WriteReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.hits::total      1996654                       # number of WriteReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.misses::cpu_cluster.cpus.data         1457                       # number of WriteReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.misses::total         1457                       # number of WriteReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.missLatency::cpu_cluster.cpus.data     37453091                       # number of WriteReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.missLatency::total     37453091                       # number of WriteReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.accesses::cpu_cluster.cpus.data      1998111                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteReq.accesses::total      1998111                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteReq.missRate::cpu_cluster.cpus.data     0.000729                       # miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.missRate::total     0.000729                       # miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.avgMissLatency::cpu_cluster.cpus.data 25705.621826                       # average WriteReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.avgMissLatency::total 25705.621826                       # average WriteReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.mshrHits::cpu_cluster.cpus.data         1243                       # number of WriteReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrHits::total         1243                       # number of WriteReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMisses::cpu_cluster.cpus.data          214                       # number of WriteReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMisses::total          214                       # number of WriteReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissLatency::cpu_cluster.cpus.data      6913343                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissLatency::total      6913343                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissRate::cpu_cluster.cpus.data     0.000107                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissRate::total     0.000107                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.avgMshrMissLatency::cpu_cluster.cpus.data 32305.341121                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.avgMshrMissLatency::total 32305.341121                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3270929500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.dcache.tags.tagsInUse   288.957376                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus.dcache.tags.totalRefs      3993894                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus.dcache.tags.sampledRefs          317                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus.dcache.tags.avgRefs 12599.034700                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus.dcache.tags.warmupTick       159000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus.dcache.tags.occupancies::cpu_cluster.cpus.data   288.957376                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.dcache.tags.avgOccs::cpu_cluster.cpus.data     0.564370                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.dcache.tags.avgOccs::total     0.564370                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.dcache.tags.occupanciesTaskId::1024          303                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.dcache.tags.ageTaskId_1024::0           18                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.dcache.tags.ageTaskId_1024::3          285                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.dcache.tags.ratioOccsTaskId::1024     0.591797                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.dcache.tags.tagAccesses      7990735                       # Number of tag accesses (Count)
system.cpu_cluster.cpus.dcache.tags.dataAccesses      7990735                       # Number of data accesses (Count)
system.cpu_cluster.cpus.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3270929500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.decode.idleCycles      5009930                       # Number of cycles decode is idle (Cycle)
system.cpu_cluster.cpus.decode.blockedCycles        12066                       # Number of cycles decode is blocked (Cycle)
system.cpu_cluster.cpus.decode.runCycles      8001718                       # Number of cycles decode is running (Cycle)
system.cpu_cluster.cpus.decode.unblockCycles          329                       # Number of cycles decode is unblocking (Cycle)
system.cpu_cluster.cpus.decode.squashCycles         1400                       # Number of cycles decode is squashing (Cycle)
system.cpu_cluster.cpus.decode.branchResolved      1000658                       # Number of times decode resolved a branch (Count)
system.cpu_cluster.cpus.decode.branchMispred          191                       # Number of times decode detected a branch misprediction (Count)
system.cpu_cluster.cpus.decode.decodedInsts     14007848                       # Number of instructions handled by decode (Count)
system.cpu_cluster.cpus.decode.squashedInsts         2426                       # Number of squashed instructions handled by decode (Count)
system.cpu_cluster.cpus.executeStats0.numInsts     13998582                       # Number of executed instructions (Count)
system.cpu_cluster.cpus.executeStats0.numNop           40                       # Number of nop insts executed (Count)
system.cpu_cluster.cpus.executeStats0.numBranches      2001605                       # Number of branches executed (Count)
system.cpu_cluster.cpus.executeStats0.numLoadInsts      1997127                       # Number of load instructions executed (Count)
system.cpu_cluster.cpus.executeStats0.numStoreInsts      1998231                       # Number of stores executed (Count)
system.cpu_cluster.cpus.executeStats0.instRate     1.069924                       # Inst execution rate ((Count/Cycle))
system.cpu_cluster.cpus.executeStats0.numCCRegReads      8993415                       # Number of times the CC registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numCCRegWrites      5999388                       # Number of times the CC registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numIntRegReads     18992775                       # Number of times the integer registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numIntRegWrites      7999111                       # Number of times the integer registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numMemRefs      3995358                       # Number of memory refs (Count)
system.cpu_cluster.cpus.executeStats0.numMiscRegReads      1002311                       # Number of times the Misc registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numMiscRegWrites           37                       # Number of times the Misc registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu_cluster.cpus.executeStats0.numVecRegReads          139                       # Number of times the vector registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu_cluster.cpus.fetch.predictedBranches      1001773                       # Number of branches that fetch has predicted taken (Count)
system.cpu_cluster.cpus.fetch.cycles          8010845                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu_cluster.cpus.fetch.squashCycles         3168                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu_cluster.cpus.fetch.miscStallCycles          225                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu_cluster.cpus.fetch.icacheWaitRetryStallCycles          321                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu_cluster.cpus.fetch.cacheLines      5004774                       # Number of cache lines fetched (Count)
system.cpu_cluster.cpus.fetch.icacheSquashes         1311                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu_cluster.cpus.fetch.nisnDist::samples     13025443                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::mean     1.075764                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::stdev     1.140993                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::0      5020366     38.54%     38.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::1      5000125     38.39%     76.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::2         2684      0.02%     76.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::3      3002268     23.05%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::max_value            3                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::total     13025443                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetchStats0.numInsts     14010604                       # Number of instructions fetched (thread level) (Count)
system.cpu_cluster.cpus.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu_cluster.cpus.fetchStats0.fetchRate     1.070843                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu_cluster.cpus.fetchStats0.numBranches      2003600                       # Number of branches fetched (Count)
system.cpu_cluster.cpus.fetchStats0.branchRate     0.153137                       # Number of branch fetches per cycle (Ratio)
system.cpu_cluster.cpus.fetchStats0.icacheStallCycles      5012468                       # ICache total stall cycles (Cycle)
system.cpu_cluster.cpus.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu_cluster.cpus.icache.demandHits::cpu_cluster.cpus.inst      5004363                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.icache.demandHits::total      5004363                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.icache.overallHits::cpu_cluster.cpus.inst      5004363                       # number of overall hits (Count)
system.cpu_cluster.cpus.icache.overallHits::total      5004363                       # number of overall hits (Count)
system.cpu_cluster.cpus.icache.demandMisses::cpu_cluster.cpus.inst          409                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.icache.demandMisses::total          409                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.icache.overallMisses::cpu_cluster.cpus.inst          409                       # number of overall misses (Count)
system.cpu_cluster.cpus.icache.overallMisses::total          409                       # number of overall misses (Count)
system.cpu_cluster.cpus.icache.demandMissLatency::cpu_cluster.cpus.inst     25290489                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMissLatency::total     25290489                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMissLatency::cpu_cluster.cpus.inst     25290489                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMissLatency::total     25290489                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandAccesses::cpu_cluster.cpus.inst      5004772                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.demandAccesses::total      5004772                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.overallAccesses::cpu_cluster.cpus.inst      5004772                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.overallAccesses::total      5004772                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.demandMissRate::cpu_cluster.cpus.inst     0.000082                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.demandMissRate::total     0.000082                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMissRate::cpu_cluster.cpus.inst     0.000082                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMissRate::total     0.000082                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.demandAvgMissLatency::cpu_cluster.cpus.inst 61834.936430                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.icache.demandAvgMissLatency::total 61834.936430                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMissLatency::cpu_cluster.cpus.inst 61834.936430                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMissLatency::total 61834.936430                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.blockedCycles::no_mshrs        13871                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.icache.blockedCycles::no_targets           98                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.icache.blockedCauses::no_mshrs           84                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.icache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.icache.avgBlocked::no_mshrs   165.130952                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.icache.avgBlocked::no_targets           98                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.icache.writebacks::writebacks           60                       # number of writebacks (Count)
system.cpu_cluster.cpus.icache.writebacks::total           60                       # number of writebacks (Count)
system.cpu_cluster.cpus.icache.demandMshrHits::cpu_cluster.cpus.inst           86                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.icache.demandMshrHits::total           86                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.icache.overallMshrHits::cpu_cluster.cpus.inst           86                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.icache.overallMshrHits::total           86                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.icache.demandMshrMisses::cpu_cluster.cpus.inst          323                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.icache.demandMshrMisses::total          323                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.icache.overallMshrMisses::cpu_cluster.cpus.inst          323                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.icache.overallMshrMisses::total          323                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.icache.demandMshrMissLatency::cpu_cluster.cpus.inst     20918739                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMshrMissLatency::total     20918739                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMshrMissLatency::cpu_cluster.cpus.inst     20918739                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMshrMissLatency::total     20918739                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMshrMissRate::cpu_cluster.cpus.inst     0.000065                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.demandMshrMissRate::total     0.000065                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMshrMissRate::cpu_cluster.cpus.inst     0.000065                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMshrMissRate::total     0.000065                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.demandAvgMshrMissLatency::cpu_cluster.cpus.inst 64763.897833                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.demandAvgMshrMissLatency::total 64763.897833                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMshrMissLatency::cpu_cluster.cpus.inst 64763.897833                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMshrMissLatency::total 64763.897833                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.replacements           60                       # number of replacements (Count)
system.cpu_cluster.cpus.icache.ReadReq.hits::cpu_cluster.cpus.inst      5004363                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.hits::total      5004363                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.misses::cpu_cluster.cpus.inst          409                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.misses::total          409                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.missLatency::cpu_cluster.cpus.inst     25290489                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.missLatency::total     25290489                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.accesses::cpu_cluster.cpus.inst      5004772                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.icache.ReadReq.accesses::total      5004772                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.icache.ReadReq.missRate::cpu_cluster.cpus.inst     0.000082                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.missRate::total     0.000082                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.avgMissLatency::cpu_cluster.cpus.inst 61834.936430                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.avgMissLatency::total 61834.936430                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.mshrHits::cpu_cluster.cpus.inst           86                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrHits::total           86                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMisses::cpu_cluster.cpus.inst          323                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMisses::total          323                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissLatency::cpu_cluster.cpus.inst     20918739                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissLatency::total     20918739                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissRate::cpu_cluster.cpus.inst     0.000065                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissRate::total     0.000065                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.inst 64763.897833                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.avgMshrMissLatency::total 64763.897833                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3270929500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.icache.tags.tagsInUse   235.464778                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus.icache.tags.totalRefs      5004685                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus.icache.tags.sampledRefs          322                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus.icache.tags.avgRefs 15542.500000                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus.icache.tags.warmupTick        81000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus.icache.tags.occupancies::cpu_cluster.cpus.inst   235.464778                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.icache.tags.avgOccs::cpu_cluster.cpus.inst     0.459892                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.icache.tags.avgOccs::total     0.459892                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.icache.tags.occupanciesTaskId::1024          262                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::0           46                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::3          216                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ratioOccsTaskId::1024     0.511719                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.icache.tags.tagAccesses     10009866                       # Number of tag accesses (Count)
system.cpu_cluster.cpus.icache.tags.dataAccesses     10009866                       # Number of data accesses (Count)
system.cpu_cluster.cpus.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3270929500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.iew.idleCycles              0                       # Number of cycles IEW is idle (Cycle)
system.cpu_cluster.cpus.iew.squashCycles         1400                       # Number of cycles IEW is squashing (Cycle)
system.cpu_cluster.cpus.iew.blockCycles           114                       # Number of cycles IEW is blocking (Cycle)
system.cpu_cluster.cpus.iew.unblockCycles           29                       # Number of cycles IEW is unblocking (Cycle)
system.cpu_cluster.cpus.iew.dispatchedInsts     14002602                       # Number of instructions dispatched to IQ (Count)
system.cpu_cluster.cpus.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu_cluster.cpus.iew.dispLoadInsts      1999277                       # Number of dispatched load instructions (Count)
system.cpu_cluster.cpus.iew.dispStoreInsts      1998382                       # Number of dispatched store instructions (Count)
system.cpu_cluster.cpus.iew.dispNonSpecInsts           50                       # Number of dispatched non-speculative instructions (Count)
system.cpu_cluster.cpus.iew.iqFullEvents            0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu_cluster.cpus.iew.lsqFullEvents           29                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu_cluster.cpus.iew.memOrderViolationEvents            4                       # Number of memory order violations (Count)
system.cpu_cluster.cpus.iew.predictedTakenIncorrect           45                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu_cluster.cpus.iew.predictedNotTakenIncorrect         1368                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu_cluster.cpus.iew.branchMispredicts         1413                       # Number of branch mispredicts detected at execute (Count)
system.cpu_cluster.cpus.iew.instsToCommit     13998444                       # Cumulative count of insts sent to commit (Count)
system.cpu_cluster.cpus.iew.writebackCount     13998355                       # Cumulative count of insts written-back (Count)
system.cpu_cluster.cpus.iew.producerInst      6998207                       # Number of instructions producing a value (Count)
system.cpu_cluster.cpus.iew.consumerInst     15985978                       # Number of instructions consuming a value (Count)
system.cpu_cluster.cpus.iew.wbRate           1.069906                       # Insts written-back per cycle ((Count/Cycle))
system.cpu_cluster.cpus.iew.wbFanout         0.437772                       # Average fanout of values written-back ((Count/Count))
system.cpu_cluster.cpus.lsq0.forwLoads             10                       # Number of loads that had data forwarded from stores (Count)
system.cpu_cluster.cpus.lsq0.squashedLoads         2436                       # Number of loads squashed (Count)
system.cpu_cluster.cpus.lsq0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu_cluster.cpus.lsq0.memOrderViolation            4                       # Number of memory ordering violations (Count)
system.cpu_cluster.cpus.lsq0.squashedStores          250                       # Number of stores squashed (Count)
system.cpu_cluster.cpus.lsq0.rescheduledLoads            4                       # Number of loads that were rescheduled (Count)
system.cpu_cluster.cpus.lsq0.blockedByCache          170                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu_cluster.cpus.lsq0.loadToUse::samples      1996834                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::mean     4.012548                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::stdev     1.829363                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::0-9      1996723     99.99%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::10-19            5      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::20-29            4      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::30-39            3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::50-59            3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::80-89            2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::120-129            1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::130-139            1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::170-179            2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::190-199            1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::200-209            5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::210-219            1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::220-229            4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::230-239           27      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::240-249            6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::250-259           10      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::260-269            1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::270-279            2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::280-289            1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::290-299           11      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::overflows           21      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::min_value            3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::max_value          378                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::total      1996834                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.mmu.alignFaults             0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu_cluster.cpus.mmu.prefetchFaults            0                       # Number of MMU faults due to prefetch (Count)
system.cpu_cluster.cpus.mmu.domainFaults            0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu_cluster.cpus.mmu.permsFaults             0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu_cluster.cpus.mmu.dtb.readHits            0                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.dtb.readMisses            0                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.dtb.writeHits            0                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.dtb.writeMisses            0                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.dtb.inserts             0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.dtb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.dtb.readAccesses            0                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.dtb.hits                0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.dtb.misses              0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   3270929500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.itb.instHits            0                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.itb.instMisses            0                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.itb.inserts             0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.itb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.itb.instAccesses            0                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.itb.hits                0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.itb.misses              0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   3270929500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.l2_shared.instHits            0                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instMisses            0                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.l2_shared.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.l2_shared.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instAccesses            0                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readHits            0                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readMisses            0                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeHits            0                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeMisses            0                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readAccesses            0                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   3270929500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.stage2_itb.instHits            0                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.instMisses            0                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.instAccesses            0                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   3270929500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.power_state.pwrStateResidencyTicks::ON   3270929500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.rename.squashCycles         1400                       # Number of cycles rename is squashing (Cycle)
system.cpu_cluster.cpus.rename.idleCycles      5011977                       # Number of cycles rename is idle (Cycle)
system.cpu_cluster.cpus.rename.blockCycles          334                       # Number of cycles rename is blocking (Cycle)
system.cpu_cluster.cpus.rename.serializeStallCycles         3405                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu_cluster.cpus.rename.runCycles      7999998                       # Number of cycles rename is running (Cycle)
system.cpu_cluster.cpus.rename.unblockCycles         8329                       # Number of cycles rename is unblocking (Cycle)
system.cpu_cluster.cpus.rename.renamedInsts     14003982                       # Number of instructions processed by rename (Count)
system.cpu_cluster.cpus.rename.squashedInsts         3427                       # Number of squashed instructions processed by rename (Count)
system.cpu_cluster.cpus.rename.ROBFullEvents           10                       # Number of times rename has blocked due to ROB full (Count)
system.cpu_cluster.cpus.rename.SQFullEvents         8222                       # Number of times rename has blocked due to SQ full (Count)
system.cpu_cluster.cpus.rename.renamedOperands     16006851                       # Number of destination operands rename has renamed (Count)
system.cpu_cluster.cpus.rename.lookups       29999182                       # Number of register rename lookups that rename has made (Count)
system.cpu_cluster.cpus.rename.intLookups     19000194                       # Number of integer rename lookups (Count)
system.cpu_cluster.cpus.rename.vecLookups          119                       # Number of vector rename lookups (Count)
system.cpu_cluster.cpus.rename.committedMaps     15994870                       # Number of HB maps that are committed (Count)
system.cpu_cluster.cpus.rename.undoneMaps        11981                       # Number of HB maps that are undone due to squashing (Count)
system.cpu_cluster.cpus.rename.serializing           47                       # count of serializing insts renamed (Count)
system.cpu_cluster.cpus.rename.tempSerializing           19                       # count of temporary serializing insts renamed (Count)
system.cpu_cluster.cpus.rename.skidInsts          644                       # count of insts added to the skid buffer (Count)
system.cpu_cluster.cpus.rob.reads            27022888                       # The number of ROB reads (Count)
system.cpu_cluster.cpus.rob.writes           27999817                       # The number of ROB writes (Count)
system.cpu_cluster.cpus.thread_0.numInsts     13993934                       # Number of Instructions committed (Count)
system.cpu_cluster.cpus.thread_0.numOps      13995008                       # Number of Ops committed (Count)
system.cpu_cluster.cpus.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.cpu_cluster.cpus.workload.numSyscalls            8                       # Number of system calls (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.inst            7                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.data            4                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::total            11                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.inst            7                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.data            4                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::total           11                       # number of overall hits (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.inst          316                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.data          154                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::total          470                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.inst          316                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.data          154                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::total          470                       # number of overall misses (Count)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.inst     20645250                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.data     10354000                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::total     30999250                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.inst     20645250                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.data     10354000                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::total     30999250                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.inst          323                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.data          158                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::total          481                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.inst          323                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.data          158                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::total          481                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.inst     0.978328                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.data     0.974684                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::total     0.977131                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.inst     0.978328                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.data     0.974684                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::total     0.977131                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.inst 65333.069620                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.data 67233.766234                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::total 65955.851064                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.inst 65333.069620                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.data 67233.766234                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::total 65955.851064                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.l2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.l2.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu_cluster.l2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu_cluster.l2.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.l2.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.inst          316                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.data          154                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::total          470                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.inst          316                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.data          154                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.l2.prefetcher           23                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::total          493                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.inst     19464000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.data      9776500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::total     29240500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.inst     19464000                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.data      9776500                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.l2.prefetcher       430488                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::total     29670988                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.inst     0.978328                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.data     0.974684                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::total     0.977131                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.inst     0.978328                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.data     0.974684                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.l2.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::total     1.024948                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.inst 61594.936709                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.data 63483.766234                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::total 62213.829787                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.inst 61594.936709                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.data 63483.766234                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.l2.prefetcher 18716.869565                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::total 60184.559838                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.replacements                  0                       # number of replacements (Count)
system.cpu_cluster.l2.HardPFReq.mshrMisses::cpu_cluster.l2.prefetcher           23                       # number of HardPFReq MSHR misses (Count)
system.cpu_cluster.l2.HardPFReq.mshrMisses::total           23                       # number of HardPFReq MSHR misses (Count)
system.cpu_cluster.l2.HardPFReq.mshrMissLatency::cpu_cluster.l2.prefetcher       430488                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.HardPFReq.mshrMissLatency::total       430488                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.HardPFReq.mshrMissRate::cpu_cluster.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu_cluster.l2.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu_cluster.l2.HardPFReq.avgMshrMissLatency::cpu_cluster.l2.prefetcher 18716.869565                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.HardPFReq.avgMshrMissLatency::total 18716.869565                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.misses::cpu_cluster.cpus.data          159                       # number of InvalidateReq misses (Count)
system.cpu_cluster.l2.InvalidateReq.misses::total          159                       # number of InvalidateReq misses (Count)
system.cpu_cluster.l2.InvalidateReq.accesses::cpu_cluster.cpus.data          159                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.InvalidateReq.accesses::total          159                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.InvalidateReq.missRate::cpu_cluster.cpus.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.missRate::total            1                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.mshrMisses::cpu_cluster.cpus.data          159                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.l2.InvalidateReq.mshrMisses::total          159                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.l2.InvalidateReq.mshrMissLatency::cpu_cluster.cpus.data      2065750                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.mshrMissLatency::total      2065750                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.mshrMissRate::cpu_cluster.cpus.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.mshrMissRate::total            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus.data 12992.138365                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::total 12992.138365                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus.inst            7                       # number of ReadCleanReq hits (Count)
system.cpu_cluster.l2.ReadCleanReq.hits::total            7                       # number of ReadCleanReq hits (Count)
system.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus.inst          316                       # number of ReadCleanReq misses (Count)
system.cpu_cluster.l2.ReadCleanReq.misses::total          316                       # number of ReadCleanReq misses (Count)
system.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus.inst     20645250                       # number of ReadCleanReq miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.missLatency::total     20645250                       # number of ReadCleanReq miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus.inst          323                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadCleanReq.accesses::total          323                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus.inst     0.978328                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.missRate::total     0.978328                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus.inst 65333.069620                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.avgMissLatency::total 65333.069620                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus.inst          316                       # number of ReadCleanReq MSHR misses (Count)
system.cpu_cluster.l2.ReadCleanReq.mshrMisses::total          316                       # number of ReadCleanReq MSHR misses (Count)
system.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus.inst     19464000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::total     19464000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus.inst     0.978328                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.mshrMissRate::total     0.978328                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus.inst 61594.936709                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::total 61594.936709                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.misses::cpu_cluster.cpus.data           62                       # number of ReadExReq misses (Count)
system.cpu_cluster.l2.ReadExReq.misses::total           62                       # number of ReadExReq misses (Count)
system.cpu_cluster.l2.ReadExReq.missLatency::cpu_cluster.cpus.data      4166250                       # number of ReadExReq miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.missLatency::total      4166250                       # number of ReadExReq miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.accesses::cpu_cluster.cpus.data           62                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadExReq.accesses::total           62                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadExReq.missRate::cpu_cluster.cpus.data            1                       # miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.missRate::total            1                       # miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.avgMissLatency::cpu_cluster.cpus.data 67197.580645                       # average ReadExReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.avgMissLatency::total 67197.580645                       # average ReadExReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.mshrMisses::cpu_cluster.cpus.data           62                       # number of ReadExReq MSHR misses (Count)
system.cpu_cluster.l2.ReadExReq.mshrMisses::total           62                       # number of ReadExReq MSHR misses (Count)
system.cpu_cluster.l2.ReadExReq.mshrMissLatency::cpu_cluster.cpus.data      3933750                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.mshrMissLatency::total      3933750                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.mshrMissRate::cpu_cluster.cpus.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.mshrMissRate::total            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::cpu_cluster.cpus.data 63447.580645                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::total 63447.580645                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.hits::cpu_cluster.cpus.data            4                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.l2.ReadSharedReq.hits::total            4                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.l2.ReadSharedReq.misses::cpu_cluster.cpus.data           92                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l2.ReadSharedReq.misses::total           92                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l2.ReadSharedReq.missLatency::cpu_cluster.cpus.data      6187750                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.missLatency::total      6187750                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.accesses::cpu_cluster.cpus.data           96                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadSharedReq.accesses::total           96                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadSharedReq.missRate::cpu_cluster.cpus.data     0.958333                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.missRate::total     0.958333                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.avgMissLatency::cpu_cluster.cpus.data 67258.152174                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMissLatency::total 67258.152174                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.mshrMisses::cpu_cluster.cpus.data           92                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMisses::total           92                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus.data      5842750                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::total      5842750                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.mshrMissRate::cpu_cluster.cpus.data     0.958333                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.mshrMissRate::total     0.958333                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus.data 63508.152174                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::total 63508.152174                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.WritebackClean.hits::writebacks           66                       # number of WritebackClean hits (Count)
system.cpu_cluster.l2.WritebackClean.hits::total           66                       # number of WritebackClean hits (Count)
system.cpu_cluster.l2.WritebackClean.accesses::writebacks           66                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackClean.accesses::total           66                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackDirty.hits::writebacks            7                       # number of WritebackDirty hits (Count)
system.cpu_cluster.l2.WritebackDirty.hits::total            7                       # number of WritebackDirty hits (Count)
system.cpu_cluster.l2.WritebackDirty.accesses::writebacks            7                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackDirty.accesses::total            7                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu_cluster.l2.power_state.pwrStateResidencyTicks::UNDEFINED   3270929500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.l2.prefetcher.demandMshrMisses          470                       # demands not covered by prefetchs (Count)
system.cpu_cluster.l2.prefetcher.pfIssued           26                       # number of hwpf issued (Count)
system.cpu_cluster.l2.prefetcher.pfUnused            6                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu_cluster.l2.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
system.cpu_cluster.l2.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu_cluster.l2.prefetcher.accuracy            0                       # accuracy of the prefetcher (Count)
system.cpu_cluster.l2.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
system.cpu_cluster.l2.prefetcher.pfHitInCache            3                       # number of prefetches hitting in cache (Count)
system.cpu_cluster.l2.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cpu_cluster.l2.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu_cluster.l2.prefetcher.pfLate             3                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu_cluster.l2.prefetcher.pfIdentified           26                       # number of prefetch candidates identified (Count)
system.cpu_cluster.l2.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu_cluster.l2.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu_cluster.l2.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu_cluster.l2.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu_cluster.l2.prefetcher.pfSpanPage           22                       # number of prefetches that crossed the page (Count)
system.cpu_cluster.l2.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu_cluster.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   3270929500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.l2.tags.tagsInUse        46.826224                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.l2.tags.totalRefs               91                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.l2.tags.sampledRefs             80                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.l2.tags.avgRefs           1.137500                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.l2.tags.warmupTick         1200000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.l2.tags.occupancies::writebacks    45.819696                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.l2.prefetcher     1.006528                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.avgOccs::writebacks     0.001398                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.l2.prefetcher     0.000031                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::total     0.001429                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.occupanciesTaskId::1022            1                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.occupanciesTaskId::1024           68                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.ageTaskId_1022::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::0           24                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::3           44                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1022     0.000031                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1024     0.002075                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.tagAccesses          11488                       # Number of tag accesses (Count)
system.cpu_cluster.l2.tags.dataAccesses         11488                       # Number of data accesses (Count)
system.cpu_cluster.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3270929500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.toL2Bus.transDist::ReadResp          418                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WritebackDirty            7                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WritebackClean           67                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::HardPFReq           27                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadExReq           62                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadExResp           62                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadCleanReq          323                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadSharedReq           96                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::InvalidateReq          159                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::InvalidateResp          159                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.icache.mem_side_port::system.cpu_cluster.l2.cpu_side_port          705                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.dcache.mem_side_port::system.cpu_cluster.l2.cpu_side_port          648                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount::total         1353                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.icache.mem_side_port::system.cpu_cluster.l2.cpu_side_port        24448                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.dcache.mem_side_port::system.cpu_cluster.l2.cpu_side_port        11008                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize::total        35456                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.snoops                  27                       # Total snoops (Count)
system.cpu_cluster.toL2Bus.snoopTraffic             0                       # Total snoop traffic (Byte)
system.cpu_cluster.toL2Bus.snoopFanout::samples          667                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::mean     0.028486                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::stdev     0.166481                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
<<<<<<< HEAD
system.cpu_cluster.toL2Bus.snoopFanout::0        22322     99.45%     99.45% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::1          124      0.55%    100.00% # Request fanout histogram (Count)
>>>>>>> ej2
=======
system.cpu_cluster.toL2Bus.snoopFanout::0          648     97.15%     97.15% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::1           19      2.85%    100.00% # Request fanout histogram (Count)
>>>>>>> origin/ej3
system.cpu_cluster.toL2Bus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
<<<<<<< HEAD
<<<<<<< HEAD
system.cpu_cluster.toL2Bus.snoopFanout::total         3618                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED     26197500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.toL2Bus.reqLayer0.occupancy      1121250                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer0.occupancy       141000                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer1.occupancy       847750                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.snoop_filter.totRequests         3241                       # Total number of requests made to the snoop filter. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitSingleRequests         1244                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitMultiRequests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.totSnoops            5                       # Total number of snoops made to the snoop filter. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitSingleSnoops            5                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.voltage_domain.voltage     1.200000                       # Voltage in Volts (Volt)
system.mem_ctrls0.avgPriority_cpu_cluster.cpus.inst::samples       145.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu_cluster.cpus.data::samples        99.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu_cluster.l2.prefetcher::samples       745.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls0.priorityMaxLatency     0.000000599988                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls0.numStayReadState               1960                       # Number of times bus staying in READ state (Count)
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls0.readReqs                        989                       # Number of read requests accepted (Count)
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted (Count)
system.mem_ctrls0.readBursts                      989                       # Number of controller read bursts, including those serviced by the write queue (Count)
=======
system.cpu_cluster.toL2Bus.snoopFanout::total        22446                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED    503425000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.toL2Bus.reqLayer0.occupancy     15933250                       # Layer occupancy (ticks) (Tick)
=======
system.cpu_cluster.toL2Bus.snoopFanout::total          667                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED   3270929500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.toL2Bus.reqLayer0.occupancy       197000                       # Layer occupancy (ticks) (Tick)
>>>>>>> origin/ej3
system.cpu_cluster.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer0.occupancy       161000                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer1.occupancy       118750                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.snoop_filter.totRequests          714                       # Total number of requests made to the snoop filter. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitSingleRequests           76                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitMultiRequests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.totSnoops           16                       # Total number of snoops made to the snoop filter. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitSingleSnoops           16                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.voltage_domain.voltage     1.200000                       # Voltage in Volts (Volt)
system.mem_ctrls0.avgPriority_cpu_cluster.cpus.inst::samples       148.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu_cluster.cpus.data::samples        79.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu_cluster.l2.prefetcher::samples         3.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls0.priorityMaxLatency     0.000000539500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls0.numStayReadState               1297                       # Number of times bus staying in READ state (Count)
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls0.readReqs                        230                       # Number of read requests accepted (Count)
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted (Count)
<<<<<<< HEAD
system.mem_ctrls0.readBursts                      498                       # Number of controller read bursts, including those serviced by the write queue (Count)
>>>>>>> ej2
=======
system.mem_ctrls0.readBursts                      230                       # Number of controller read bursts, including those serviced by the write queue (Count)
>>>>>>> origin/ej3
system.mem_ctrls0.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls0.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls0.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
<<<<<<< HEAD
<<<<<<< HEAD
system.mem_ctrls0.avgRdQLen                      1.89                       # Average read queue length when enqueuing ((Count/Tick))
=======
system.mem_ctrls0.avgRdQLen                      1.03                       # Average read queue length when enqueuing ((Count/Tick))
>>>>>>> ej2
=======
system.mem_ctrls0.avgRdQLen                      1.00                       # Average read queue length when enqueuing ((Count/Tick))
>>>>>>> origin/ej3
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2) (Count)
<<<<<<< HEAD
<<<<<<< HEAD
system.mem_ctrls0.readPktSize::6                  989                       # Read request sizes (log2) (Count)
=======
system.mem_ctrls0.readPktSize::6                  498                       # Read request sizes (log2) (Count)
>>>>>>> ej2
=======
system.mem_ctrls0.readPktSize::6                  230                       # Read request sizes (log2) (Count)
>>>>>>> origin/ej3
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2) (Count)
<<<<<<< HEAD
<<<<<<< HEAD
system.mem_ctrls0.rdQLenPdf::0                    214                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::1                    349                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::2                    300                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::3                     48                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::4                     28                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::5                     30                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::6                     12                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::7                      8                       # What read queue length does an incoming req see (Count)
=======
system.mem_ctrls0.rdQLenPdf::0                    396                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::1                     62                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::2                     20                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::3                     12                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::4                      8                       # What read queue length does an incoming req see (Count)
=======
system.mem_ctrls0.rdQLenPdf::0                    176                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::1                     45                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::2                      5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::3                      4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see (Count)
>>>>>>> origin/ej3
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
>>>>>>> ej2
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
<<<<<<< HEAD
<<<<<<< HEAD
system.mem_ctrls0.bytesReadSys                  63296                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls0.avgRdBWSys             2416108407.29077196                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls0.avgWrBWSys               0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls0.totGap                     26190000                       # Total gap between requests (Tick)
system.mem_ctrls0.avgGap                     26481.29                       # Average gap between requests ((Tick/Count))
system.mem_ctrls0.requestorReadBytes::cpu_cluster.cpus.inst         9280                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu_cluster.cpus.data         6336                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu_cluster.l2.prefetcher        47680                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadRate::cpu_cluster.cpus.inst 354232274.071953415871                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu_cluster.cpus.data 241855138.849126815796                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu_cluster.l2.prefetcher 1820020994.369691610336                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadAccesses::cpu_cluster.cpus.inst          145                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu_cluster.cpus.data           99                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu_cluster.l2.prefetcher          745                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadTotalLat::cpu_cluster.cpus.inst      3675250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu_cluster.cpus.data      3164741                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu_cluster.l2.prefetcher     18813007                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadAvgLat::cpu_cluster.cpus.inst     25346.55                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu_cluster.cpus.data     31967.08                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu_cluster.l2.prefetcher     25252.36                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.dram.bytesRead::cpu_cluster.cpus.inst         9216                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu_cluster.cpus.data         6336                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu_cluster.l2.prefetcher        47616                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::total         63168                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu_cluster.cpus.inst         9216                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::total         9216                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.numReads::cpu_cluster.cpus.inst          144                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu_cluster.cpus.data           99                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu_cluster.l2.prefetcher          744                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::total            987                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.bwRead::cpu_cluster.cpus.inst    351789293                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu_cluster.cpus.data    241855139                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu_cluster.l2.prefetcher   1817578013                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::total       2411222445                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu_cluster.cpus.inst    351789293                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::total    351789293                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu_cluster.cpus.inst    351789293                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu_cluster.cpus.data    241855139                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu_cluster.l2.prefetcher   1817578013                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::total      2411222445                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.readBursts                 989                       # Number of DRAM read bursts (Count)
system.mem_ctrls0.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::0          153                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::1          136                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::2          129                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::3          135                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::4          159                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::5           47                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::6           36                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::9            4                       # Per bank write bursts (Count)
=======
system.mem_ctrls0.bytesReadSys                  31872                       # Total read bytes from the system interface side (Byte)
=======
system.mem_ctrls0.bytesReadSys                  14720                       # Total read bytes from the system interface side (Byte)
>>>>>>> origin/ej3
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls0.avgRdBWSys             4500249.85252663                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls0.avgWrBWSys               0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls0.totGap                   3270715000                       # Total gap between requests (Tick)
system.mem_ctrls0.avgGap                  14220500.00                       # Average gap between requests ((Tick/Count))
system.mem_ctrls0.requestorReadBytes::cpu_cluster.cpus.inst         9472                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu_cluster.cpus.data         5056                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu_cluster.l2.prefetcher          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadRate::cpu_cluster.cpus.inst 2895812.948582352605                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu_cluster.cpus.data 1545737.992824363988                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu_cluster.l2.prefetcher 58698.911119912555                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadAccesses::cpu_cluster.cpus.inst          148                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu_cluster.cpus.data           79                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu_cluster.l2.prefetcher            3                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadTotalLat::cpu_cluster.cpus.inst      4105000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu_cluster.cpus.data      2122501                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu_cluster.l2.prefetcher        59251                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadAvgLat::cpu_cluster.cpus.inst     27736.49                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu_cluster.cpus.data     26867.10                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu_cluster.l2.prefetcher     19750.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.dram.bytesRead::cpu_cluster.cpus.inst         9472                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu_cluster.cpus.data         5056                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu_cluster.l2.prefetcher          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::total         14720                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu_cluster.cpus.inst         9472                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::total         9472                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.numReads::cpu_cluster.cpus.inst          148                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu_cluster.cpus.data           79                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu_cluster.l2.prefetcher            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::total            230                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.bwRead::cpu_cluster.cpus.inst      2895813                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu_cluster.cpus.data      1545738                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu_cluster.l2.prefetcher        58699                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::total          4500250                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu_cluster.cpus.inst      2895813                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::total      2895813                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu_cluster.cpus.inst      2895813                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu_cluster.cpus.data      1545738                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu_cluster.l2.prefetcher        58699                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::total         4500250                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.readBursts                 230                       # Number of DRAM read bursts (Count)
system.mem_ctrls0.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::0           44                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::1           13                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::2            5                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::3           16                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::4           35                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::5           17                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::6           23                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::8            0                       # Per bank write bursts (Count)
<<<<<<< HEAD
system.mem_ctrls0.dram.perBankRdBursts::9            3                       # Per bank write bursts (Count)
>>>>>>> ej2
=======
system.mem_ctrls0.dram.perBankRdBursts::9            1                       # Per bank write bursts (Count)
>>>>>>> origin/ej3
system.mem_ctrls0.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
<<<<<<< HEAD
system.mem_ctrls0.dram.perBankRdBursts::13            7                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::14           41                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::15          142                       # Per bank write bursts (Count)
=======
system.mem_ctrls0.dram.perBankRdBursts::13            3                       # Per bank write bursts (Count)
<<<<<<< HEAD
system.mem_ctrls0.dram.perBankRdBursts::14           38                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::15           15                       # Per bank write bursts (Count)
>>>>>>> ej2
=======
system.mem_ctrls0.dram.perBankRdBursts::14           20                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::15           51                       # Per bank write bursts (Count)
>>>>>>> origin/ej3
system.mem_ctrls0.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
<<<<<<< HEAD
<<<<<<< HEAD
system.mem_ctrls0.dram.totQLat                7109248                       # Total ticks spent queuing (Tick)
system.mem_ctrls0.dram.totBusLat              4945000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls0.dram.totMemAccLat          25652998                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls0.dram.avgQLat                7188.32                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.avgMemAccLat          25938.32                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.readRowHits                886                       # Number of row buffer hits during reads (Count)
system.mem_ctrls0.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls0.dram.readRowHitRate           89.59                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls0.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls0.dram.bytesPerActivate::samples           99                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::mean   618.666667                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::gmean   394.970861                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::stdev   428.643042                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::0-127           17     17.17%     17.17% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::128-255           15     15.15%     32.32% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::256-383            9      9.09%     41.41% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::384-511            2      2.02%     43.43% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::512-639            3      3.03%     46.46% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::640-767            2      2.02%     48.48% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::768-895            2      2.02%     50.51% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::1024-1151           49     49.49%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::total           99                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesRead                63296                       # Total bytes read (Byte)
system.mem_ctrls0.dram.bytesWritten                 0                       # Total bytes written (Byte)
system.mem_ctrls0.dram.avgRdBW            2416.108407                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls0.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls0.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls0.dram.busUtil                  18.88                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls0.dram.busUtilRead              18.88                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls0.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls0.dram.pageHitRate              89.59                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls0.dram.power_state.pwrStateResidencyTicks::UNDEFINED     26197500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls0.dram.rank0.actEnergy         571200                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.preEnergy         288420                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.readEnergy       5669160                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.refreshEnergy 1843920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.actBackEnergy     11845740                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.preBackEnergy        84480                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.totalEnergy     20302920                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.averagePower   774.994561                       # Core power per rank (mW) (Watt)
system.mem_ctrls0.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::IDLE        81500                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::REF       780000                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT     25336000                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.actEnergy         164220                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.preEnergy          87285                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.readEnergy       1385160                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.refreshEnergy 1843920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.actBackEnergy     10205850                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.preBackEnergy      1465440                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.totalEnergy     15151875                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.averagePower   578.371028                       # Core power per rank (mW) (Watt)
system.mem_ctrls0.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::IDLE      3719500                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::REF       780000                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT     21698000                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED     26197500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.avgPriority_cpu_cluster.cpus.inst::samples       130.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu_cluster.cpus.data::samples        69.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu_cluster.l2.prefetcher::samples       770.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls1.priorityMaxLatency     0.000000595512                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls1.numStayReadState               1925                       # Number of times bus staying in READ state (Count)
system.mem_ctrls1.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls1.readReqs                        969                       # Number of read requests accepted (Count)
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted (Count)
system.mem_ctrls1.readBursts                      969                       # Number of controller read bursts, including those serviced by the write queue (Count)
=======
system.mem_ctrls0.dram.totQLat                4326943                       # Total ticks spent queuing (Tick)
system.mem_ctrls0.dram.totBusLat              2490000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls0.dram.totMemAccLat          13664443                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls0.dram.avgQLat                8688.64                       # Average queueing delay per DRAM burst ((Tick/Count))
=======
system.mem_ctrls0.dram.totQLat                1974252                       # Total ticks spent queuing (Tick)
system.mem_ctrls0.dram.totBusLat              1150000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls0.dram.totMemAccLat           6286752                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls0.dram.avgQLat                8583.70                       # Average queueing delay per DRAM burst ((Tick/Count))
>>>>>>> origin/ej3
system.mem_ctrls0.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.avgMemAccLat          27333.70                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.readRowHits                172                       # Number of row buffer hits during reads (Count)
system.mem_ctrls0.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls0.dram.readRowHitRate           74.78                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls0.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls0.dram.bytesPerActivate::samples           56                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::mean   258.285714                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::gmean   172.891070                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::stdev   250.995235                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::0-127           18     32.14%     32.14% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::128-255           16     28.57%     60.71% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::256-383            8     14.29%     75.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::384-511            5      8.93%     83.93% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::512-639            3      5.36%     89.29% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::640-767            2      3.57%     92.86% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::768-895            1      1.79%     94.64% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::896-1023            1      1.79%     96.43% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::1024-1151            2      3.57%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::total           56                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesRead                14720                       # Total bytes read (Byte)
system.mem_ctrls0.dram.bytesWritten                 0                       # Total bytes written (Byte)
system.mem_ctrls0.dram.avgRdBW               4.500250                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls0.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls0.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls0.dram.busUtil                   0.04                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls0.dram.busUtilRead               0.04                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls0.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls0.dram.pageHitRate              74.78                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls0.dram.power_state.pwrStateResidencyTicks::UNDEFINED   3270929500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls0.dram.rank0.actEnergy         264180                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.preEnergy         136620                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.readEnergy       1092420                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.refreshEnergy 258148800.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.actBackEnergy     58724820                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.preBackEnergy   1206584640                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.totalEnergy   1524951480                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.averagePower   466.213497                       # Core power per rank (mW) (Watt)
system.mem_ctrls0.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::IDLE   3136315750                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::REF    109200000                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT     25413750                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.actEnergy         149940                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.preEnergy          75900                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.readEnergy        549780                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.refreshEnergy 258148800.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.actBackEnergy     58040250                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.preBackEnergy   1207161120                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.totalEnergy   1524125790                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.averagePower   465.961064                       # Core power per rank (mW) (Watt)
system.mem_ctrls0.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::IDLE   3137817250                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::REF    109200000                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT     23912250                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED   3270929500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.avgPriority_cpu_cluster.cpus.inst::samples       167.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu_cluster.cpus.data::samples        75.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu_cluster.l2.prefetcher::samples         4.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls1.priorityMaxLatency     0.000000476000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls1.numStayReadState               1325                       # Number of times bus staying in READ state (Count)
system.mem_ctrls1.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls1.readReqs                        246                       # Number of read requests accepted (Count)
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted (Count)
<<<<<<< HEAD
system.mem_ctrls1.readBursts                      513                       # Number of controller read bursts, including those serviced by the write queue (Count)
>>>>>>> ej2
=======
system.mem_ctrls1.readBursts                      246                       # Number of controller read bursts, including those serviced by the write queue (Count)
>>>>>>> origin/ej3
system.mem_ctrls1.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls1.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls1.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
<<<<<<< HEAD
<<<<<<< HEAD
system.mem_ctrls1.avgRdQLen                      1.88                       # Average read queue length when enqueuing ((Count/Tick))
=======
system.mem_ctrls1.avgRdQLen                      1.03                       # Average read queue length when enqueuing ((Count/Tick))
>>>>>>> ej2
=======
system.mem_ctrls1.avgRdQLen                      1.00                       # Average read queue length when enqueuing ((Count/Tick))
>>>>>>> origin/ej3
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2) (Count)
<<<<<<< HEAD
<<<<<<< HEAD
system.mem_ctrls1.readPktSize::6                  969                       # Read request sizes (log2) (Count)
=======
system.mem_ctrls1.readPktSize::6                  513                       # Read request sizes (log2) (Count)
>>>>>>> ej2
=======
system.mem_ctrls1.readPktSize::6                  246                       # Read request sizes (log2) (Count)
>>>>>>> origin/ej3
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2) (Count)
<<<<<<< HEAD
<<<<<<< HEAD
system.mem_ctrls1.rdQLenPdf::0                    200                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::1                    357                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::2                    296                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::3                     61                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::4                     24                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::5                     20                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::6                     11                       # What read queue length does an incoming req see (Count)
=======
system.mem_ctrls1.rdQLenPdf::0                    397                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::1                     78                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::2                     21                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::3                     13                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::4                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::5                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::6                      1                       # What read queue length does an incoming req see (Count)
>>>>>>> ej2
=======
system.mem_ctrls1.rdQLenPdf::0                    176                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::1                     51                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::2                     12                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::3                      3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::4                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::5                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see (Count)
>>>>>>> origin/ej3
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
<<<<<<< HEAD
<<<<<<< HEAD
system.mem_ctrls1.bytesReadSys                  62016                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls1.avgRdBWSys             2367248783.28084707                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls1.avgWrBWSys               0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls1.totGap                     26100507                       # Total gap between requests (Tick)
system.mem_ctrls1.avgGap                     26935.51                       # Average gap between requests ((Tick/Count))
system.mem_ctrls1.requestorReadBytes::cpu_cluster.cpus.inst         8320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu_cluster.cpus.data         4416                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu_cluster.l2.prefetcher        49280                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadRate::cpu_cluster.cpus.inst 317587556.064509987831                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu_cluster.cpus.data 168565702.834239900112                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu_cluster.l2.prefetcher 1881095524.382097482681                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadAccesses::cpu_cluster.cpus.inst          130                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu_cluster.cpus.data           69                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu_cluster.l2.prefetcher          770                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadTotalLat::cpu_cluster.cpus.inst      3782249                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu_cluster.cpus.data      1968498                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu_cluster.l2.prefetcher     19173380                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadAvgLat::cpu_cluster.cpus.inst     29094.22                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu_cluster.cpus.data     28528.96                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu_cluster.l2.prefetcher     24900.49                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.dram.bytesRead::cpu_cluster.cpus.inst         8320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu_cluster.cpus.data         4416                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu_cluster.l2.prefetcher        49216                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::total         61952                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu_cluster.cpus.inst         8320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::total         8320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.numReads::cpu_cluster.cpus.inst          130                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu_cluster.cpus.data           69                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu_cluster.l2.prefetcher          769                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::total            968                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.bwRead::cpu_cluster.cpus.inst    317587556                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu_cluster.cpus.data    168565703                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu_cluster.l2.prefetcher   1878652543                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::total       2364805802                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu_cluster.cpus.inst    317587556                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::total    317587556                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu_cluster.cpus.inst    317587556                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu_cluster.cpus.data    168565703                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu_cluster.l2.prefetcher   1878652543                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::total      2364805802                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.readBursts                 969                       # Number of DRAM read bursts (Count)
system.mem_ctrls1.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::0          156                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::1          138                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::2          130                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::3          132                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::4          155                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::5           44                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::6           28                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::9            1                       # Per bank write bursts (Count)
=======
system.mem_ctrls1.bytesReadSys                  32832                       # Total read bytes from the system interface side (Byte)
=======
system.mem_ctrls1.bytesReadSys                  15744                       # Total read bytes from the system interface side (Byte)
>>>>>>> origin/ej3
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls1.avgRdBWSys             4813310.71183283                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls1.avgWrBWSys               0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls1.totGap                   3270766500                       # Total gap between requests (Tick)
system.mem_ctrls1.avgGap                  13295798.78                       # Average gap between requests ((Tick/Count))
system.mem_ctrls1.requestorReadBytes::cpu_cluster.cpus.inst        10688                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu_cluster.cpus.data         4800                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu_cluster.l2.prefetcher          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadRate::cpu_cluster.cpus.inst 3267572.719008465298                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu_cluster.cpus.data 1467472.777997813886                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu_cluster.l2.prefetcher 78265.214826550073                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadAccesses::cpu_cluster.cpus.inst          167                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu_cluster.cpus.data           75                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu_cluster.l2.prefetcher            4                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadTotalLat::cpu_cluster.cpus.inst      4283000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu_cluster.cpus.data      2086249                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu_cluster.l2.prefetcher       124501                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadAvgLat::cpu_cluster.cpus.inst     25646.71                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu_cluster.cpus.data     27816.65                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu_cluster.l2.prefetcher     31125.25                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.dram.bytesRead::cpu_cluster.cpus.inst        10688                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu_cluster.cpus.data         4800                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu_cluster.l2.prefetcher          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::total         15744                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu_cluster.cpus.inst        10688                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::total        10688                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.numReads::cpu_cluster.cpus.inst          167                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu_cluster.cpus.data           75                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu_cluster.l2.prefetcher            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::total            246                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.bwRead::cpu_cluster.cpus.inst      3267573                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu_cluster.cpus.data      1467473                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu_cluster.l2.prefetcher        78265                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::total          4813311                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu_cluster.cpus.inst      3267573                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::total      3267573                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu_cluster.cpus.inst      3267573                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu_cluster.cpus.data      1467473                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu_cluster.l2.prefetcher        78265                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::total         4813311                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.readBursts                 246                       # Number of DRAM read bursts (Count)
system.mem_ctrls1.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::0           41                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::1           14                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::2            1                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::3           17                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::4           41                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::5           20                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::6           30                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::8            0                       # Per bank write bursts (Count)
<<<<<<< HEAD
system.mem_ctrls1.dram.perBankRdBursts::9            3                       # Per bank write bursts (Count)
>>>>>>> ej2
=======
system.mem_ctrls1.dram.perBankRdBursts::9            5                       # Per bank write bursts (Count)
>>>>>>> origin/ej3
system.mem_ctrls1.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::11            1                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
<<<<<<< HEAD
system.mem_ctrls1.dram.perBankRdBursts::13            3                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::14           38                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::15          143                       # Per bank write bursts (Count)
=======
system.mem_ctrls1.dram.perBankRdBursts::13            7                       # Per bank write bursts (Count)
<<<<<<< HEAD
system.mem_ctrls1.dram.perBankRdBursts::14           32                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::15           14                       # Per bank write bursts (Count)
>>>>>>> ej2
=======
system.mem_ctrls1.dram.perBankRdBursts::14           20                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::15           50                       # Per bank write bursts (Count)
>>>>>>> origin/ej3
system.mem_ctrls1.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
<<<<<<< HEAD
<<<<<<< HEAD
system.mem_ctrls1.dram.totQLat                6755377                       # Total ticks spent queuing (Tick)
system.mem_ctrls1.dram.totBusLat              4845000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls1.dram.totMemAccLat          24924127                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls1.dram.avgQLat                6971.49                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.avgMemAccLat          25721.49                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.readRowHits                867                       # Number of row buffer hits during reads (Count)
system.mem_ctrls1.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls1.dram.readRowHitRate           89.47                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls1.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls1.dram.bytesPerActivate::samples           99                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::mean   607.676768                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::gmean   377.621097                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::stdev   437.748479                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::0-127           18     18.18%     18.18% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::128-255           18     18.18%     36.36% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::256-383            7      7.07%     43.43% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::384-511            4      4.04%     47.47% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::768-895            1      1.01%     48.48% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::896-1023            3      3.03%     51.52% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::1024-1151           48     48.48%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::total           99                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesRead                62016                       # Total bytes read (Byte)
system.mem_ctrls1.dram.bytesWritten                 0                       # Total bytes written (Byte)
system.mem_ctrls1.dram.avgRdBW            2367.248783                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls1.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls1.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls1.dram.busUtil                  18.49                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls1.dram.busUtilRead              18.49                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls1.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls1.dram.pageHitRate              89.47                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls1.dram.power_state.pwrStateResidencyTicks::UNDEFINED     26197500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.dram.rank0.actEnergy         599760                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.preEnergy         307395                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.readEnergy       5590620                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.refreshEnergy 1843920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.actBackEnergy     11818380                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.preBackEnergy       107520                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.totalEnergy     20267595                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.averagePower   773.646149                       # Core power per rank (mW) (Watt)
system.mem_ctrls1.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::IDLE       161250                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::REF       780000                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT     25256250                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.actEnergy         128520                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.preEnergy          68310                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.readEnergy       1328040                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.refreshEnergy 1843920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.actBackEnergy     10222380                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.preBackEnergy      1451520                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.totalEnergy     15042690                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.averagePower   574.203264                       # Core power per rank (mW) (Watt)
system.mem_ctrls1.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::IDLE      3682500                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::REF       780000                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT     21735000                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED     26197500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                1882                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                 71                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                71                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq            1887                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq             37                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::system.mem_ctrls0.port         1994                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::system.mem_ctrls1.port         1954                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::total         3948                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    3948                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::system.mem_ctrls0.port        63104                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::system.mem_ctrls1.port        61888                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::total       124992                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   124992                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               1995                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     1995    100.00%    100.00% # Request fanout histogram (Count)
=======
system.mem_ctrls1.dram.totQLat                4268459                       # Total ticks spent queuing (Tick)
system.mem_ctrls1.dram.totBusLat              2565000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls1.dram.totMemAccLat          13887209                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls1.dram.avgQLat                8320.58                       # Average queueing delay per DRAM burst ((Tick/Count))
=======
system.mem_ctrls1.dram.totQLat                1881250                       # Total ticks spent queuing (Tick)
system.mem_ctrls1.dram.totBusLat              1230000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls1.dram.totMemAccLat           6493750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls1.dram.avgQLat                7647.36                       # Average queueing delay per DRAM burst ((Tick/Count))
>>>>>>> origin/ej3
system.mem_ctrls1.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.avgMemAccLat          26397.36                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.readRowHits                189                       # Number of row buffer hits during reads (Count)
system.mem_ctrls1.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls1.dram.readRowHitRate           76.83                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls1.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls1.dram.bytesPerActivate::samples           56                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::mean   277.714286                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::gmean   174.038964                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::stdev   287.068045                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::0-127           22     39.29%     39.29% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::128-255           12     21.43%     60.71% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::256-383            7     12.50%     73.21% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::384-511            5      8.93%     82.14% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::512-639            2      3.57%     85.71% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::640-767            2      3.57%     89.29% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::768-895            2      3.57%     92.86% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::1024-1151            4      7.14%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::total           56                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesRead                15744                       # Total bytes read (Byte)
system.mem_ctrls1.dram.bytesWritten                 0                       # Total bytes written (Byte)
system.mem_ctrls1.dram.avgRdBW               4.813311                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls1.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls1.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls1.dram.busUtil                   0.04                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls1.dram.busUtilRead               0.04                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls1.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls1.dram.pageHitRate              76.83                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls1.dram.power_state.pwrStateResidencyTicks::UNDEFINED   3270929500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.dram.rank0.actEnergy         249900                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.preEnergy         129030                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.readEnergy       1170960                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.refreshEnergy 258148800.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.actBackEnergy     58513350                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.preBackEnergy   1206762720                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.totalEnergy   1524974760                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.averagePower   466.220614                       # Core power per rank (mW) (Watt)
system.mem_ctrls1.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::IDLE   3136765250                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::REF    109200000                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT     24964250                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.actEnergy         157080                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.preEnergy          83490                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.readEnergy        585480                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.refreshEnergy 258148800.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.actBackEnergy     57013110                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.preBackEnergy   1208026080                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.totalEnergy   1524014040                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.averagePower   465.926899                       # Core power per rank (mW) (Watt)
system.mem_ctrls1.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::IDLE   3140069250                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::REF    109200000                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT     21660250                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED   3270929500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                 414                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                 62                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                62                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq             414                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq            159                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::system.mem_ctrls0.port          540                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::system.mem_ctrls1.port          571                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::total         1111                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    1111                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::system.mem_ctrls0.port        14720                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::system.mem_ctrls1.port        15744                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::total        30464                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                    30464                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples                635                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
<<<<<<< HEAD
system.membus.snoopFanout::0                     1557    100.00%    100.00% # Request fanout histogram (Count)
>>>>>>> ej2
=======
system.membus.snoopFanout::0                      635    100.00%    100.00% # Request fanout histogram (Count)
>>>>>>> origin/ej3
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
<<<<<<< HEAD
<<<<<<< HEAD
system.membus.snoopFanout::total                 1995                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     26197500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy             1778626                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.reqLayer1.occupancy             1759770                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy            9894004                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           1995                       # Total number of requests made to the snoop filter. (Count)
=======
system.membus.snoopFanout::total                 1557                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    503425000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy             1133286                       # Layer occupancy (ticks) (Tick)
=======
system.membus.snoopFanout::total                  635                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3270929500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy              432995                       # Layer occupancy (ticks) (Tick)
>>>>>>> origin/ej3
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer1.occupancy              444996                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy            2506250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
<<<<<<< HEAD
system.membus.snoop_filter.totRequests           1557                       # Total number of requests made to the snoop filter. (Count)
>>>>>>> ej2
system.membus.snoop_filter.hitSingleRequests            2                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
=======
system.membus.snoop_filter.totRequests            635                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            3                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
>>>>>>> origin/ej3
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                3.300000                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.000029                       # Number of seconds simulated (Second)
simTicks                                     28743500                       # Number of ticks simulated (Tick)
finalTick                                    28743500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      0.26                       # Real time elapsed on the host (Second)
hostTickRate                                108872366                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    2241752                       # Number of bytes of host memory used (Byte)
simInsts                                        31972                       # Number of instructions simulated (Count)
simOps                                          33043                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   121063                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     125114                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu_cluster.clk_domain.clock               250                       # Clock period in ticks (Tick)
system.cpu_cluster.cpus.numCycles              114975                       # Number of cpu cycles simulated (Cycle)
system.cpu_cluster.cpus.cpi                  3.593643                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu_cluster.cpus.ipc                  0.278269                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu_cluster.cpus.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.cpu_cluster.cpus.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.cpu_cluster.cpus.instsAdded              35532                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu_cluster.cpus.nonSpecInstsAdded           53                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu_cluster.cpus.instsIssued             35120                       # Number of instructions issued (Count)
system.cpu_cluster.cpus.squashedInstsIssued           69                       # Number of squashed instructions issued (Count)
system.cpu_cluster.cpus.squashedInstsExamined         2541                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu_cluster.cpus.squashedOperandsExamined         1427                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu_cluster.cpus.squashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu_cluster.cpus.numIssuedDist::samples        57889                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::mean     0.606678                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::stdev     0.984641                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::0        39448     68.14%     68.14% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::1         5505      9.51%     77.65% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::2         9833     16.99%     94.64% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::3         2556      4.42%     99.06% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::4          454      0.78%     99.84% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::5           93      0.16%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::6            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::7            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::8            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::max_value            5                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::total        57889                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntAlu          490     20.35%     20.35% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntMult            0      0.00%     20.35% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntDiv            0      0.00%     20.35% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatAdd            0      0.00%     20.35% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatCmp            0      0.00%     20.35% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatCvt            0      0.00%     20.35% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMult            9      0.37%     20.72% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMultAcc            0      0.00%     20.72% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatDiv            0      0.00%     20.72% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMisc            0      0.00%     20.72% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatSqrt            0      0.00%     20.72% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAdd            0      0.00%     20.72% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAddAcc            0      0.00%     20.72% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAlu            2      0.08%     20.81% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdCmp            1      0.04%     20.85% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdCvt            0      0.00%     20.85% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMisc            0      0.00%     20.85% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMult            0      0.00%     20.85% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMultAcc            0      0.00%     20.85% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMatMultAcc            0      0.00%     20.85% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShift            0      0.00%     20.85% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShiftAcc            0      0.00%     20.85% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdDiv            0      0.00%     20.85% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSqrt            0      0.00%     20.85% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatAdd            0      0.00%     20.85% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatAlu            0      0.00%     20.85% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatCmp            0      0.00%     20.85% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatCvt            0      0.00%     20.85% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatDiv            0      0.00%     20.85% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMisc            0      0.00%     20.85% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMult            0      0.00%     20.85% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMultAcc            0      0.00%     20.85% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMatMultAcc            0      0.00%     20.85% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatSqrt            0      0.00%     20.85% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceAdd            0      0.00%     20.85% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceAlu            0      0.00%     20.85% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceCmp            0      0.00%     20.85% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatReduceAdd            0      0.00%     20.85% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatReduceCmp            0      0.00%     20.85% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAes            0      0.00%     20.85% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAesMix            0      0.00%     20.85% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha1Hash            0      0.00%     20.85% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha1Hash2            0      0.00%     20.85% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha256Hash            0      0.00%     20.85% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha256Hash2            0      0.00%     20.85% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShaSigma2            0      0.00%     20.85% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShaSigma3            0      0.00%     20.85% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdPredAlu            0      0.00%     20.85% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::Matrix            0      0.00%     20.85% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MatrixMov            0      0.00%     20.85% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MatrixOP            0      0.00%     20.85% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MemRead         1512     62.79%     83.64% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MemWrite          394     16.36%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::No_OpClass           15      0.04%      0.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntAlu        19663     55.99%     56.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntMult            3      0.01%     56.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntDiv            2      0.01%     56.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatAdd         1536      4.37%     60.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatCmp            0      0.00%     60.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatCvt            0      0.00%     60.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMult         1536      4.37%     64.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMultAcc            0      0.00%     64.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatDiv            0      0.00%     64.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMisc            0      0.00%     64.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatSqrt            0      0.00%     64.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAdd            7      0.02%     64.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAddAcc            0      0.00%     64.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAlu            4      0.01%     64.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdCmp            4      0.01%     64.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdCvt            0      0.00%     64.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMisc            7      0.02%     64.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMult            0      0.00%     64.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMultAcc            0      0.00%     64.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     64.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShift            0      0.00%     64.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShiftAcc            0      0.00%     64.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdDiv            0      0.00%     64.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSqrt            0      0.00%     64.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatAdd            0      0.00%     64.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatAlu            0      0.00%     64.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatCmp            0      0.00%     64.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatCvt            0      0.00%     64.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatDiv            0      0.00%     64.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMisc            0      0.00%     64.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMult            0      0.00%     64.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     64.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     64.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     64.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceAdd            0      0.00%     64.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceAlu            0      0.00%     64.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceCmp            0      0.00%     64.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     64.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     64.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAes            0      0.00%     64.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAesMix            0      0.00%     64.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha1Hash            0      0.00%     64.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     64.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha256Hash            0      0.00%     64.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     64.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShaSigma2            0      0.00%     64.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShaSigma3            0      0.00%     64.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdPredAlu            0      0.00%     64.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::Matrix            0      0.00%     64.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MatrixMov            0      0.00%     64.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MatrixOP            0      0.00%     64.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MemRead         9539     27.16%     92.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MemWrite         2804      7.98%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::total        35120                       # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.issueRate            0.305458                       # Inst issue rate ((Count/Cycle))
system.cpu_cluster.cpus.fuBusy                   2408                       # FU busy when requested (Count)
system.cpu_cluster.cpus.fuBusyRate           0.068565                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu_cluster.cpus.intInstQueueReads       103301                       # Number of integer instruction queue reads (Count)
system.cpu_cluster.cpus.intInstQueueWrites        25233                       # Number of integer instruction queue writes (Count)
system.cpu_cluster.cpus.intInstQueueWakeupAccesses        21507                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.fpInstQueueReads            0                       # Number of floating instruction queue reads (Count)
system.cpu_cluster.cpus.fpInstQueueWrites            0                       # Number of floating instruction queue writes (Count)
system.cpu_cluster.cpus.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.vecInstQueueReads        27305                       # Number of vector instruction queue reads (Count)
system.cpu_cluster.cpus.vecInstQueueWrites        12895                       # Number of vector instruction queue writes (Count)
system.cpu_cluster.cpus.vecInstQueueWakeupAccesses        12865                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.intAluAccesses          23176                       # Number of integer alu accesses (Count)
system.cpu_cluster.cpus.fpAluAccesses               0                       # Number of floating point alu accesses (Count)
system.cpu_cluster.cpus.vecAluAccesses          14337                       # Number of vector alu accesses (Count)
system.cpu_cluster.cpus.numSquashedInsts          437                       # Number of squashed instructions skipped in execute (Count)
system.cpu_cluster.cpus.numSwp                      0                       # Number of swp insts executed (Count)
system.cpu_cluster.cpus.timesIdled                332                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu_cluster.cpus.idleCycles              57086                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu_cluster.cpus.MemDepUnit__0.insertedLoads         9489                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.insertedStores         2904                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.conflictingLoads            9                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.conflictingStores          149                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.branchPred.lookups         3647                       # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.condPredicted         2402                       # Number of conditional branches predicted (Count)
system.cpu_cluster.cpus.branchPred.condIncorrect          559                       # Number of conditional branches incorrect (Count)
system.cpu_cluster.cpus.branchPred.BTBLookups         1593                       # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.BTBUpdates          485                       # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.BTBHits         1054                       # Number of BTB hits (Count)
system.cpu_cluster.cpus.branchPred.BTBHitRatio     0.661645                       # BTB Hit Ratio (Ratio)
system.cpu_cluster.cpus.branchPred.RASUsed          241                       # Number of times the RAS was used to get a target. (Count)
system.cpu_cluster.cpus.branchPred.RASIncorrect            2                       # Number of incorrect RAS predictions. (Count)
system.cpu_cluster.cpus.branchPred.indirectLookups           82                       # Number of indirect predictor lookups. (Count)
system.cpu_cluster.cpus.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
system.cpu_cluster.cpus.branchPred.indirectMisses           82                       # Number of indirect misses. (Count)
system.cpu_cluster.cpus.branchPred.indirectMispredicted           36                       # Number of mispredicted indirect branches. (Count)
system.cpu_cluster.cpus.commit.commitSquashedInsts         2149                       # The number of squashed insts skipped by commit (Count)
system.cpu_cluster.cpus.commit.commitNonSpecStalls           39                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu_cluster.cpus.commit.branchMispredicts          376                       # The number of times a branch was mispredicted (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::samples        57379                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::mean     0.576256                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::stdev     1.823732                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::0        49589     86.42%     86.42% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::1         1696      2.96%     89.38% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::2         2278      3.97%     93.35% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::3          327      0.57%     93.92% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::4          238      0.41%     94.33% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::5          187      0.33%     94.66% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::6           34      0.06%     94.72% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::7          499      0.87%     95.59% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::8         2531      4.41%    100.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::total        57379                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.amos                 0                       # Number of atomic instructions committed (Count)
system.cpu_cluster.cpus.commit.membars             14                       # Number of memory barriers committed (Count)
system.cpu_cluster.cpus.commit.functionCalls          126                       # Number of function calls committed. (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::No_OpClass           15      0.05%      0.05% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntAlu        18262     55.23%     55.28% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntMult            3      0.01%     55.29% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntDiv            2      0.01%     55.29% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatAdd         1536      4.65%     59.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatCmp            0      0.00%     59.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatCvt            0      0.00%     59.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMult         1536      4.65%     64.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     64.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatDiv            0      0.00%     64.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMisc            0      0.00%     64.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     64.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAdd            7      0.02%     64.60% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     64.60% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAlu            4      0.01%     64.62% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdCmp            4      0.01%     64.63% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdCvt            0      0.00%     64.63% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMisc            6      0.02%     64.65% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMult            0      0.00%     64.65% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     64.65% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     64.65% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShift            0      0.00%     64.65% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     64.65% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdDiv            0      0.00%     64.65% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     64.65% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     64.65% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.65% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     64.65% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     64.65% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     64.65% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     64.65% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     64.65% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     64.65% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     64.65% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     64.65% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     64.65% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     64.65% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     64.65% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     64.65% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     64.65% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAes            0      0.00%     64.65% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     64.65% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     64.65% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     64.65% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     64.65% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     64.65% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     64.65% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     64.65% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     64.65% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::Matrix            0      0.00%     64.65% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MatrixMov            0      0.00%     64.65% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MatrixOP            0      0.00%     64.65% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MemRead         9024     27.29%     91.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MemWrite         2666      8.06%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::total        33065                       # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.commitEligibleSamples         2531                       # number cycles where commit BW limit reached (Cycle)
system.cpu_cluster.cpus.commitStats0.numInsts        31994                       # Number of instructions committed (thread level) (Count)
system.cpu_cluster.cpus.commitStats0.numOps        33065                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu_cluster.cpus.commitStats0.numInstsNotNOP        31972                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu_cluster.cpus.commitStats0.numOpsNotNOP        33043                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu_cluster.cpus.commitStats0.cpi     3.593643                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu_cluster.cpus.commitStats0.ipc     0.278269                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu_cluster.cpus.commitStats0.numMemRefs        11690                       # Number of memory references committed (Count)
system.cpu_cluster.cpus.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu_cluster.cpus.commitStats0.numIntInsts        28204                       # Number of integer instructions (Count)
system.cpu_cluster.cpus.commitStats0.numLoadInsts         9024                       # Number of load instructions (Count)
system.cpu_cluster.cpus.commitStats0.numStoreInsts         2656                       # Number of store instructions (Count)
system.cpu_cluster.cpus.commitStats0.numVecInsts        12865                       # Number of vector instructions (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::No_OpClass           15      0.05%      0.05% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntAlu        18262     55.23%     55.28% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntMult            3      0.01%     55.29% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntDiv            2      0.01%     55.29% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatAdd         1536      4.65%     59.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatCmp            0      0.00%     59.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatCvt            0      0.00%     59.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMult         1536      4.65%     64.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMultAcc            0      0.00%     64.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatDiv            0      0.00%     64.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMisc            0      0.00%     64.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatSqrt            0      0.00%     64.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAdd            7      0.02%     64.60% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAddAcc            0      0.00%     64.60% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAlu            4      0.01%     64.62% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdCmp            4      0.01%     64.63% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdCvt            0      0.00%     64.63% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMisc            6      0.02%     64.65% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMult            0      0.00%     64.65% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMultAcc            0      0.00%     64.65% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     64.65% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShift            0      0.00%     64.65% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     64.65% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdDiv            0      0.00%     64.65% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSqrt            0      0.00%     64.65% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     64.65% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     64.65% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     64.65% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     64.65% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     64.65% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     64.65% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMult            0      0.00%     64.65% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     64.65% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     64.65% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     64.65% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     64.65% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     64.65% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     64.65% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     64.65% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     64.65% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAes            0      0.00%     64.65% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAesMix            0      0.00%     64.65% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     64.65% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     64.65% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     64.65% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     64.65% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     64.65% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     64.65% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdPredAlu            0      0.00%     64.65% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::Matrix            0      0.00%     64.65% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MatrixMov            0      0.00%     64.65% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MatrixOP            0      0.00%     64.65% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MemRead         9024     27.29%     91.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MemWrite         2666      8.06%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::total        33065                       # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsControl         2367                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsDirectControl         2210                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsIndirectControl          157                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsCondControl         1506                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsUncondControl          861                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsCall          126                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsReturn          122                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.dcache.demandHits::cpu_cluster.cpus.data         4834                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.dcache.demandHits::total         4834                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.dcache.overallHits::cpu_cluster.cpus.data         4839                       # number of overall hits (Count)
system.cpu_cluster.cpus.dcache.overallHits::total         4839                       # number of overall hits (Count)
system.cpu_cluster.cpus.dcache.demandMisses::cpu_cluster.cpus.data         7081                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.dcache.demandMisses::total         7081                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.dcache.overallMisses::cpu_cluster.cpus.data         7084                       # number of overall misses (Count)
system.cpu_cluster.cpus.dcache.overallMisses::total         7084                       # number of overall misses (Count)
system.cpu_cluster.cpus.dcache.demandMissLatency::cpu_cluster.cpus.data    100236453                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMissLatency::total    100236453                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMissLatency::cpu_cluster.cpus.data    100236453                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMissLatency::total    100236453                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandAccesses::cpu_cluster.cpus.data        11915                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.demandAccesses::total        11915                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.overallAccesses::cpu_cluster.cpus.data        11923                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.overallAccesses::total        11923                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.demandMissRate::cpu_cluster.cpus.data     0.594293                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandMissRate::total     0.594293                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMissRate::cpu_cluster.cpus.data     0.594146                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMissRate::total     0.594146                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandAvgMissLatency::cpu_cluster.cpus.data 14155.691710                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.dcache.demandAvgMissLatency::total 14155.691710                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMissLatency::cpu_cluster.cpus.data 14149.696923                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMissLatency::total 14149.696923                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.blockedCycles::no_mshrs         1380                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.dcache.blockedCycles::no_targets        16879                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.dcache.blockedCauses::no_mshrs           41                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.dcache.blockedCauses::no_targets          503                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.dcache.avgBlocked::no_mshrs    33.658537                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.dcache.avgBlocked::no_targets    33.556660                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.dcache.writebacks::writebacks         1241                       # number of writebacks (Count)
system.cpu_cluster.cpus.dcache.writebacks::total         1241                       # number of writebacks (Count)
system.cpu_cluster.cpus.dcache.demandMshrHits::cpu_cluster.cpus.data         5332                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.dcache.demandMshrHits::total         5332                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.dcache.overallMshrHits::cpu_cluster.cpus.data         5332                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.dcache.overallMshrHits::total         5332                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.dcache.demandMshrMisses::cpu_cluster.cpus.data         1749                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.dcache.demandMshrMisses::total         1749                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrMisses::cpu_cluster.cpus.data         1752                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrMisses::total         1752                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.dcache.demandMshrMissLatency::cpu_cluster.cpus.data     31123214                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMshrMissLatency::total     31123214                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrMissLatency::cpu_cluster.cpus.data     31256964                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrMissLatency::total     31256964                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMshrMissRate::cpu_cluster.cpus.data     0.146790                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandMshrMissRate::total     0.146790                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMshrMissRate::cpu_cluster.cpus.data     0.146943                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMshrMissRate::total     0.146943                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandAvgMshrMissLatency::cpu_cluster.cpus.data 17794.862207                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.demandAvgMshrMissLatency::total 17794.862207                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrMissLatency::cpu_cluster.cpus.data 17840.732877                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrMissLatency::total 17840.732877                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.replacements         1241                       # number of replacements (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.hits::cpu_cluster.cpus.data            5                       # number of LoadLockedReq hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.hits::total            5                       # number of LoadLockedReq hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.accesses::cpu_cluster.cpus.data            5                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.accesses::total            5                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.ReadReq.hits::cpu_cluster.cpus.data         4199                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.hits::total         4199                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.misses::cpu_cluster.cpus.data         5064                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.misses::total         5064                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.missLatency::cpu_cluster.cpus.data     59303500                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.missLatency::total     59303500                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.accesses::cpu_cluster.cpus.data         9263                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.ReadReq.accesses::total         9263                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.ReadReq.missRate::cpu_cluster.cpus.data     0.546691                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.missRate::total     0.546691                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.avgMissLatency::cpu_cluster.cpus.data 11710.801738                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMissLatency::total 11710.801738                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.mshrHits::cpu_cluster.cpus.data         3932                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrHits::total         3932                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMisses::cpu_cluster.cpus.data         1132                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMisses::total         1132                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissLatency::cpu_cluster.cpus.data     19039250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissLatency::total     19039250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissRate::cpu_cluster.cpus.data     0.122207                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissRate::total     0.122207                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.data 16819.125442                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrMissLatency::total 16819.125442                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFReq.hits::cpu_cluster.cpus.data            5                       # number of SoftPFReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.hits::total            5                       # number of SoftPFReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.misses::cpu_cluster.cpus.data            3                       # number of SoftPFReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.misses::total            3                       # number of SoftPFReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.accesses::cpu_cluster.cpus.data            8                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.accesses::total            8                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.missRate::cpu_cluster.cpus.data     0.375000                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.missRate::total     0.375000                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMisses::cpu_cluster.cpus.data            3                       # number of SoftPFReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMisses::total            3                       # number of SoftPFReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissLatency::cpu_cluster.cpus.data       133750                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissLatency::total       133750                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissRate::cpu_cluster.cpus.data     0.375000                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissRate::total     0.375000                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.avgMshrMissLatency::cpu_cluster.cpus.data 44583.333333                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFReq.avgMshrMissLatency::total 44583.333333                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.hits::cpu_cluster.cpus.data            4                       # number of StoreCondReq hits (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.hits::total            4                       # number of StoreCondReq hits (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.accesses::cpu_cluster.cpus.data            4                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.accesses::total            4                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SwapReq.hits::cpu_cluster.cpus.data            9                       # number of SwapReq hits (Count)
system.cpu_cluster.cpus.dcache.SwapReq.hits::total            9                       # number of SwapReq hits (Count)
system.cpu_cluster.cpus.dcache.SwapReq.misses::cpu_cluster.cpus.data            1                       # number of SwapReq misses (Count)
system.cpu_cluster.cpus.dcache.SwapReq.misses::total            1                       # number of SwapReq misses (Count)
system.cpu_cluster.cpus.dcache.SwapReq.missLatency::cpu_cluster.cpus.data         5250                       # number of SwapReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SwapReq.missLatency::total         5250                       # number of SwapReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SwapReq.accesses::cpu_cluster.cpus.data           10                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SwapReq.accesses::total           10                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SwapReq.missRate::cpu_cluster.cpus.data     0.100000                       # miss rate for SwapReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SwapReq.missRate::total     0.100000                       # miss rate for SwapReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SwapReq.avgMissLatency::cpu_cluster.cpus.data         5250                       # average SwapReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SwapReq.avgMissLatency::total         5250                       # average SwapReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SwapReq.mshrMisses::cpu_cluster.cpus.data            1                       # number of SwapReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SwapReq.mshrMisses::total            1                       # number of SwapReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SwapReq.mshrMissLatency::cpu_cluster.cpus.data         4750                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SwapReq.mshrMissLatency::total         4750                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SwapReq.mshrMissRate::cpu_cluster.cpus.data     0.100000                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SwapReq.mshrMissRate::total     0.100000                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SwapReq.avgMshrMissLatency::cpu_cluster.cpus.data         4750                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SwapReq.avgMshrMissLatency::total         4750                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.misses::cpu_cluster.cpus.data            7                       # number of WriteLineReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.misses::total            7                       # number of WriteLineReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.missLatency::cpu_cluster.cpus.data       138499                       # number of WriteLineReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.missLatency::total       138499                       # number of WriteLineReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.accesses::cpu_cluster.cpus.data            7                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.accesses::total            7                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.missRate::cpu_cluster.cpus.data            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.missRate::total            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMissLatency::cpu_cluster.cpus.data 19785.571429                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMissLatency::total 19785.571429                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMisses::cpu_cluster.cpus.data            7                       # number of WriteLineReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMisses::total            7                       # number of WriteLineReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissLatency::cpu_cluster.cpus.data       134999                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissLatency::total       134999                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissRate::cpu_cluster.cpus.data            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissRate::total            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMshrMissLatency::cpu_cluster.cpus.data 19285.571429                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMshrMissLatency::total 19285.571429                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.hits::cpu_cluster.cpus.data          635                       # number of WriteReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.hits::total          635                       # number of WriteReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.misses::cpu_cluster.cpus.data         2010                       # number of WriteReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.misses::total         2010                       # number of WriteReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.missLatency::cpu_cluster.cpus.data     40794454                       # number of WriteReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.missLatency::total     40794454                       # number of WriteReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.accesses::cpu_cluster.cpus.data         2645                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteReq.accesses::total         2645                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteReq.missRate::cpu_cluster.cpus.data     0.759924                       # miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.missRate::total     0.759924                       # miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.avgMissLatency::cpu_cluster.cpus.data 20295.748259                       # average WriteReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.avgMissLatency::total 20295.748259                       # average WriteReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.mshrHits::cpu_cluster.cpus.data         1400                       # number of WriteReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrHits::total         1400                       # number of WriteReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMisses::cpu_cluster.cpus.data          610                       # number of WriteReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMisses::total          610                       # number of WriteReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissLatency::cpu_cluster.cpus.data     11948965                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissLatency::total     11948965                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissRate::cpu_cluster.cpus.data     0.230624                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissRate::total     0.230624                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.avgMshrMissLatency::cpu_cluster.cpus.data 19588.467213                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.avgMshrMissLatency::total 19588.467213                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     28743500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.dcache.tags.tagsInUse   233.714023                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus.dcache.tags.totalRefs         6610                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus.dcache.tags.sampledRefs         1753                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus.dcache.tags.avgRefs     3.770679                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus.dcache.tags.warmupTick       159000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus.dcache.tags.occupancies::cpu_cluster.cpus.data   233.714023                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.dcache.tags.avgOccs::cpu_cluster.cpus.data     0.456473                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.dcache.tags.avgOccs::total     0.456473                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.dcache.tags.ageTaskId_1024::0          512                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.dcache.tags.tagAccesses        25637                       # Number of tag accesses (Count)
system.cpu_cluster.cpus.dcache.tags.dataAccesses        25637                       # Number of data accesses (Count)
system.cpu_cluster.cpus.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     28743500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.decode.idleCycles        13560                       # Number of cycles decode is idle (Cycle)
system.cpu_cluster.cpus.decode.blockedCycles        28732                       # Number of cycles decode is blocked (Cycle)
system.cpu_cluster.cpus.decode.runCycles        13113                       # Number of cycles decode is running (Cycle)
system.cpu_cluster.cpus.decode.unblockCycles         2095                       # Number of cycles decode is unblocking (Cycle)
system.cpu_cluster.cpus.decode.squashCycles          389                       # Number of cycles decode is squashing (Cycle)
system.cpu_cluster.cpus.decode.branchResolved         1166                       # Number of times decode resolved a branch (Count)
system.cpu_cluster.cpus.decode.branchMispred          187                       # Number of times decode detected a branch misprediction (Count)
system.cpu_cluster.cpus.decode.decodedInsts        36822                       # Number of instructions handled by decode (Count)
system.cpu_cluster.cpus.decode.squashedInsts         1336                       # Number of squashed instructions handled by decode (Count)
system.cpu_cluster.cpus.executeStats0.numInsts        34683                       # Number of executed instructions (Count)
system.cpu_cluster.cpus.executeStats0.numNop           39                       # Number of nop insts executed (Count)
system.cpu_cluster.cpus.executeStats0.numBranches         2602                       # Number of branches executed (Count)
system.cpu_cluster.cpus.executeStats0.numLoadInsts         9414                       # Number of load instructions executed (Count)
system.cpu_cluster.cpus.executeStats0.numStoreInsts         2758                       # Number of stores executed (Count)
system.cpu_cluster.cpus.executeStats0.instRate     0.301657                       # Inst execution rate ((Count/Cycle))
system.cpu_cluster.cpus.executeStats0.numCCRegReads         3915                       # Number of times the CC registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numCCRegWrites         3897                       # Number of times the CC registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numIntRegReads        41658                       # Number of times the integer registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numIntRegWrites        16844                       # Number of times the integer registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numMemRefs        12172                       # Number of memory refs (Count)
system.cpu_cluster.cpus.executeStats0.numMiscRegReads        30650                       # Number of times the Misc registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numMiscRegWrites         3109                       # Number of times the Misc registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu_cluster.cpus.executeStats0.numVecRegReads        19041                       # Number of times the vector registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu_cluster.cpus.fetch.predictedBranches         1295                       # Number of branches that fetch has predicted taken (Count)
system.cpu_cluster.cpus.fetch.cycles            38350                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu_cluster.cpus.fetch.squashCycles         1144                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu_cluster.cpus.fetch.miscStallCycles          335                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu_cluster.cpus.fetch.icacheWaitRetryStallCycles          291                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu_cluster.cpus.fetch.cacheLines        10946                       # Number of cache lines fetched (Count)
system.cpu_cluster.cpus.fetch.icacheSquashes          316                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu_cluster.cpus.fetch.nisnDist::samples        57889                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::mean     0.679646                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::stdev     1.109971                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::0        38527     66.55%     66.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::1         8756     15.13%     81.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::2         1230      2.12%     83.80% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::3         9376     16.20%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::max_value            3                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::total        57889                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetchStats0.numInsts        37703                       # Number of instructions fetched (thread level) (Count)
system.cpu_cluster.cpus.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu_cluster.cpus.fetchStats0.fetchRate     0.327923                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu_cluster.cpus.fetchStats0.numBranches         3647                       # Number of branches fetched (Count)
system.cpu_cluster.cpus.fetchStats0.branchRate     0.031720                       # Number of branch fetches per cycle (Ratio)
system.cpu_cluster.cpus.fetchStats0.icacheStallCycles        18341                       # ICache total stall cycles (Cycle)
system.cpu_cluster.cpus.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu_cluster.cpus.icache.demandHits::cpu_cluster.cpus.inst        10531                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.icache.demandHits::total        10531                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.icache.overallHits::cpu_cluster.cpus.inst        10531                       # number of overall hits (Count)
system.cpu_cluster.cpus.icache.overallHits::total        10531                       # number of overall hits (Count)
system.cpu_cluster.cpus.icache.demandMisses::cpu_cluster.cpus.inst          413                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.icache.demandMisses::total          413                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.icache.overallMisses::cpu_cluster.cpus.inst          413                       # number of overall misses (Count)
system.cpu_cluster.cpus.icache.overallMisses::total          413                       # number of overall misses (Count)
system.cpu_cluster.cpus.icache.demandMissLatency::cpu_cluster.cpus.inst     25508494                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMissLatency::total     25508494                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMissLatency::cpu_cluster.cpus.inst     25508494                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMissLatency::total     25508494                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandAccesses::cpu_cluster.cpus.inst        10944                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.demandAccesses::total        10944                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.overallAccesses::cpu_cluster.cpus.inst        10944                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.overallAccesses::total        10944                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.demandMissRate::cpu_cluster.cpus.inst     0.037738                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.demandMissRate::total     0.037738                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMissRate::cpu_cluster.cpus.inst     0.037738                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMissRate::total     0.037738                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.demandAvgMissLatency::cpu_cluster.cpus.inst 61763.907990                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.icache.demandAvgMissLatency::total 61763.907990                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMissLatency::cpu_cluster.cpus.inst 61763.907990                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMissLatency::total 61763.907990                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.blockedCycles::no_mshrs        15826                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.icache.blockedCauses::no_mshrs           84                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.icache.avgBlocked::no_mshrs   188.404762                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.icache.writebacks::writebacks           62                       # number of writebacks (Count)
system.cpu_cluster.cpus.icache.writebacks::total           62                       # number of writebacks (Count)
system.cpu_cluster.cpus.icache.demandMshrHits::cpu_cluster.cpus.inst           84                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.icache.demandMshrHits::total           84                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.icache.overallMshrHits::cpu_cluster.cpus.inst           84                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.icache.overallMshrHits::total           84                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.icache.demandMshrMisses::cpu_cluster.cpus.inst          329                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.icache.demandMshrMisses::total          329                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.icache.overallMshrMisses::cpu_cluster.cpus.inst          329                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.icache.overallMshrMisses::total          329                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.icache.demandMshrMissLatency::cpu_cluster.cpus.inst     21328744                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMshrMissLatency::total     21328744                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMshrMissLatency::cpu_cluster.cpus.inst     21328744                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMshrMissLatency::total     21328744                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMshrMissRate::cpu_cluster.cpus.inst     0.030062                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.demandMshrMissRate::total     0.030062                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMshrMissRate::cpu_cluster.cpus.inst     0.030062                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMshrMissRate::total     0.030062                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.demandAvgMshrMissLatency::cpu_cluster.cpus.inst 64829.009119                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.demandAvgMshrMissLatency::total 64829.009119                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMshrMissLatency::cpu_cluster.cpus.inst 64829.009119                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMshrMissLatency::total 64829.009119                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.replacements           62                       # number of replacements (Count)
system.cpu_cluster.cpus.icache.ReadReq.hits::cpu_cluster.cpus.inst        10531                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.hits::total        10531                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.misses::cpu_cluster.cpus.inst          413                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.misses::total          413                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.missLatency::cpu_cluster.cpus.inst     25508494                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.missLatency::total     25508494                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.accesses::cpu_cluster.cpus.inst        10944                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.icache.ReadReq.accesses::total        10944                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.icache.ReadReq.missRate::cpu_cluster.cpus.inst     0.037738                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.missRate::total     0.037738                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.avgMissLatency::cpu_cluster.cpus.inst 61763.907990                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.avgMissLatency::total 61763.907990                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.mshrHits::cpu_cluster.cpus.inst           84                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrHits::total           84                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMisses::cpu_cluster.cpus.inst          329                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMisses::total          329                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissLatency::cpu_cluster.cpus.inst     21328744                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissLatency::total     21328744                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissRate::cpu_cluster.cpus.inst     0.030062                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissRate::total     0.030062                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.inst 64829.009119                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.avgMshrMissLatency::total 64829.009119                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.power_state.pwrStateResidencyTicks::UNDEFINED     28743500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.icache.tags.tagsInUse   175.808882                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus.icache.tags.totalRefs        10859                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus.icache.tags.sampledRefs          328                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus.icache.tags.avgRefs    33.106707                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus.icache.tags.warmupTick        81000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus.icache.tags.occupancies::cpu_cluster.cpus.inst   175.808882                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.icache.tags.avgOccs::cpu_cluster.cpus.inst     0.343377                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.icache.tags.avgOccs::total     0.343377                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.icache.tags.occupanciesTaskId::1024          266                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::0           46                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::1          220                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ratioOccsTaskId::1024     0.519531                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.icache.tags.tagAccesses        22216                       # Number of tag accesses (Count)
system.cpu_cluster.cpus.icache.tags.dataAccesses        22216                       # Number of data accesses (Count)
system.cpu_cluster.cpus.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     28743500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.iew.idleCycles              0                       # Number of cycles IEW is idle (Cycle)
system.cpu_cluster.cpus.iew.squashCycles          389                       # Number of cycles IEW is squashing (Cycle)
system.cpu_cluster.cpus.iew.blockCycles           121                       # Number of cycles IEW is blocking (Cycle)
system.cpu_cluster.cpus.iew.unblockCycles          677                       # Number of cycles IEW is unblocking (Cycle)
system.cpu_cluster.cpus.iew.dispatchedInsts        35624                       # Number of instructions dispatched to IQ (Count)
system.cpu_cluster.cpus.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu_cluster.cpus.iew.dispLoadInsts         9489                       # Number of dispatched load instructions (Count)
system.cpu_cluster.cpus.iew.dispStoreInsts         2904                       # Number of dispatched store instructions (Count)
system.cpu_cluster.cpus.iew.dispNonSpecInsts           53                       # Number of dispatched non-speculative instructions (Count)
system.cpu_cluster.cpus.iew.iqFullEvents            0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu_cluster.cpus.iew.lsqFullEvents          676                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu_cluster.cpus.iew.memOrderViolationEvents            2                       # Number of memory order violations (Count)
system.cpu_cluster.cpus.iew.predictedTakenIncorrect           40                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu_cluster.cpus.iew.predictedNotTakenIncorrect          358                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu_cluster.cpus.iew.branchMispredicts          398                       # Number of branch mispredicts detected at execute (Count)
system.cpu_cluster.cpus.iew.instsToCommit        34461                       # Cumulative count of insts sent to commit (Count)
system.cpu_cluster.cpus.iew.writebackCount        34372                       # Cumulative count of insts written-back (Count)
system.cpu_cluster.cpus.iew.producerInst        16651                       # Number of instructions producing a value (Count)
system.cpu_cluster.cpus.iew.consumerInst        26231                       # Number of instructions consuming a value (Count)
system.cpu_cluster.cpus.iew.wbRate           0.298952                       # Insts written-back per cycle ((Count/Cycle))
system.cpu_cluster.cpus.iew.wbFanout         0.634783                       # Average fanout of values written-back ((Count/Count))
system.cpu_cluster.cpus.lsq0.forwLoads              9                       # Number of loads that had data forwarded from stores (Count)
system.cpu_cluster.cpus.lsq0.squashedLoads          465                       # Number of loads squashed (Count)
system.cpu_cluster.cpus.lsq0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu_cluster.cpus.lsq0.memOrderViolation            2                       # Number of memory ordering violations (Count)
system.cpu_cluster.cpus.lsq0.squashedStores          238                       # Number of stores squashed (Count)
system.cpu_cluster.cpus.lsq0.rescheduledLoads            4                       # Number of loads that were rescheduled (Count)
system.cpu_cluster.cpus.lsq0.blockedByCache           71                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu_cluster.cpus.lsq0.loadToUse::samples         9017                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::mean    28.044028                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::stdev    59.255095                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::0-9         4015     44.53%     44.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::10-19          500      5.55%     50.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::20-29         2100     23.29%     73.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::30-39          924     10.25%     83.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::40-49          591      6.55%     90.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::50-59          200      2.22%     92.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::60-69           53      0.59%     92.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::70-79          341      3.78%     96.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::90-99           28      0.31%     97.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::100-109           17      0.19%     97.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::110-119           33      0.37%     97.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::120-129            2      0.02%     97.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::130-139            2      0.02%     97.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::140-149            1      0.01%     97.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::170-179            1      0.01%     97.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::190-199            1      0.01%     97.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::200-209            8      0.09%     97.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::210-219            2      0.02%     97.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::220-229            5      0.06%     97.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::230-239           29      0.32%     98.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::240-249            4      0.04%     98.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::250-259           13      0.14%     98.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::260-269            5      0.06%     98.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::280-289            1      0.01%     98.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::290-299           10      0.11%     98.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::overflows          131      1.45%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::min_value            3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::max_value         1028                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::total         9017                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.mmu.alignFaults             0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu_cluster.cpus.mmu.prefetchFaults            0                       # Number of MMU faults due to prefetch (Count)
system.cpu_cluster.cpus.mmu.domainFaults            0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu_cluster.cpus.mmu.permsFaults             0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu_cluster.cpus.mmu.dtb.readHits            0                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.dtb.readMisses            0                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.dtb.writeHits            0                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.dtb.writeMisses            0                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.dtb.inserts             0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.dtb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.dtb.readAccesses            0                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.dtb.hits                0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.dtb.misses              0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     28743500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.itb.instHits            0                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.itb.instMisses            0                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.itb.inserts             0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.itb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.itb.instAccesses            0                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.itb.hits                0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.itb.misses              0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     28743500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.l2_shared.instHits            0                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instMisses            0                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.l2_shared.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.l2_shared.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instAccesses            0                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readHits            0                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readMisses            0                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeHits            0                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeMisses            0                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readAccesses            0                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     28743500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.stage2_itb.instHits            0                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.instMisses            0                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.instAccesses            0                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     28743500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.power_state.pwrStateResidencyTicks::ON     28743500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.rename.squashCycles          389                       # Number of cycles rename is squashing (Cycle)
system.cpu_cluster.cpus.rename.idleCycles        15484                       # Number of cycles rename is idle (Cycle)
system.cpu_cluster.cpus.rename.blockCycles         1565                       # Number of cycles rename is blocking (Cycle)
system.cpu_cluster.cpus.rename.serializeStallCycles         2673                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu_cluster.cpus.rename.runCycles        13282                       # Number of cycles rename is running (Cycle)
system.cpu_cluster.cpus.rename.unblockCycles        24496                       # Number of cycles rename is unblocking (Cycle)
system.cpu_cluster.cpus.rename.renamedInsts        35984                       # Number of instructions processed by rename (Count)
system.cpu_cluster.cpus.rename.squashedInsts          361                       # Number of squashed instructions processed by rename (Count)
system.cpu_cluster.cpus.rename.ROBFullEvents           18                       # Number of times rename has blocked due to ROB full (Count)
system.cpu_cluster.cpus.rename.LQFullEvents        18467                       # Number of times rename has blocked due to LQ full (Count)
system.cpu_cluster.cpus.rename.SQFullEvents         4984                       # Number of times rename has blocked due to SQ full (Count)
system.cpu_cluster.cpus.rename.renamedOperands        37899                       # Number of destination operands rename has renamed (Count)
system.cpu_cluster.cpus.rename.lookups          86171                       # Number of register rename lookups that rename has made (Count)
system.cpu_cluster.cpus.rename.intLookups        42826                       # Number of integer rename lookups (Count)
system.cpu_cluster.cpus.rename.vecLookups         7776                       # Number of vector rename lookups (Count)
system.cpu_cluster.cpus.rename.committedMaps        34930                       # Number of HB maps that are committed (Count)
system.cpu_cluster.cpus.rename.undoneMaps         2969                       # Number of HB maps that are undone due to squashing (Count)
system.cpu_cluster.cpus.rename.serializing           46                       # count of serializing insts renamed (Count)
system.cpu_cluster.cpus.rename.tempSerializing           19                       # count of temporary serializing insts renamed (Count)
system.cpu_cluster.cpus.rename.skidInsts         4503                       # count of insts added to the skid buffer (Count)
system.cpu_cluster.cpus.rob.reads               89932                       # The number of ROB reads (Count)
system.cpu_cluster.cpus.rob.writes              70939                       # The number of ROB writes (Count)
system.cpu_cluster.cpus.thread_0.numInsts        31972                       # Number of Instructions committed (Count)
system.cpu_cluster.cpus.thread_0.numOps         33043                       # Number of Ops committed (Count)
system.cpu_cluster.cpus.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.cpu_cluster.cpus.workload.numSyscalls            8                       # Number of system calls (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.inst            9                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.data          655                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::total           664                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.inst            9                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.data          655                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::total          664                       # number of overall hits (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.inst          320                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.data         1061                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::total         1381                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.inst          320                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.data         1061                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::total         1381                       # number of overall misses (Count)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.inst     21043000                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.data     25278000                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::total     46321000                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.inst     21043000                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.data     25278000                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::total     46321000                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.inst          329                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.data         1716                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::total         2045                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.inst          329                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.data         1716                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::total         2045                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.inst     0.972644                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.data     0.618298                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::total     0.675306                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.inst     0.972644                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.data     0.618298                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::total     0.675306                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.inst 65759.375000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.data 23824.693685                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::total 33541.636495                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.inst 65759.375000                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.data 23824.693685                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::total 33541.636495                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.l2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.l2.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu_cluster.l2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu_cluster.l2.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.l2.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus.data          874                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.l2.demandMshrHits::total          874                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus.data          874                       # number of overall MSHR hits (Count)
system.cpu_cluster.l2.overallMshrHits::total          874                       # number of overall MSHR hits (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.inst          320                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.data          187                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::total          507                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.inst          320                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.data          187                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.l2.prefetcher         1522                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::total         2029                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.inst     19846750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.data     13091000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::total     32937750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.inst     19846750                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.data     13091000                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.l2.prefetcher    111986882                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::total    144924632                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.inst     0.972644                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.data     0.108974                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::total     0.247922                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.inst     0.972644                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.data     0.108974                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.l2.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::total     0.992176                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.inst 62021.093750                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.data 70005.347594                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::total 64965.976331                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.inst 62021.093750                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.data 70005.347594                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.l2.prefetcher 73578.766097                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::total 71426.629867                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.replacements                  0                       # number of replacements (Count)
system.cpu_cluster.l2.HardPFReq.mshrMisses::cpu_cluster.l2.prefetcher         1522                       # number of HardPFReq MSHR misses (Count)
system.cpu_cluster.l2.HardPFReq.mshrMisses::total         1522                       # number of HardPFReq MSHR misses (Count)
system.cpu_cluster.l2.HardPFReq.mshrMissLatency::cpu_cluster.l2.prefetcher    111986882                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.HardPFReq.mshrMissLatency::total    111986882                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.HardPFReq.mshrMissRate::cpu_cluster.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu_cluster.l2.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu_cluster.l2.HardPFReq.avgMshrMissLatency::cpu_cluster.l2.prefetcher 73578.766097                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.HardPFReq.avgMshrMissLatency::total 73578.766097                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.misses::cpu_cluster.cpus.data           37                       # number of InvalidateReq misses (Count)
system.cpu_cluster.l2.InvalidateReq.misses::total           37                       # number of InvalidateReq misses (Count)
system.cpu_cluster.l2.InvalidateReq.accesses::cpu_cluster.cpus.data           37                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.InvalidateReq.accesses::total           37                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.InvalidateReq.missRate::cpu_cluster.cpus.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.missRate::total            1                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.mshrMisses::cpu_cluster.cpus.data           37                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.l2.InvalidateReq.mshrMisses::total           37                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.l2.InvalidateReq.mshrMissLatency::cpu_cluster.cpus.data       466498                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.mshrMissLatency::total       466498                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.mshrMissRate::cpu_cluster.cpus.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.mshrMissRate::total            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus.data 12608.054054                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::total 12608.054054                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus.inst            9                       # number of ReadCleanReq hits (Count)
system.cpu_cluster.l2.ReadCleanReq.hits::total            9                       # number of ReadCleanReq hits (Count)
system.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus.inst          320                       # number of ReadCleanReq misses (Count)
system.cpu_cluster.l2.ReadCleanReq.misses::total          320                       # number of ReadCleanReq misses (Count)
system.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus.inst     21043000                       # number of ReadCleanReq miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.missLatency::total     21043000                       # number of ReadCleanReq miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus.inst          329                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadCleanReq.accesses::total          329                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus.inst     0.972644                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.missRate::total     0.972644                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus.inst 65759.375000                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.avgMissLatency::total 65759.375000                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus.inst          320                       # number of ReadCleanReq MSHR misses (Count)
system.cpu_cluster.l2.ReadCleanReq.mshrMisses::total          320                       # number of ReadCleanReq MSHR misses (Count)
system.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus.inst     19846750                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::total     19846750                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus.inst     0.972644                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.mshrMissRate::total     0.972644                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus.inst 62021.093750                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::total 62021.093750                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.hits::cpu_cluster.cpus.data          196                       # number of ReadExReq hits (Count)
system.cpu_cluster.l2.ReadExReq.hits::total          196                       # number of ReadExReq hits (Count)
system.cpu_cluster.l2.ReadExReq.misses::cpu_cluster.cpus.data          385                       # number of ReadExReq misses (Count)
system.cpu_cluster.l2.ReadExReq.misses::total          385                       # number of ReadExReq misses (Count)
system.cpu_cluster.l2.ReadExReq.missLatency::cpu_cluster.cpus.data      9598250                       # number of ReadExReq miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.missLatency::total      9598250                       # number of ReadExReq miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.accesses::cpu_cluster.cpus.data          581                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadExReq.accesses::total          581                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadExReq.missRate::cpu_cluster.cpus.data     0.662651                       # miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.missRate::total     0.662651                       # miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.avgMissLatency::cpu_cluster.cpus.data 24930.519481                       # average ReadExReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.avgMissLatency::total 24930.519481                       # average ReadExReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.mshrHits::cpu_cluster.cpus.data          314                       # number of ReadExReq MSHR hits (Count)
system.cpu_cluster.l2.ReadExReq.mshrHits::total          314                       # number of ReadExReq MSHR hits (Count)
system.cpu_cluster.l2.ReadExReq.mshrMisses::cpu_cluster.cpus.data           71                       # number of ReadExReq MSHR misses (Count)
system.cpu_cluster.l2.ReadExReq.mshrMisses::total           71                       # number of ReadExReq MSHR misses (Count)
system.cpu_cluster.l2.ReadExReq.mshrMissLatency::cpu_cluster.cpus.data      4940000                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.mshrMissLatency::total      4940000                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.mshrMissRate::cpu_cluster.cpus.data     0.122203                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.mshrMissRate::total     0.122203                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::cpu_cluster.cpus.data 69577.464789                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::total 69577.464789                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.hits::cpu_cluster.cpus.data          459                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.l2.ReadSharedReq.hits::total          459                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.l2.ReadSharedReq.misses::cpu_cluster.cpus.data          676                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l2.ReadSharedReq.misses::total          676                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l2.ReadSharedReq.missLatency::cpu_cluster.cpus.data     15679750                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.missLatency::total     15679750                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.accesses::cpu_cluster.cpus.data         1135                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadSharedReq.accesses::total         1135                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadSharedReq.missRate::cpu_cluster.cpus.data     0.595595                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.missRate::total     0.595595                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.avgMissLatency::cpu_cluster.cpus.data 23194.896450                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMissLatency::total 23194.896450                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.mshrHits::cpu_cluster.cpus.data          560                       # number of ReadSharedReq MSHR hits (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrHits::total          560                       # number of ReadSharedReq MSHR hits (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMisses::cpu_cluster.cpus.data          116                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMisses::total          116                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus.data      8151000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::total      8151000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.mshrMissRate::cpu_cluster.cpus.data     0.102203                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.mshrMissRate::total     0.102203                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus.data 70267.241379                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::total 70267.241379                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.WritebackClean.hits::writebacks          922                       # number of WritebackClean hits (Count)
system.cpu_cluster.l2.WritebackClean.hits::total          922                       # number of WritebackClean hits (Count)
system.cpu_cluster.l2.WritebackClean.accesses::writebacks          922                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackClean.accesses::total          922                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackDirty.hits::writebacks          379                       # number of WritebackDirty hits (Count)
system.cpu_cluster.l2.WritebackDirty.hits::total          379                       # number of WritebackDirty hits (Count)
system.cpu_cluster.l2.WritebackDirty.accesses::writebacks          379                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackDirty.accesses::total          379                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu_cluster.l2.power_state.pwrStateResidencyTicks::UNDEFINED     28743500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.l2.prefetcher.demandMshrMisses          507                       # demands not covered by prefetchs (Count)
system.cpu_cluster.l2.prefetcher.pfIssued         3880                       # number of hwpf issued (Count)
system.cpu_cluster.l2.prefetcher.pfUnused          634                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu_cluster.l2.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
system.cpu_cluster.l2.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu_cluster.l2.prefetcher.accuracy            0                       # accuracy of the prefetcher (Count)
system.cpu_cluster.l2.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
system.cpu_cluster.l2.prefetcher.pfHitInCache          604                       # number of prefetches hitting in cache (Count)
system.cpu_cluster.l2.prefetcher.pfHitInMSHR         1754                       # number of prefetches hitting in a MSHR (Count)
system.cpu_cluster.l2.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu_cluster.l2.prefetcher.pfLate          2358                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu_cluster.l2.prefetcher.pfIdentified        11410                       # number of prefetch candidates identified (Count)
system.cpu_cluster.l2.prefetcher.pfBufferHit         7198                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu_cluster.l2.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu_cluster.l2.prefetcher.pfRemovedDemand          331                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu_cluster.l2.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu_cluster.l2.prefetcher.pfSpanPage          886                       # number of prefetches that crossed the page (Count)
system.cpu_cluster.l2.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu_cluster.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED     28743500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.l2.tags.tagsInUse       285.766547                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.l2.tags.totalRefs             3483                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.l2.tags.sampledRefs           2819                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.l2.tags.avgRefs           1.235545                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.l2.tags.warmupTick         1200000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.l2.tags.occupancies::writebacks   282.766486                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.l2.prefetcher     3.000061                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.avgOccs::writebacks     0.008629                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.l2.prefetcher     0.000092                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::total     0.008721                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.occupanciesTaskId::1022           10                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.occupanciesTaskId::1024         1271                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.ageTaskId_1022::0            9                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1022::1            1                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::0         1112                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::1          159                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1022     0.000305                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1024     0.038788                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.tagAccesses          56947                       # Number of tag accesses (Count)
system.cpu_cluster.l2.tags.dataAccesses         56947                       # Number of data accesses (Count)
system.cpu_cluster.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     28743500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.toL2Bus.transDist::ReadResp         1463                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WritebackDirty          379                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WritebackClean          924                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::HardPFReq         1624                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadExReq          581                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadExResp          581                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadCleanReq          329                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadSharedReq         1135                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::InvalidateReq           37                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::InvalidateResp           37                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.icache.mem_side_port::system.cpu_cluster.l2.cpu_side_port          719                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.dcache.mem_side_port::system.cpu_cluster.l2.cpu_side_port         4747                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount::total         5466                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.icache.mem_side_port::system.cpu_cluster.l2.cpu_side_port        24960                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.dcache.mem_side_port::system.cpu_cluster.l2.cpu_side_port       189248                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize::total       214208                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.snoops                1624                       # Total snoops (Count)
system.cpu_cluster.toL2Bus.snoopTraffic             0                       # Total snoop traffic (Byte)
system.cpu_cluster.toL2Bus.snoopFanout::samples         3706                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::mean     0.002159                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::stdev     0.046417                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::0         3698     99.78%     99.78% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::1            8      0.22%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::total         3706                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED     28743500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.toL2Bus.reqLayer0.occupancy      1172000                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer0.occupancy       164000                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer1.occupancy       867250                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.snoop_filter.totRequests         3385                       # Total number of requests made to the snoop filter. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitSingleRequests         1304                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitMultiRequests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.totSnoops            5                       # Total number of snoops made to the snoop filter. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitSingleSnoops            5                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.voltage_domain.voltage     1.200000                       # Voltage in Volts (Volt)
system.mem_ctrls0.avgPriority_cpu_cluster.cpus.inst::samples       167.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu_cluster.cpus.data::samples       110.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu_cluster.l2.prefetcher::samples       745.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls0.priorityMaxLatency     0.000000599988                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls0.numStayReadState               2022                       # Number of times bus staying in READ state (Count)
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls0.readReqs                       1022                       # Number of read requests accepted (Count)
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted (Count)
system.mem_ctrls0.readBursts                     1022                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls0.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls0.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls0.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls0.avgRdQLen                      1.86                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::6                 1022                       # Read request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.rdQLenPdf::0                    237                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::1                    358                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::2                    301                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::3                     48                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::4                     28                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::5                     30                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::6                     12                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::7                      8                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls0.bytesReadSys                  65408                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls0.avgRdBWSys             2275575347.46986294                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls0.avgWrBWSys               0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls0.totGap                     28735000                       # Total gap between requests (Tick)
system.mem_ctrls0.avgGap                     28116.44                       # Average gap between requests ((Tick/Count))
system.mem_ctrls0.requestorReadBytes::cpu_cluster.cpus.inst        10688                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu_cluster.cpus.data         7040                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu_cluster.l2.prefetcher        47680                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadRate::cpu_cluster.cpus.inst 371840590.046445310116                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu_cluster.cpus.data 244924939.551550775766                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu_cluster.l2.prefetcher 1658809817.871866703033                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadAccesses::cpu_cluster.cpus.inst          167                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu_cluster.cpus.data          110                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu_cluster.l2.prefetcher          745                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadTotalLat::cpu_cluster.cpus.inst      4335000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu_cluster.cpus.data      3482741                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu_cluster.l2.prefetcher     18813007                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadAvgLat::cpu_cluster.cpus.inst     25958.08                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu_cluster.cpus.data     31661.28                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu_cluster.l2.prefetcher     25252.36                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.dram.bytesRead::cpu_cluster.cpus.inst        10624                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu_cluster.cpus.data         7040                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu_cluster.l2.prefetcher        47680                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::total         65344                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu_cluster.cpus.inst        10624                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::total        10624                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.numReads::cpu_cluster.cpus.inst          166                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu_cluster.cpus.data          110                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu_cluster.l2.prefetcher          745                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::total           1021                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.bwRead::cpu_cluster.cpus.inst    369614000                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu_cluster.cpus.data    244924940                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu_cluster.l2.prefetcher   1658809818                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::total       2273348757                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu_cluster.cpus.inst    369614000                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::total    369614000                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu_cluster.cpus.inst    369614000                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu_cluster.cpus.data    244924940                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu_cluster.l2.prefetcher   1658809818                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::total      2273348757                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.readBursts                1022                       # Number of DRAM read bursts (Count)
system.mem_ctrls0.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::0          155                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::1          142                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::2          129                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::3          145                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::4          163                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::5           51                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::6           36                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::9            5                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::13            7                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::14           47                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::15          142                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.totQLat                7468248                       # Total ticks spent queuing (Tick)
system.mem_ctrls0.dram.totBusLat              5110000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls0.dram.totMemAccLat          26630748                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls0.dram.avgQLat                7307.48                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.avgMemAccLat          26057.48                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.readRowHits                908                       # Number of row buffer hits during reads (Count)
system.mem_ctrls0.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls0.dram.readRowHitRate           88.85                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls0.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls0.dram.bytesPerActivate::samples          106                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::mean   592.905660                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::gmean   368.998446                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::stdev   431.391912                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::0-127           20     18.87%     18.87% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::128-255           18     16.98%     35.85% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::256-383            9      8.49%     44.34% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::384-511            2      1.89%     46.23% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::512-639            3      2.83%     49.06% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::640-767            2      1.89%     50.94% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::768-895            2      1.89%     52.83% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::896-1023            1      0.94%     53.77% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::1024-1151           49     46.23%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::total          106                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesRead                65408                       # Total bytes read (Byte)
system.mem_ctrls0.dram.bytesWritten                 0                       # Total bytes written (Byte)
system.mem_ctrls0.dram.avgRdBW            2275.575347                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls0.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls0.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls0.dram.busUtil                  17.78                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls0.dram.busUtilRead              17.78                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls0.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls0.dram.pageHitRate              88.85                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls0.dram.power_state.pwrStateResidencyTicks::UNDEFINED     28743500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls0.dram.rank0.actEnergy         628320                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.preEnergy         314985                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.readEnergy       5854800                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.refreshEnergy 1843920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.actBackEnergy     13006830                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.preBackEnergy        84480                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.totalEnergy     21733335                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.averagePower   756.113034                       # Core power per rank (mW) (Watt)
system.mem_ctrls0.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::IDLE        81500                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::REF       780000                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT     27882000                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.actEnergy         178500                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.preEnergy          87285                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.readEnergy       1435140                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.refreshEnergy 1843920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.actBackEnergy     11073390                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.preBackEnergy      1712640                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.totalEnergy     16330875                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.averagePower   568.158888                       # Core power per rank (mW) (Watt)
system.mem_ctrls0.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::IDLE      4363000                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::REF       780000                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT     23600500                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED     28743500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.avgPriority_cpu_cluster.cpus.inst::samples       153.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu_cluster.cpus.data::samples        78.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu_cluster.l2.prefetcher::samples       772.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls1.priorityMaxLatency     0.000000595512                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls1.numStayReadState               1992                       # Number of times bus staying in READ state (Count)
system.mem_ctrls1.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls1.readReqs                       1003                       # Number of read requests accepted (Count)
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted (Count)
system.mem_ctrls1.readBursts                     1003                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls1.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls1.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls1.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls1.avgRdQLen                      1.84                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::6                 1003                       # Read request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.rdQLenPdf::0                    224                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::1                    365                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::2                    298                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::3                     61                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::4                     24                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::5                     20                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::6                     11                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls1.bytesReadSys                  64192                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls1.avgRdBWSys             2233270130.63823128                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls1.avgWrBWSys               0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls1.totGap                     28578000                       # Total gap between requests (Tick)
system.mem_ctrls1.avgGap                     28492.52                       # Average gap between requests ((Tick/Count))
system.mem_ctrls1.requestorReadBytes::cpu_cluster.cpus.inst         9792                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu_cluster.cpus.data         4992                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu_cluster.l2.prefetcher        49408                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadRate::cpu_cluster.cpus.inst 340668325.012611567974                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu_cluster.cpus.data 173674048.045645087957                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu_cluster.l2.prefetcher 1718927757.579974651337                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadAccesses::cpu_cluster.cpus.inst          153                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu_cluster.cpus.data           78                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu_cluster.l2.prefetcher          772                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadTotalLat::cpu_cluster.cpus.inst      4371999                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu_cluster.cpus.data      2225998                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu_cluster.l2.prefetcher     19214630                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadAvgLat::cpu_cluster.cpus.inst     28575.16                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu_cluster.cpus.data     28538.44                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu_cluster.l2.prefetcher     24889.42                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.dram.bytesRead::cpu_cluster.cpus.inst         9792                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu_cluster.cpus.data         4992                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu_cluster.l2.prefetcher        49408                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::total         64192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu_cluster.cpus.inst         9792                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::total         9792                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.numReads::cpu_cluster.cpus.inst          153                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu_cluster.cpus.data           78                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu_cluster.l2.prefetcher          772                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::total           1003                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.bwRead::cpu_cluster.cpus.inst    340668325                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu_cluster.cpus.data    173674048                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu_cluster.l2.prefetcher   1718927758                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::total       2233270131                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu_cluster.cpus.inst    340668325                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::total    340668325                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu_cluster.cpus.inst    340668325                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu_cluster.cpus.data    173674048                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu_cluster.l2.prefetcher   1718927758                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::total      2233270131                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.readBursts                1003                       # Number of DRAM read bursts (Count)
system.mem_ctrls1.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::0          157                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::1          142                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::2          131                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::3          144                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::4          161                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::5           45                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::6           28                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::9            1                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::11            2                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::13            3                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::14           46                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::15          143                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.totQLat                7006377                       # Total ticks spent queuing (Tick)
system.mem_ctrls1.dram.totBusLat              5015000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls1.dram.totMemAccLat          25812627                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls1.dram.avgQLat                6985.42                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.avgMemAccLat          25735.42                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.readRowHits                891                       # Number of row buffer hits during reads (Count)
system.mem_ctrls1.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls1.dram.readRowHitRate           88.83                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls1.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls1.dram.bytesPerActivate::samples          104                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::mean   599.384615                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::gmean   371.886063                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::stdev   435.720323                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::0-127           19     18.27%     18.27% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::128-255           19     18.27%     36.54% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::256-383            8      7.69%     44.23% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::384-511            4      3.85%     48.08% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::768-895            2      1.92%     50.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::896-1023            4      3.85%     53.85% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::1024-1151           48     46.15%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::total          104                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesRead                64192                       # Total bytes read (Byte)
system.mem_ctrls1.dram.bytesWritten                 0                       # Total bytes written (Byte)
system.mem_ctrls1.dram.avgRdBW            2233.270131                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls1.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls1.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls1.dram.busUtil                  17.45                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls1.dram.busUtilRead              17.45                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls1.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls1.dram.pageHitRate              88.83                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls1.dram.power_state.pwrStateResidencyTicks::UNDEFINED     28743500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.dram.rank0.actEnergy         656880                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.preEnergy         326370                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.readEnergy       5769120                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.refreshEnergy 1843920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.actBackEnergy     12979470                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.preBackEnergy       107520                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.totalEnergy     21683280                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.averagePower   754.371597                       # Core power per rank (mW) (Watt)
system.mem_ctrls1.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::IDLE       161250                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::REF       780000                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT     27802250                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.actEnergy         142800                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.preEnergy          68310                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.readEnergy       1392300                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.refreshEnergy 1843920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.actBackEnergy     10663560                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.preBackEnergy      2057760                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.totalEnergy     16168650                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.averagePower   562.515003                       # Core power per rank (mW) (Watt)
system.mem_ctrls1.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::IDLE      5261000                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::REF       780000                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT     22702500                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED     28743500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                1953                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                 71                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                71                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq            1954                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq             37                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::system.mem_ctrls0.port         2062                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::system.mem_ctrls1.port         2024                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::total         4086                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    4086                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::system.mem_ctrls0.port        65344                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::system.mem_ctrls1.port        64192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::total       129536                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   129536                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               2062                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     2062    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 2062                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     28743500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy             1821626                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.reqLayer1.occupancy             1801270                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy           10271004                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           2062                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            3                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                3.300000                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
