#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xced640 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xced7d0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0xce5880 .functor NOT 1, L_0xd1d870, C4<0>, C4<0>, C4<0>;
L_0xd1d5d0 .functor XOR 1, L_0xd1d490, L_0xd1d530, C4<0>, C4<0>;
L_0xd1d760 .functor XOR 1, L_0xd1d5d0, L_0xd1d690, C4<0>, C4<0>;
v0xd1a900_0 .net *"_ivl_10", 0 0, L_0xd1d690;  1 drivers
v0xd1aa00_0 .net *"_ivl_12", 0 0, L_0xd1d760;  1 drivers
v0xd1aae0_0 .net *"_ivl_2", 0 0, L_0xd1d3f0;  1 drivers
v0xd1aba0_0 .net *"_ivl_4", 0 0, L_0xd1d490;  1 drivers
v0xd1ac80_0 .net *"_ivl_6", 0 0, L_0xd1d530;  1 drivers
v0xd1adb0_0 .net *"_ivl_8", 0 0, L_0xd1d5d0;  1 drivers
v0xd1ae90_0 .var "clk", 0 0;
v0xd1af30_0 .net "f_dut", 0 0, L_0xd1d2e0;  1 drivers
v0xd1afd0_0 .net "f_ref", 0 0, L_0xd1c0b0;  1 drivers
v0xd1b070_0 .var/2u "stats1", 159 0;
v0xd1b110_0 .var/2u "strobe", 0 0;
v0xd1b1b0_0 .net "tb_match", 0 0, L_0xd1d870;  1 drivers
v0xd1b270_0 .net "tb_mismatch", 0 0, L_0xce5880;  1 drivers
v0xd1b330_0 .net "wavedrom_enable", 0 0, v0xd19080_0;  1 drivers
v0xd1b3d0_0 .net "wavedrom_title", 511 0, v0xd19140_0;  1 drivers
v0xd1b4a0_0 .net "x1", 0 0, v0xd19200_0;  1 drivers
v0xd1b540_0 .net "x2", 0 0, v0xd192a0_0;  1 drivers
v0xd1b6f0_0 .net "x3", 0 0, v0xd19390_0;  1 drivers
L_0xd1d3f0 .concat [ 1 0 0 0], L_0xd1c0b0;
L_0xd1d490 .concat [ 1 0 0 0], L_0xd1c0b0;
L_0xd1d530 .concat [ 1 0 0 0], L_0xd1d2e0;
L_0xd1d690 .concat [ 1 0 0 0], L_0xd1c0b0;
L_0xd1d870 .cmp/eeq 1, L_0xd1d3f0, L_0xd1d760;
S_0xced960 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0xced7d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0xcd9e70 .functor NOT 1, v0xd19390_0, C4<0>, C4<0>, C4<0>;
L_0xcee080 .functor AND 1, L_0xcd9e70, v0xd192a0_0, C4<1>, C4<1>;
L_0xce58f0 .functor NOT 1, v0xd19200_0, C4<0>, C4<0>, C4<0>;
L_0xd1b990 .functor AND 1, L_0xcee080, L_0xce58f0, C4<1>, C4<1>;
L_0xd1ba60 .functor NOT 1, v0xd19390_0, C4<0>, C4<0>, C4<0>;
L_0xd1bad0 .functor AND 1, L_0xd1ba60, v0xd192a0_0, C4<1>, C4<1>;
L_0xd1bb80 .functor AND 1, L_0xd1bad0, v0xd19200_0, C4<1>, C4<1>;
L_0xd1bc40 .functor OR 1, L_0xd1b990, L_0xd1bb80, C4<0>, C4<0>;
L_0xd1bda0 .functor NOT 1, v0xd192a0_0, C4<0>, C4<0>, C4<0>;
L_0xd1be10 .functor AND 1, v0xd19390_0, L_0xd1bda0, C4<1>, C4<1>;
L_0xd1bf30 .functor AND 1, L_0xd1be10, v0xd19200_0, C4<1>, C4<1>;
L_0xd1bfa0 .functor OR 1, L_0xd1bc40, L_0xd1bf30, C4<0>, C4<0>;
L_0xd1c120 .functor AND 1, v0xd19390_0, v0xd192a0_0, C4<1>, C4<1>;
L_0xd1c190 .functor AND 1, L_0xd1c120, v0xd19200_0, C4<1>, C4<1>;
L_0xd1c0b0 .functor OR 1, L_0xd1bfa0, L_0xd1c190, C4<0>, C4<0>;
v0xce5af0_0 .net *"_ivl_0", 0 0, L_0xcd9e70;  1 drivers
v0xce5b90_0 .net *"_ivl_10", 0 0, L_0xd1bad0;  1 drivers
v0xcd9ee0_0 .net *"_ivl_12", 0 0, L_0xd1bb80;  1 drivers
v0xd179e0_0 .net *"_ivl_14", 0 0, L_0xd1bc40;  1 drivers
v0xd17ac0_0 .net *"_ivl_16", 0 0, L_0xd1bda0;  1 drivers
v0xd17bf0_0 .net *"_ivl_18", 0 0, L_0xd1be10;  1 drivers
v0xd17cd0_0 .net *"_ivl_2", 0 0, L_0xcee080;  1 drivers
v0xd17db0_0 .net *"_ivl_20", 0 0, L_0xd1bf30;  1 drivers
v0xd17e90_0 .net *"_ivl_22", 0 0, L_0xd1bfa0;  1 drivers
v0xd18000_0 .net *"_ivl_24", 0 0, L_0xd1c120;  1 drivers
v0xd180e0_0 .net *"_ivl_26", 0 0, L_0xd1c190;  1 drivers
v0xd181c0_0 .net *"_ivl_4", 0 0, L_0xce58f0;  1 drivers
v0xd182a0_0 .net *"_ivl_6", 0 0, L_0xd1b990;  1 drivers
v0xd18380_0 .net *"_ivl_8", 0 0, L_0xd1ba60;  1 drivers
v0xd18460_0 .net "f", 0 0, L_0xd1c0b0;  alias, 1 drivers
v0xd18520_0 .net "x1", 0 0, v0xd19200_0;  alias, 1 drivers
v0xd185e0_0 .net "x2", 0 0, v0xd192a0_0;  alias, 1 drivers
v0xd186a0_0 .net "x3", 0 0, v0xd19390_0;  alias, 1 drivers
S_0xd187e0 .scope module, "stim1" "stimulus_gen" 3 89, 3 19 0, S_0xced7d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x3";
    .port_info 2 /OUTPUT 1 "x2";
    .port_info 3 /OUTPUT 1 "x1";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0xd18fc0_0 .net "clk", 0 0, v0xd1ae90_0;  1 drivers
v0xd19080_0 .var "wavedrom_enable", 0 0;
v0xd19140_0 .var "wavedrom_title", 511 0;
v0xd19200_0 .var "x1", 0 0;
v0xd192a0_0 .var "x2", 0 0;
v0xd19390_0 .var "x3", 0 0;
E_0xce8520/0 .event negedge, v0xd18fc0_0;
E_0xce8520/1 .event posedge, v0xd18fc0_0;
E_0xce8520 .event/or E_0xce8520/0, E_0xce8520/1;
E_0xce82b0 .event negedge, v0xd18fc0_0;
E_0xcd39f0 .event posedge, v0xd18fc0_0;
S_0xd18ac0 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0xd187e0;
 .timescale -12 -12;
v0xd18cc0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xd18dc0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0xd187e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xd19490 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0xced7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0xd1c570 .functor AND 1, L_0xd1c3c0, v0xd192a0_0, C4<1>, C4<1>;
L_0xd1c8f0 .functor AND 1, L_0xd1c570, L_0xd1c740, C4<1>, C4<1>;
L_0xd1caa0 .functor AND 1, L_0xd1ca00, v0xd192a0_0, C4<1>, C4<1>;
L_0xd1cb60 .functor AND 1, L_0xd1caa0, v0xd19200_0, C4<1>, C4<1>;
L_0xd1cc50 .functor OR 1, L_0xd1c8f0, L_0xd1cb60, C4<0>, C4<0>;
L_0xd1ce30 .functor AND 1, v0xd19390_0, L_0xd1cd60, C4<1>, C4<1>;
L_0xd1cf30 .functor AND 1, L_0xd1ce30, v0xd19200_0, C4<1>, C4<1>;
L_0xd1cff0 .functor OR 1, L_0xd1cc50, L_0xd1cf30, C4<0>, C4<0>;
L_0xd1d150 .functor AND 1, v0xd19390_0, v0xd192a0_0, C4<1>, C4<1>;
L_0xd1d1c0 .functor AND 1, L_0xd1d150, v0xd19200_0, C4<1>, C4<1>;
L_0xd1d2e0 .functor OR 1, L_0xd1cff0, L_0xd1d1c0, C4<0>, C4<0>;
v0xd196a0_0 .net *"_ivl_1", 0 0, L_0xd1c3c0;  1 drivers
v0xd19760_0 .net *"_ivl_11", 0 0, L_0xd1caa0;  1 drivers
v0xd19820_0 .net *"_ivl_13", 0 0, L_0xd1cb60;  1 drivers
v0xd198f0_0 .net *"_ivl_15", 0 0, L_0xd1cc50;  1 drivers
v0xd199b0_0 .net *"_ivl_17", 0 0, L_0xd1cd60;  1 drivers
v0xd19ac0_0 .net *"_ivl_19", 0 0, L_0xd1ce30;  1 drivers
v0xd19b80_0 .net *"_ivl_21", 0 0, L_0xd1cf30;  1 drivers
v0xd19c40_0 .net *"_ivl_23", 0 0, L_0xd1cff0;  1 drivers
v0xd19d00_0 .net *"_ivl_25", 0 0, L_0xd1d150;  1 drivers
v0xd19e50_0 .net *"_ivl_27", 0 0, L_0xd1d1c0;  1 drivers
v0xd19f10_0 .net *"_ivl_3", 0 0, L_0xd1c570;  1 drivers
v0xd19fd0_0 .net *"_ivl_5", 0 0, L_0xd1c740;  1 drivers
v0xd1a090_0 .net *"_ivl_7", 0 0, L_0xd1c8f0;  1 drivers
v0xd1a150_0 .net *"_ivl_9", 0 0, L_0xd1ca00;  1 drivers
v0xd1a210_0 .net "f", 0 0, L_0xd1d2e0;  alias, 1 drivers
v0xd1a2d0_0 .net "x1", 0 0, v0xd19200_0;  alias, 1 drivers
v0xd1a370_0 .net "x2", 0 0, v0xd192a0_0;  alias, 1 drivers
v0xd1a570_0 .net "x3", 0 0, v0xd19390_0;  alias, 1 drivers
L_0xd1c3c0 .reduce/nor v0xd19390_0;
L_0xd1c740 .reduce/nor v0xd19200_0;
L_0xd1ca00 .reduce/nor v0xd19390_0;
L_0xd1cd60 .reduce/nor v0xd192a0_0;
S_0xd1a6e0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0xced7d0;
 .timescale -12 -12;
E_0xce8770 .event anyedge, v0xd1b110_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xd1b110_0;
    %nor/r;
    %assign/vec4 v0xd1b110_0, 0;
    %wait E_0xce8770;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xd187e0;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0xd19200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd192a0_0, 0;
    %assign/vec4 v0xd19390_0, 0;
    %wait E_0xce82b0;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xcd39f0;
    %load/vec4 v0xd19390_0;
    %load/vec4 v0xd192a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xd19200_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0xd19200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd192a0_0, 0;
    %assign/vec4 v0xd19390_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0xce82b0;
    %fork TD_tb.stim1.wavedrom_stop, S_0xd18dc0;
    %join;
    %pushi/vec4 40, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xce8520;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0xd19200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd192a0_0, 0;
    %assign/vec4 v0xd19390_0, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0xced7d0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd1ae90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd1b110_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0xced7d0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0xd1ae90_0;
    %inv;
    %store/vec4 v0xd1ae90_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0xced7d0;
T_6 ;
    %vpi_call/w 3 81 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 82 "$dumpvars", 32'sb00000000000000000000000000000001, v0xd18fc0_0, v0xd1b270_0, v0xd1b6f0_0, v0xd1b540_0, v0xd1b4a0_0, v0xd1afd0_0, v0xd1af30_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0xced7d0;
T_7 ;
    %load/vec4 v0xd1b070_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0xd1b070_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xd1b070_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_7.1 ;
    %load/vec4 v0xd1b070_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xd1b070_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xd1b070_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xd1b070_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0xced7d0;
T_8 ;
    %wait E_0xce8520;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd1b070_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd1b070_0, 4, 32;
    %load/vec4 v0xd1b1b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0xd1b070_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd1b070_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd1b070_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd1b070_0, 4, 32;
T_8.0 ;
    %load/vec4 v0xd1afd0_0;
    %load/vec4 v0xd1afd0_0;
    %load/vec4 v0xd1af30_0;
    %xor;
    %load/vec4 v0xd1afd0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0xd1b070_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd1b070_0, 4, 32;
T_8.6 ;
    %load/vec4 v0xd1b070_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd1b070_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/truthtable1/truthtable1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/machine/truthtable1/iter0/response34/top_module.sv";
