Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Dec  1 19:56:08 2025
| Host         : Swallow-Laptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file gm_control_sets_placed.rpt
| Design       : gm
| Device       : xc7s75
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    17 |
|    Minimum number of control sets                        |    17 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    81 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    17 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     6 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |             219 |           88 |
| No           | Yes                   | No                     |              22 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              55 |           22 |
| Yes          | Yes                   | No                     |              37 |           13 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+---------------------------------------+-------------------------------+------------------+----------------+--------------+
|     Clock Signal    |             Enable Signal             |        Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------+---------------------------------------+-------------------------------+------------------+----------------+--------------+
|  clk_100hz          | lcd_inst/lcd_rw_i_1_n_0               | rst_IBUF                      |                1 |              1 |         1.00 |
|  clk_1mhz_IBUF_BUFG |                                       |                               |                2 |              2 |         1.00 |
|  clk_1mhz_IBUF_BUFG | gsm_inst/E[0]                         | rst_IBUF                      |                2 |              4 |         2.00 |
|  clk_1mhz_IBUF_BUFG | igm_inst1/mole_state                  | rst_IBUF                      |                2 |              6 |         3.00 |
|  clk_1mhz_IBUF_BUFG | igm_inst2/mole_state                  | rst_IBUF                      |                2 |              6 |         3.00 |
|  clk_1mhz_IBUF_BUFG | gsm_inst/timer[6]_i_1_n_0             | gsm_inst/sync_trig[1]_i_1_n_0 |                3 |              7 |         2.33 |
|  clk_1mhz_IBUF_BUFG | igm_inst1/mole_interval[8]_i_1__0_n_0 | rst_IBUF                      |                3 |              9 |         3.00 |
|  clk_1mhz_IBUF_BUFG | igm_inst2/mole_interval[8]_i_1_n_0    | rst_IBUF                      |                4 |              9 |         2.25 |
|  clk_1mhz_IBUF_BUFG |                                       | gsm_inst/clk_cnt[9]_i_1_n_0   |                3 |             10 |         3.33 |
|  clk_1mhz_IBUF_BUFG | igm_inst1/mille_cnt[9]_i_1__0_n_0     | rst_IBUF                      |                5 |             10 |         2.00 |
|  clk_1mhz_IBUF_BUFG | gsm_inst/high_score[9]_i_1_n_0        | gsm_inst/sync_trig[1]_i_1_n_0 |                4 |             10 |         2.50 |
|  clk_1mhz_IBUF_BUFG | gsm_inst/mille_cnt[9]_i_2_n_0         | gsm_inst/mille_cnt[9]_i_1_n_0 |                3 |             10 |         3.33 |
|  clk_1mhz_IBUF_BUFG | gsm_inst/score[9]_i_1_n_0             | gsm_inst/sync_trig[1]_i_1_n_0 |                3 |             10 |         3.33 |
|  clk_1mhz_IBUF_BUFG | igm_inst2/mille_cnt[9]_i_1__1_n_0     | rst_IBUF                      |                3 |             10 |         3.33 |
|  clk_1mhz_IBUF_BUFG |                                       | gsm_inst/sync_trig[1]_i_1_n_0 |                5 |             12 |         2.40 |
|  clk_100hz          |                                       | rst_IBUF                      |               15 |             32 |         2.13 |
|  clk_1mhz_IBUF_BUFG |                                       | rst_IBUF                      |               73 |            187 |         2.56 |
+---------------------+---------------------------------------+-------------------------------+------------------+----------------+--------------+


