library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use ieee.std_logic_unsigned.all;

entity prediv is
port
(
	raz_n, clk_50M : in std_logic;
	clk_250 : out std_logic
);
end prediv;

architecture ar of prediv is

signal cpt_sig : std_logic_vector ( 18 downto 0);
signal out_sig : std_logic;



begin


	process(raz_n, clk_50M)
		begin
		if (raz_n = '0') then
			cpt_sig <=(others =>'0');
			out_sig <= '0';
				elsif (clk_50M='1' and clk_50M'event)
				then cpt_sig <= cpt_sig + 1;
					if(cpt_sig = 100000)
						then 
							out_sig <= not(out_sig);
							cpt_sig <= (others => '0');
					end if;		
										
		end if;
	end process;
	
	clk_250 <= out_sig;
	
end ar;