/* Generated by Yosys 0.9+2406 (git sha1 2478b28, x86_64-conda_cos6-linux-gnu-gcc 1.23.0.449-a04d0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/root/anaconda3/conda-bld/yosys_1594903755533/work=/usr/local/src/conda/yosys-0.6.0_0013_g2478b28 -fdebug-prefix-map=/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda=/usr/local/src/conda-prefix -fPIC -Os) */

(* top =  1  *)
(* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:31.1-311.10" *)
module AL4S3B_FPGA_top(arnold_clk_o, arnold_rst_o);
  wire \Device_ID(0) ;
  wire \Device_ID(1) ;
  wire \Device_ID(10) ;
  wire \Device_ID(11) ;
  wire \Device_ID(12) ;
  wire \Device_ID(13) ;
  wire \Device_ID(14) ;
  wire \Device_ID(15) ;
  wire \Device_ID(2) ;
  wire \Device_ID(3) ;
  wire \Device_ID(4) ;
  wire \Device_ID(5) ;
  wire \Device_ID(6) ;
  wire \Device_ID(7) ;
  wire \Device_ID(8) ;
  wire \Device_ID(9) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:119.17-119.28" *)
  wire Interrupt_o;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:89.17-89.25" *)
  wire Sys_Clk0;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:90.17-90.29" *)
  wire Sys_Clk0_Rst;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:92.17-92.25" *)
  (* unused_bits = "0" *)
  wire Sys_Clk1;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:93.17-93.29" *)
  wire Sys_Clk1_Rst;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:87.17-87.23" *)
  wire WB_CLK;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:106.17-106.23" *)
  wire WB_RST;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:107.17-107.28" *)
  wire WB_RST_FPGA;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:105.17-105.24" *)
  wire WBs_ACK;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:97.17-97.24" *)
  (* unused_bits = "0" *)
  wire \WBs_ADR(0) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:97.17-97.24" *)
  (* unused_bits = "0" *)
  wire \WBs_ADR(1) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:97.17-97.24" *)
  (* unused_bits = "0" *)
  wire \WBs_ADR(10) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:97.17-97.24" *)
  wire \WBs_ADR(11) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:97.17-97.24" *)
  wire \WBs_ADR(12) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:97.17-97.24" *)
  wire \WBs_ADR(13) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:97.17-97.24" *)
  wire \WBs_ADR(14) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:97.17-97.24" *)
  wire \WBs_ADR(15) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:97.17-97.24" *)
  wire \WBs_ADR(16) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:97.17-97.24" *)
  wire \WBs_ADR(2) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:97.17-97.24" *)
  wire \WBs_ADR(3) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:97.17-97.24" *)
  wire \WBs_ADR(4) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:97.17-97.24" *)
  wire \WBs_ADR(5) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:97.17-97.24" *)
  wire \WBs_ADR(6) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:97.17-97.24" *)
  wire \WBs_ADR(7) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:97.17-97.24" *)
  wire \WBs_ADR(8) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:97.17-97.24" *)
  (* unused_bits = "0" *)
  wire \WBs_ADR(9) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:99.17-99.29" *)
  wire \WBs_BYTE_STB(0) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:99.17-99.29" *)
  wire \WBs_BYTE_STB(1) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:99.17-99.29" *)
  wire \WBs_BYTE_STB(2) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:99.17-99.29" *)
  wire \WBs_BYTE_STB(3) ;
  wire WBs_BYTE_STB_LUT2_I0_1_O;
  wire WBs_BYTE_STB_LUT2_I0_2_O;
  wire WBs_BYTE_STB_LUT2_I0_3_O;
  wire WBs_BYTE_STB_LUT2_I0_O;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:98.17-98.24" *)
  wire WBs_CYC;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:101.17-101.23" *)
  (* unused_bits = "0" *)
  wire WBs_RD;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:103.17-103.27" *)
  wire \WBs_RD_DAT(0) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:103.17-103.27" *)
  wire \WBs_RD_DAT(1) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:103.17-103.27" *)
  wire \WBs_RD_DAT(10) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:103.17-103.27" *)
  wire \WBs_RD_DAT(11) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:103.17-103.27" *)
  wire \WBs_RD_DAT(12) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:103.17-103.27" *)
  wire \WBs_RD_DAT(13) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:103.17-103.27" *)
  wire \WBs_RD_DAT(14) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:103.17-103.27" *)
  wire \WBs_RD_DAT(15) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:103.17-103.27" *)
  wire \WBs_RD_DAT(16) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:103.17-103.27" *)
  wire \WBs_RD_DAT(17) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:103.17-103.27" *)
  wire \WBs_RD_DAT(18) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:103.17-103.27" *)
  wire \WBs_RD_DAT(19) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:103.17-103.27" *)
  wire \WBs_RD_DAT(2) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:103.17-103.27" *)
  wire \WBs_RD_DAT(20) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:103.17-103.27" *)
  wire \WBs_RD_DAT(21) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:103.17-103.27" *)
  wire \WBs_RD_DAT(22) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:103.17-103.27" *)
  wire \WBs_RD_DAT(23) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:103.17-103.27" *)
  wire \WBs_RD_DAT(24) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:103.17-103.27" *)
  wire \WBs_RD_DAT(25) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:103.17-103.27" *)
  wire \WBs_RD_DAT(26) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:103.17-103.27" *)
  wire \WBs_RD_DAT(27) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:103.17-103.27" *)
  wire \WBs_RD_DAT(28) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:103.17-103.27" *)
  wire \WBs_RD_DAT(29) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:103.17-103.27" *)
  wire \WBs_RD_DAT(3) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:103.17-103.27" *)
  wire \WBs_RD_DAT(30) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:103.17-103.27" *)
  wire \WBs_RD_DAT(31) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:103.17-103.27" *)
  wire \WBs_RD_DAT(4) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:103.17-103.27" *)
  wire \WBs_RD_DAT(5) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:103.17-103.27" *)
  wire \WBs_RD_DAT(6) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:103.17-103.27" *)
  wire \WBs_RD_DAT(7) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:103.17-103.27" *)
  wire \WBs_RD_DAT(8) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:103.17-103.27" *)
  wire \WBs_RD_DAT(9) ;
  wire WBs_RD_DAT_LUT2_O_1_I1;
  wire WBs_RD_DAT_LUT2_O_2_I1;
  wire WBs_RD_DAT_LUT2_O_I1;
  wire WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0;
  wire WBs_RD_DAT_LUT3_O_10_I2;
  wire WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0;
  wire WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O_I1;
  wire WBs_RD_DAT_LUT3_O_11_I2;
  wire WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0;
  wire WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0;
  wire WBs_RD_DAT_LUT3_O_12_I2;
  wire WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0;
  wire WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O_I0;
  wire WBs_RD_DAT_LUT3_O_13_I2;
  wire WBs_RD_DAT_LUT3_O_13_I2_LUT3_O_I0;
  wire WBs_RD_DAT_LUT3_O_14_I2;
  wire WBs_RD_DAT_LUT3_O_14_I2_LUT3_O_I0;
  wire WBs_RD_DAT_LUT3_O_15_I2;
  wire WBs_RD_DAT_LUT3_O_15_I2_LUT3_O_I0;
  wire WBs_RD_DAT_LUT3_O_16_I2;
  wire WBs_RD_DAT_LUT3_O_16_I2_LUT3_O_I0;
  wire WBs_RD_DAT_LUT3_O_17_I2;
  wire WBs_RD_DAT_LUT3_O_17_I2_LUT3_O_I0;
  wire WBs_RD_DAT_LUT3_O_18_I2;
  wire WBs_RD_DAT_LUT3_O_19_I2;
  wire WBs_RD_DAT_LUT3_O_19_I2_LUT3_O_I0;
  wire WBs_RD_DAT_LUT3_O_1_I0;
  wire WBs_RD_DAT_LUT3_O_1_I0_LUT2_I0_O;
  wire WBs_RD_DAT_LUT3_O_1_I0_LUT3_O_I0;
  wire WBs_RD_DAT_LUT3_O_1_I2;
  wire WBs_RD_DAT_LUT3_O_1_I2_LUT3_O_I1;
  wire WBs_RD_DAT_LUT3_O_20_I2;
  wire WBs_RD_DAT_LUT3_O_20_I2_LUT3_O_I0;
  wire WBs_RD_DAT_LUT3_O_21_I1;
  wire WBs_RD_DAT_LUT3_O_21_I2;
  wire WBs_RD_DAT_LUT3_O_22_I2;
  wire WBs_RD_DAT_LUT3_O_22_I2_LUT3_O_I0;
  wire WBs_RD_DAT_LUT3_O_2_I2;
  wire WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1;
  wire WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I2;
  wire WBs_RD_DAT_LUT3_O_3_I2;
  wire WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0;
  wire WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O_I0;
  wire WBs_RD_DAT_LUT3_O_4_I2;
  wire WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0;
  wire WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O_I1;
  wire WBs_RD_DAT_LUT3_O_5_I2;
  wire WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0;
  wire WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O_I1;
  wire WBs_RD_DAT_LUT3_O_6_I0;
  wire WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1;
  wire WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O;
  wire WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O;
  wire WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O_I2;
  wire WBs_RD_DAT_LUT3_O_6_I1;
  wire WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0;
  wire WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2;
  wire WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0;
  wire WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1;
  wire WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_I1_O;
  wire WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O_I1;
  wire WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O_I1_LUT3_I1_O;
  wire WBs_RD_DAT_LUT3_O_6_I2;
  wire WBs_RD_DAT_LUT3_O_7_I2;
  wire WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0;
  wire WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O_I0;
  wire WBs_RD_DAT_LUT3_O_8_I2;
  wire WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0;
  wire WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O_I1;
  wire WBs_RD_DAT_LUT3_O_9_I2;
  wire WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0;
  wire WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O_I1;
  wire WBs_RD_DAT_LUT3_O_I2;
  wire WBs_RD_DAT_LUT3_O_I2_LUT3_O_I0;
  wire WBs_RD_DAT_LUT4_O_1_I1;
  wire WBs_RD_DAT_LUT4_O_2_I1;
  wire WBs_RD_DAT_LUT4_O_2_I1_LUT3_O_I0;
  wire WBs_RD_DAT_LUT4_O_3_I1;
  wire WBs_RD_DAT_LUT4_O_3_I1_LUT3_O_I0;
  wire WBs_RD_DAT_LUT4_O_4_I1;
  wire WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0;
  wire WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0;
  wire WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O;
  wire WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0;
  wire WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O;
  wire WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0_O;
  wire WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1_O;
  wire WBs_RD_DAT_LUT4_O_5_I1;
  wire WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0;
  wire WBs_RD_DAT_LUT4_O_I1;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:102.17-102.24" *)
  wire WBs_STB;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:100.17-100.23" *)
  wire WBs_WE;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:104.17-104.27" *)
  wire \WBs_WR_DAT(0) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:104.17-104.27" *)
  wire \WBs_WR_DAT(1) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:104.17-104.27" *)
  wire \WBs_WR_DAT(10) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:104.17-104.27" *)
  wire \WBs_WR_DAT(11) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:104.17-104.27" *)
  wire \WBs_WR_DAT(12) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:104.17-104.27" *)
  wire \WBs_WR_DAT(13) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:104.17-104.27" *)
  wire \WBs_WR_DAT(14) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:104.17-104.27" *)
  wire \WBs_WR_DAT(15) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:104.17-104.27" *)
  wire \WBs_WR_DAT(16) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:104.17-104.27" *)
  wire \WBs_WR_DAT(17) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:104.17-104.27" *)
  wire \WBs_WR_DAT(18) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:104.17-104.27" *)
  wire \WBs_WR_DAT(19) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:104.17-104.27" *)
  wire \WBs_WR_DAT(2) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:104.17-104.27" *)
  wire \WBs_WR_DAT(20) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:104.17-104.27" *)
  wire \WBs_WR_DAT(21) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:104.17-104.27" *)
  wire \WBs_WR_DAT(22) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:104.17-104.27" *)
  wire \WBs_WR_DAT(23) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:104.17-104.27" *)
  wire \WBs_WR_DAT(24) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:104.17-104.27" *)
  wire \WBs_WR_DAT(25) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:104.17-104.27" *)
  wire \WBs_WR_DAT(26) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:104.17-104.27" *)
  wire \WBs_WR_DAT(27) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:104.17-104.27" *)
  wire \WBs_WR_DAT(28) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:104.17-104.27" *)
  wire \WBs_WR_DAT(29) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:104.17-104.27" *)
  wire \WBs_WR_DAT(3) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:104.17-104.27" *)
  wire \WBs_WR_DAT(30) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:104.17-104.27" *)
  wire \WBs_WR_DAT(31) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:104.17-104.27" *)
  wire \WBs_WR_DAT(4) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:104.17-104.27" *)
  wire \WBs_WR_DAT(5) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:104.17-104.27" *)
  wire \WBs_WR_DAT(6) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:104.17-104.27" *)
  wire \WBs_WR_DAT(7) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:104.17-104.27" *)
  wire \WBs_WR_DAT(8) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:104.17-104.27" *)
  wire \WBs_WR_DAT(9) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:75.11-75.23" *)
  output arnold_clk_o;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:76.11-76.23" *)
  output arnold_rst_o;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire arnold_rst_o_dffc_Q_D;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:197.32-197.43" *)
  wire interrupt_o;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:115.11-115.16" *)
  wire reset;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:200.35-200.46" *)
  (* unused_bits = "0" *)
  wire signature_o;
  (* hdlname = "u_AL4S3B_FPGA_IP WB_CLK" *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:110.17-110.23" *)
  wire \u_AL4S3B_FPGA_IP.WB_CLK ;
  (* hdlname = "u_AL4S3B_FPGA_IP WB_RST" *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:111.17-111.23" *)
  wire \u_AL4S3B_FPGA_IP.WB_RST ;
  (* hdlname = "u_AL4S3B_FPGA_IP WBs_ACK" *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:113.17-113.24" *)
  wire \u_AL4S3B_FPGA_IP.WBs_ACK ;
  (* hdlname = "u_AL4S3B_FPGA_IP WBs_ACK_FPGA_Reg" *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:159.17-159.33" *)
  wire \u_AL4S3B_FPGA_IP.WBs_ACK_FPGA_Reg ;
  (* hdlname = "u_AL4S3B_FPGA_IP WBs_ACK_QL_Reserved" *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:160.17-160.36" *)
  wire \u_AL4S3B_FPGA_IP.WBs_ACK_QL_Reserved ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:103.17-103.24" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.WBs_ADR(0) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:103.17-103.24" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.WBs_ADR(1) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:103.17-103.24" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.WBs_ADR(10) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:103.17-103.24" *)
  wire \u_AL4S3B_FPGA_IP.WBs_ADR(11) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:103.17-103.24" *)
  wire \u_AL4S3B_FPGA_IP.WBs_ADR(12) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:103.17-103.24" *)
  wire \u_AL4S3B_FPGA_IP.WBs_ADR(13) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:103.17-103.24" *)
  wire \u_AL4S3B_FPGA_IP.WBs_ADR(14) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:103.17-103.24" *)
  wire \u_AL4S3B_FPGA_IP.WBs_ADR(15) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:103.17-103.24" *)
  wire \u_AL4S3B_FPGA_IP.WBs_ADR(16) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:103.17-103.24" *)
  wire \u_AL4S3B_FPGA_IP.WBs_ADR(2) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:103.17-103.24" *)
  wire \u_AL4S3B_FPGA_IP.WBs_ADR(3) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:103.17-103.24" *)
  wire \u_AL4S3B_FPGA_IP.WBs_ADR(4) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:103.17-103.24" *)
  wire \u_AL4S3B_FPGA_IP.WBs_ADR(5) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:103.17-103.24" *)
  wire \u_AL4S3B_FPGA_IP.WBs_ADR(6) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:103.17-103.24" *)
  wire \u_AL4S3B_FPGA_IP.WBs_ADR(7) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:103.17-103.24" *)
  wire \u_AL4S3B_FPGA_IP.WBs_ADR(8) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:103.17-103.24" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.WBs_ADR(9) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:105.17-105.29" *)
  wire \u_AL4S3B_FPGA_IP.WBs_BYTE_STB(0) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:105.17-105.29" *)
  wire \u_AL4S3B_FPGA_IP.WBs_BYTE_STB(1) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:105.17-105.29" *)
  wire \u_AL4S3B_FPGA_IP.WBs_BYTE_STB(2) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:105.17-105.29" *)
  wire \u_AL4S3B_FPGA_IP.WBs_BYTE_STB(3) ;
  (* hdlname = "u_AL4S3B_FPGA_IP WBs_CYC" *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:104.17-104.24" *)
  wire \u_AL4S3B_FPGA_IP.WBs_CYC ;
  wire \u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I0_O ;
  (* hdlname = "u_AL4S3B_FPGA_IP WBs_RD" *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:107.17-107.23" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RD ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:112.17-112.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RD_DAT(0) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:112.17-112.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RD_DAT(1) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:112.17-112.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RD_DAT(10) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:112.17-112.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RD_DAT(11) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:112.17-112.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RD_DAT(12) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:112.17-112.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RD_DAT(13) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:112.17-112.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RD_DAT(14) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:112.17-112.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RD_DAT(15) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:112.17-112.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RD_DAT(16) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:112.17-112.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RD_DAT(17) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:112.17-112.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RD_DAT(18) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:112.17-112.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RD_DAT(19) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:112.17-112.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RD_DAT(2) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:112.17-112.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RD_DAT(20) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:112.17-112.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RD_DAT(21) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:112.17-112.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RD_DAT(22) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:112.17-112.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RD_DAT(23) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:112.17-112.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RD_DAT(24) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:112.17-112.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RD_DAT(25) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:112.17-112.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RD_DAT(26) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:112.17-112.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RD_DAT(27) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:112.17-112.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RD_DAT(28) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:112.17-112.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RD_DAT(29) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:112.17-112.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RD_DAT(3) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:112.17-112.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RD_DAT(30) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:112.17-112.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RD_DAT(31) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:112.17-112.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RD_DAT(4) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:112.17-112.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RD_DAT(5) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:112.17-112.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RD_DAT(6) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:112.17-112.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RD_DAT(7) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:112.17-112.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RD_DAT(8) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:112.17-112.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RD_DAT(9) ;
  (* hdlname = "u_AL4S3B_FPGA_IP WBs_STB" *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:108.17-108.24" *)
  wire \u_AL4S3B_FPGA_IP.WBs_STB ;
  (* hdlname = "u_AL4S3B_FPGA_IP WBs_WE" *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:106.17-106.23" *)
  wire \u_AL4S3B_FPGA_IP.WBs_WE ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:109.17-109.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_WR_DAT(0) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:109.17-109.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_WR_DAT(1) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:109.17-109.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_WR_DAT(10) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:109.17-109.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_WR_DAT(11) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:109.17-109.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_WR_DAT(12) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:109.17-109.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_WR_DAT(13) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:109.17-109.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_WR_DAT(14) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:109.17-109.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_WR_DAT(15) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:109.17-109.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_WR_DAT(16) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:109.17-109.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_WR_DAT(17) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:109.17-109.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_WR_DAT(18) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:109.17-109.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_WR_DAT(19) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:109.17-109.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_WR_DAT(2) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:109.17-109.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_WR_DAT(20) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:109.17-109.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_WR_DAT(21) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:109.17-109.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_WR_DAT(22) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:109.17-109.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_WR_DAT(23) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:109.17-109.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_WR_DAT(24) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:109.17-109.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_WR_DAT(25) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:109.17-109.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_WR_DAT(26) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:109.17-109.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_WR_DAT(27) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:109.17-109.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_WR_DAT(28) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:109.17-109.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_WR_DAT(29) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:109.17-109.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_WR_DAT(3) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:109.17-109.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_WR_DAT(30) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:109.17-109.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_WR_DAT(31) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:109.17-109.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_WR_DAT(4) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:109.17-109.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_WR_DAT(5) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:109.17-109.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_WR_DAT(6) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:109.17-109.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_WR_DAT(7) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:109.17-109.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_WR_DAT(8) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:109.17-109.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_WR_DAT(9) ;
  (* hdlname = "u_AL4S3B_FPGA_IP arnold_clk_o" *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:121.11-121.23" *)
  wire \u_AL4S3B_FPGA_IP.arnold_clk_o ;
  (* hdlname = "u_AL4S3B_FPGA_IP arnold_rst_o" *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:122.11-122.23" *)
  wire \u_AL4S3B_FPGA_IP.arnold_rst_o ;
  (* hdlname = "u_AL4S3B_FPGA_IP clk_12mhz" *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:168.9-168.18" *)
  wire \u_AL4S3B_FPGA_IP.clk_12mhz ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:172.17-172.23" *)
  wire \u_AL4S3B_FPGA_IP.clkdiv(0) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:172.17-172.23" *)
  wire \u_AL4S3B_FPGA_IP.clkdiv(1) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:172.17-172.23" *)
  wire \u_AL4S3B_FPGA_IP.clkdiv(10) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:172.17-172.23" *)
  wire \u_AL4S3B_FPGA_IP.clkdiv(11) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:172.17-172.23" *)
  wire \u_AL4S3B_FPGA_IP.clkdiv(12) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:172.17-172.23" *)
  wire \u_AL4S3B_FPGA_IP.clkdiv(13) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:172.17-172.23" *)
  wire \u_AL4S3B_FPGA_IP.clkdiv(14) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:172.17-172.23" *)
  wire \u_AL4S3B_FPGA_IP.clkdiv(15) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:172.17-172.23" *)
  wire \u_AL4S3B_FPGA_IP.clkdiv(16) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:172.17-172.23" *)
  wire \u_AL4S3B_FPGA_IP.clkdiv(17) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:172.17-172.23" *)
  wire \u_AL4S3B_FPGA_IP.clkdiv(18) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:172.17-172.23" *)
  wire \u_AL4S3B_FPGA_IP.clkdiv(19) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:172.17-172.23" *)
  wire \u_AL4S3B_FPGA_IP.clkdiv(2) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:172.17-172.23" *)
  wire \u_AL4S3B_FPGA_IP.clkdiv(20) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:172.17-172.23" *)
  wire \u_AL4S3B_FPGA_IP.clkdiv(21) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:172.17-172.23" *)
  wire \u_AL4S3B_FPGA_IP.clkdiv(22) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:172.17-172.23" *)
  wire \u_AL4S3B_FPGA_IP.clkdiv(23) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:172.17-172.23" *)
  wire \u_AL4S3B_FPGA_IP.clkdiv(24) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:172.17-172.23" *)
  wire \u_AL4S3B_FPGA_IP.clkdiv(25) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:172.17-172.23" *)
  wire \u_AL4S3B_FPGA_IP.clkdiv(26) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:172.17-172.23" *)
  wire \u_AL4S3B_FPGA_IP.clkdiv(27) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:172.17-172.23" *)
  wire \u_AL4S3B_FPGA_IP.clkdiv(28) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:172.17-172.23" *)
  wire \u_AL4S3B_FPGA_IP.clkdiv(29) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:172.17-172.23" *)
  wire \u_AL4S3B_FPGA_IP.clkdiv(3) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:172.17-172.23" *)
  wire \u_AL4S3B_FPGA_IP.clkdiv(30) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:172.17-172.23" *)
  wire \u_AL4S3B_FPGA_IP.clkdiv(31) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:172.17-172.23" *)
  wire \u_AL4S3B_FPGA_IP.clkdiv(4) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:172.17-172.23" *)
  wire \u_AL4S3B_FPGA_IP.clkdiv(5) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:172.17-172.23" *)
  wire \u_AL4S3B_FPGA_IP.clkdiv(6) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:172.17-172.23" *)
  wire \u_AL4S3B_FPGA_IP.clkdiv(7) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:172.17-172.23" *)
  wire \u_AL4S3B_FPGA_IP.clkdiv(8) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:172.17-172.23" *)
  wire \u_AL4S3B_FPGA_IP.clkdiv(9) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:171.17-171.24" *)
  wire \u_AL4S3B_FPGA_IP.control(0) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:171.17-171.24" *)
  wire \u_AL4S3B_FPGA_IP.control(1) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:171.17-171.24" *)
  wire \u_AL4S3B_FPGA_IP.control(10) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:171.17-171.24" *)
  wire \u_AL4S3B_FPGA_IP.control(11) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:171.17-171.24" *)
  wire \u_AL4S3B_FPGA_IP.control(12) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:171.17-171.24" *)
  wire \u_AL4S3B_FPGA_IP.control(13) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:171.17-171.24" *)
  wire \u_AL4S3B_FPGA_IP.control(14) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:171.17-171.24" *)
  wire \u_AL4S3B_FPGA_IP.control(15) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:171.17-171.24" *)
  wire \u_AL4S3B_FPGA_IP.control(16) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:171.17-171.24" *)
  wire \u_AL4S3B_FPGA_IP.control(17) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:171.17-171.24" *)
  wire \u_AL4S3B_FPGA_IP.control(18) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:171.17-171.24" *)
  wire \u_AL4S3B_FPGA_IP.control(19) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:171.17-171.24" *)
  wire \u_AL4S3B_FPGA_IP.control(2) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:171.17-171.24" *)
  wire \u_AL4S3B_FPGA_IP.control(20) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:171.17-171.24" *)
  wire \u_AL4S3B_FPGA_IP.control(21) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:171.17-171.24" *)
  wire \u_AL4S3B_FPGA_IP.control(22) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:171.17-171.24" *)
  wire \u_AL4S3B_FPGA_IP.control(23) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:171.17-171.24" *)
  wire \u_AL4S3B_FPGA_IP.control(24) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:171.17-171.24" *)
  wire \u_AL4S3B_FPGA_IP.control(25) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:171.17-171.24" *)
  wire \u_AL4S3B_FPGA_IP.control(26) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:171.17-171.24" *)
  wire \u_AL4S3B_FPGA_IP.control(27) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:171.17-171.24" *)
  wire \u_AL4S3B_FPGA_IP.control(28) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:171.17-171.24" *)
  wire \u_AL4S3B_FPGA_IP.control(29) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:171.17-171.24" *)
  wire \u_AL4S3B_FPGA_IP.control(3) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:171.17-171.24" *)
  wire \u_AL4S3B_FPGA_IP.control(30) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:171.17-171.24" *)
  wire \u_AL4S3B_FPGA_IP.control(31) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:171.17-171.24" *)
  wire \u_AL4S3B_FPGA_IP.control(4) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:171.17-171.24" *)
  wire \u_AL4S3B_FPGA_IP.control(5) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:171.17-171.24" *)
  wire \u_AL4S3B_FPGA_IP.control(6) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:171.17-171.24" *)
  wire \u_AL4S3B_FPGA_IP.control(7) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:171.17-171.24" *)
  wire \u_AL4S3B_FPGA_IP.control(8) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:171.17-171.24" *)
  wire \u_AL4S3B_FPGA_IP.control(9) ;
  (* hdlname = "u_AL4S3B_FPGA_IP interrupt_o" *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:124.17-124.28" *)
  wire \u_AL4S3B_FPGA_IP.interrupt_o ;
  (* hdlname = "u_AL4S3B_FPGA_IP reset_i" *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:118.10-118.17" *)
  wire \u_AL4S3B_FPGA_IP.reset_i ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:115.19-115.30" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.signature_o(0) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:115.19-115.30" *)
  wire \u_AL4S3B_FPGA_IP.signature_o(1) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:115.19-115.30" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.signature_o(10) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:115.19-115.30" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.signature_o(11) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:115.19-115.30" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.signature_o(12) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:115.19-115.30" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.signature_o(13) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:115.19-115.30" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.signature_o(14) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:115.19-115.30" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.signature_o(15) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:115.19-115.30" *)
  wire \u_AL4S3B_FPGA_IP.signature_o(16) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:115.19-115.30" *)
  wire \u_AL4S3B_FPGA_IP.signature_o(17) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:115.19-115.30" *)
  wire \u_AL4S3B_FPGA_IP.signature_o(18) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:115.19-115.30" *)
  wire \u_AL4S3B_FPGA_IP.signature_o(19) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:115.19-115.30" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.signature_o(2) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:115.19-115.30" *)
  wire \u_AL4S3B_FPGA_IP.signature_o(20) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:115.19-115.30" *)
  wire \u_AL4S3B_FPGA_IP.signature_o(21) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:115.19-115.30" *)
  wire \u_AL4S3B_FPGA_IP.signature_o(22) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:115.19-115.30" *)
  wire \u_AL4S3B_FPGA_IP.signature_o(23) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:115.19-115.30" *)
  wire \u_AL4S3B_FPGA_IP.signature_o(24) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:115.19-115.30" *)
  wire \u_AL4S3B_FPGA_IP.signature_o(25) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:115.19-115.30" *)
  wire \u_AL4S3B_FPGA_IP.signature_o(26) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:115.19-115.30" *)
  wire \u_AL4S3B_FPGA_IP.signature_o(27) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:115.19-115.30" *)
  wire \u_AL4S3B_FPGA_IP.signature_o(28) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:115.19-115.30" *)
  wire \u_AL4S3B_FPGA_IP.signature_o(29) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:115.19-115.30" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.signature_o(3) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:115.19-115.30" *)
  wire \u_AL4S3B_FPGA_IP.signature_o(30) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:115.19-115.30" *)
  wire \u_AL4S3B_FPGA_IP.signature_o(31) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:115.19-115.30" *)
  wire \u_AL4S3B_FPGA_IP.signature_o(4) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:115.19-115.30" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.signature_o(5) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:115.19-115.30" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.signature_o(6) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:115.19-115.30" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.signature_o(7) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:115.19-115.30" *)
  wire \u_AL4S3B_FPGA_IP.signature_o(8) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:115.19-115.30" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.signature_o(9) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:122.32-122.44|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:306.34-321.66" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(0) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:122.32-122.44|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:306.34-321.66" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(1) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:122.32-122.44|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:306.34-321.66" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(2) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:123.32-123.48|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:306.34-321.66" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt(0) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:123.32-123.48|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:306.34-321.66" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt(1) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:123.32-123.48|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:306.34-321.66" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt(2) ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_AL4S3B_FPGA_QL_Reserved Default_State" *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:119.32-119.45|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:306.34-321.66" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_AL4S3B_FPGA_QL_Reserved Default_State_nxt" *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:120.32-120.49|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:306.34-321.66" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_AL4S3B_FPGA_QL_Reserved WBs_ACK_i" *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:81.26-81.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:306.34-321.66" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_AL4S3B_FPGA_QL_Reserved WBs_ACK_o" *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:82.26-82.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:306.34-321.66" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3_I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:142.1-157.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:306.34-321.66" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:74.26-74.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:306.34-321.66" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ADR_i(0) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:74.26-74.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:306.34-321.66" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ADR_i(1) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:74.26-74.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:306.34-321.66" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ADR_i(2) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:74.26-74.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:306.34-321.66" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ADR_i(3) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:74.26-74.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:306.34-321.66" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ADR_i(4) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:74.26-74.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:306.34-321.66" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ADR_i(5) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:74.26-74.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:306.34-321.66" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ADR_i(6) ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_AL4S3B_FPGA_QL_Reserved WBs_CLK_i" *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:78.26-78.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:306.34-321.66" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_AL4S3B_FPGA_QL_Reserved WBs_CYC_i" *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:76.26-76.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:306.34-321.66" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CYC_i ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_AL4S3B_FPGA_QL_Reserved WBs_RST_i" *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:79.26-79.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:306.34-321.66" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_AL4S3B_FPGA_QL_Reserved WBs_STB_i" *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:77.26-77.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:306.34-321.66" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_STB_i ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:126.27-126.34|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(0) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:126.27-126.34|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(1) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:126.27-126.34|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(10) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:126.27-126.34|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(11) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:126.27-126.34|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(12) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:126.27-126.34|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(13) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:126.27-126.34|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(14) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:126.27-126.34|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(15) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:126.27-126.34|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(16) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:126.27-126.34|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(17) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:126.27-126.34|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(18) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:126.27-126.34|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(19) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:126.27-126.34|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(2) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:126.27-126.34|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(20) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:126.27-126.34|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(21) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:126.27-126.34|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(22) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:126.27-126.34|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(23) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:126.27-126.34|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(24) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:126.27-126.34|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(25) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:126.27-126.34|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(26) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:126.27-126.34|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(27) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:126.27-126.34|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(28) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:126.27-126.34|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(29) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:126.27-126.34|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(3) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:126.27-126.34|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(30) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:126.27-126.34|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(31) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:126.27-126.34|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(4) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:126.27-126.34|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(5) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:126.27-126.34|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(6) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:126.27-126.34|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(7) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:126.27-126.34|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(8) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:126.27-126.34|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(9) ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_AL4S3B_FPGA_Registers WBs_ACK_o" *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:90.26-90.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_AL4S3B_FPGA_Registers WBs_ACK_o_nxt" *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:146.16-146.29|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:81.26-81.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(0) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:81.26-81.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(1) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:81.26-81.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(2) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:81.26-81.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(3) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:81.26-81.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(4) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:81.26-81.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(5) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:81.26-81.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(6) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:83.26-83.40|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i(0) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:83.26-83.40|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i(1) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:83.26-83.40|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i(2) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:83.26-83.40|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i(3) ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_AL4S3B_FPGA_Registers WBs_CLK_i" *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:87.26-87.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_CLK_i ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:86.26-86.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(0) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:86.26-86.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(1) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:86.26-86.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(10) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:86.26-86.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(11) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:86.26-86.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(12) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:86.26-86.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(13) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:86.26-86.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(14) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:86.26-86.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(15) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:86.26-86.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(16) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:86.26-86.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(17) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:86.26-86.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(18) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:86.26-86.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(19) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:86.26-86.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(2) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:86.26-86.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(20) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:86.26-86.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(21) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:86.26-86.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(22) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:86.26-86.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(23) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:86.26-86.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(24) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:86.26-86.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(25) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:86.26-86.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(26) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:86.26-86.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(27) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:86.26-86.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(28) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:86.26-86.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(29) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:86.26-86.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(3) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:86.26-86.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(30) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:86.26-86.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(31) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:86.26-86.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(4) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:86.26-86.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(5) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:86.26-86.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(6) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:86.26-86.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(7) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:86.26-86.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(8) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:86.26-86.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(9) ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_AL4S3B_FPGA_Registers WBs_RST_i" *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:88.26-88.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_AL4S3B_FPGA_Registers WBs_STB_i" *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:85.26-85.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_STB_i ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_AL4S3B_FPGA_Registers WBs_WE_i" *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:84.26-84.34|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1_O ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_O ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1_O ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_O ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1_O ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_O ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_AL4S3B_FPGA_Registers arnold_reset_i" *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:94.19-94.33|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.arnold_reset_i ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:93.19-93.27|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(0) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:93.19-93.27|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(1) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:93.19-93.27|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(10) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:93.19-93.27|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(11) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:93.19-93.27|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(12) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:93.19-93.27|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(13) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:93.19-93.27|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(14) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:93.19-93.27|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(15) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:93.19-93.27|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(16) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:93.19-93.27|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(17) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:93.19-93.27|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(18) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:93.19-93.27|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(19) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:93.19-93.27|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(2) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:93.19-93.27|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(20) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:93.19-93.27|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(21) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:93.19-93.27|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(22) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:93.19-93.27|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(23) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:93.19-93.27|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(24) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:93.19-93.27|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(25) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:93.19-93.27|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(26) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:93.19-93.27|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(27) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:93.19-93.27|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(28) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:93.19-93.27|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(29) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:93.19-93.27|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(3) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:93.19-93.27|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(30) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:93.19-93.27|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(31) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:93.19-93.27|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(4) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:93.19-93.27|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(5) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:93.19-93.27|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(6) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:93.19-93.27|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(7) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:93.19-93.27|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(8) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:93.19-93.27|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(9) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:141.20-141.30|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(0) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:141.20-141.30|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(1) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:141.20-141.30|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(10) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:141.20-141.30|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(11) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:141.20-141.30|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(12) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:141.20-141.30|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(13) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:141.20-141.30|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(14) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:141.20-141.30|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(15) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:141.20-141.30|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(16) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:141.20-141.30|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(17) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:141.20-141.30|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(18) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:141.20-141.30|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(19) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:141.20-141.30|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(2) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:141.20-141.30|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(20) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:141.20-141.30|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(21) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:141.20-141.30|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(22) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:141.20-141.30|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(23) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:141.20-141.30|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(24) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:141.20-141.30|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(25) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:141.20-141.30|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(26) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:141.20-141.30|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(27) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:141.20-141.30|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(28) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:141.20-141.30|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(29) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:141.20-141.30|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(3) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:141.20-141.30|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(30) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:141.20-141.30|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(31) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:141.20-141.30|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(4) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:141.20-141.30|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(5) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:141.20-141.30|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(6) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:141.20-141.30|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(7) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:141.20-141.30|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(8) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:141.20-141.30|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(9) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_10_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_11_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_12_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_13_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_14_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_15_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_16_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_17_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_18_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_19_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_1_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_20_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_21_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_22_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_24_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_25_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_26_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_27_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_29_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_2_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_30_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_3_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_4_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_5_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_6_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_7_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_8_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:92.19-92.28|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(0) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:92.19-92.28|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(1) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:92.19-92.28|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(10) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:92.19-92.28|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(11) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:92.19-92.28|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(12) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:92.19-92.28|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(13) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:92.19-92.28|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(14) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:92.19-92.28|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(15) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:92.19-92.28|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(16) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:92.19-92.28|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(17) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:92.19-92.28|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(18) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:92.19-92.28|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(19) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:92.19-92.28|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(2) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:92.19-92.28|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(20) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:92.19-92.28|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(21) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:92.19-92.28|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(22) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:92.19-92.28|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(23) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:92.19-92.28|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(24) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:92.19-92.28|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(25) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:92.19-92.28|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(26) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:92.19-92.28|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(27) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:92.19-92.28|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(28) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:92.19-92.28|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(29) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:92.19-92.28|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(3) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:92.19-92.28|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(30) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:92.19-92.28|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(31) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:92.19-92.28|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(4) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:92.19-92.28|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(5) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:92.19-92.28|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(6) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:92.19-92.28|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(7) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:92.19-92.28|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(8) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:92.19-92.28|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(9) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:140.20-140.31|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(0) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:140.20-140.31|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(1) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:140.20-140.31|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(10) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:140.20-140.31|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(11) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:140.20-140.31|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(12) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:140.20-140.31|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(13) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:140.20-140.31|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(14) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:140.20-140.31|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(15) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:140.20-140.31|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(16) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:140.20-140.31|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(17) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:140.20-140.31|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(18) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:140.20-140.31|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(19) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:140.20-140.31|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(2) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:140.20-140.31|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(20) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:140.20-140.31|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(21) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:140.20-140.31|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(22) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:140.20-140.31|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(23) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:140.20-140.31|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(24) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:140.20-140.31|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(25) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:140.20-140.31|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(26) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:140.20-140.31|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(27) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:140.20-140.31|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(28) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:140.20-140.31|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(29) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:140.20-140.31|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(3) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:140.20-140.31|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(30) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:140.20-140.31|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(31) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:140.20-140.31|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(4) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:140.20-140.31|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(5) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:140.20-140.31|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(6) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:140.20-140.31|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(7) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:140.20-140.31|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(8) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:140.20-140.31|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(9) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_10_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_11_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_12_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_13_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_14_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_15_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_16_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_17_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_18_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_19_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_1_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_20_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_21_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_22_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_24_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_25_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_26_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_27_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_28_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_29_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_2_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_3_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_4_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_5_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_6_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_7_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_8_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_AL4S3B_FPGA_Registers interrupt_o" *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:96.21-96.32|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.interrupt_o ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:139.20-139.31|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(0) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:139.20-139.31|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(1) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:139.20-139.31|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(10) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:139.20-139.31|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(11) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:139.20-139.31|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(12) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:139.20-139.31|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(13) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:139.20-139.31|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(14) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:139.20-139.31|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(15) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:139.20-139.31|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(2) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:139.20-139.31|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(3) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:139.20-139.31|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(4) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:139.20-139.31|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(5) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:139.20-139.31|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(6) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:139.20-139.31|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(7) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:139.20-139.31|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(8) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:139.20-139.31|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(9) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_10_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_11_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_12_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_13_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_14_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_15_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_1_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_2_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_3_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_4_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_5_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_6_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_7_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_8_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:101.26-101.37|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(0) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:101.26-101.37|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(1) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:101.26-101.37|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(10) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:101.26-101.37|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(11) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:101.26-101.37|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(12) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:101.26-101.37|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(13) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:101.26-101.37|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(14) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:101.26-101.37|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(15) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:101.26-101.37|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(16) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:101.26-101.37|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(17) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:101.26-101.37|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(18) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:101.26-101.37|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(19) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:101.26-101.37|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(2) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:101.26-101.37|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(20) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:101.26-101.37|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(21) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:101.26-101.37|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(22) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:101.26-101.37|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(23) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:101.26-101.37|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(24) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:101.26-101.37|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(25) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:101.26-101.37|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(26) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:101.26-101.37|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(27) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:101.26-101.37|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(28) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:101.26-101.37|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(29) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:101.26-101.37|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(3) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:101.26-101.37|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(30) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:101.26-101.37|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(31) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:101.26-101.37|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(4) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:101.26-101.37|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(5) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:101.26-101.37|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(6) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:101.26-101.37|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(7) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:101.26-101.37|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(8) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:101.26-101.37|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(9) ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_arnold_controller arnold_clk_o" *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:34.17-34.29|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.arnold_clk_o ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_arnold_controller arnold_rst_o" *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:35.17-35.29|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.arnold_rst_o ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_arnold_controller clk" *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:28.17-28.20|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clk ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:32.17-32.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(0) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:32.17-32.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(1) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:32.17-32.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(10) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:32.17-32.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(11) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:32.17-32.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(12) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:32.17-32.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(13) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:32.17-32.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(14) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:32.17-32.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(15) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:32.17-32.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(16) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:32.17-32.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(17) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:32.17-32.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(18) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:32.17-32.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(19) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:32.17-32.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(2) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:32.17-32.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(20) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:32.17-32.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(21) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:32.17-32.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(22) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:32.17-32.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(23) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:32.17-32.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(24) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:32.17-32.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(25) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:32.17-32.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(26) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:32.17-32.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(27) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:32.17-32.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(28) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:32.17-32.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(29) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:32.17-32.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(3) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:32.17-32.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(30) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:32.17-32.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(31) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:32.17-32.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(4) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:32.17-32.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(5) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:32.17-32.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(6) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:32.17-32.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(7) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:32.17-32.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(8) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:32.17-32.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(9) ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_arnold_controller clkout" *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:38.17-38.23|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2 ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2 ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3 ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2 ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I3 ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2 ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2 ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2 ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2 ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2 ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2 ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2 ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2 ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2 ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT3_I0_O ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2 ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2 ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_O ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_dffc_Q_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:31.17-31.26|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(0) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:31.17-31.26|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(1) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:31.17-31.26|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(10) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:31.17-31.26|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(11) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:31.17-31.26|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(12) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:31.17-31.26|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(13) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:31.17-31.26|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(14) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:31.17-31.26|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(15) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:31.17-31.26|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(16) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:31.17-31.26|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(17) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:31.17-31.26|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(18) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:31.17-31.26|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(19) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:31.17-31.26|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(2) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:31.17-31.26|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(20) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:31.17-31.26|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(21) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:31.17-31.26|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(22) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:31.17-31.26|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(23) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:31.17-31.26|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(24) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:31.17-31.26|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(25) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:31.17-31.26|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(26) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:31.17-31.26|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(27) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:31.17-31.26|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(28) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:31.17-31.26|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(29) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:31.17-31.26|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(3) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:31.17-31.26|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(30) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:31.17-31.26|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(31) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:31.17-31.26|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(4) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:31.17-31.26|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(5) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:31.17-31.26|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(6) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:31.17-31.26|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(7) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:31.17-31.26|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(8) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:31.17-31.26|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(9) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:37.17-37.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(0) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:37.17-37.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(1) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:37.17-37.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(10) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:37.17-37.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(11) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:37.17-37.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(12) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:37.17-37.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(13) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:37.17-37.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(14) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:37.17-37.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(15) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:37.17-37.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(16) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:37.17-37.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(17) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:37.17-37.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(18) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:37.17-37.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(19) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:37.17-37.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(2) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:37.17-37.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(20) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:37.17-37.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(21) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:37.17-37.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(22) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:37.17-37.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(23) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:37.17-37.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(24) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:37.17-37.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(25) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:37.17-37.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(26) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:37.17-37.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(27) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:37.17-37.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(28) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:37.17-37.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(29) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:37.17-37.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(3) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:37.17-37.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(30) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:37.17-37.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(31) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:37.17-37.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(4) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:37.17-37.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(5) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:37.17-37.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(6) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:37.17-37.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(7) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:37.17-37.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(8) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:37.17-37.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(9) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D_LUT3_O_I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D_LUT3_O_I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O_I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O_I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_15_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D_LUT3_O_I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D_LUT3_O_I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2 ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3_O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O_I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_1_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O_I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O_I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O_I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O_I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O_I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O_I3 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_26_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O_I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O_I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O_I3 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_30_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_3_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O_I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_6_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D_LUT3_O_I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D_LUT3_O_I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2 ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3_O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3 ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_arnold_controller rst" *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:29.17-29.20|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.rst ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:131.32-131.53" *)
  wire u_gclkbuff_reset_A;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:117.11-117.25" *)
  wire usb_pu_cntrl_o;
  logic_0 _0_ (
    .a(\Device_ID(0) )
  );
  (* keep = 32'd1 *)
  outpad _1_ (
    .A(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout ),
    .P(arnold_clk_o)
  );
  (* keep = 32'd1 *)
  outpad _2_ (
    .A(\u_AL4S3B_FPGA_IP.arnold_rst_o ),
    .P(arnold_rst_o)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101" *)
  LUT2 #(
    .INIT(4'he)
  ) WB_RST_LUT2_I0 (
    .I0(WB_RST),
    .I1(Sys_Clk0_Rst),
    .O(u_gclkbuff_reset_A)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101" *)
  LUT2 #(
    .INIT(4'h8)
  ) WBs_BYTE_STB_LUT2_I0 (
    .I0(\WBs_BYTE_STB(2) ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O ),
    .O(WBs_BYTE_STB_LUT2_I0_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101" *)
  LUT2 #(
    .INIT(4'h8)
  ) WBs_BYTE_STB_LUT2_I0_1 (
    .I0(\WBs_BYTE_STB(3) ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O ),
    .O(WBs_BYTE_STB_LUT2_I0_1_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101" *)
  LUT2 #(
    .INIT(4'h8)
  ) WBs_BYTE_STB_LUT2_I0_2 (
    .I0(\WBs_BYTE_STB(2) ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O ),
    .O(WBs_BYTE_STB_LUT2_I0_2_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101" *)
  LUT2 #(
    .INIT(4'h8)
  ) WBs_BYTE_STB_LUT2_I0_3 (
    .I0(\WBs_BYTE_STB(3) ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O ),
    .O(WBs_BYTE_STB_LUT2_I0_3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101" *)
  LUT2 #(
    .INIT(4'h7)
  ) WBs_RD_DAT_LUT2_O (
    .I0(WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O),
    .I1(WBs_RD_DAT_LUT2_O_I1),
    .O(\WBs_RD_DAT(17) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101" *)
  LUT2 #(
    .INIT(4'h7)
  ) WBs_RD_DAT_LUT2_O_1 (
    .I0(WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O),
    .I1(WBs_RD_DAT_LUT2_O_1_I1),
    .O(\WBs_RD_DAT(22) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123" *)
  LUT4 #(
    .INIT(16'h0777)
  ) WBs_RD_DAT_LUT2_O_1_I1_LUT4_O (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(22) ),
    .I1(WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1_O),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(22) ),
    .I3(WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0_O),
    .O(WBs_RD_DAT_LUT2_O_1_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101" *)
  LUT2 #(
    .INIT(4'h2)
  ) WBs_RD_DAT_LUT2_O_2 (
    .I0(WBs_RD_DAT_LUT3_O_1_I0_LUT2_I0_O),
    .I1(WBs_RD_DAT_LUT2_O_2_I1),
    .O(\WBs_RD_DAT(24) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123" *)
  LUT4 #(
    .INIT(16'h0777)
  ) WBs_RD_DAT_LUT2_O_2_I1_LUT4_O (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(24) ),
    .I1(WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1_O),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(24) ),
    .I3(WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0_O),
    .O(WBs_RD_DAT_LUT2_O_2_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h02a)
  ) WBs_RD_DAT_LUT2_O_I1_LUT3_O (
    .I0(WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0),
    .I1(WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1_O),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(17) ),
    .O(WBs_RD_DAT_LUT2_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123" *)
  LUT4 #(
    .INIT(16'h0777)
  ) WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(17) ),
    .I1(WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0_O),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(14) ),
    .I3(WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_I1_O),
    .O(WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h057)
  ) WBs_RD_DAT_LUT3_O (
    .I0(WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O),
    .I1(\u_AL4S3B_FPGA_IP.WBs_ADR(11) ),
    .I2(WBs_RD_DAT_LUT3_O_I2),
    .O(\WBs_RD_DAT(31) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h002)
  ) WBs_RD_DAT_LUT3_O_1 (
    .I0(WBs_RD_DAT_LUT3_O_1_I0),
    .I1(WBs_RD_DAT_LUT3_O_6_I0),
    .I2(WBs_RD_DAT_LUT3_O_1_I2),
    .O(\WBs_RD_DAT(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h057)
  ) WBs_RD_DAT_LUT3_O_10 (
    .I0(WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O),
    .I1(\u_AL4S3B_FPGA_IP.WBs_ADR(11) ),
    .I2(WBs_RD_DAT_LUT3_O_10_I2),
    .O(\WBs_RD_DAT(15) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h02a)
  ) WBs_RD_DAT_LUT3_O_10_I2_LUT3_O (
    .I0(WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0),
    .I1(WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1_O),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(15) ),
    .O(WBs_RD_DAT_LUT3_O_10_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123" *)
  LUT4 #(
    .INIT(16'h0222)
  ) WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O (
    .I0(WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O),
    .I1(WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O_I1),
    .I2(WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0_O),
    .I3(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(15) ),
    .O(WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101" *)
  LUT2 #(
    .INIT(4'h8)
  ) WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(12) ),
    .I1(WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_I1_O),
    .O(WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h057)
  ) WBs_RD_DAT_LUT3_O_11 (
    .I0(WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O),
    .I1(\u_AL4S3B_FPGA_IP.WBs_ADR(11) ),
    .I2(WBs_RD_DAT_LUT3_O_11_I2),
    .O(\WBs_RD_DAT(16) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h02a)
  ) WBs_RD_DAT_LUT3_O_11_I2_LUT3_O (
    .I0(WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0),
    .I1(WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0_O),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(16) ),
    .O(WBs_RD_DAT_LUT3_O_11_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h02a)
  ) WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O (
    .I0(WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0),
    .I1(WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1_O),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(16) ),
    .O(WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h02a)
  ) WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O (
    .I0(WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O_I1_LUT3_I1_O),
    .I1(WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_I1_O),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(13) ),
    .O(WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h057)
  ) WBs_RD_DAT_LUT3_O_12 (
    .I0(WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O),
    .I1(\u_AL4S3B_FPGA_IP.WBs_ADR(11) ),
    .I2(WBs_RD_DAT_LUT3_O_12_I2),
    .O(\WBs_RD_DAT(18) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h02a)
  ) WBs_RD_DAT_LUT3_O_12_I2_LUT3_O (
    .I0(WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0),
    .I1(WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0_O),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(18) ),
    .O(WBs_RD_DAT_LUT3_O_12_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h02a)
  ) WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O (
    .I0(WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O_I0),
    .I1(WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1_O),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(18) ),
    .O(WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h02a)
  ) WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O (
    .I0(WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O_I1_LUT3_I1_O),
    .I1(WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_I1_O),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(15) ),
    .O(WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h057)
  ) WBs_RD_DAT_LUT3_O_13 (
    .I0(WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O),
    .I1(\u_AL4S3B_FPGA_IP.WBs_ADR(11) ),
    .I2(WBs_RD_DAT_LUT3_O_13_I2),
    .O(\WBs_RD_DAT(19) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h02a)
  ) WBs_RD_DAT_LUT3_O_13_I2_LUT3_O (
    .I0(WBs_RD_DAT_LUT3_O_13_I2_LUT3_O_I0),
    .I1(WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1_O),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(19) ),
    .O(WBs_RD_DAT_LUT3_O_13_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h02a)
  ) WBs_RD_DAT_LUT3_O_13_I2_LUT3_O_I0_LUT3_O (
    .I0(WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O_I1_LUT3_I1_O),
    .I1(WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0_O),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(19) ),
    .O(WBs_RD_DAT_LUT3_O_13_I2_LUT3_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h057)
  ) WBs_RD_DAT_LUT3_O_14 (
    .I0(WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O),
    .I1(\u_AL4S3B_FPGA_IP.WBs_ADR(11) ),
    .I2(WBs_RD_DAT_LUT3_O_14_I2),
    .O(\WBs_RD_DAT(20) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h02a)
  ) WBs_RD_DAT_LUT3_O_14_I2_LUT3_O (
    .I0(WBs_RD_DAT_LUT3_O_14_I2_LUT3_O_I0),
    .I1(WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1_O),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(20) ),
    .O(WBs_RD_DAT_LUT3_O_14_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h02a)
  ) WBs_RD_DAT_LUT3_O_14_I2_LUT3_O_I0_LUT3_O (
    .I0(WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O_I1_LUT3_I1_O),
    .I1(WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0_O),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(20) ),
    .O(WBs_RD_DAT_LUT3_O_14_I2_LUT3_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h0ae)
  ) WBs_RD_DAT_LUT3_O_15 (
    .I0(WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O),
    .I1(WBs_RD_DAT_LUT3_O_1_I0_LUT2_I0_O),
    .I2(WBs_RD_DAT_LUT3_O_15_I2),
    .O(\WBs_RD_DAT(21) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h02a)
  ) WBs_RD_DAT_LUT3_O_15_I2_LUT3_O (
    .I0(WBs_RD_DAT_LUT3_O_15_I2_LUT3_O_I0),
    .I1(WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1_O),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(21) ),
    .O(WBs_RD_DAT_LUT3_O_15_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h02a)
  ) WBs_RD_DAT_LUT3_O_15_I2_LUT3_O_I0_LUT3_O (
    .I0(WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O_I1_LUT3_I1_O),
    .I1(WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0_O),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(21) ),
    .O(WBs_RD_DAT_LUT3_O_15_I2_LUT3_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h057)
  ) WBs_RD_DAT_LUT3_O_16 (
    .I0(WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O),
    .I1(\u_AL4S3B_FPGA_IP.WBs_ADR(11) ),
    .I2(WBs_RD_DAT_LUT3_O_16_I2),
    .O(\WBs_RD_DAT(23) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h02a)
  ) WBs_RD_DAT_LUT3_O_16_I2_LUT3_O (
    .I0(WBs_RD_DAT_LUT3_O_16_I2_LUT3_O_I0),
    .I1(WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1_O),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(23) ),
    .O(WBs_RD_DAT_LUT3_O_16_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h02a)
  ) WBs_RD_DAT_LUT3_O_16_I2_LUT3_O_I0_LUT3_O (
    .I0(WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O_I1_LUT3_I1_O),
    .I1(WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0_O),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(23) ),
    .O(WBs_RD_DAT_LUT3_O_16_I2_LUT3_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h057)
  ) WBs_RD_DAT_LUT3_O_17 (
    .I0(WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O),
    .I1(\u_AL4S3B_FPGA_IP.WBs_ADR(11) ),
    .I2(WBs_RD_DAT_LUT3_O_17_I2),
    .O(\WBs_RD_DAT(25) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h02a)
  ) WBs_RD_DAT_LUT3_O_17_I2_LUT3_O (
    .I0(WBs_RD_DAT_LUT3_O_17_I2_LUT3_O_I0),
    .I1(WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1_O),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(25) ),
    .O(WBs_RD_DAT_LUT3_O_17_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h02a)
  ) WBs_RD_DAT_LUT3_O_17_I2_LUT3_O_I0_LUT3_O (
    .I0(WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O_I1_LUT3_I1_O),
    .I1(WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0_O),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(25) ),
    .O(WBs_RD_DAT_LUT3_O_17_I2_LUT3_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h0ae)
  ) WBs_RD_DAT_LUT3_O_18 (
    .I0(WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O),
    .I1(WBs_RD_DAT_LUT3_O_1_I0_LUT2_I0_O),
    .I2(WBs_RD_DAT_LUT3_O_18_I2),
    .O(\WBs_RD_DAT(26) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123" *)
  LUT4 #(
    .INIT(16'h0777)
  ) WBs_RD_DAT_LUT3_O_18_I2_LUT4_O (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(26) ),
    .I1(WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1_O),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(26) ),
    .I3(WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0_O),
    .O(WBs_RD_DAT_LUT3_O_18_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h057)
  ) WBs_RD_DAT_LUT3_O_19 (
    .I0(WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O),
    .I1(\u_AL4S3B_FPGA_IP.WBs_ADR(11) ),
    .I2(WBs_RD_DAT_LUT3_O_19_I2),
    .O(\WBs_RD_DAT(27) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h02a)
  ) WBs_RD_DAT_LUT3_O_19_I2_LUT3_O (
    .I0(WBs_RD_DAT_LUT3_O_19_I2_LUT3_O_I0),
    .I1(WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1_O),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(27) ),
    .O(WBs_RD_DAT_LUT3_O_19_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h02a)
  ) WBs_RD_DAT_LUT3_O_19_I2_LUT3_O_I0_LUT3_O (
    .I0(WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O_I1_LUT3_I1_O),
    .I1(WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0_O),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(27) ),
    .O(WBs_RD_DAT_LUT3_O_19_I2_LUT3_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101" *)
  LUT2 #(
    .INIT(4'h2)
  ) WBs_RD_DAT_LUT3_O_1_I0_LUT2_I0 (
    .I0(WBs_RD_DAT_LUT3_O_1_I0),
    .I1(\u_AL4S3B_FPGA_IP.WBs_ADR(11) ),
    .O(WBs_RD_DAT_LUT3_O_1_I0_LUT2_I0_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h002)
  ) WBs_RD_DAT_LUT3_O_1_I0_LUT3_O (
    .I0(WBs_RD_DAT_LUT3_O_1_I0_LUT3_O_I0),
    .I1(\u_AL4S3B_FPGA_IP.WBs_ADR(14) ),
    .I2(\u_AL4S3B_FPGA_IP.WBs_ADR(15) ),
    .O(WBs_RD_DAT_LUT3_O_1_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h001)
  ) WBs_RD_DAT_LUT3_O_1_I0_LUT3_O_I0_LUT3_O (
    .I0(\u_AL4S3B_FPGA_IP.WBs_ADR(16) ),
    .I1(\u_AL4S3B_FPGA_IP.WBs_ADR(12) ),
    .I2(\u_AL4S3B_FPGA_IP.WBs_ADR(13) ),
    .O(WBs_RD_DAT_LUT3_O_1_I0_LUT3_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h008)
  ) WBs_RD_DAT_LUT3_O_1_I2_LUT3_O (
    .I0(WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I2),
    .I1(WBs_RD_DAT_LUT3_O_1_I2_LUT3_O_I1),
    .I2(\u_AL4S3B_FPGA_IP.WBs_ADR(11) ),
    .O(WBs_RD_DAT_LUT3_O_1_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123" *)
  LUT4 #(
    .INIT(16'h0777)
  ) WBs_RD_DAT_LUT3_O_1_I2_LUT3_O_I1_LUT4_O (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(0) ),
    .I1(WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1_O),
    .I2(\u_AL4S3B_FPGA_IP.arnold_rst_o ),
    .I3(WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0_O),
    .O(WBs_RD_DAT_LUT3_O_1_I2_LUT3_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h057)
  ) WBs_RD_DAT_LUT3_O_2 (
    .I0(WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O),
    .I1(\u_AL4S3B_FPGA_IP.WBs_ADR(11) ),
    .I2(WBs_RD_DAT_LUT3_O_2_I2),
    .O(\WBs_RD_DAT(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h057)
  ) WBs_RD_DAT_LUT3_O_20 (
    .I0(WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O),
    .I1(\u_AL4S3B_FPGA_IP.WBs_ADR(11) ),
    .I2(WBs_RD_DAT_LUT3_O_20_I2),
    .O(\WBs_RD_DAT(28) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h02a)
  ) WBs_RD_DAT_LUT3_O_20_I2_LUT3_O (
    .I0(WBs_RD_DAT_LUT3_O_20_I2_LUT3_O_I0),
    .I1(WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1_O),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(28) ),
    .O(WBs_RD_DAT_LUT3_O_20_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h02a)
  ) WBs_RD_DAT_LUT3_O_20_I2_LUT3_O_I0_LUT3_O (
    .I0(WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O_I1_LUT3_I1_O),
    .I1(WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0_O),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(28) ),
    .O(WBs_RD_DAT_LUT3_O_20_I2_LUT3_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h015)
  ) WBs_RD_DAT_LUT3_O_21 (
    .I0(WBs_RD_DAT_LUT3_O_6_I2),
    .I1(WBs_RD_DAT_LUT3_O_21_I1),
    .I2(WBs_RD_DAT_LUT3_O_21_I2),
    .O(\WBs_RD_DAT(29) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h02a)
  ) WBs_RD_DAT_LUT3_O_21_I1_LUT3_O (
    .I0(WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O_I1_LUT3_I1_O),
    .I1(WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1_O),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(29) ),
    .O(WBs_RD_DAT_LUT3_O_21_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h02a)
  ) WBs_RD_DAT_LUT3_O_21_I2_LUT3_O (
    .I0(WBs_RD_DAT_LUT3_O_1_I0),
    .I1(WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0_O),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(29) ),
    .O(WBs_RD_DAT_LUT3_O_21_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h0ae)
  ) WBs_RD_DAT_LUT3_O_22 (
    .I0(WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O),
    .I1(WBs_RD_DAT_LUT3_O_1_I0_LUT2_I0_O),
    .I2(WBs_RD_DAT_LUT3_O_22_I2),
    .O(\WBs_RD_DAT(30) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h02a)
  ) WBs_RD_DAT_LUT3_O_22_I2_LUT3_O (
    .I0(WBs_RD_DAT_LUT3_O_22_I2_LUT3_O_I0),
    .I1(WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1_O),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(30) ),
    .O(WBs_RD_DAT_LUT3_O_22_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h02a)
  ) WBs_RD_DAT_LUT3_O_22_I2_LUT3_O_I0_LUT3_O (
    .I0(WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O_I1_LUT3_I1_O),
    .I1(WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0_O),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(30) ),
    .O(WBs_RD_DAT_LUT3_O_22_I2_LUT3_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h080)
  ) WBs_RD_DAT_LUT3_O_2_I2_LUT3_O (
    .I0(WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O_I1_LUT3_I1_O),
    .I1(WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1),
    .I2(WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I2),
    .O(WBs_RD_DAT_LUT3_O_2_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123" *)
  LUT4 #(
    .INIT(16'h0777)
  ) WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1_LUT4_O (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(2) ),
    .I1(WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1_O),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(2) ),
    .I3(WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0_O),
    .O(WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h015)
  ) WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I2_LUT3_O (
    .I0(WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0),
    .I1(WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_I1_O),
    .I2(\u_AL4S3B_FPGA_IP.arnold_rst_o ),
    .O(WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h057)
  ) WBs_RD_DAT_LUT3_O_3 (
    .I0(WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O),
    .I1(\u_AL4S3B_FPGA_IP.WBs_ADR(11) ),
    .I2(WBs_RD_DAT_LUT3_O_3_I2),
    .O(\WBs_RD_DAT(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h02a)
  ) WBs_RD_DAT_LUT3_O_3_I2_LUT3_O (
    .I0(WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0),
    .I1(WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1_O),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(3) ),
    .O(WBs_RD_DAT_LUT3_O_3_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h02a)
  ) WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O (
    .I0(WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O_I0),
    .I1(WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0_O),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(3) ),
    .O(WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h02a)
  ) WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O (
    .I0(WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O),
    .I1(WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_I1_O),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(0) ),
    .O(WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h057)
  ) WBs_RD_DAT_LUT3_O_4 (
    .I0(WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O),
    .I1(\u_AL4S3B_FPGA_IP.WBs_ADR(11) ),
    .I2(WBs_RD_DAT_LUT3_O_4_I2),
    .O(\WBs_RD_DAT(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h02a)
  ) WBs_RD_DAT_LUT3_O_4_I2_LUT3_O (
    .I0(WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0),
    .I1(WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1_O),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(5) ),
    .O(WBs_RD_DAT_LUT3_O_4_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123" *)
  LUT4 #(
    .INIT(16'h0222)
  ) WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O (
    .I0(WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O),
    .I1(WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O_I1),
    .I2(WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0_O),
    .I3(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(5) ),
    .O(WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101" *)
  LUT2 #(
    .INIT(4'h8)
  ) WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(2) ),
    .I1(WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_I1_O),
    .O(WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h057)
  ) WBs_RD_DAT_LUT3_O_5 (
    .I0(WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O),
    .I1(\u_AL4S3B_FPGA_IP.WBs_ADR(11) ),
    .I2(WBs_RD_DAT_LUT3_O_5_I2),
    .O(\WBs_RD_DAT(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h02a)
  ) WBs_RD_DAT_LUT3_O_5_I2_LUT3_O (
    .I0(WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0),
    .I1(WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1_O),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(7) ),
    .O(WBs_RD_DAT_LUT3_O_5_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123" *)
  LUT4 #(
    .INIT(16'h0222)
  ) WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O (
    .I0(WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O),
    .I1(WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O_I1),
    .I2(WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0_O),
    .I3(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(7) ),
    .O(WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101" *)
  LUT2 #(
    .INIT(4'h8)
  ) WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(4) ),
    .I1(WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_I1_O),
    .O(WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h0ab)
  ) WBs_RD_DAT_LUT3_O_6 (
    .I0(WBs_RD_DAT_LUT3_O_6_I0),
    .I1(WBs_RD_DAT_LUT3_O_6_I1),
    .I2(WBs_RD_DAT_LUT3_O_6_I2),
    .O(\WBs_RD_DAT(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h02a)
  ) WBs_RD_DAT_LUT3_O_6_I0_LUT3_O (
    .I0(\u_AL4S3B_FPGA_IP.WBs_ADR(11) ),
    .I1(WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1),
    .I2(\WBs_ADR(2) ),
    .O(WBs_RD_DAT_LUT3_O_6_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101" *)
  LUT2 #(
    .INIT(4'h2)
  ) WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1 (
    .I0(WBs_RD_DAT_LUT3_O_6_I2),
    .I1(WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1),
    .O(WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101" *)
  LUT2 #(
    .INIT(4'h2)
  ) WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1 (
    .I0(WBs_RD_DAT_LUT3_O_1_I0),
    .I1(WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O),
    .O(WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h080)
  ) WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O (
    .I0(\WBs_ADR(6) ),
    .I1(\WBs_ADR(7) ),
    .I2(WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O_I2),
    .O(WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123" *)
  LUT4 #(
    .INIT(16'h8000)
  ) WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O_I2_LUT4_O (
    .I0(\WBs_ADR(8) ),
    .I1(\WBs_ADR(3) ),
    .I2(\WBs_ADR(4) ),
    .I3(\WBs_ADR(5) ),
    .O(WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h02a)
  ) WBs_RD_DAT_LUT3_O_6_I1_LUT3_O (
    .I0(WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0),
    .I1(WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0_O),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(8) ),
    .O(WBs_RD_DAT_LUT3_O_6_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h080)
  ) WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O (
    .I0(WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O_I1_LUT3_I1_O),
    .I1(WBs_RD_DAT_LUT3_O_1_I0),
    .I2(WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2),
    .O(WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h015)
  ) WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O (
    .I0(WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0),
    .I1(WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(5) ),
    .O(WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123" *)
  LUT4 #(
    .INIT(16'h2022)
  ) WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_O (
    .I0(\WBs_ADR(2) ),
    .I1(\WBs_ADR(3) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(8) ),
    .I3(\WBs_ADR(4) ),
    .O(WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101" *)
  LUT2 #(
    .INIT(4'h8)
  ) WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_I1 (
    .I0(WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0),
    .I1(WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1),
    .O(WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_I1_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101" *)
  LUT2 #(
    .INIT(4'h8)
  ) WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O (
    .I0(\WBs_ADR(3) ),
    .I1(WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O_I1),
    .O(WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101" *)
  LUT2 #(
    .INIT(4'h1)
  ) WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O_I1_LUT2_O (
    .I0(\WBs_ADR(2) ),
    .I1(\WBs_ADR(4) ),
    .O(WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h08a)
  ) WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O_I1_LUT3_I1 (
    .I0(WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0),
    .I1(WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O_I1),
    .I2(\WBs_ADR(3) ),
    .O(WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O_I1_LUT3_I1_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101" *)
  LUT2 #(
    .INIT(4'h8)
  ) WBs_RD_DAT_LUT3_O_6_I2_LUT2_O (
    .I0(\u_AL4S3B_FPGA_IP.WBs_ADR(11) ),
    .I1(WBs_RD_DAT_LUT3_O_1_I0),
    .O(WBs_RD_DAT_LUT3_O_6_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h057)
  ) WBs_RD_DAT_LUT3_O_7 (
    .I0(WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O),
    .I1(\u_AL4S3B_FPGA_IP.WBs_ADR(11) ),
    .I2(WBs_RD_DAT_LUT3_O_7_I2),
    .O(\WBs_RD_DAT(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h02a)
  ) WBs_RD_DAT_LUT3_O_7_I2_LUT3_O (
    .I0(WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0),
    .I1(WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1_O),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(9) ),
    .O(WBs_RD_DAT_LUT3_O_7_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h02a)
  ) WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O (
    .I0(WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O_I0),
    .I1(WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0_O),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(9) ),
    .O(WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h02a)
  ) WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O (
    .I0(WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O),
    .I1(WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_I1_O),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(6) ),
    .O(WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h057)
  ) WBs_RD_DAT_LUT3_O_8 (
    .I0(WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O),
    .I1(\u_AL4S3B_FPGA_IP.WBs_ADR(11) ),
    .I2(WBs_RD_DAT_LUT3_O_8_I2),
    .O(\WBs_RD_DAT(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h02a)
  ) WBs_RD_DAT_LUT3_O_8_I2_LUT3_O (
    .I0(WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0),
    .I1(WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1_O),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(11) ),
    .O(WBs_RD_DAT_LUT3_O_8_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123" *)
  LUT4 #(
    .INIT(16'h0222)
  ) WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O (
    .I0(WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O),
    .I1(WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O_I1),
    .I2(WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0_O),
    .I3(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(11) ),
    .O(WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101" *)
  LUT2 #(
    .INIT(4'h8)
  ) WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(8) ),
    .I1(WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_I1_O),
    .O(WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h057)
  ) WBs_RD_DAT_LUT3_O_9 (
    .I0(WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O),
    .I1(\u_AL4S3B_FPGA_IP.WBs_ADR(11) ),
    .I2(WBs_RD_DAT_LUT3_O_9_I2),
    .O(\WBs_RD_DAT(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h02a)
  ) WBs_RD_DAT_LUT3_O_9_I2_LUT3_O (
    .I0(WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0),
    .I1(WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1_O),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(13) ),
    .O(WBs_RD_DAT_LUT3_O_9_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123" *)
  LUT4 #(
    .INIT(16'h0222)
  ) WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O (
    .I0(WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O),
    .I1(WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O_I1),
    .I2(WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0_O),
    .I3(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(13) ),
    .O(WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101" *)
  LUT2 #(
    .INIT(4'h8)
  ) WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(10) ),
    .I1(WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_I1_O),
    .O(WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h02a)
  ) WBs_RD_DAT_LUT3_O_I2_LUT3_O (
    .I0(WBs_RD_DAT_LUT3_O_I2_LUT3_O_I0),
    .I1(WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1_O),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(31) ),
    .O(WBs_RD_DAT_LUT3_O_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h02a)
  ) WBs_RD_DAT_LUT3_O_I2_LUT3_O_I0_LUT3_O (
    .I0(WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O_I1_LUT3_I1_O),
    .I1(WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0_O),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(31) ),
    .O(WBs_RD_DAT_LUT3_O_I2_LUT3_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123" *)
  LUT4 #(
    .INIT(16'ha222)
  ) WBs_RD_DAT_LUT4_O (
    .I0(WBs_RD_DAT_LUT3_O_1_I0_LUT2_I0_O),
    .I1(WBs_RD_DAT_LUT4_O_I1),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(1) ),
    .I3(WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1_O),
    .O(\WBs_RD_DAT(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123" *)
  LUT4 #(
    .INIT(16'ha222)
  ) WBs_RD_DAT_LUT4_O_1 (
    .I0(WBs_RD_DAT_LUT3_O_1_I0_LUT2_I0_O),
    .I1(WBs_RD_DAT_LUT4_O_1_I1),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(1) ),
    .I3(WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_I1_O),
    .O(\WBs_RD_DAT(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123" *)
  LUT4 #(
    .INIT(16'h0777)
  ) WBs_RD_DAT_LUT4_O_1_I1_LUT4_O (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(4) ),
    .I1(WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1_O),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(4) ),
    .I3(WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0_O),
    .O(WBs_RD_DAT_LUT4_O_1_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123" *)
  LUT4 #(
    .INIT(16'ha222)
  ) WBs_RD_DAT_LUT4_O_2 (
    .I0(WBs_RD_DAT_LUT3_O_1_I0_LUT2_I0_O),
    .I1(WBs_RD_DAT_LUT4_O_2_I1),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(3) ),
    .I3(WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_I1_O),
    .O(\WBs_RD_DAT(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h02a)
  ) WBs_RD_DAT_LUT4_O_2_I1_LUT3_O (
    .I0(WBs_RD_DAT_LUT4_O_2_I1_LUT3_O_I0),
    .I1(WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0_O),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(6) ),
    .O(WBs_RD_DAT_LUT4_O_2_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h015)
  ) WBs_RD_DAT_LUT4_O_2_I1_LUT3_O_I0_LUT3_O (
    .I0(WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0),
    .I1(WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1_O),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(6) ),
    .O(WBs_RD_DAT_LUT4_O_2_I1_LUT3_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123" *)
  LUT4 #(
    .INIT(16'ha222)
  ) WBs_RD_DAT_LUT4_O_3 (
    .I0(WBs_RD_DAT_LUT3_O_1_I0_LUT2_I0_O),
    .I1(WBs_RD_DAT_LUT4_O_3_I1),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(10) ),
    .I3(WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0_O),
    .O(\WBs_RD_DAT(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h02a)
  ) WBs_RD_DAT_LUT4_O_3_I1_LUT3_O (
    .I0(WBs_RD_DAT_LUT4_O_3_I1_LUT3_O_I0),
    .I1(WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1_O),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(10) ),
    .O(WBs_RD_DAT_LUT4_O_3_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h02a)
  ) WBs_RD_DAT_LUT4_O_3_I1_LUT3_O_I0_LUT3_O (
    .I0(WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O),
    .I1(WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_I1_O),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(7) ),
    .O(WBs_RD_DAT_LUT4_O_3_I1_LUT3_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123" *)
  LUT4 #(
    .INIT(16'ha222)
  ) WBs_RD_DAT_LUT4_O_4 (
    .I0(WBs_RD_DAT_LUT3_O_1_I0_LUT2_I0_O),
    .I1(WBs_RD_DAT_LUT4_O_4_I1),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(9) ),
    .I3(WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_I1_O),
    .O(\WBs_RD_DAT(12) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h02a)
  ) WBs_RD_DAT_LUT4_O_4_I1_LUT3_O (
    .I0(WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0),
    .I1(WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0_O),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(12) ),
    .O(WBs_RD_DAT_LUT4_O_4_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h015)
  ) WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O (
    .I0(WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0),
    .I1(WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1_O),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(12) ),
    .O(WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101" *)
  LUT2 #(
    .INIT(4'h2)
  ) WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1 (
    .I0(WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O_I1_LUT3_I1_O),
    .I1(WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0),
    .O(WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h008)
  ) WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O (
    .I0(WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0),
    .I1(WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O_I1),
    .I2(\WBs_ADR(3) ),
    .O(WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101" *)
  LUT2 #(
    .INIT(4'h8)
  ) WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1 (
    .I0(\WBs_ADR(4) ),
    .I1(WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0),
    .O(WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h002)
  ) WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0 (
    .I0(WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O),
    .I1(\WBs_ADR(2) ),
    .I2(\WBs_ADR(3) ),
    .O(WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h008)
  ) WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1 (
    .I0(\WBs_ADR(2) ),
    .I1(WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O),
    .I2(\WBs_ADR(3) ),
    .O(WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123" *)
  LUT4 #(
    .INIT(16'h0001)
  ) WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT4_O (
    .I0(\WBs_ADR(8) ),
    .I1(\WBs_ADR(5) ),
    .I2(\WBs_ADR(6) ),
    .I3(\WBs_ADR(7) ),
    .O(WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123" *)
  LUT4 #(
    .INIT(16'ha222)
  ) WBs_RD_DAT_LUT4_O_5 (
    .I0(WBs_RD_DAT_LUT3_O_1_I0_LUT2_I0_O),
    .I1(WBs_RD_DAT_LUT4_O_5_I1),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(14) ),
    .I3(WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0_O),
    .O(\WBs_RD_DAT(14) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h02a)
  ) WBs_RD_DAT_LUT4_O_5_I1_LUT3_O (
    .I0(WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0),
    .I1(WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1_O),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(14) ),
    .O(WBs_RD_DAT_LUT4_O_5_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h02a)
  ) WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O (
    .I0(WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O),
    .I1(WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_I1_O),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(11) ),
    .O(WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123" *)
  LUT4 #(
    .INIT(16'h0777)
  ) WBs_RD_DAT_LUT4_O_I1_LUT4_O (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(1) ),
    .I1(WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0_O),
    .I2(\u_AL4S3B_FPGA_IP.arnold_rst_o ),
    .I3(WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_I1_O),
    .O(WBs_RD_DAT_LUT4_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc arnold_rst_o_dffc_Q (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .D(arnold_rst_o_dffc_Q_D),
    .Q(\u_AL4S3B_FPGA_IP.arnold_rst_o )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h0d8)
  ) arnold_rst_o_dffc_Q_D_LUT3_O (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_O ),
    .I1(\WBs_WR_DAT(0) ),
    .I2(\u_AL4S3B_FPGA_IP.arnold_rst_o ),
    .O(arnold_rst_o_dffc_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101" *)
  LUT2 #(
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I0  (
    .I0(\u_AL4S3B_FPGA_IP.WBs_CYC ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_STB_i ),
    .O(\u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:142.1-157.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:306.34-321.66|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:154.10-154.60" *)
  dffp \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt(2) ),
    .PRE(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:142.1-157.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:306.34-321.66|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:154.10-154.60" *)
  dffp \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_1  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt(1) ),
    .PRE(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:142.1-157.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:306.34-321.66|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:154.10-154.60" *)
  dffp \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_2  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt(0) ),
    .PRE(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101" *)
  LUT2 #(
    .INIT(4'h7)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h0d7)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(0) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(1) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123" *)
  LUT4 #(
    .INIT(16'hddd7)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(2) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(0) ),
    .I3(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(1) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:142.1-157.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:306.34-321.66|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_dffc_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h04e)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State ),
    .I1(\u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I0_O ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101" *)
  LUT2 #(
    .INIT(4'he)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123" *)
  LUT4 #(
    .INIT(16'haaea)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3_I0 ),
    .I1(WBs_RD_DAT_LUT3_O_6_I2),
    .I2(\u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I0_O ),
    .I3(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h001)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3_I0_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(2) ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(1) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:142.1-157.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:306.34-321.66|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h008)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O  (
    .I0(WBs_RD_DAT_LUT3_O_1_I0_LUT2_I0_O),
    .I1(\u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I0_O ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123" *)
  LUT4 #(
    .INIT(16'h0080)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i ),
    .I1(WBs_RD_DAT_LUT3_O_1_I0_LUT2_I0_O),
    .I2(\u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I0_O ),
    .I3(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101" *)
  LUT2 #(
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1  (
    .I0(WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0_O),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101" *)
  LUT2 #(
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1  (
    .I0(WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1_O),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101" *)
  LUT2 #(
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i(0) ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101" *)
  LUT2 #(
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i(1) ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101" *)
  LUT2 #(
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i(0) ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101" *)
  LUT2 #(
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i(1) ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h080)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i(0) ),
    .I1(WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_I1_O),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h080)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i(1) ),
    .I1(WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_I1_O),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(31) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_1  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_1_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(30) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_10  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_10_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(21) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_10_D_LUT3_O  (
    .I0(WBs_BYTE_STB_LUT2_I0_2_O),
    .I1(\WBs_WR_DAT(21) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(21) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_10_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_11  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_11_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(20) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_11_D_LUT3_O  (
    .I0(WBs_BYTE_STB_LUT2_I0_2_O),
    .I1(\WBs_WR_DAT(20) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(20) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_11_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_12  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_12_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(19) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_12_D_LUT3_O  (
    .I0(WBs_BYTE_STB_LUT2_I0_2_O),
    .I1(\WBs_WR_DAT(19) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(19) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_12_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_13  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_13_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(18) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_13_D_LUT3_O  (
    .I0(WBs_BYTE_STB_LUT2_I0_2_O),
    .I1(\WBs_WR_DAT(18) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(18) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_13_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_14  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_14_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(17) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_14_D_LUT3_O  (
    .I0(WBs_BYTE_STB_LUT2_I0_2_O),
    .I1(\WBs_WR_DAT(17) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(17) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_14_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_15  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_15_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(16) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_15_D_LUT3_O  (
    .I0(WBs_BYTE_STB_LUT2_I0_2_O),
    .I1(\WBs_WR_DAT(16) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(16) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_15_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_16  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_16_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(15) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_16_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1_O ),
    .I1(\WBs_WR_DAT(15) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(15) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_16_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_17  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_17_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(14) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_17_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1_O ),
    .I1(\WBs_WR_DAT(14) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(14) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_17_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_18  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_18_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_18_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1_O ),
    .I1(\WBs_WR_DAT(13) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(13) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_18_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_19  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_19_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(12) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_19_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1_O ),
    .I1(\WBs_WR_DAT(12) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(12) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_19_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_1_D_LUT3_O  (
    .I0(WBs_BYTE_STB_LUT2_I0_3_O),
    .I1(\WBs_WR_DAT(30) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(30) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_2  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_2_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(29) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_20  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_20_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_20_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1_O ),
    .I1(\WBs_WR_DAT(11) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(11) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_20_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_21  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_21_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_21_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1_O ),
    .I1(\WBs_WR_DAT(10) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(10) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_21_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_22  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_22_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_22_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1_O ),
    .I1(\WBs_WR_DAT(9) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(9) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_22_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1_O ),
    .I1(\WBs_WR_DAT(8) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(8) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_24  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_24_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_24_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_O ),
    .I1(\WBs_WR_DAT(7) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(7) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_24_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_25  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_25_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_25_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_O ),
    .I1(\WBs_WR_DAT(6) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(6) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_25_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_26  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_26_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_26_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_O ),
    .I1(\WBs_WR_DAT(5) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(5) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_26_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_27  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_27_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_27_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_O ),
    .I1(\WBs_WR_DAT(4) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(4) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_27_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_O ),
    .I1(\WBs_WR_DAT(3) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(3) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_29  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_29_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_29_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_O ),
    .I1(\WBs_WR_DAT(2) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(2) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_29_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_2_D_LUT3_O  (
    .I0(WBs_BYTE_STB_LUT2_I0_3_O),
    .I1(\WBs_WR_DAT(29) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(29) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_3  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_3_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(28) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_30  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_30_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_30_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_O ),
    .I1(\WBs_WR_DAT(1) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(1) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_30_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_O ),
    .I1(\WBs_WR_DAT(0) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_3_D_LUT3_O  (
    .I0(WBs_BYTE_STB_LUT2_I0_3_O),
    .I1(\WBs_WR_DAT(28) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(28) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_4  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_4_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(27) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_4_D_LUT3_O  (
    .I0(WBs_BYTE_STB_LUT2_I0_3_O),
    .I1(\WBs_WR_DAT(27) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(27) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_5  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_5_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(26) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_5_D_LUT3_O  (
    .I0(WBs_BYTE_STB_LUT2_I0_3_O),
    .I1(\WBs_WR_DAT(26) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(26) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_6  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_6_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(25) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_6_D_LUT3_O  (
    .I0(WBs_BYTE_STB_LUT2_I0_3_O),
    .I1(\WBs_WR_DAT(25) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(25) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_7  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_7_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(24) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_7_D_LUT3_O  (
    .I0(WBs_BYTE_STB_LUT2_I0_3_O),
    .I1(\WBs_WR_DAT(24) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(24) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_8  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_8_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(23) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_8_D_LUT3_O  (
    .I0(WBs_BYTE_STB_LUT2_I0_2_O),
    .I1(\WBs_WR_DAT(23) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(23) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_8_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(22) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D_LUT3_O  (
    .I0(WBs_BYTE_STB_LUT2_I0_2_O),
    .I1(\WBs_WR_DAT(22) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(22) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_D_LUT3_O  (
    .I0(WBs_BYTE_STB_LUT2_I0_3_O),
    .I1(\WBs_WR_DAT(31) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(31) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(31) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_1  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_1_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(30) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_10  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_10_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(21) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_10_D_LUT3_O  (
    .I0(WBs_BYTE_STB_LUT2_I0_O),
    .I1(\WBs_WR_DAT(21) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(21) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_10_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_11  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_11_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(20) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_11_D_LUT3_O  (
    .I0(WBs_BYTE_STB_LUT2_I0_O),
    .I1(\WBs_WR_DAT(20) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(20) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_11_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_12  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_12_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(19) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_12_D_LUT3_O  (
    .I0(WBs_BYTE_STB_LUT2_I0_O),
    .I1(\WBs_WR_DAT(19) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(19) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_12_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_13  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_13_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(18) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_13_D_LUT3_O  (
    .I0(WBs_BYTE_STB_LUT2_I0_O),
    .I1(\WBs_WR_DAT(18) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(18) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_13_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_14  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_14_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(17) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_14_D_LUT3_O  (
    .I0(WBs_BYTE_STB_LUT2_I0_O),
    .I1(\WBs_WR_DAT(17) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(17) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_14_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_15  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_15_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(16) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_15_D_LUT3_O  (
    .I0(WBs_BYTE_STB_LUT2_I0_O),
    .I1(\WBs_WR_DAT(16) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(16) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_15_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_16  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_16_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(15) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_16_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1_O ),
    .I1(\WBs_WR_DAT(15) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(15) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_16_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_17  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_17_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(14) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_17_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1_O ),
    .I1(\WBs_WR_DAT(14) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(14) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_17_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_18  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_18_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_18_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1_O ),
    .I1(\WBs_WR_DAT(13) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(13) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_18_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_19  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_19_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(12) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_19_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1_O ),
    .I1(\WBs_WR_DAT(12) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(12) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_19_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_1_D_LUT3_O  (
    .I0(WBs_BYTE_STB_LUT2_I0_1_O),
    .I1(\WBs_WR_DAT(30) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(30) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_2  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_2_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(29) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_20  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_20_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_20_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1_O ),
    .I1(\WBs_WR_DAT(11) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(11) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_20_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_21  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_21_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_21_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1_O ),
    .I1(\WBs_WR_DAT(10) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(10) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_21_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_22  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_22_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_22_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1_O ),
    .I1(\WBs_WR_DAT(9) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(9) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_22_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1_O ),
    .I1(\WBs_WR_DAT(8) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(8) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_24  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_24_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_24_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_O ),
    .I1(\WBs_WR_DAT(7) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(7) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_24_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_25  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_25_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_25_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_O ),
    .I1(\WBs_WR_DAT(6) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(6) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_25_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_26  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_26_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_26_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_O ),
    .I1(\WBs_WR_DAT(5) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(5) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_26_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_27  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_27_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_27_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_O ),
    .I1(\WBs_WR_DAT(4) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(4) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_27_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_28  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_28_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_28_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_O ),
    .I1(\WBs_WR_DAT(3) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(3) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_28_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_29  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_29_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_29_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_O ),
    .I1(\WBs_WR_DAT(2) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(2) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_29_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_2_D_LUT3_O  (
    .I0(WBs_BYTE_STB_LUT2_I0_1_O),
    .I1(\WBs_WR_DAT(29) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(29) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_3  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_3_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(28) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_O ),
    .I1(\WBs_WR_DAT(1) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(1) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_3_D_LUT3_O  (
    .I0(WBs_BYTE_STB_LUT2_I0_1_O),
    .I1(\WBs_WR_DAT(28) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(28) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_4  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_4_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(27) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_4_D_LUT3_O  (
    .I0(WBs_BYTE_STB_LUT2_I0_1_O),
    .I1(\WBs_WR_DAT(27) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(27) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_5  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_5_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(26) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_5_D_LUT3_O  (
    .I0(WBs_BYTE_STB_LUT2_I0_1_O),
    .I1(\WBs_WR_DAT(26) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(26) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_6  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_6_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(25) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_6_D_LUT3_O  (
    .I0(WBs_BYTE_STB_LUT2_I0_1_O),
    .I1(\WBs_WR_DAT(25) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(25) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_7  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_7_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(24) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_7_D_LUT3_O  (
    .I0(WBs_BYTE_STB_LUT2_I0_1_O),
    .I1(\WBs_WR_DAT(24) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(24) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_8  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_8_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(23) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_8_D_LUT3_O  (
    .I0(WBs_BYTE_STB_LUT2_I0_O),
    .I1(\WBs_WR_DAT(23) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(23) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_8_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(22) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D_LUT3_O  (
    .I0(WBs_BYTE_STB_LUT2_I0_O),
    .I1(\WBs_WR_DAT(22) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(22) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D_LUT3_O  (
    .I0(WBs_BYTE_STB_LUT2_I0_1_O),
    .I1(\WBs_WR_DAT(31) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(31) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(15) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_1  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_1_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(14) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_10  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_10_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_10_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_O ),
    .I1(\WBs_WR_DAT(5) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(5) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_10_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_11  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_11_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_11_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_O ),
    .I1(\WBs_WR_DAT(4) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(4) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_11_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_12  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_12_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_12_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_O ),
    .I1(\WBs_WR_DAT(3) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(3) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_12_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_13  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_13_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_13_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_O ),
    .I1(\WBs_WR_DAT(2) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(2) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_13_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_14  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_14_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_14_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_O ),
    .I1(\WBs_WR_DAT(1) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(1) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_14_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_15  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_15_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_15_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_O ),
    .I1(\WBs_WR_DAT(0) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_15_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_1_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1_O ),
    .I1(\WBs_WR_DAT(14) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(14) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_2  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_2_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_2_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1_O ),
    .I1(\WBs_WR_DAT(13) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(13) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_3  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_3_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(12) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_3_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1_O ),
    .I1(\WBs_WR_DAT(12) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(12) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_4  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_4_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_4_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1_O ),
    .I1(\WBs_WR_DAT(11) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(11) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_5  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_5_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_5_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1_O ),
    .I1(\WBs_WR_DAT(10) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(10) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_6  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_6_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_6_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1_O ),
    .I1(\WBs_WR_DAT(9) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(9) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_7  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_7_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_7_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1_O ),
    .I1(\WBs_WR_DAT(8) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(8) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_8  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_8_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_8_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_O ),
    .I1(\WBs_WR_DAT(7) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(7) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_8_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_O ),
    .I1(\WBs_WR_DAT(6) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(6) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1_O ),
    .I1(\WBs_WR_DAT(15) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(15) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101" *)
  LUT2 #(
    .INIT(4'h9)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout ),
    .I1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1 ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_dffc_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h08a)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123" *)
  LUT4 #(
    .INIT(16'h222a)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2 ),
    .I3(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3 ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h02a)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123" *)
  LUT4 #(
    .INIT(16'hf731)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(30) ),
    .I1(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(31) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(30) ),
    .I3(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(31) ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123" *)
  LUT4 #(
    .INIT(16'h08ce)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(28) ),
    .I1(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(29) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(28) ),
    .I3(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(29) ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101" *)
  LUT2 #(
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1 ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123" *)
  LUT4 #(
    .INIT(16'h9009)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(28) ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(28) ),
    .I2(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(29) ),
    .I3(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(29) ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123" *)
  LUT4 #(
    .INIT(16'h9009)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(31) ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(31) ),
    .I2(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(30) ),
    .I3(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(30) ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123" *)
  LUT4 #(
    .INIT(16'h08ce)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(26) ),
    .I1(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(27) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(26) ),
    .I3(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(27) ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123" *)
  LUT4 #(
    .INIT(16'h88a8)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2 ),
    .I3(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I3 ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123" *)
  LUT4 #(
    .INIT(16'h9009)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(26) ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(26) ),
    .I2(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(27) ),
    .I3(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(27) ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123" *)
  LUT4 #(
    .INIT(16'h08ce)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(24) ),
    .I1(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(25) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(24) ),
    .I3(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(25) ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123" *)
  LUT4 #(
    .INIT(16'h9009)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(24) ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(24) ),
    .I2(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(25) ),
    .I3(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(25) ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h0a2)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I3_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0 ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h001)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123" *)
  LUT4 #(
    .INIT(16'h08ce)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(14) ),
    .I1(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(15) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(14) ),
    .I3(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(15) ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h002)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123" *)
  LUT4 #(
    .INIT(16'h9009)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(14) ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(14) ),
    .I2(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(15) ),
    .I3(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(15) ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123" *)
  LUT4 #(
    .INIT(16'hdd0d)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(13) ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(13) ),
    .I2(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(12) ),
    .I3(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(12) ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101" *)
  LUT2 #(
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(13) ),
    .I1(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(13) ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h051)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_I0  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2 ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(12) ),
    .I2(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(12) ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h08a)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h080)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1 ),
    .I1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0 ),
    .I2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h008)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123" *)
  LUT4 #(
    .INIT(16'h9009)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(8) ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(8) ),
    .I2(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(9) ),
    .I3(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(9) ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h0a2)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1 ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(7) ),
    .I2(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(7) ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h045)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(7) ),
    .I2(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(7) ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h02b)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(6) ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(6) ),
    .I2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h02b)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(5) ),
    .I1(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(5) ),
    .I2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123" *)
  LUT4 #(
    .INIT(16'hd0fd)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(4) ),
    .I3(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(4) ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123" *)
  LUT4 #(
    .INIT(16'hf731)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(2) ),
    .I1(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(3) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(2) ),
    .I3(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(3) ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101" *)
  LUT2 #(
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1 ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123" *)
  LUT4 #(
    .INIT(16'h9909)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(2) ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(2) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(3) ),
    .I3(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(3) ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123" *)
  LUT4 #(
    .INIT(16'hd0fd)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(0) ),
    .I1(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(0) ),
    .I2(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(1) ),
    .I3(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(1) ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h015)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123" *)
  LUT4 #(
    .INIT(16'h08ce)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(10) ),
    .I1(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(11) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(10) ),
    .I3(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(11) ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123" *)
  LUT4 #(
    .INIT(16'h9009)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(10) ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(10) ),
    .I2(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(11) ),
    .I3(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(11) ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123" *)
  LUT4 #(
    .INIT(16'h08ce)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(8) ),
    .I1(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(9) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(8) ),
    .I3(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(9) ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h080)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123" *)
  LUT4 #(
    .INIT(16'h8808)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2 ),
    .I1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(16) ),
    .I3(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(16) ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h0a2)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT3_I0  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1 ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(17) ),
    .I2(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(17) ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT3_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123" *)
  LUT4 #(
    .INIT(16'h9009)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(18) ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(18) ),
    .I2(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(19) ),
    .I3(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(19) ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h080)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1 ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h0a2)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(17) ),
    .I2(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(17) ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123" *)
  LUT4 #(
    .INIT(16'hdd0d)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(17) ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(17) ),
    .I2(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(16) ),
    .I3(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(16) ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h0a2)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2 ),
    .I2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123" *)
  LUT4 #(
    .INIT(16'hf731)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(22) ),
    .I1(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(23) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(22) ),
    .I3(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(23) ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h051)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT3_I0_O ),
    .I2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0 ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123" *)
  LUT4 #(
    .INIT(16'h08ce)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(18) ),
    .I1(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(19) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(18) ),
    .I3(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(19) ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123" *)
  LUT4 #(
    .INIT(16'h8808)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(20) ),
    .I3(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(20) ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123" *)
  LUT4 #(
    .INIT(16'hdd0d)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(21) ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(21) ),
    .I2(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(20) ),
    .I3(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(20) ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h082)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(22) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(22) ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123" *)
  LUT4 #(
    .INIT(16'h9909)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(23) ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(23) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(21) ),
    .I3(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(21) ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_dffc_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_arnold_controller.rst ),
    .D(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_dffc_Q_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_arnold_controller.rst ),
    .D(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(31) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_1  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_arnold_controller.rst ),
    .D(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_1_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(30) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_arnold_controller.rst ),
    .D(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(21) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h028)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1 ),
    .I1(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(21) ),
    .I2(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101" *)
  LUT2 #(
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D_LUT3_O_I2_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(20) ),
    .I1(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_arnold_controller.rst ),
    .D(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(20) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h028)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1 ),
    .I1(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(20) ),
    .I2(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101" *)
  LUT2 #(
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D_LUT3_O_I2_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(19) ),
    .I1(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_arnold_controller.rst ),
    .D(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(19) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h028)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1 ),
    .I1(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(19) ),
    .I2(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123" *)
  LUT4 #(
    .INIT(16'h8000)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O_I2_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(16) ),
    .I1(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(17) ),
    .I2(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(18) ),
    .I3(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3_O ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_arnold_controller.rst ),
    .D(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(18) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h028)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1 ),
    .I1(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(18) ),
    .I2(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h080)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O_I2_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(16) ),
    .I1(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(17) ),
    .I2(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3_O ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_arnold_controller.rst ),
    .D(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(17) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123" *)
  LUT4 #(
    .INIT(16'h2888)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1 ),
    .I1(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(17) ),
    .I2(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(16) ),
    .I3(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3_O ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_15  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_arnold_controller.rst ),
    .D(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_15_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(16) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h028)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_15_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1 ),
    .I1(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(16) ),
    .I2(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3_O ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_15_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_arnold_controller.rst ),
    .D(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(15) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h028)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1 ),
    .I1(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(15) ),
    .I2(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101" *)
  LUT2 #(
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D_LUT3_O_I2_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(14) ),
    .I1(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_arnold_controller.rst ),
    .D(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(14) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h028)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1 ),
    .I1(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(14) ),
    .I2(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101" *)
  LUT2 #(
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D_LUT3_O_I2_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(13) ),
    .I1(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_arnold_controller.rst ),
    .D(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h028)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1 ),
    .I1(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(13) ),
    .I2(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123" *)
  LUT4 #(
    .INIT(16'h8000)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(13) ),
    .I1(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(14) ),
    .I2(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(15) ),
    .I3(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123" *)
  LUT4 #(
    .INIT(16'h8000)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(10) ),
    .I1(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(11) ),
    .I2(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(12) ),
    .I3(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_arnold_controller.rst ),
    .D(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(12) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h028)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1 ),
    .I1(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(12) ),
    .I2(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101" *)
  LUT2 #(
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O_I2_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(11) ),
    .I1(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h028)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_1_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1 ),
    .I1(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(30) ),
    .I2(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3 ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_arnold_controller.rst ),
    .D(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(29) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_arnold_controller.rst ),
    .D(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h028)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1 ),
    .I1(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(11) ),
    .I2(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101" *)
  LUT2 #(
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O_I2_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(10) ),
    .I1(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_arnold_controller.rst ),
    .D(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h028)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1 ),
    .I1(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(10) ),
    .I2(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123" *)
  LUT4 #(
    .INIT(16'h8000)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O_I2_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(7) ),
    .I1(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(8) ),
    .I2(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(9) ),
    .I3(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_arnold_controller.rst ),
    .D(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h028)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1 ),
    .I1(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(9) ),
    .I2(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101" *)
  LUT2 #(
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O_I2_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(8) ),
    .I1(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_arnold_controller.rst ),
    .D(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h028)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1 ),
    .I1(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(8) ),
    .I2(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101" *)
  LUT2 #(
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O_I2_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(7) ),
    .I1(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_arnold_controller.rst ),
    .D(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h028)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1 ),
    .I1(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(7) ),
    .I2(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123" *)
  LUT4 #(
    .INIT(16'h8000)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O_I2_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(4) ),
    .I1(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(5) ),
    .I2(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(6) ),
    .I3(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_arnold_controller.rst ),
    .D(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123" *)
  LUT4 #(
    .INIT(16'h2888)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1 ),
    .I1(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(6) ),
    .I2(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(5) ),
    .I3(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O_I3 ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101" *)
  LUT2 #(
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O_I3_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(4) ),
    .I1(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_26  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_arnold_controller.rst ),
    .D(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_26_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h028)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_26_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1 ),
    .I1(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(5) ),
    .I2(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O_I3 ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_26_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_arnold_controller.rst ),
    .D(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h028)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1 ),
    .I1(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(4) ),
    .I2(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123" *)
  LUT4 #(
    .INIT(16'h8000)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O_I2_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(0) ),
    .I1(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(1) ),
    .I2(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(2) ),
    .I3(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(3) ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_arnold_controller.rst ),
    .D(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h028)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1 ),
    .I1(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(3) ),
    .I2(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h080)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O_I2_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(0) ),
    .I1(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(1) ),
    .I2(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(2) ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_arnold_controller.rst ),
    .D(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123" *)
  LUT4 #(
    .INIT(16'h2888)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1 ),
    .I1(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(2) ),
    .I2(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(0) ),
    .I3(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(1) ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123" *)
  LUT4 #(
    .INIT(16'h2888)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1 ),
    .I1(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(29) ),
    .I2(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(28) ),
    .I3(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O_I3 ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123" *)
  LUT4 #(
    .INIT(16'h8000)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O_I3_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(25) ),
    .I1(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(26) ),
    .I2(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(27) ),
    .I3(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3_O ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_3  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_arnold_controller.rst ),
    .D(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_3_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(28) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_30  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_arnold_controller.rst ),
    .D(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_30_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h028)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_30_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1 ),
    .I1(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(0) ),
    .I2(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(1) ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_30_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_arnold_controller.rst ),
    .D(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101" *)
  LUT2 #(
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1 ),
    .I1(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h028)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_3_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1 ),
    .I1(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(28) ),
    .I2(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O_I3 ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_arnold_controller.rst ),
    .D(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(27) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h028)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1 ),
    .I1(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(27) ),
    .I2(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h080)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O_I2_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(25) ),
    .I1(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(26) ),
    .I2(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3_O ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_arnold_controller.rst ),
    .D(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(26) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123" *)
  LUT4 #(
    .INIT(16'h2888)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1 ),
    .I1(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(26) ),
    .I2(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(25) ),
    .I3(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3_O ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_6  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_arnold_controller.rst ),
    .D(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_6_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(25) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h028)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_6_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1 ),
    .I1(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(25) ),
    .I2(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3_O ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_arnold_controller.rst ),
    .D(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(24) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h028)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1 ),
    .I1(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(24) ),
    .I2(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101" *)
  LUT2 #(
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D_LUT3_O_I2_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(23) ),
    .I1(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_arnold_controller.rst ),
    .D(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(23) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h028)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1 ),
    .I1(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(23) ),
    .I2(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101" *)
  LUT2 #(
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D_LUT3_O_I2_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(22) ),
    .I1(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9  (
    .CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.u_arnold_controller.rst ),
    .D(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(22) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h028)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1 ),
    .I1(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(22) ),
    .I2(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123" *)
  LUT4 #(
    .INIT(16'h8000)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(22) ),
    .I1(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(23) ),
    .I2(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(24) ),
    .I3(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123" *)
  LUT4 #(
    .INIT(16'h8000)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(19) ),
    .I1(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(20) ),
    .I2(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(21) ),
    .I3(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123" *)
  LUT4 #(
    .INIT(16'h2888)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1 ),
    .I1(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(31) ),
    .I2(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(30) ),
    .I3(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3 ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112" *)
  LUT3 #(
    .INIT(9'h080)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(28) ),
    .I1(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(29) ),
    .I2(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O_I3 ),
    .O(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:132.10-132.73" *)
  gclkbuff u_gclkbuff_clock (
    .A(Sys_Clk0),
    .Z(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:131.10-131.74" *)
  gclkbuff u_gclkbuff_reset (
    .A(u_gclkbuff_reset_A),
    .Z(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:134.10-134.60" *)
  gclkbuff u_gclkbuff_reset1 (
    .A(Sys_Clk1_Rst),
    .Z(\u_AL4S3B_FPGA_IP.u_arnold_controller.rst )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:208.34-306.63" *)
  qlal4s3b_cell_macro u_qlal4s3b_cell_macro (
    .Device_ID({ \Device_ID(0) , \Device_ID(0) , \Device_ID(0) , \Device_ID(0) , \Device_ID(0) , \Device_ID(0) , \Device_ID(0) , \Device_ID(0) , \Device_ID(0) , \Device_ID(0) , \Device_ID(0) , \Device_ID(0) , \Device_ID(0) , \Device_ID(0) , \Device_ID(0) , \Device_ID(0)  }),
    .Device_ID_4S(\Device_ID(0) ),
    .Device_ID_6S(\Device_ID(0) ),
    .FBIO_In(),
    .FBIO_In_En(),
    .FBIO_Out(),
    .FBIO_Out_En(),
    .FB_Busy(\Device_ID(0) ),
    .FB_BusyS(\Device_ID(0) ),
    .FB_Int_Clr({ \Device_ID(0) , \Device_ID(0) , \Device_ID(0) , \Device_ID(0) , \Device_ID(0) , \Device_ID(0) , \Device_ID(0) , \Device_ID(0)  }),
    .FB_PKfbData({ \Device_ID(0) , \Device_ID(0) , \Device_ID(0) , \Device_ID(0) , \Device_ID(0) , \Device_ID(0) , \Device_ID(0) , \Device_ID(0) , \Device_ID(0) , \Device_ID(0) , \Device_ID(0) , \Device_ID(0) , \Device_ID(0) , \Device_ID(0) , \Device_ID(0) , \Device_ID(0) , \Device_ID(0) , \Device_ID(0) , \Device_ID(0) , \Device_ID(0) , \Device_ID(0) , \Device_ID(0) , \Device_ID(0) , \Device_ID(0) , \Device_ID(0) , \Device_ID(0) , \Device_ID(0) , \Device_ID(0) , \Device_ID(0) , \Device_ID(0) , \Device_ID(0) , \Device_ID(0)  }),
    .FB_PKfbData_19S(\Device_ID(0) ),
    .FB_PKfbData_21S(\Device_ID(0) ),
    .FB_PKfbData_31S(\Device_ID(0) ),
    .FB_PKfbData_6S(\Device_ID(0) ),
    .FB_PKfbData_9S(\Device_ID(0) ),
    .FB_PKfbEOF(\Device_ID(0) ),
    .FB_PKfbOverflow(),
    .FB_PKfbPush({ \Device_ID(0) , \Device_ID(0) , \Device_ID(0) , \Device_ID(0)  }),
    .FB_PKfbPush_1S(\Device_ID(0) ),
    .FB_PKfbSOF(\Device_ID(0) ),
    .FB_Start(),
    .FB_msg_out({ \Device_ID(0) , \Device_ID(0) , \Device_ID(0) , \Device_ID(0)  }),
    .SDMA_Active(),
    .SDMA_Done(),
    .SDMA_Req({ \Device_ID(0) , \Device_ID(0) , \Device_ID(0) , \Device_ID(0)  }),
    .SDMA_Sreq({ \Device_ID(0) , \Device_ID(0) , \Device_ID(0) , \Device_ID(0)  }),
    .SFBIO(),
    .SPIm_PEnable(\Device_ID(0) ),
    .SPIm_PReady(),
    .SPIm_PSlvErr(),
    .SPIm_PWdata({ \Device_ID(0) , \Device_ID(0) , \Device_ID(0) , \Device_ID(0) , \Device_ID(0) , \Device_ID(0) , \Device_ID(0) , \Device_ID(0) , \Device_ID(0) , \Device_ID(0) , \Device_ID(0) , \Device_ID(0) , \Device_ID(0) , \Device_ID(0) , \Device_ID(0) , \Device_ID(0) , \Device_ID(0) , \Device_ID(0) , \Device_ID(0) , \Device_ID(0) , \Device_ID(0) , \Device_ID(0) , \Device_ID(0) , \Device_ID(0) , \Device_ID(0) , \Device_ID(0) , \Device_ID(0) , \Device_ID(0) , \Device_ID(0) , \Device_ID(0) , \Device_ID(0) , \Device_ID(0)  }),
    .SPIm_PWdata_0S(\Device_ID(0) ),
    .SPIm_PWdata_11S(\Device_ID(0) ),
    .SPIm_PWdata_14S(\Device_ID(0) ),
    .SPIm_PWdata_24S(\Device_ID(0) ),
    .SPIm_PWdata_26S(\Device_ID(0) ),
    .SPIm_PWrite(\Device_ID(0) ),
    .SPIm_Paddr({ \Device_ID(0) , \Device_ID(0) , \Device_ID(0) , \Device_ID(0) , \Device_ID(0) , \Device_ID(0) , \Device_ID(0) , \Device_ID(0) , \Device_ID(0) , \Device_ID(0) , \Device_ID(0) , \Device_ID(0) , \Device_ID(0) , \Device_ID(0) , \Device_ID(0) , \Device_ID(0)  }),
    .SPIm_Paddr_6S(\Device_ID(0) ),
    .SPIm_Paddr_8S(\Device_ID(0) ),
    .SPIm_Prdata(),
    .Sensor_Int(),
    .Sys_Clk0(Sys_Clk0),
    .Sys_Clk0_Rst(Sys_Clk0_Rst),
    .Sys_Clk1(Sys_Clk1),
    .Sys_Clk1_Rst(Sys_Clk1_Rst),
    .Sys_PKfb_Clk(\Device_ID(0) ),
    .Sys_PKfb_ClkS(\Device_ID(0) ),
    .Sys_PKfb_Rst(),
    .Sys_PSel(\Device_ID(0) ),
    .Sys_Pclk(),
    .Sys_Pclk_Rst(),
    .TimeStamp(),
    .WB_CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .WB_CLKS(\Device_ID(0) ),
    .WB_RST(WB_RST),
    .WBs_ACK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i ),
    .WBs_ADR({ \u_AL4S3B_FPGA_IP.WBs_ADR(16) , \u_AL4S3B_FPGA_IP.WBs_ADR(15) , \u_AL4S3B_FPGA_IP.WBs_ADR(14) , \u_AL4S3B_FPGA_IP.WBs_ADR(13) , \u_AL4S3B_FPGA_IP.WBs_ADR(12) , \u_AL4S3B_FPGA_IP.WBs_ADR(11) , \WBs_ADR(10) , \WBs_ADR(9) , \WBs_ADR(8) , \WBs_ADR(7) , \WBs_ADR(6) , \WBs_ADR(5) , \WBs_ADR(4) , \WBs_ADR(3) , \WBs_ADR(2) , \WBs_ADR(1) , \WBs_ADR(0)  }),
    .WBs_BYTE_STB({ \WBs_BYTE_STB(3) , \WBs_BYTE_STB(2) , \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i(1) , \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i(0)  }),
    .WBs_CYC(\u_AL4S3B_FPGA_IP.WBs_CYC ),
    .WBs_RD(WBs_RD),
    .WBs_RD_DAT({ \WBs_RD_DAT(31) , \WBs_RD_DAT(30) , \WBs_RD_DAT(29) , \WBs_RD_DAT(28) , \WBs_RD_DAT(27) , \WBs_RD_DAT(26) , \WBs_RD_DAT(25) , \WBs_RD_DAT(24) , \WBs_RD_DAT(23) , \WBs_RD_DAT(22) , \WBs_RD_DAT(21) , \WBs_RD_DAT(20) , \WBs_RD_DAT(19) , \WBs_RD_DAT(18) , \WBs_RD_DAT(17) , \WBs_RD_DAT(16) , \WBs_RD_DAT(15) , \WBs_RD_DAT(14) , \WBs_RD_DAT(13) , \WBs_RD_DAT(12) , \WBs_RD_DAT(11) , \WBs_RD_DAT(10) , \WBs_RD_DAT(9) , \WBs_RD_DAT(8) , \WBs_RD_DAT(7) , \WBs_RD_DAT(6) , \WBs_RD_DAT(5) , \WBs_RD_DAT(4) , \WBs_RD_DAT(3) , \WBs_RD_DAT(2) , \WBs_RD_DAT(1) , \WBs_RD_DAT(0)  }),
    .WBs_STB(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_STB_i ),
    .WBs_WE(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i ),
    .WBs_WR_DAT({ \WBs_WR_DAT(31) , \WBs_WR_DAT(30) , \WBs_WR_DAT(29) , \WBs_WR_DAT(28) , \WBs_WR_DAT(27) , \WBs_WR_DAT(26) , \WBs_WR_DAT(25) , \WBs_WR_DAT(24) , \WBs_WR_DAT(23) , \WBs_WR_DAT(22) , \WBs_WR_DAT(21) , \WBs_WR_DAT(20) , \WBs_WR_DAT(19) , \WBs_WR_DAT(18) , \WBs_WR_DAT(17) , \WBs_WR_DAT(16) , \WBs_WR_DAT(15) , \WBs_WR_DAT(14) , \WBs_WR_DAT(13) , \WBs_WR_DAT(12) , \WBs_WR_DAT(11) , \WBs_WR_DAT(10) , \WBs_WR_DAT(9) , \WBs_WR_DAT(8) , \WBs_WR_DAT(7) , \WBs_WR_DAT(6) , \WBs_WR_DAT(5) , \WBs_WR_DAT(4) , \WBs_WR_DAT(3) , \WBs_WR_DAT(2) , \WBs_WR_DAT(1) , \WBs_WR_DAT(0)  })
  );
  assign \u_AL4S3B_FPGA_IP.clkdiv(14)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(14) ;
  assign \u_AL4S3B_FPGA_IP.clkdiv(13)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(13) ;
  assign \u_AL4S3B_FPGA_IP.clkdiv(12)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(12) ;
  assign \u_AL4S3B_FPGA_IP.clkdiv(11)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(11) ;
  assign \u_AL4S3B_FPGA_IP.clkdiv(10)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(10) ;
  assign \u_AL4S3B_FPGA_IP.clkdiv(9)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(9) ;
  assign \u_AL4S3B_FPGA_IP.clkdiv(8)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(8) ;
  assign \u_AL4S3B_FPGA_IP.clkdiv(7)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(7) ;
  assign \u_AL4S3B_FPGA_IP.clkdiv(6)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(6) ;
  assign \u_AL4S3B_FPGA_IP.clkdiv(5)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(5) ;
  assign \u_AL4S3B_FPGA_IP.clkdiv(4)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(4) ;
  assign \u_AL4S3B_FPGA_IP.clkdiv(3)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(3) ;
  assign \u_AL4S3B_FPGA_IP.clkdiv(2)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(2) ;
  assign \u_AL4S3B_FPGA_IP.clkdiv(1)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(1) ;
  assign \u_AL4S3B_FPGA_IP.clkdiv(0)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(0) ;
  assign \u_AL4S3B_FPGA_IP.control(31)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(31) ;
  assign \u_AL4S3B_FPGA_IP.control(30)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(30) ;
  assign \u_AL4S3B_FPGA_IP.control(29)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(29) ;
  assign \u_AL4S3B_FPGA_IP.control(28)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(28) ;
  assign \u_AL4S3B_FPGA_IP.control(27)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(27) ;
  assign \u_AL4S3B_FPGA_IP.control(26)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(26) ;
  assign \u_AL4S3B_FPGA_IP.control(25)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(25) ;
  assign \u_AL4S3B_FPGA_IP.control(24)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(24) ;
  assign \u_AL4S3B_FPGA_IP.control(23)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(23) ;
  assign \u_AL4S3B_FPGA_IP.control(22)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(22) ;
  assign \u_AL4S3B_FPGA_IP.control(21)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(21) ;
  assign \u_AL4S3B_FPGA_IP.control(20)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(20) ;
  assign \u_AL4S3B_FPGA_IP.control(19)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(19) ;
  assign \u_AL4S3B_FPGA_IP.control(18)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(18) ;
  assign \u_AL4S3B_FPGA_IP.control(17)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(17) ;
  assign \u_AL4S3B_FPGA_IP.control(16)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(16) ;
  assign \u_AL4S3B_FPGA_IP.control(15)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(15) ;
  assign \u_AL4S3B_FPGA_IP.control(14)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(14) ;
  assign \u_AL4S3B_FPGA_IP.control(13)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(13) ;
  assign \u_AL4S3B_FPGA_IP.control(12)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(12) ;
  assign \u_AL4S3B_FPGA_IP.control(11)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(11) ;
  assign \u_AL4S3B_FPGA_IP.control(10)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(10) ;
  assign \u_AL4S3B_FPGA_IP.control(9)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(9) ;
  assign \u_AL4S3B_FPGA_IP.control(8)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(8) ;
  assign \u_AL4S3B_FPGA_IP.control(7)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(7) ;
  assign \u_AL4S3B_FPGA_IP.control(6)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(6) ;
  assign \u_AL4S3B_FPGA_IP.control(5)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(5) ;
  assign \u_AL4S3B_FPGA_IP.control(4)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(4) ;
  assign \u_AL4S3B_FPGA_IP.control(3)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(3) ;
  assign \u_AL4S3B_FPGA_IP.control(2)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(2) ;
  assign \u_AL4S3B_FPGA_IP.control(1)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(1) ;
  assign \u_AL4S3B_FPGA_IP.control(0)  = \u_AL4S3B_FPGA_IP.arnold_rst_o ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ADR_i(6)  = \WBs_ADR(8) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ADR_i(5)  = \WBs_ADR(7) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ADR_i(4)  = \WBs_ADR(6) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ADR_i(3)  = \WBs_ADR(5) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ADR_i(2)  = \WBs_ADR(4) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ADR_i(1)  = \WBs_ADR(3) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ADR_i(0)  = \WBs_ADR(2) ;
  assign \u_AL4S3B_FPGA_IP.WBs_ADR(10)  = \WBs_ADR(10) ;
  assign \u_AL4S3B_FPGA_IP.WBs_ADR(9)  = \WBs_ADR(9) ;
  assign \u_AL4S3B_FPGA_IP.WBs_ADR(8)  = \WBs_ADR(8) ;
  assign \u_AL4S3B_FPGA_IP.WBs_ADR(7)  = \WBs_ADR(7) ;
  assign \u_AL4S3B_FPGA_IP.WBs_ADR(6)  = \WBs_ADR(6) ;
  assign \u_AL4S3B_FPGA_IP.WBs_ADR(5)  = \WBs_ADR(5) ;
  assign \u_AL4S3B_FPGA_IP.WBs_ADR(4)  = \WBs_ADR(4) ;
  assign \u_AL4S3B_FPGA_IP.WBs_ADR(3)  = \WBs_ADR(3) ;
  assign \u_AL4S3B_FPGA_IP.WBs_ADR(2)  = \WBs_ADR(2) ;
  assign \u_AL4S3B_FPGA_IP.WBs_ADR(1)  = \WBs_ADR(1) ;
  assign \u_AL4S3B_FPGA_IP.WBs_ADR(0)  = \WBs_ADR(0) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(0)  = \u_AL4S3B_FPGA_IP.arnold_rst_o ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(31)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(31) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(30)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(30) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(29)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(29) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(28)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(28) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(27)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(27) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(26)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(26) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(25)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(25) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(24)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(24) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(23)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(23) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(22)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(22) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(21)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(21) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(20)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(20) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(19)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(19) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(18)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(18) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(17)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(17) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(16)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(16) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(15)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(15) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(14)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(14) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(13)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(13) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(12)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(12) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(11)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(11) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(10)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(10) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(9)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(9) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(8)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(8) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(7)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(7) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(6)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(6) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(5)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(5) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(4)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(4) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(3)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(3) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(2)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(2) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(1)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(1) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(0)  = \u_AL4S3B_FPGA_IP.arnold_rst_o ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(31)  = \WBs_WR_DAT(31) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(30)  = \WBs_WR_DAT(30) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(29)  = \WBs_WR_DAT(29) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(28)  = \WBs_WR_DAT(28) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(27)  = \WBs_WR_DAT(27) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(26)  = \WBs_WR_DAT(26) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(25)  = \WBs_WR_DAT(25) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(24)  = \WBs_WR_DAT(24) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(23)  = \WBs_WR_DAT(23) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(22)  = \WBs_WR_DAT(22) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(21)  = \WBs_WR_DAT(21) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(20)  = \WBs_WR_DAT(20) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(19)  = \WBs_WR_DAT(19) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(18)  = \WBs_WR_DAT(18) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(17)  = \WBs_WR_DAT(17) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(16)  = \WBs_WR_DAT(16) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(15)  = \WBs_WR_DAT(15) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(14)  = \WBs_WR_DAT(14) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(13)  = \WBs_WR_DAT(13) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(12)  = \WBs_WR_DAT(12) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(11)  = \WBs_WR_DAT(11) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(10)  = \WBs_WR_DAT(10) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(9)  = \WBs_WR_DAT(9) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(8)  = \WBs_WR_DAT(8) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(7)  = \WBs_WR_DAT(7) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(6)  = \WBs_WR_DAT(6) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(5)  = \WBs_WR_DAT(5) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(4)  = \WBs_WR_DAT(4) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(3)  = \WBs_WR_DAT(3) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(2)  = \WBs_WR_DAT(2) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(1)  = \WBs_WR_DAT(1) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(0)  = \WBs_WR_DAT(0) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i(3)  = \WBs_BYTE_STB(3) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i(2)  = \WBs_BYTE_STB(2) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(6)  = \WBs_ADR(8) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(5)  = \WBs_ADR(7) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(4)  = \WBs_ADR(6) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(3)  = \WBs_ADR(5) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(2)  = \WBs_ADR(4) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(1)  = \WBs_ADR(3) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(0)  = \WBs_ADR(2) ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(31)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(31) ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(30)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(30) ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(29)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(29) ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(28)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(28) ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(27)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(27) ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(26)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(26) ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(25)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(25) ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(24)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(24) ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(23)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(23) ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(22)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(22) ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(21)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(21) ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(20)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(20) ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(19)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(19) ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(18)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(18) ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(17)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(17) ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(16)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(16) ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(15)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(15) ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(14)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(14) ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(13)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(13) ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(12)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(12) ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(11)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(11) ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(10)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(10) ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(9)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(9) ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(8)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(8) ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(7)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(7) ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(6)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(6) ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(5)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(5) ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(4)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(4) ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(3)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(3) ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(2)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(2) ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(1)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(1) ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(0)  = \u_AL4S3B_FPGA_IP.arnold_rst_o ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(31)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(31) ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(30)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(30) ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(29)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(29) ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(28)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(28) ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(27)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(27) ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(26)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(26) ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(25)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(25) ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(24)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(24) ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(23)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(23) ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(22)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(22) ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(21)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(21) ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(20)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(20) ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(19)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(19) ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(18)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(18) ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(17)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(17) ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(16)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(16) ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(15)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(15) ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(14)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(14) ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(13)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(13) ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(12)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(12) ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(11)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(11) ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(10)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(10) ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(9)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(9) ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(8)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(8) ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(7)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(7) ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(6)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(6) ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(5)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(5) ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(4)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(4) ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(3)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(3) ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(2)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(2) ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(1)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(1) ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(0)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(0) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(31)  = \Device_ID(0) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(30)  = \Device_ID(0) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(29)  = \Device_ID(0) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(28)  = \Device_ID(0) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(27)  = \Device_ID(0) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(26)  = \Device_ID(0) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(25)  = \Device_ID(0) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(24)  = \Device_ID(0) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(23)  = \Device_ID(0) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(22)  = \Device_ID(0) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(21)  = \Device_ID(0) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(20)  = \Device_ID(0) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(19)  = \Device_ID(0) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(18)  = \Device_ID(0) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(17)  = \Device_ID(0) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(16)  = \Device_ID(0) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(15)  = \Device_ID(0) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(14)  = \Device_ID(0) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(13)  = \Device_ID(0) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(12)  = \Device_ID(0) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(11)  = \Device_ID(0) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(10)  = \Device_ID(0) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(9)  = \Device_ID(0) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(8)  = signature_o;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(7)  = \Device_ID(0) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(6)  = \Device_ID(0) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(5)  = \Device_ID(0) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(4)  = \Device_ID(0) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(3)  = \Device_ID(0) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(2)  = \Device_ID(0) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(1)  = \Device_ID(0) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(0)  = \Device_ID(0) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(31)  = \Device_ID(0) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(30)  = \Device_ID(0) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(29)  = \Device_ID(0) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(28)  = \Device_ID(0) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(27)  = \Device_ID(0) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(26)  = \Device_ID(0) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(25)  = \Device_ID(0) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(24)  = \Device_ID(0) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(23)  = \Device_ID(0) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(22)  = \Device_ID(0) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(21)  = \Device_ID(0) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(20)  = \Device_ID(0) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(19)  = \Device_ID(0) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(18)  = \Device_ID(0) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(17)  = \Device_ID(0) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(16)  = \Device_ID(0) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(15)  = signature_o;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(14)  = signature_o;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(13)  = signature_o;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(12)  = signature_o;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(11)  = signature_o;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(10)  = signature_o;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(9)  = signature_o;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(8)  = \Device_ID(0) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(7)  = signature_o;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(6)  = signature_o;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(5)  = signature_o;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(4)  = \Device_ID(0) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(3)  = signature_o;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(2)  = signature_o;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(1)  = \Device_ID(0) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(0)  = signature_o;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(31)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(31) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(30)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(30) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(29)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(29) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(28)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(28) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(27)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(27) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(26)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(26) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(25)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(25) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(24)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(24) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(23)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(23) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(22)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(22) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(21)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(21) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(20)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(20) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(19)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(19) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(18)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(18) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(17)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(17) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(16)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(16) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(15)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(15) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(14)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(14) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(13)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(13) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(12)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(12) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(11)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(11) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(10)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(10) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(9)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(9) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(8)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(8) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(7)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(7) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(6)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(6) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(5)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(5) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(4)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(4) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(3)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(3) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(2)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(2) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(1)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(1) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(0)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(0) ;
  assign \u_AL4S3B_FPGA_IP.WBs_RD_DAT(31)  = \WBs_RD_DAT(31) ;
  assign \u_AL4S3B_FPGA_IP.WBs_RD_DAT(30)  = \WBs_RD_DAT(30) ;
  assign \u_AL4S3B_FPGA_IP.WBs_RD_DAT(29)  = \WBs_RD_DAT(29) ;
  assign \u_AL4S3B_FPGA_IP.WBs_RD_DAT(28)  = \WBs_RD_DAT(28) ;
  assign \u_AL4S3B_FPGA_IP.WBs_RD_DAT(27)  = \WBs_RD_DAT(27) ;
  assign \u_AL4S3B_FPGA_IP.WBs_RD_DAT(26)  = \WBs_RD_DAT(26) ;
  assign \u_AL4S3B_FPGA_IP.WBs_RD_DAT(25)  = \WBs_RD_DAT(25) ;
  assign \u_AL4S3B_FPGA_IP.WBs_RD_DAT(24)  = \WBs_RD_DAT(24) ;
  assign \u_AL4S3B_FPGA_IP.WBs_RD_DAT(23)  = \WBs_RD_DAT(23) ;
  assign \u_AL4S3B_FPGA_IP.WBs_RD_DAT(22)  = \WBs_RD_DAT(22) ;
  assign \u_AL4S3B_FPGA_IP.WBs_RD_DAT(21)  = \WBs_RD_DAT(21) ;
  assign \u_AL4S3B_FPGA_IP.WBs_RD_DAT(20)  = \WBs_RD_DAT(20) ;
  assign \u_AL4S3B_FPGA_IP.WBs_RD_DAT(19)  = \WBs_RD_DAT(19) ;
  assign \u_AL4S3B_FPGA_IP.WBs_RD_DAT(18)  = \WBs_RD_DAT(18) ;
  assign \u_AL4S3B_FPGA_IP.WBs_RD_DAT(17)  = \WBs_RD_DAT(17) ;
  assign \u_AL4S3B_FPGA_IP.WBs_RD_DAT(16)  = \WBs_RD_DAT(16) ;
  assign \u_AL4S3B_FPGA_IP.WBs_RD_DAT(15)  = \WBs_RD_DAT(15) ;
  assign \u_AL4S3B_FPGA_IP.WBs_RD_DAT(14)  = \WBs_RD_DAT(14) ;
  assign \u_AL4S3B_FPGA_IP.WBs_RD_DAT(13)  = \WBs_RD_DAT(13) ;
  assign \u_AL4S3B_FPGA_IP.WBs_RD_DAT(12)  = \WBs_RD_DAT(12) ;
  assign \u_AL4S3B_FPGA_IP.WBs_RD_DAT(11)  = \WBs_RD_DAT(11) ;
  assign \u_AL4S3B_FPGA_IP.WBs_RD_DAT(10)  = \WBs_RD_DAT(10) ;
  assign \u_AL4S3B_FPGA_IP.WBs_RD_DAT(9)  = \WBs_RD_DAT(9) ;
  assign \u_AL4S3B_FPGA_IP.WBs_RD_DAT(8)  = \WBs_RD_DAT(8) ;
  assign \u_AL4S3B_FPGA_IP.WBs_RD_DAT(7)  = \WBs_RD_DAT(7) ;
  assign \u_AL4S3B_FPGA_IP.WBs_RD_DAT(6)  = \WBs_RD_DAT(6) ;
  assign \u_AL4S3B_FPGA_IP.WBs_RD_DAT(5)  = \WBs_RD_DAT(5) ;
  assign \u_AL4S3B_FPGA_IP.WBs_RD_DAT(4)  = \WBs_RD_DAT(4) ;
  assign \u_AL4S3B_FPGA_IP.WBs_RD_DAT(3)  = \WBs_RD_DAT(3) ;
  assign \u_AL4S3B_FPGA_IP.WBs_RD_DAT(2)  = \WBs_RD_DAT(2) ;
  assign \u_AL4S3B_FPGA_IP.WBs_RD_DAT(1)  = \WBs_RD_DAT(1) ;
  assign \u_AL4S3B_FPGA_IP.WBs_RD_DAT(0)  = \WBs_RD_DAT(0) ;
  assign \WBs_ADR(16)  = \u_AL4S3B_FPGA_IP.WBs_ADR(16) ;
  assign \WBs_ADR(15)  = \u_AL4S3B_FPGA_IP.WBs_ADR(15) ;
  assign \WBs_ADR(14)  = \u_AL4S3B_FPGA_IP.WBs_ADR(14) ;
  assign \WBs_ADR(13)  = \u_AL4S3B_FPGA_IP.WBs_ADR(13) ;
  assign \WBs_ADR(12)  = \u_AL4S3B_FPGA_IP.WBs_ADR(12) ;
  assign \WBs_ADR(11)  = \u_AL4S3B_FPGA_IP.WBs_ADR(11) ;
  assign \WBs_BYTE_STB(1)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i(1) ;
  assign \WBs_BYTE_STB(0)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i(0) ;
  assign \u_AL4S3B_FPGA_IP.signature_o(31)  = \Device_ID(0) ;
  assign \u_AL4S3B_FPGA_IP.signature_o(30)  = \Device_ID(0) ;
  assign \u_AL4S3B_FPGA_IP.signature_o(29)  = \Device_ID(0) ;
  assign \u_AL4S3B_FPGA_IP.signature_o(28)  = \Device_ID(0) ;
  assign \u_AL4S3B_FPGA_IP.signature_o(27)  = \Device_ID(0) ;
  assign \u_AL4S3B_FPGA_IP.signature_o(26)  = \Device_ID(0) ;
  assign \u_AL4S3B_FPGA_IP.signature_o(25)  = \Device_ID(0) ;
  assign \u_AL4S3B_FPGA_IP.signature_o(24)  = \Device_ID(0) ;
  assign \u_AL4S3B_FPGA_IP.signature_o(23)  = \Device_ID(0) ;
  assign \u_AL4S3B_FPGA_IP.signature_o(22)  = \Device_ID(0) ;
  assign \u_AL4S3B_FPGA_IP.signature_o(21)  = \Device_ID(0) ;
  assign \u_AL4S3B_FPGA_IP.signature_o(20)  = \Device_ID(0) ;
  assign \u_AL4S3B_FPGA_IP.signature_o(19)  = \Device_ID(0) ;
  assign \u_AL4S3B_FPGA_IP.signature_o(18)  = \Device_ID(0) ;
  assign \u_AL4S3B_FPGA_IP.signature_o(17)  = \Device_ID(0) ;
  assign \u_AL4S3B_FPGA_IP.signature_o(16)  = \Device_ID(0) ;
  assign \u_AL4S3B_FPGA_IP.signature_o(15)  = signature_o;
  assign \u_AL4S3B_FPGA_IP.signature_o(14)  = signature_o;
  assign \u_AL4S3B_FPGA_IP.signature_o(13)  = signature_o;
  assign \u_AL4S3B_FPGA_IP.signature_o(12)  = signature_o;
  assign \u_AL4S3B_FPGA_IP.signature_o(11)  = signature_o;
  assign \u_AL4S3B_FPGA_IP.signature_o(10)  = signature_o;
  assign \u_AL4S3B_FPGA_IP.signature_o(9)  = signature_o;
  assign \u_AL4S3B_FPGA_IP.signature_o(8)  = \Device_ID(0) ;
  assign \u_AL4S3B_FPGA_IP.signature_o(7)  = signature_o;
  assign \u_AL4S3B_FPGA_IP.signature_o(6)  = signature_o;
  assign \u_AL4S3B_FPGA_IP.signature_o(5)  = signature_o;
  assign \u_AL4S3B_FPGA_IP.signature_o(4)  = \Device_ID(0) ;
  assign \u_AL4S3B_FPGA_IP.signature_o(3)  = signature_o;
  assign \u_AL4S3B_FPGA_IP.signature_o(2)  = signature_o;
  assign \u_AL4S3B_FPGA_IP.signature_o(1)  = \Device_ID(0) ;
  assign \u_AL4S3B_FPGA_IP.signature_o(0)  = signature_o;
  assign \u_AL4S3B_FPGA_IP.WBs_BYTE_STB(3)  = \WBs_BYTE_STB(3) ;
  assign \u_AL4S3B_FPGA_IP.WBs_BYTE_STB(2)  = \WBs_BYTE_STB(2) ;
  assign \u_AL4S3B_FPGA_IP.WBs_BYTE_STB(1)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i(1) ;
  assign \u_AL4S3B_FPGA_IP.WBs_BYTE_STB(0)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i(0) ;
  assign \u_AL4S3B_FPGA_IP.WBs_WR_DAT(31)  = \WBs_WR_DAT(31) ;
  assign \u_AL4S3B_FPGA_IP.WBs_WR_DAT(30)  = \WBs_WR_DAT(30) ;
  assign \u_AL4S3B_FPGA_IP.WBs_WR_DAT(29)  = \WBs_WR_DAT(29) ;
  assign \u_AL4S3B_FPGA_IP.WBs_WR_DAT(28)  = \WBs_WR_DAT(28) ;
  assign \u_AL4S3B_FPGA_IP.WBs_WR_DAT(27)  = \WBs_WR_DAT(27) ;
  assign \u_AL4S3B_FPGA_IP.WBs_WR_DAT(26)  = \WBs_WR_DAT(26) ;
  assign \u_AL4S3B_FPGA_IP.WBs_WR_DAT(25)  = \WBs_WR_DAT(25) ;
  assign \u_AL4S3B_FPGA_IP.WBs_WR_DAT(24)  = \WBs_WR_DAT(24) ;
  assign \u_AL4S3B_FPGA_IP.WBs_WR_DAT(23)  = \WBs_WR_DAT(23) ;
  assign \u_AL4S3B_FPGA_IP.WBs_WR_DAT(22)  = \WBs_WR_DAT(22) ;
  assign \u_AL4S3B_FPGA_IP.WBs_WR_DAT(21)  = \WBs_WR_DAT(21) ;
  assign \u_AL4S3B_FPGA_IP.WBs_WR_DAT(20)  = \WBs_WR_DAT(20) ;
  assign \u_AL4S3B_FPGA_IP.WBs_WR_DAT(19)  = \WBs_WR_DAT(19) ;
  assign \u_AL4S3B_FPGA_IP.WBs_WR_DAT(18)  = \WBs_WR_DAT(18) ;
  assign \u_AL4S3B_FPGA_IP.WBs_WR_DAT(17)  = \WBs_WR_DAT(17) ;
  assign \u_AL4S3B_FPGA_IP.WBs_WR_DAT(16)  = \WBs_WR_DAT(16) ;
  assign \u_AL4S3B_FPGA_IP.WBs_WR_DAT(15)  = \WBs_WR_DAT(15) ;
  assign \u_AL4S3B_FPGA_IP.WBs_WR_DAT(14)  = \WBs_WR_DAT(14) ;
  assign \u_AL4S3B_FPGA_IP.WBs_WR_DAT(13)  = \WBs_WR_DAT(13) ;
  assign \u_AL4S3B_FPGA_IP.WBs_WR_DAT(12)  = \WBs_WR_DAT(12) ;
  assign \u_AL4S3B_FPGA_IP.WBs_WR_DAT(11)  = \WBs_WR_DAT(11) ;
  assign \u_AL4S3B_FPGA_IP.WBs_WR_DAT(10)  = \WBs_WR_DAT(10) ;
  assign \u_AL4S3B_FPGA_IP.WBs_WR_DAT(9)  = \WBs_WR_DAT(9) ;
  assign \u_AL4S3B_FPGA_IP.WBs_WR_DAT(8)  = \WBs_WR_DAT(8) ;
  assign \u_AL4S3B_FPGA_IP.WBs_WR_DAT(7)  = \WBs_WR_DAT(7) ;
  assign \u_AL4S3B_FPGA_IP.WBs_WR_DAT(6)  = \WBs_WR_DAT(6) ;
  assign \u_AL4S3B_FPGA_IP.WBs_WR_DAT(5)  = \WBs_WR_DAT(5) ;
  assign \u_AL4S3B_FPGA_IP.WBs_WR_DAT(4)  = \WBs_WR_DAT(4) ;
  assign \u_AL4S3B_FPGA_IP.WBs_WR_DAT(3)  = \WBs_WR_DAT(3) ;
  assign \u_AL4S3B_FPGA_IP.WBs_WR_DAT(2)  = \WBs_WR_DAT(2) ;
  assign \u_AL4S3B_FPGA_IP.WBs_WR_DAT(1)  = \WBs_WR_DAT(1) ;
  assign \u_AL4S3B_FPGA_IP.WBs_WR_DAT(0)  = \WBs_WR_DAT(0) ;
  assign \u_AL4S3B_FPGA_IP.clkdiv(17)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(17) ;
  assign \u_AL4S3B_FPGA_IP.clkdiv(18)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(18) ;
  assign \u_AL4S3B_FPGA_IP.clkdiv(19)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(19) ;
  assign \Device_ID(15)  = \Device_ID(0) ;
  assign Interrupt_o = \Device_ID(0) ;
  assign WB_CLK = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ;
  assign WB_RST_FPGA = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ;
  assign WBs_ACK = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i ;
  assign \u_AL4S3B_FPGA_IP.clkdiv(24)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(24) ;
  assign \u_AL4S3B_FPGA_IP.clkdiv(23)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(23) ;
  assign WBs_CYC = \u_AL4S3B_FPGA_IP.WBs_CYC ;
  assign \u_AL4S3B_FPGA_IP.clkdiv(25)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(25) ;
  assign WBs_STB = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_STB_i ;
  assign WBs_WE = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i ;
  assign \u_AL4S3B_FPGA_IP.clkdiv(26)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(26) ;
  assign \u_AL4S3B_FPGA_IP.clkdiv(16)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(16) ;
  assign \u_AL4S3B_FPGA_IP.clkdiv(15)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(15) ;
  assign interrupt_o = \Device_ID(0) ;
  assign reset = \u_AL4S3B_FPGA_IP.u_arnold_controller.rst ;
  assign \u_AL4S3B_FPGA_IP.WB_CLK  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ;
  assign \u_AL4S3B_FPGA_IP.WB_RST  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ;
  assign \u_AL4S3B_FPGA_IP.WBs_ACK  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i ;
  assign \u_AL4S3B_FPGA_IP.WBs_ACK_FPGA_Reg  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o ;
  assign \u_AL4S3B_FPGA_IP.WBs_ACK_QL_Reserved  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o ;
  assign \Device_ID(11)  = \Device_ID(0) ;
  assign \u_AL4S3B_FPGA_IP.clkdiv(21)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(21) ;
  assign \u_AL4S3B_FPGA_IP.WBs_RD  = WBs_RD;
  assign \u_AL4S3B_FPGA_IP.clkdiv(27)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(27) ;
  assign \u_AL4S3B_FPGA_IP.WBs_STB  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_STB_i ;
  assign \u_AL4S3B_FPGA_IP.WBs_WE  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i ;
  assign \u_AL4S3B_FPGA_IP.clkdiv(20)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(20) ;
  assign \u_AL4S3B_FPGA_IP.arnold_clk_o  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout ;
  assign \u_AL4S3B_FPGA_IP.clk_12mhz  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ;
  assign \Device_ID(14)  = \Device_ID(0) ;
  assign \Device_ID(13)  = \Device_ID(0) ;
  assign \u_AL4S3B_FPGA_IP.interrupt_o  = \Device_ID(0) ;
  assign \u_AL4S3B_FPGA_IP.reset_i  = \u_AL4S3B_FPGA_IP.u_arnold_controller.rst ;
  assign \u_AL4S3B_FPGA_IP.clkdiv(22)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(22) ;
  assign \Device_ID(9)  = \Device_ID(0) ;
  assign \Device_ID(10)  = \Device_ID(0) ;
  assign \Device_ID(12)  = \Device_ID(0) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CYC_i  = \u_AL4S3B_FPGA_IP.WBs_CYC ;
  assign \u_AL4S3B_FPGA_IP.clkdiv(30)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(30) ;
  assign \Device_ID(2)  = \Device_ID(0) ;
  assign \Device_ID(3)  = \Device_ID(0) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_CLK_i  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ;
  assign \Device_ID(4)  = \Device_ID(0) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_STB_i  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_STB_i ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.arnold_reset_i  = \u_AL4S3B_FPGA_IP.arnold_rst_o ;
  assign \u_AL4S3B_FPGA_IP.clkdiv(28)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(28) ;
  assign \Device_ID(8)  = \Device_ID(0) ;
  assign \Device_ID(5)  = \Device_ID(0) ;
  assign \Device_ID(6)  = \Device_ID(0) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.interrupt_o  = \Device_ID(0) ;
  assign \Device_ID(7)  = \Device_ID(0) ;
  assign \u_AL4S3B_FPGA_IP.clkdiv(29)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(29) ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.arnold_clk_o  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.arnold_rst_o  = \u_AL4S3B_FPGA_IP.arnold_rst_o ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clk  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ;
  assign \Device_ID(1)  = \Device_ID(0) ;
  assign \u_AL4S3B_FPGA_IP.clkdiv(31)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(31) ;
  assign usb_pu_cntrl_o = \Device_ID(0) ;
endmodule
