begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/* i370-opc.c -- Instruction 370 (ESA/390) architecture opcode list    Copyright 1994, 1999, 2000, 2001, 2003, 2005 Free Software Foundation, Inc.    PowerPC version written by Ian Lance Taylor, Cygnus Support    Rewritten for i370 ESA/390 support by Linas Vepstas<linas@linas.org> 1998, 1999     This file is part of GDB, GAS, and the GNU binutils.     GDB, GAS, and the GNU binutils are free software; you can redistribute    them and/or modify them under the terms of the GNU General Public    License as published by the Free Software Foundation; either version    2, or (at your option) any later version.     GDB, GAS, and the GNU binutils are distributed in the hope that they    will be useful, but WITHOUT ANY WARRANTY; without even the implied    warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See    the GNU General Public License for more details.     You should have received a copy of the GNU General Public License    along with this file; see the file COPYING.  If not, write to the Free    Software Foundation, 51 Franklin Street - Fifth Floor, Boston, MA    02110-1301, USA.  */
end_comment

begin_include
include|#
directive|include
file|<stdio.h>
end_include

begin_include
include|#
directive|include
file|"sysdep.h"
end_include

begin_include
include|#
directive|include
file|"opcode/i370.h"
end_include

begin_comment
comment|/* This file holds the i370 opcode table.  The opcode table    includes almost all of the extended instruction mnemonics.  This    permits the disassembler to use them, and simplifies the assembler    logic, at the cost of increasing the table size.  The table is    strictly constant data, so the compiler should be able to put it in    the .text section.     This file also holds the operand table.  All knowledge about    inserting operands into instructions and vice-versa is kept in this    file.  */
end_comment

begin_escape
end_escape

begin_comment
comment|/* The functions used to insert and extract complicated operands.  */
end_comment

begin_function
specifier|static
name|i370_insn_t
name|insert_ss_b2
parameter_list|(
name|i370_insn_t
name|insn
parameter_list|,
name|long
name|value
parameter_list|,
specifier|const
name|char
modifier|*
modifier|*
name|errmsg
name|ATTRIBUTE_UNUSED
parameter_list|)
block|{
name|insn
operator|.
name|i
index|[
literal|1
index|]
operator||=
operator|(
name|value
operator|&
literal|0xf
operator|)
operator|<<
literal|28
expr_stmt|;
return|return
name|insn
return|;
block|}
end_function

begin_function
specifier|static
name|i370_insn_t
name|insert_ss_d2
parameter_list|(
name|i370_insn_t
name|insn
parameter_list|,
name|long
name|value
parameter_list|,
specifier|const
name|char
modifier|*
modifier|*
name|errmsg
name|ATTRIBUTE_UNUSED
parameter_list|)
block|{
name|insn
operator|.
name|i
index|[
literal|1
index|]
operator||=
operator|(
name|value
operator|&
literal|0xfff
operator|)
operator|<<
literal|16
expr_stmt|;
return|return
name|insn
return|;
block|}
end_function

begin_function
specifier|static
name|i370_insn_t
name|insert_rxf_r3
parameter_list|(
name|i370_insn_t
name|insn
parameter_list|,
name|long
name|value
parameter_list|,
specifier|const
name|char
modifier|*
modifier|*
name|errmsg
name|ATTRIBUTE_UNUSED
parameter_list|)
block|{
name|insn
operator|.
name|i
index|[
literal|1
index|]
operator||=
operator|(
name|value
operator|&
literal|0xf
operator|)
operator|<<
literal|28
expr_stmt|;
return|return
name|insn
return|;
block|}
end_function

begin_function
specifier|static
name|long
name|extract_ss_b2
parameter_list|(
name|i370_insn_t
name|insn
parameter_list|,
name|int
modifier|*
name|invalid
name|ATTRIBUTE_UNUSED
parameter_list|)
block|{
return|return
operator|(
name|insn
operator|.
name|i
index|[
literal|1
index|]
operator|>>
literal|28
operator|)
operator|&
literal|0xf
return|;
block|}
end_function

begin_function
specifier|static
name|long
name|extract_ss_d2
parameter_list|(
name|i370_insn_t
name|insn
parameter_list|,
name|int
modifier|*
name|invalid
name|ATTRIBUTE_UNUSED
parameter_list|)
block|{
return|return
operator|(
name|insn
operator|.
name|i
index|[
literal|1
index|]
operator|>>
literal|16
operator|)
operator|&
literal|0xfff
return|;
block|}
end_function

begin_function
specifier|static
name|long
name|extract_rxf_r3
parameter_list|(
name|i370_insn_t
name|insn
parameter_list|,
name|int
modifier|*
name|invalid
name|ATTRIBUTE_UNUSED
parameter_list|)
block|{
return|return
operator|(
name|insn
operator|.
name|i
index|[
literal|1
index|]
operator|>>
literal|28
operator|)
operator|&
literal|0xf
return|;
block|}
end_function

begin_escape
end_escape

begin_comment
comment|/* The operands table.    The fields are bits, shift, insert, extract, flags, name.    The types:    I370_OPERAND_GPR register, must name a register, must be present    I370_OPERAND_RELATIVE displacement or legnth field, must be present    I370_OPERAND_BASE base register; if present, must name a register                       if absent, should take value of zero    I370_OPERAND_INDEX index register; if present, must name a register                       if absent, should take value of zero    I370_OPERAND_OPTIONAL other optional operand (usuall reg?).  */
end_comment

begin_decl_stmt
specifier|const
name|struct
name|i370_operand
name|i370_operands
index|[]
init|=
block|{
comment|/* The zero index is used to indicate the end of the list of      operands.  */
define|#
directive|define
name|UNUSED
value|0
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|"unused"
block|}
block|,
comment|/* The R1 register field in an RR form instruction.  */
define|#
directive|define
name|RR_R1
value|(UNUSED + 1)
define|#
directive|define
name|RR_R1_MASK
value|(0xf<< 4)
block|{
literal|4
block|,
literal|4
block|,
literal|0
block|,
literal|0
block|,
name|I370_OPERAND_GPR
block|,
literal|"RR R1"
block|}
block|,
comment|/* The R2 register field in an RR form instruction.  */
define|#
directive|define
name|RR_R2
value|(RR_R1 + 1)
define|#
directive|define
name|RR_R2_MASK
value|(0xf)
block|{
literal|4
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
name|I370_OPERAND_GPR
block|,
literal|"RR R2"
block|}
block|,
comment|/* The I field in an RR form SVC-style instruction.  */
define|#
directive|define
name|RR_I
value|(RR_R2 + 1)
define|#
directive|define
name|RR_I_MASK
value|(0xff)
block|{
literal|8
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
name|I370_OPERAND_RELATIVE
block|,
literal|"RR I (svc)"
block|}
block|,
comment|/* The R1 register field in an RRE form instruction.  */
define|#
directive|define
name|RRE_R1
value|(RR_I + 1)
define|#
directive|define
name|RRE_R1_MASK
value|(0xf<< 4)
block|{
literal|4
block|,
literal|4
block|,
literal|0
block|,
literal|0
block|,
name|I370_OPERAND_GPR
block|,
literal|"RRE R1"
block|}
block|,
comment|/* The R2 register field in an RRE form instruction.  */
define|#
directive|define
name|RRE_R2
value|(RRE_R1 + 1)
define|#
directive|define
name|RRE_R2_MASK
value|(0xf)
block|{
literal|4
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
name|I370_OPERAND_GPR
block|,
literal|"RRE R2"
block|}
block|,
comment|/* The R1 register field in an RRF form instruction.  */
define|#
directive|define
name|RRF_R1
value|(RRE_R2 + 1)
define|#
directive|define
name|RRF_R1_MASK
value|(0xf<< 4)
block|{
literal|4
block|,
literal|4
block|,
literal|0
block|,
literal|0
block|,
name|I370_OPERAND_GPR
block|,
literal|"RRF R1"
block|}
block|,
comment|/* The R2 register field in an RRF form instruction.  */
define|#
directive|define
name|RRF_R2
value|(RRF_R1 + 1)
define|#
directive|define
name|RRF_R2_MASK
value|(0xf)
block|{
literal|4
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
name|I370_OPERAND_GPR
block|,
literal|"RRF R2"
block|}
block|,
comment|/* The R3 register field in an RRF form instruction.  */
define|#
directive|define
name|RRF_R3
value|(RRF_R2 + 1)
define|#
directive|define
name|RRF_R3_MASK
value|(0xf<< 12)
block|{
literal|4
block|,
literal|12
block|,
literal|0
block|,
literal|0
block|,
name|I370_OPERAND_GPR
block|,
literal|"RRF R3"
block|}
block|,
comment|/* The R1 register field in an RX or RS form instruction.  */
define|#
directive|define
name|RX_R1
value|(RRF_R3 + 1)
define|#
directive|define
name|RX_R1_MASK
value|(0xf<< 20)
block|{
literal|4
block|,
literal|20
block|,
literal|0
block|,
literal|0
block|,
name|I370_OPERAND_GPR
block|,
literal|"RX R1"
block|}
block|,
comment|/* The X2 index field in an RX form instruction.  */
define|#
directive|define
name|RX_X2
value|(RX_R1 + 1)
define|#
directive|define
name|RX_X2_MASK
value|(0xf<< 16)
block|{
literal|4
block|,
literal|16
block|,
literal|0
block|,
literal|0
block|,
name|I370_OPERAND_GPR
operator||
name|I370_OPERAND_INDEX
block|,
literal|"RX X2"
block|}
block|,
comment|/* The B2 base field in an RX form instruction.  */
define|#
directive|define
name|RX_B2
value|(RX_X2 + 1)
define|#
directive|define
name|RX_B2_MASK
value|(0xf<< 12)
block|{
literal|4
block|,
literal|12
block|,
literal|0
block|,
literal|0
block|,
name|I370_OPERAND_GPR
operator||
name|I370_OPERAND_BASE
block|,
literal|"RX B2"
block|}
block|,
comment|/* The D2 displacement field in an RX form instruction.  */
define|#
directive|define
name|RX_D2
value|(RX_B2 + 1)
define|#
directive|define
name|RX_D2_MASK
value|(0xfff)
block|{
literal|12
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
name|I370_OPERAND_RELATIVE
block|,
literal|"RX D2"
block|}
block|,
comment|/* The R3 register field in an RXF form instruction.  */
define|#
directive|define
name|RXF_R3
value|(RX_D2 + 1)
define|#
directive|define
name|RXF_R3_MASK
value|(0xf<< 12)
block|{
literal|4
block|,
literal|12
block|,
name|insert_rxf_r3
block|,
name|extract_rxf_r3
block|,
name|I370_OPERAND_GPR
block|,
literal|"RXF R3"
block|}
block|,
comment|/* The D2 displacement field in an RS form instruction.  */
define|#
directive|define
name|RS_D2
value|(RXF_R3 + 1)
define|#
directive|define
name|RS_D2_MASK
value|(0xfff)
block|{
literal|12
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
name|I370_OPERAND_RELATIVE
block|,
literal|"RS D2"
block|}
block|,
comment|/* The R3 register field in an RS form instruction.  */
define|#
directive|define
name|RS_R3
value|(RS_D2 + 1)
define|#
directive|define
name|RS_R3_MASK
value|(0xf<< 16)
block|{
literal|4
block|,
literal|16
block|,
literal|0
block|,
literal|0
block|,
name|I370_OPERAND_GPR
block|,
literal|"RS R3"
block|}
block|,
comment|/* The B2 base field in an RS form instruction.  */
define|#
directive|define
name|RS_B2
value|(RS_R3 + 1)
define|#
directive|define
name|RS_B2_MASK
value|(0xf<< 12)
block|{
literal|4
block|,
literal|12
block|,
literal|0
block|,
literal|0
block|,
name|I370_OPERAND_GPR
operator||
name|I370_OPERAND_BASE
operator||
name|I370_OPERAND_SBASE
block|,
literal|"RS B2"
block|}
block|,
comment|/* The optional B2 base field in an RS form instruction.  */
comment|/* Note that this field will almost always be absent */
define|#
directive|define
name|RS_B2_OPT
value|(RS_B2 + 1)
define|#
directive|define
name|RS_B2_OPT_MASK
value|(0xf<< 12)
block|{
literal|4
block|,
literal|12
block|,
literal|0
block|,
literal|0
block|,
name|I370_OPERAND_GPR
operator||
name|I370_OPERAND_OPTIONAL
block|,
literal|"RS B2 OPT"
block|}
block|,
comment|/* The R1 register field in an RSI form instruction.  */
define|#
directive|define
name|RSI_R1
value|(RS_B2_OPT + 1)
define|#
directive|define
name|RSI_R1_MASK
value|(0xf<< 20)
block|{
literal|4
block|,
literal|20
block|,
literal|0
block|,
literal|0
block|,
name|I370_OPERAND_GPR
block|,
literal|"RSI R1"
block|}
block|,
comment|/* The R3 register field in an RSI form instruction.  */
define|#
directive|define
name|RSI_R3
value|(RSI_R1 + 1)
define|#
directive|define
name|RSI_R3_MASK
value|(0xf<< 16)
block|{
literal|4
block|,
literal|16
block|,
literal|0
block|,
literal|0
block|,
name|I370_OPERAND_GPR
block|,
literal|"RSI R3"
block|}
block|,
comment|/* The I2 immediate field in an RSI form instruction.  */
define|#
directive|define
name|RSI_I2
value|(RSI_R3 + 1)
define|#
directive|define
name|RSI_I2_MASK
value|(0xffff)
block|{
literal|16
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
name|I370_OPERAND_RELATIVE
block|,
literal|"RSI I2"
block|}
block|,
comment|/* The R1 register field in an RI form instruction.  */
define|#
directive|define
name|RI_R1
value|(RSI_I2 + 1)
define|#
directive|define
name|RI_R1_MASK
value|(0xf<< 20)
block|{
literal|4
block|,
literal|20
block|,
literal|0
block|,
literal|0
block|,
name|I370_OPERAND_GPR
block|,
literal|"RI R1"
block|}
block|,
comment|/* The I2 immediate field in an RI form instruction.  */
define|#
directive|define
name|RI_I2
value|(RI_R1 + 1)
define|#
directive|define
name|RI_I2_MASK
value|(0xffff)
block|{
literal|16
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
name|I370_OPERAND_RELATIVE
block|,
literal|"RI I2"
block|}
block|,
comment|/* The I2 index field in an SI form instruction.  */
define|#
directive|define
name|SI_I2
value|(RI_I2 + 1)
define|#
directive|define
name|SI_I2_MASK
value|(0xff<< 16)
block|{
literal|8
block|,
literal|16
block|,
literal|0
block|,
literal|0
block|,
name|I370_OPERAND_RELATIVE
block|,
literal|"SI I2"
block|}
block|,
comment|/* The B1 base register field in an SI form instruction.  */
define|#
directive|define
name|SI_B1
value|(SI_I2 + 1)
define|#
directive|define
name|SI_B1_MASK
value|(0xf<< 12)
block|{
literal|4
block|,
literal|12
block|,
literal|0
block|,
literal|0
block|,
name|I370_OPERAND_GPR
block|,
literal|"SI B1"
block|}
block|,
comment|/* The D1 displacement field in an SI form instruction.  */
define|#
directive|define
name|SI_D1
value|(SI_B1 + 1)
define|#
directive|define
name|SI_D1_MASK
value|(0xfff)
block|{
literal|12
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
name|I370_OPERAND_RELATIVE
block|,
literal|"SI D1"
block|}
block|,
comment|/* The B2 base register field in an S form instruction.  */
define|#
directive|define
name|S_B2
value|(SI_D1 + 1)
define|#
directive|define
name|S_B2_MASK
value|(0xf<< 12)
block|{
literal|4
block|,
literal|12
block|,
literal|0
block|,
literal|0
block|,
name|I370_OPERAND_GPR
operator||
name|I370_OPERAND_BASE
operator||
name|I370_OPERAND_SBASE
block|,
literal|"S B2"
block|}
block|,
comment|/* The D2 displacement field in an S form instruction.  */
define|#
directive|define
name|S_D2
value|(S_B2 + 1)
define|#
directive|define
name|S_D2_MASK
value|(0xfff)
block|{
literal|12
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
name|I370_OPERAND_RELATIVE
block|,
literal|"S D2"
block|}
block|,
comment|/* The L length field in an SS form instruction.  */
define|#
directive|define
name|SS_L
value|(S_D2 + 1)
define|#
directive|define
name|SS_L_MASK
value|(0xffff<<16)
block|{
literal|8
block|,
literal|16
block|,
literal|0
block|,
literal|0
block|,
name|I370_OPERAND_RELATIVE
operator||
name|I370_OPERAND_LENGTH
block|,
literal|"SS L"
block|}
block|,
comment|/* The B1 base register field in an SS form instruction.  */
define|#
directive|define
name|SS_B1
value|(SS_L + 1)
define|#
directive|define
name|SS_B1_MASK
value|(0xf<< 12)
block|{
literal|4
block|,
literal|12
block|,
literal|0
block|,
literal|0
block|,
name|I370_OPERAND_GPR
block|,
literal|"SS B1"
block|}
block|,
comment|/* The D1 displacement field in an SS form instruction.  */
define|#
directive|define
name|SS_D1
value|(SS_B1 + 1)
define|#
directive|define
name|SS_D1_MASK
value|(0xfff)
block|{
literal|12
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
name|I370_OPERAND_RELATIVE
block|,
literal|"SS D1"
block|}
block|,
comment|/* The B2 base register field in an SS form instruction.  */
define|#
directive|define
name|SS_B2
value|(SS_D1 + 1)
define|#
directive|define
name|SS_B2_MASK
value|(0xf<< 12)
block|{
literal|4
block|,
literal|12
block|,
name|insert_ss_b2
block|,
name|extract_ss_b2
block|,
name|I370_OPERAND_GPR
operator||
name|I370_OPERAND_BASE
operator||
name|I370_OPERAND_SBASE
block|,
literal|"SS B2"
block|}
block|,
comment|/* The D2 displacement field in an SS form instruction.  */
define|#
directive|define
name|SS_D2
value|(SS_B2 + 1)
define|#
directive|define
name|SS_D2_MASK
value|(0xfff)
block|{
literal|12
block|,
literal|0
block|,
name|insert_ss_d2
block|,
name|extract_ss_d2
block|,
name|I370_OPERAND_RELATIVE
block|,
literal|"SS D2"
block|}
block|,    }
decl_stmt|;
end_decl_stmt

begin_escape
end_escape

begin_comment
comment|/* Macros used to form opcodes.  */
end_comment

begin_comment
comment|/* The short-instruction opcode.  */
end_comment

begin_define
define|#
directive|define
name|OPS
parameter_list|(
name|x
parameter_list|)
value|((((unsigned short) (x))& 0xff)<< 8)
end_define

begin_define
define|#
directive|define
name|OPS_MASK
value|OPS (0xff)
end_define

begin_comment
comment|/* the extended instruction opcode */
end_comment

begin_define
define|#
directive|define
name|XOPS
parameter_list|(
name|x
parameter_list|)
value|((((unsigned short) (x))& 0xff)<< 24)
end_define

begin_define
define|#
directive|define
name|XOPS_MASK
value|XOPS (0xff)
end_define

begin_comment
comment|/* the S instruction opcode */
end_comment

begin_define
define|#
directive|define
name|SOPS
parameter_list|(
name|x
parameter_list|)
value|((((unsigned short) (x))& 0xffff)<< 16)
end_define

begin_define
define|#
directive|define
name|SOPS_MASK
value|SOPS (0xffff)
end_define

begin_comment
comment|/* the E instruction opcode */
end_comment

begin_define
define|#
directive|define
name|EOPS
parameter_list|(
name|x
parameter_list|)
value|(((unsigned short) (x))& 0xffff)
end_define

begin_define
define|#
directive|define
name|EOPS_MASK
value|EOPS (0xffff)
end_define

begin_comment
comment|/* the RI instruction opcode */
end_comment

begin_define
define|#
directive|define
name|ROPS
parameter_list|(
name|x
parameter_list|)
value|(((((unsigned short) (x))& 0xff0)<< 20) | \                  ((((unsigned short) (x))& 0x00f)<< 16))
end_define

begin_define
define|#
directive|define
name|ROPS_MASK
value|ROPS (0xfff)
end_define

begin_escape
end_escape

begin_comment
comment|/* An E form instruction.  */
end_comment

begin_define
define|#
directive|define
name|E
parameter_list|(
name|op
parameter_list|)
value|(EOPS (op))
end_define

begin_define
define|#
directive|define
name|E_MASK
value|E (0xffff)
end_define

begin_comment
comment|/* An RR form instruction.  */
end_comment

begin_define
define|#
directive|define
name|RR
parameter_list|(
name|op
parameter_list|,
name|r1
parameter_list|,
name|r2
parameter_list|)
define|\
value|(OPS (op) | ((((unsigned short) (r1))& 0xf)<< 4) |   \               ((((unsigned short) (r2))& 0xf) ))
end_define

begin_define
define|#
directive|define
name|RR_MASK
value|RR (0xff, 0x0, 0x0)
end_define

begin_comment
comment|/* An SVC-style instruction.  */
end_comment

begin_define
define|#
directive|define
name|SVC
parameter_list|(
name|op
parameter_list|,
name|i
parameter_list|)
define|\
value|(OPS (op) | (((unsigned short) (i))& 0xff))
end_define

begin_define
define|#
directive|define
name|SVC_MASK
value|SVC (0xff, 0x0)
end_define

begin_comment
comment|/* An RRE form instruction.  */
end_comment

begin_define
define|#
directive|define
name|RRE
parameter_list|(
name|op
parameter_list|,
name|r1
parameter_list|,
name|r2
parameter_list|)
define|\
value|(SOPS (op) | ((((unsigned short) (r1))& 0xf)<< 4) |   \                ((((unsigned short) (r2))& 0xf) ))
end_define

begin_define
define|#
directive|define
name|RRE_MASK
value|RRE (0xffff, 0x0, 0x0)
end_define

begin_comment
comment|/* An RRF form instruction.  */
end_comment

begin_define
define|#
directive|define
name|RRF
parameter_list|(
name|op
parameter_list|,
name|r3
parameter_list|,
name|r1
parameter_list|,
name|r2
parameter_list|)
define|\
value|(SOPS (op) | ((((unsigned short) (r3))& 0xf)<< 12) |   \                ((((unsigned short) (r1))& 0xf)<< 4)  |   \                ((((unsigned short) (r2))& 0xf) ))
end_define

begin_define
define|#
directive|define
name|RRF_MASK
value|RRF (0xffff, 0x0, 0x0, 0x0)
end_define

begin_comment
comment|/* An RX form instruction.  */
end_comment

begin_define
define|#
directive|define
name|RX
parameter_list|(
name|op
parameter_list|,
name|r1
parameter_list|,
name|x2
parameter_list|,
name|b2
parameter_list|,
name|d2
parameter_list|)
define|\
value|(XOPS(op) | ((((unsigned short) (r1))& 0xf)<< 20) |  \               ((((unsigned short) (x2))& 0xf)<< 16) |  \               ((((unsigned short) (b2))& 0xf)<< 12) |  \               ((((unsigned short) (d2))& 0xfff)))
end_define

begin_define
define|#
directive|define
name|RX_MASK
value|RX (0xff, 0x0, 0x0, 0x0, 0x0)
end_define

begin_comment
comment|/* An RXE form instruction high word.  */
end_comment

begin_define
define|#
directive|define
name|RXEH
parameter_list|(
name|op
parameter_list|,
name|r1
parameter_list|,
name|x2
parameter_list|,
name|b2
parameter_list|,
name|d2
parameter_list|)
define|\
value|(XOPS(op) | ((((unsigned short) (r1))& 0xf)<< 20) |  \               ((((unsigned short) (x2))& 0xf)<< 16) |  \               ((((unsigned short) (b2))& 0xf)<< 12) |  \               ((((unsigned short) (d2))& 0xfff)))
end_define

begin_define
define|#
directive|define
name|RXEH_MASK
value|RXEH (0xff, 0, 0, 0, 0)
end_define

begin_comment
comment|/* An RXE form instruction low word.  */
end_comment

begin_define
define|#
directive|define
name|RXEL
parameter_list|(
name|op
parameter_list|)
define|\
value|((((unsigned short) (op))& 0xff)<< 16 )
end_define

begin_define
define|#
directive|define
name|RXEL_MASK
value|RXEL (0xff)
end_define

begin_comment
comment|/* An RXF form instruction high word.  */
end_comment

begin_define
define|#
directive|define
name|RXFH
parameter_list|(
name|op
parameter_list|,
name|r1
parameter_list|,
name|x2
parameter_list|,
name|b2
parameter_list|,
name|d2
parameter_list|)
define|\
value|(XOPS(op) | ((((unsigned short) (r1))& 0xf)<< 20) |  \               ((((unsigned short) (x2))& 0xf)<< 16) |  \               ((((unsigned short) (b2))& 0xf)<< 12) |  \               ((((unsigned short) (d2))& 0xfff)))
end_define

begin_define
define|#
directive|define
name|RXFH_MASK
value|RXFH (0xff, 0, 0, 0, 0)
end_define

begin_comment
comment|/* An RXF form instruction low word.  */
end_comment

begin_define
define|#
directive|define
name|RXFL
parameter_list|(
name|op
parameter_list|,
name|r3
parameter_list|)
define|\
value|(((((unsigned short) (r3))& 0xf)<< 28 ) | \                ((((unsigned short) (op))& 0xff)<< 16 ))
end_define

begin_define
define|#
directive|define
name|RXFL_MASK
value|RXFL (0xff, 0)
end_define

begin_comment
comment|/* An RS form instruction.  */
end_comment

begin_define
define|#
directive|define
name|RS
parameter_list|(
name|op
parameter_list|,
name|r1
parameter_list|,
name|b3
parameter_list|,
name|b2
parameter_list|,
name|d2
parameter_list|)
define|\
value|(XOPS(op) | ((((unsigned short) (r1))& 0xf)<< 20) |  \               ((((unsigned short) (b3))& 0xf)<< 16) |  \               ((((unsigned short) (b2))& 0xf)<< 12) |  \               ((((unsigned short) (d2))& 0xfff)))
end_define

begin_define
define|#
directive|define
name|RS_MASK
value|RS (0xff, 0x0, 0x0, 0x0, 0x0)
end_define

begin_comment
comment|/* An RSI form instruction.  */
end_comment

begin_define
define|#
directive|define
name|RSI
parameter_list|(
name|op
parameter_list|,
name|r1
parameter_list|,
name|r3
parameter_list|,
name|i2
parameter_list|)
define|\
value|(XOPS(op) | ((((unsigned short) (r1))& 0xf)<< 20) |  \               ((((unsigned short) (r3))& 0xf)<< 16) |  \               ((((unsigned short) (i2))& 0xffff)))
end_define

begin_define
define|#
directive|define
name|RSI_MASK
value|RSI (0xff, 0x0, 0x0, 0x0)
end_define

begin_comment
comment|/* An RI form instruction.  */
end_comment

begin_define
define|#
directive|define
name|RI
parameter_list|(
name|op
parameter_list|,
name|r1
parameter_list|,
name|i2
parameter_list|)
define|\
value|(ROPS(op) | ((((unsigned short) (r1))& 0xf)<< 20) |  \               ((((unsigned short) (i2))& 0xffff)))
end_define

begin_define
define|#
directive|define
name|RI_MASK
value|RI (0xfff, 0x0, 0x0)
end_define

begin_comment
comment|/* An SI form instruction.  */
end_comment

begin_define
define|#
directive|define
name|SI
parameter_list|(
name|op
parameter_list|,
name|i2
parameter_list|,
name|b1
parameter_list|,
name|d1
parameter_list|)
define|\
value|(XOPS(op) | ((((unsigned short) (i2))& 0xff)<< 16) |  \               ((((unsigned short) (b1))& 0xf)<< 12) |  \               ((((unsigned short) (d1))& 0xfff)))
end_define

begin_define
define|#
directive|define
name|SI_MASK
value|SI (0xff, 0x0, 0x0, 0x0)
end_define

begin_comment
comment|/* An S form instruction.  */
end_comment

begin_define
define|#
directive|define
name|S
parameter_list|(
name|op
parameter_list|,
name|b2
parameter_list|,
name|d2
parameter_list|)
define|\
value|(SOPS(op) | ((((unsigned short)(b2))& 0xf)<< 12) |  \               ((((unsigned short)(d2))& 0xfff)))
end_define

begin_define
define|#
directive|define
name|S_MASK
value|S (0xffff, 0x0, 0x0)
end_define

begin_comment
comment|/* An SS form instruction high word.  */
end_comment

begin_define
define|#
directive|define
name|SSH
parameter_list|(
name|op
parameter_list|,
name|l
parameter_list|,
name|b1
parameter_list|,
name|d1
parameter_list|)
define|\
value|(XOPS(op) | ((((unsigned short) (l))& 0xff)<< 16) |  \               ((((unsigned short) (b1))& 0xf)<< 12) |  \               ((((unsigned short) (d1))& 0xfff)))
end_define

begin_comment
comment|/* An SS form instruction low word.  */
end_comment

begin_define
define|#
directive|define
name|SSL
parameter_list|(
name|b2
parameter_list|,
name|d2
parameter_list|)
define|\
value|( ((((unsigned short) (b1))& 0xf)<< 28) |  \               ((((unsigned short) (d1))& 0xfff)<< 16 ))
end_define

begin_define
define|#
directive|define
name|SS_MASK
value|SSH (0xff, 0x0, 0x0, 0x0)
end_define

begin_comment
comment|/* An SSE form instruction high word.  */
end_comment

begin_define
define|#
directive|define
name|SSEH
parameter_list|(
name|op
parameter_list|,
name|b1
parameter_list|,
name|d1
parameter_list|)
define|\
value|(SOPS(op) | ((((unsigned short) (b1))& 0xf)<< 12) |  \               ((((unsigned short) (d1))& 0xfff)))
end_define

begin_comment
comment|/* An SSE form instruction low word.  */
end_comment

begin_define
define|#
directive|define
name|SSEL
parameter_list|(
name|b2
parameter_list|,
name|d2
parameter_list|)
define|\
value|( ((((unsigned short) (b1))& 0xf)<< 28) |  \               ((((unsigned short) (d1))& 0xfff)<< 16 ))
end_define

begin_define
define|#
directive|define
name|SSE_MASK
value|SSEH (0xffff, 0x0, 0x0)
end_define

begin_escape
end_escape

begin_comment
comment|/* Smaller names for the flags so each entry in the opcodes table will    fit on a single line.  These flags are set up so that e.g. IXA means    the insn is supported on the 370/XA or newer architecture.    Note that 370 or older obsolete insn's are not supported ...  */
end_comment

begin_define
define|#
directive|define
name|IBF
value|I370_OPCODE_ESA390_BF
end_define

begin_define
define|#
directive|define
name|IBS
value|I370_OPCODE_ESA390_BS
end_define

begin_define
define|#
directive|define
name|ICK
value|I370_OPCODE_ESA390_CK
end_define

begin_define
define|#
directive|define
name|ICM
value|I370_OPCODE_ESA390_CM
end_define

begin_define
define|#
directive|define
name|IFX
value|I370_OPCODE_ESA390_FX
end_define

begin_define
define|#
directive|define
name|IHX
value|I370_OPCODE_ESA390_HX
end_define

begin_define
define|#
directive|define
name|IIR
value|I370_OPCODE_ESA390_IR
end_define

begin_define
define|#
directive|define
name|IMI
value|I370_OPCODE_ESA390_MI
end_define

begin_define
define|#
directive|define
name|IPC
value|I370_OPCODE_ESA390_PC
end_define

begin_define
define|#
directive|define
name|IPL
value|I370_OPCODE_ESA390_PL
end_define

begin_define
define|#
directive|define
name|IQR
value|I370_OPCODE_ESA390_QR
end_define

begin_define
define|#
directive|define
name|IRP
value|I370_OPCODE_ESA390_RP
end_define

begin_define
define|#
directive|define
name|ISA
value|I370_OPCODE_ESA390_SA
end_define

begin_define
define|#
directive|define
name|ISG
value|I370_OPCODE_ESA390_SG
end_define

begin_define
define|#
directive|define
name|ISR
value|I370_OPCODE_ESA390_SR
end_define

begin_define
define|#
directive|define
name|ITR
value|I370_OPCODE_ESA390_SR
end_define

begin_define
define|#
directive|define
name|I390
value|IBF  | IBS | ICK | ICM | IIR | IFX | IHX | IMI | IPC | IPL | IQR | IRP | ISA | ISG | ISR | ITR | I370_OPCODE_ESA390
end_define

begin_define
define|#
directive|define
name|IESA
value|I390 | I370_OPCODE_ESA370
end_define

begin_define
define|#
directive|define
name|IXA
value|IESA | I370_OPCODE_370_XA
end_define

begin_define
define|#
directive|define
name|I370
value|IXA  | I370_OPCODE_370
end_define

begin_define
define|#
directive|define
name|I360
value|I370 | I370_OPCODE_360
end_define

begin_escape
end_escape

begin_comment
comment|/* The opcode table.     The format of the opcode table is:     NAME	    LEN  OPCODE_HI  OPCODE_LO	MASK_HI MASK_LO	FLAGS		{ OPERANDS }     NAME is the name of the instruction.    OPCODE is the instruction opcode.    MASK is the opcode mask; this is used to tell the disassembler      which bits in the actual opcode must match OPCODE.    FLAGS are flags indicated what processors support the instruction.    OPERANDS is the list of operands.     The disassembler reads the table in order and prints the first    instruction which matches, so this table is sorted to put more    specific instructions before more general instructions.  It is also    sorted by major opcode.  */
end_comment

begin_decl_stmt
specifier|const
name|struct
name|i370_opcode
name|i370_opcodes
index|[]
init|=
block|{
comment|/* E form instructions */
block|{
literal|"pr"
block|,
literal|2
block|,
block|{
block|{
name|E
argument_list|(
literal|0x0101
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|E_MASK
block|,
literal|0
block|}
block|}
block|,
name|IESA
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"trap2"
block|,
literal|2
block|,
block|{
block|{
name|E
argument_list|(
literal|0x01FF
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|E_MASK
block|,
literal|0
block|}
block|}
block|,
name|ITR
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"upt"
block|,
literal|2
block|,
block|{
block|{
name|E
argument_list|(
literal|0x0102
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|E_MASK
block|,
literal|0
block|}
block|}
block|,
name|IXA
block|,
block|{
literal|0
block|}
block|}
block|,
comment|/* RR form instructions */
block|{
literal|"ar"
block|,
literal|2
block|,
block|{
block|{
name|RR
argument_list|(
literal|0x1a
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RR_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RR_R1
block|,
name|RR_R2
block|}
block|}
block|,
block|{
literal|"adr"
block|,
literal|2
block|,
block|{
block|{
name|RR
argument_list|(
literal|0x2a
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RR_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RR_R1
block|,
name|RR_R2
block|}
block|}
block|,
block|{
literal|"aer"
block|,
literal|2
block|,
block|{
block|{
name|RR
argument_list|(
literal|0x3a
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RR_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RR_R1
block|,
name|RR_R2
block|}
block|}
block|,
block|{
literal|"alr"
block|,
literal|2
block|,
block|{
block|{
name|RR
argument_list|(
literal|0x1e
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RR_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RR_R1
block|,
name|RR_R2
block|}
block|}
block|,
block|{
literal|"aur"
block|,
literal|2
block|,
block|{
block|{
name|RR
argument_list|(
literal|0x2e
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RR_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RR_R1
block|,
name|RR_R2
block|}
block|}
block|,
block|{
literal|"awr"
block|,
literal|2
block|,
block|{
block|{
name|RR
argument_list|(
literal|0x3e
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RR_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RR_R1
block|,
name|RR_R2
block|}
block|}
block|,
block|{
literal|"axr"
block|,
literal|2
block|,
block|{
block|{
name|RR
argument_list|(
literal|0x36
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RR_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RR_R1
block|,
name|RR_R2
block|}
block|}
block|,
block|{
literal|"balr"
block|,
literal|2
block|,
block|{
block|{
name|RR
argument_list|(
literal|0x05
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RR_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RR_R1
block|,
name|RR_R2
block|}
block|}
block|,
block|{
literal|"basr"
block|,
literal|2
block|,
block|{
block|{
name|RR
argument_list|(
literal|0x0d
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RR_MASK
block|,
literal|0
block|}
block|}
block|,
name|IXA
block|,
block|{
name|RR_R1
block|,
name|RR_R2
block|}
block|}
block|,
block|{
literal|"bassm"
block|,
literal|2
block|,
block|{
block|{
name|RR
argument_list|(
literal|0x0c
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RR_MASK
block|,
literal|0
block|}
block|}
block|,
name|IXA
block|,
block|{
name|RR_R1
block|,
name|RR_R2
block|}
block|}
block|,
block|{
literal|"bsm"
block|,
literal|2
block|,
block|{
block|{
name|RR
argument_list|(
literal|0x0b
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RR_MASK
block|,
literal|0
block|}
block|}
block|,
name|IXA
block|,
block|{
name|RR_R1
block|,
name|RR_R2
block|}
block|}
block|,
block|{
literal|"bcr"
block|,
literal|2
block|,
block|{
block|{
name|RR
argument_list|(
literal|0x07
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RR_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RR_R1
block|,
name|RR_R2
block|}
block|}
block|,
block|{
literal|"bctr"
block|,
literal|2
block|,
block|{
block|{
name|RR
argument_list|(
literal|0x06
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RR_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RR_R1
block|,
name|RR_R2
block|}
block|}
block|,
block|{
literal|"cdr"
block|,
literal|2
block|,
block|{
block|{
name|RR
argument_list|(
literal|0x29
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RR_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RR_R1
block|,
name|RR_R2
block|}
block|}
block|,
block|{
literal|"cer"
block|,
literal|2
block|,
block|{
block|{
name|RR
argument_list|(
literal|0x39
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RR_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RR_R1
block|,
name|RR_R2
block|}
block|}
block|,
block|{
literal|"clr"
block|,
literal|2
block|,
block|{
block|{
name|RR
argument_list|(
literal|0x15
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RR_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RR_R1
block|,
name|RR_R2
block|}
block|}
block|,
block|{
literal|"clcl"
block|,
literal|2
block|,
block|{
block|{
name|RR
argument_list|(
literal|0x0f
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RR_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RR_R1
block|,
name|RR_R2
block|}
block|}
block|,
block|{
literal|"cr"
block|,
literal|2
block|,
block|{
block|{
name|RR
argument_list|(
literal|0x19
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RR_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RR_R1
block|,
name|RR_R2
block|}
block|}
block|,
block|{
literal|"ddr"
block|,
literal|2
block|,
block|{
block|{
name|RR
argument_list|(
literal|0x2d
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RR_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RR_R1
block|,
name|RR_R2
block|}
block|}
block|,
block|{
literal|"der"
block|,
literal|2
block|,
block|{
block|{
name|RR
argument_list|(
literal|0x3d
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RR_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RR_R1
block|,
name|RR_R2
block|}
block|}
block|,
block|{
literal|"dr"
block|,
literal|2
block|,
block|{
block|{
name|RR
argument_list|(
literal|0x1d
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RR_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RR_R1
block|,
name|RR_R2
block|}
block|}
block|,
block|{
literal|"hdr"
block|,
literal|2
block|,
block|{
block|{
name|RR
argument_list|(
literal|0x24
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RR_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RR_R1
block|,
name|RR_R2
block|}
block|}
block|,
block|{
literal|"her"
block|,
literal|2
block|,
block|{
block|{
name|RR
argument_list|(
literal|0x34
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RR_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RR_R1
block|,
name|RR_R2
block|}
block|}
block|,
block|{
literal|"lcdr"
block|,
literal|2
block|,
block|{
block|{
name|RR
argument_list|(
literal|0x23
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RR_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RR_R1
block|,
name|RR_R2
block|}
block|}
block|,
block|{
literal|"lcer"
block|,
literal|2
block|,
block|{
block|{
name|RR
argument_list|(
literal|0x33
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RR_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RR_R1
block|,
name|RR_R2
block|}
block|}
block|,
block|{
literal|"lcr"
block|,
literal|2
block|,
block|{
block|{
name|RR
argument_list|(
literal|0x13
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RR_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RR_R1
block|,
name|RR_R2
block|}
block|}
block|,
block|{
literal|"ldr"
block|,
literal|2
block|,
block|{
block|{
name|RR
argument_list|(
literal|0x28
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RR_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RR_R1
block|,
name|RR_R2
block|}
block|}
block|,
block|{
literal|"ler"
block|,
literal|2
block|,
block|{
block|{
name|RR
argument_list|(
literal|0x38
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RR_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RR_R1
block|,
name|RR_R2
block|}
block|}
block|,
block|{
literal|"lndr"
block|,
literal|2
block|,
block|{
block|{
name|RR
argument_list|(
literal|0x21
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RR_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RR_R1
block|,
name|RR_R2
block|}
block|}
block|,
block|{
literal|"lner"
block|,
literal|2
block|,
block|{
block|{
name|RR
argument_list|(
literal|0x31
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RR_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RR_R1
block|,
name|RR_R2
block|}
block|}
block|,
block|{
literal|"lnr"
block|,
literal|2
block|,
block|{
block|{
name|RR
argument_list|(
literal|0x11
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RR_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RR_R1
block|,
name|RR_R2
block|}
block|}
block|,
block|{
literal|"lpdr"
block|,
literal|2
block|,
block|{
block|{
name|RR
argument_list|(
literal|0x20
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RR_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RR_R1
block|,
name|RR_R2
block|}
block|}
block|,
block|{
literal|"lper"
block|,
literal|2
block|,
block|{
block|{
name|RR
argument_list|(
literal|0x30
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RR_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RR_R1
block|,
name|RR_R2
block|}
block|}
block|,
block|{
literal|"lpr"
block|,
literal|2
block|,
block|{
block|{
name|RR
argument_list|(
literal|0x10
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RR_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RR_R1
block|,
name|RR_R2
block|}
block|}
block|,
block|{
literal|"lr"
block|,
literal|2
block|,
block|{
block|{
name|RR
argument_list|(
literal|0x18
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RR_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RR_R1
block|,
name|RR_R2
block|}
block|}
block|,
block|{
literal|"lrdr"
block|,
literal|2
block|,
block|{
block|{
name|RR
argument_list|(
literal|0x25
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RR_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RR_R1
block|,
name|RR_R2
block|}
block|}
block|,
block|{
literal|"lrer"
block|,
literal|2
block|,
block|{
block|{
name|RR
argument_list|(
literal|0x35
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RR_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RR_R1
block|,
name|RR_R2
block|}
block|}
block|,
block|{
literal|"ltdr"
block|,
literal|2
block|,
block|{
block|{
name|RR
argument_list|(
literal|0x22
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RR_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RR_R1
block|,
name|RR_R2
block|}
block|}
block|,
block|{
literal|"lter"
block|,
literal|2
block|,
block|{
block|{
name|RR
argument_list|(
literal|0x32
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RR_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RR_R1
block|,
name|RR_R2
block|}
block|}
block|,
block|{
literal|"ltr"
block|,
literal|2
block|,
block|{
block|{
name|RR
argument_list|(
literal|0x12
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RR_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RR_R1
block|,
name|RR_R2
block|}
block|}
block|,
block|{
literal|"mdr"
block|,
literal|2
block|,
block|{
block|{
name|RR
argument_list|(
literal|0x2c
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RR_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RR_R1
block|,
name|RR_R2
block|}
block|}
block|,
block|{
literal|"mer"
block|,
literal|2
block|,
block|{
block|{
name|RR
argument_list|(
literal|0x3c
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RR_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RR_R1
block|,
name|RR_R2
block|}
block|}
block|,
block|{
literal|"mr"
block|,
literal|2
block|,
block|{
block|{
name|RR
argument_list|(
literal|0x1c
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RR_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RR_R1
block|,
name|RR_R2
block|}
block|}
block|,
block|{
literal|"mvcl"
block|,
literal|2
block|,
block|{
block|{
name|RR
argument_list|(
literal|0x0e
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RR_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RR_R1
block|,
name|RR_R2
block|}
block|}
block|,
block|{
literal|"mxdr"
block|,
literal|2
block|,
block|{
block|{
name|RR
argument_list|(
literal|0x27
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RR_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RR_R1
block|,
name|RR_R2
block|}
block|}
block|,
block|{
literal|"mxr"
block|,
literal|2
block|,
block|{
block|{
name|RR
argument_list|(
literal|0x26
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RR_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RR_R1
block|,
name|RR_R2
block|}
block|}
block|,
block|{
literal|"nr"
block|,
literal|2
block|,
block|{
block|{
name|RR
argument_list|(
literal|0x14
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RR_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RR_R1
block|,
name|RR_R2
block|}
block|}
block|,
block|{
literal|"or"
block|,
literal|2
block|,
block|{
block|{
name|RR
argument_list|(
literal|0x16
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RR_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RR_R1
block|,
name|RR_R2
block|}
block|}
block|,
block|{
literal|"sdr"
block|,
literal|2
block|,
block|{
block|{
name|RR
argument_list|(
literal|0x2b
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RR_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RR_R1
block|,
name|RR_R2
block|}
block|}
block|,
block|{
literal|"ser"
block|,
literal|2
block|,
block|{
block|{
name|RR
argument_list|(
literal|0x3b
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RR_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RR_R1
block|,
name|RR_R2
block|}
block|}
block|,
block|{
literal|"slr"
block|,
literal|2
block|,
block|{
block|{
name|RR
argument_list|(
literal|0x1f
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RR_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RR_R1
block|,
name|RR_R2
block|}
block|}
block|,
block|{
literal|"spm"
block|,
literal|2
block|,
block|{
block|{
name|RR
argument_list|(
literal|0x04
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RR_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RR_R1
block|}
block|}
block|,
block|{
literal|"sr"
block|,
literal|2
block|,
block|{
block|{
name|RR
argument_list|(
literal|0x1b
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RR_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RR_R1
block|,
name|RR_R2
block|}
block|}
block|,
block|{
literal|"sur"
block|,
literal|2
block|,
block|{
block|{
name|RR
argument_list|(
literal|0x3f
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RR_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RR_R1
block|,
name|RR_R2
block|}
block|}
block|,
block|{
literal|"swr"
block|,
literal|2
block|,
block|{
block|{
name|RR
argument_list|(
literal|0x2f
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RR_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RR_R1
block|,
name|RR_R2
block|}
block|}
block|,
block|{
literal|"sxr"
block|,
literal|2
block|,
block|{
block|{
name|RR
argument_list|(
literal|0x37
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RR_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RR_R1
block|,
name|RR_R2
block|}
block|}
block|,
block|{
literal|"xr"
block|,
literal|2
block|,
block|{
block|{
name|RR
argument_list|(
literal|0x17
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RR_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RR_R1
block|,
name|RR_R2
block|}
block|}
block|,
comment|/* Unusual RR formats.  */
block|{
literal|"svc"
block|,
literal|2
block|,
block|{
block|{
name|SVC
argument_list|(
literal|0x0a
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|SVC_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RR_I
block|}
block|}
block|,
comment|/* RRE form instructions.  */
block|{
literal|"adbr"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb31a
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IBF
block|,
block|{
name|RRE_R1
block|,
name|RRE_R2
block|}
block|}
block|,
block|{
literal|"aebr"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb30a
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IBF
block|,
block|{
name|RRE_R1
block|,
name|RRE_R2
block|}
block|}
block|,
block|{
literal|"axbr"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb34a
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IBF
block|,
block|{
name|RRE_R1
block|,
name|RRE_R2
block|}
block|}
block|,
block|{
literal|"bakr"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb240
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IESA
block|,
block|{
name|RRE_R1
block|,
name|RRE_R2
block|}
block|}
block|,
block|{
literal|"bsa"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb25a
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IBS
block|,
block|{
name|RRE_R1
block|,
name|RRE_R2
block|}
block|}
block|,
block|{
literal|"bsg"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb258
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|ISG
block|,
block|{
name|RRE_R1
block|,
name|RRE_R2
block|}
block|}
block|,
block|{
literal|"cdbr"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb319
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IBF
block|,
block|{
name|RRE_R1
block|,
name|RRE_R2
block|}
block|}
block|,
block|{
literal|"cdfbr"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb395
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IBF
block|,
block|{
name|RRE_R1
block|,
name|RRE_R2
block|}
block|}
block|,
block|{
literal|"cdfr"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb3b5
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IHX
block|,
block|{
name|RRE_R1
block|,
name|RRE_R2
block|}
block|}
block|,
block|{
literal|"cebr"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb309
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IBF
block|,
block|{
name|RRE_R1
block|,
name|RRE_R2
block|}
block|}
block|,
block|{
literal|"cefbr"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb394
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IBF
block|,
block|{
name|RRE_R1
block|,
name|RRE_R2
block|}
block|}
block|,
block|{
literal|"cefr"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb3b4
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IHX
block|,
block|{
name|RRE_R1
block|,
name|RRE_R2
block|}
block|}
block|,
block|{
literal|"cksm"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb241
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|ICK
block|,
block|{
name|RRE_R1
block|,
name|RRE_R2
block|}
block|}
block|,
block|{
literal|"clst"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb25d
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|ISR
block|,
block|{
name|RRE_R1
block|,
name|RRE_R2
block|}
block|}
block|,
block|{
literal|"cpya"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb24d
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IESA
block|,
block|{
name|RRE_R1
block|,
name|RRE_R2
block|}
block|}
block|,
block|{
literal|"cuse"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb257
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IESA
block|,
block|{
name|RRE_R1
block|,
name|RRE_R2
block|}
block|}
block|,
block|{
literal|"cxbr"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb349
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IBF
block|,
block|{
name|RRE_R1
block|,
name|RRE_R2
block|}
block|}
block|,
block|{
literal|"cxfbr"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb396
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IBF
block|,
block|{
name|RRE_R1
block|,
name|RRE_R2
block|}
block|}
block|,
block|{
literal|"cxfr"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb3b6
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IHX
block|,
block|{
name|RRE_R1
block|,
name|RRE_R2
block|}
block|}
block|,
block|{
literal|"cxr"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb369
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IHX
block|,
block|{
name|RRE_R1
block|,
name|RRE_R2
block|}
block|}
block|,
block|{
literal|"ddbr"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb31d
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IBF
block|,
block|{
name|RRE_R1
block|,
name|RRE_R2
block|}
block|}
block|,
block|{
literal|"debr"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb30d
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IBF
block|,
block|{
name|RRE_R1
block|,
name|RRE_R2
block|}
block|}
block|,
block|{
literal|"dxbr"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb34d
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IBF
block|,
block|{
name|RRE_R1
block|,
name|RRE_R2
block|}
block|}
block|,
block|{
literal|"dxr"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb22d
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IXA
block|,
block|{
name|RRE_R1
block|,
name|RRE_R2
block|}
block|}
block|,
block|{
literal|"ear"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb24f
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IESA
block|,
block|{
name|RRE_R1
block|,
name|RRE_R2
block|}
block|}
block|,
block|{
literal|"efpc"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb38c
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IBF
block|,
block|{
name|RRE_R1
block|,
name|RRE_R2
block|}
block|}
block|,
block|{
literal|"epar"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb226
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IXA
block|,
block|{
name|RRE_R1
block|}
block|}
block|,
block|{
literal|"ereg"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb249
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IESA
block|,
block|{
name|RRE_R1
block|,
name|RRE_R2
block|}
block|}
block|,
block|{
literal|"esar"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb227
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IXA
block|,
block|{
name|RRE_R1
block|}
block|}
block|,
block|{
literal|"esta"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb24a
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IESA
block|,
block|{
name|RRE_R1
block|,
name|RRE_R2
block|}
block|}
block|,
block|{
literal|"fidr"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb37f
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IHX
block|,
block|{
name|RRE_R1
block|,
name|RRE_R2
block|}
block|}
block|,
block|{
literal|"fier"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb377
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IHX
block|,
block|{
name|RRE_R1
block|,
name|RRE_R2
block|}
block|}
block|,
block|{
literal|"fixr"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb367
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IHX
block|,
block|{
name|RRE_R1
block|,
name|RRE_R2
block|}
block|}
block|,
block|{
literal|"iac"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb224
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IXA
block|,
block|{
name|RRE_R1
block|}
block|}
block|,
block|{
literal|"ipm"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb222
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IXA
block|,
block|{
name|RRE_R1
block|}
block|}
block|,
block|{
literal|"ipte"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb221
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IXA
block|,
block|{
name|RRE_R1
block|,
name|RRE_R2
block|}
block|}
block|,
block|{
literal|"iske"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb229
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IXA
block|,
block|{
name|RRE_R1
block|,
name|RRE_R2
block|}
block|}
block|,
block|{
literal|"ivsk"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb223
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IXA
block|,
block|{
name|RRE_R1
block|,
name|RRE_R2
block|}
block|}
block|,
block|{
literal|"kdbr"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb318
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IBF
block|,
block|{
name|RRE_R1
block|,
name|RRE_R2
block|}
block|}
block|,
block|{
literal|"kebr"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb308
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IBF
block|,
block|{
name|RRE_R1
block|,
name|RRE_R2
block|}
block|}
block|,
block|{
literal|"kxbr"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb348
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IBF
block|,
block|{
name|RRE_R1
block|,
name|RRE_R2
block|}
block|}
block|,
block|{
literal|"lcdbr"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb313
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IBF
block|,
block|{
name|RRE_R1
block|,
name|RRE_R2
block|}
block|}
block|,
block|{
literal|"lcebr"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb303
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IBF
block|,
block|{
name|RRE_R1
block|,
name|RRE_R2
block|}
block|}
block|,
block|{
literal|"lcxbr"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb343
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IBF
block|,
block|{
name|RRE_R1
block|,
name|RRE_R2
block|}
block|}
block|,
block|{
literal|"lcxr"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb363
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IHX
block|,
block|{
name|RRE_R1
block|,
name|RRE_R2
block|}
block|}
block|,
block|{
literal|"lder"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb324
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IHX
block|,
block|{
name|RRE_R1
block|,
name|RRE_R2
block|}
block|}
block|,
block|{
literal|"ldxbr"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb345
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IBF
block|,
block|{
name|RRE_R1
block|,
name|RRE_R2
block|}
block|}
block|,
block|{
literal|"ledbr"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb344
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IBF
block|,
block|{
name|RRE_R1
block|,
name|RRE_R2
block|}
block|}
block|,
block|{
literal|"lexbr"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb346
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IBF
block|,
block|{
name|RRE_R1
block|,
name|RRE_R2
block|}
block|}
block|,
block|{
literal|"lexr"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb366
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IHX
block|,
block|{
name|RRE_R1
block|,
name|RRE_R2
block|}
block|}
block|,
block|{
literal|"lndbr"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb311
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IBF
block|,
block|{
name|RRE_R1
block|,
name|RRE_R2
block|}
block|}
block|,
block|{
literal|"lnebr"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb301
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IBF
block|,
block|{
name|RRE_R1
block|,
name|RRE_R2
block|}
block|}
block|,
block|{
literal|"lnxbr"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb341
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IBF
block|,
block|{
name|RRE_R1
block|,
name|RRE_R2
block|}
block|}
block|,
block|{
literal|"lnxr"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb361
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IHX
block|,
block|{
name|RRE_R1
block|,
name|RRE_R2
block|}
block|}
block|,
block|{
literal|"lpdbr"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb310
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IBF
block|,
block|{
name|RRE_R1
block|,
name|RRE_R2
block|}
block|}
block|,
block|{
literal|"lpebr"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb300
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IBF
block|,
block|{
name|RRE_R1
block|,
name|RRE_R2
block|}
block|}
block|,
block|{
literal|"lpxbr"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb340
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IBF
block|,
block|{
name|RRE_R1
block|,
name|RRE_R2
block|}
block|}
block|,
block|{
literal|"lpxr"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb360
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IHX
block|,
block|{
name|RRE_R1
block|,
name|RRE_R2
block|}
block|}
block|,
block|{
literal|"ltdbr"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb312
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IBF
block|,
block|{
name|RRE_R1
block|,
name|RRE_R2
block|}
block|}
block|,
block|{
literal|"ltebr"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb302
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IBF
block|,
block|{
name|RRE_R1
block|,
name|RRE_R2
block|}
block|}
block|,
block|{
literal|"ltxbr"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb342
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IBF
block|,
block|{
name|RRE_R1
block|,
name|RRE_R2
block|}
block|}
block|,
block|{
literal|"ltxr"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb362
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IHX
block|,
block|{
name|RRE_R1
block|,
name|RRE_R2
block|}
block|}
block|,
block|{
literal|"lura"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb24b
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IESA
block|,
block|{
name|RRE_R1
block|,
name|RRE_R2
block|}
block|}
block|,
block|{
literal|"lxdr"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb325
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IHX
block|,
block|{
name|RRE_R1
block|,
name|RRE_R2
block|}
block|}
block|,
block|{
literal|"lxer"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb326
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IHX
block|,
block|{
name|RRE_R1
block|,
name|RRE_R2
block|}
block|}
block|,
block|{
literal|"lxr"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb365
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IFX
block|,
block|{
name|RRE_R1
block|,
name|RRE_R2
block|}
block|}
block|,
block|{
literal|"lzdr"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb375
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IFX
block|,
block|{
name|RRE_R1
block|,
name|RRE_R2
block|}
block|}
block|,
block|{
literal|"lzer"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb374
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IFX
block|,
block|{
name|RRE_R1
block|,
name|RRE_R2
block|}
block|}
block|,
block|{
literal|"lzxr"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb376
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IFX
block|,
block|{
name|RRE_R1
block|,
name|RRE_R2
block|}
block|}
block|,
block|{
literal|"mdbr"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb31c
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IBF
block|,
block|{
name|RRE_R1
block|,
name|RRE_R2
block|}
block|}
block|,
block|{
literal|"mdebr"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb30c
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IBF
block|,
block|{
name|RRE_R1
block|,
name|RRE_R2
block|}
block|}
block|,
block|{
literal|"meebr"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb317
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IBF
block|,
block|{
name|RRE_R1
block|,
name|RRE_R2
block|}
block|}
block|,
block|{
literal|"meer"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb337
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IHX
block|,
block|{
name|RRE_R1
block|,
name|RRE_R2
block|}
block|}
block|,
block|{
literal|"msr"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb252
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IIR
block|,
block|{
name|RRE_R1
block|,
name|RRE_R2
block|}
block|}
block|,
block|{
literal|"msta"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb247
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IESA
block|,
block|{
name|RRE_R1
block|}
block|}
block|,
block|{
literal|"mvpg"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb254
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IESA
block|,
block|{
name|RRE_R1
block|,
name|RRE_R2
block|}
block|}
block|,
block|{
literal|"mvst"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb255
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|ISR
block|,
block|{
name|RRE_R1
block|,
name|RRE_R2
block|}
block|}
block|,
block|{
literal|"mxbr"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb34c
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IBF
block|,
block|{
name|RRE_R1
block|,
name|RRE_R2
block|}
block|}
block|,
block|{
literal|"mxdbr"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb307
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IBF
block|,
block|{
name|RRE_R1
block|,
name|RRE_R2
block|}
block|}
block|,
block|{
literal|"palb"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb248
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IESA
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"prbe"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb22a
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RRE_R1
block|,
name|RRE_R2
block|}
block|}
block|,
block|{
literal|"pt"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb228
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IXA
block|,
block|{
name|RRE_R1
block|,
name|RRE_R2
block|}
block|}
block|,
block|{
literal|"rrbe"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb22a
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IXA
block|,
block|{
name|RRE_R1
block|,
name|RRE_R2
block|}
block|}
block|,
block|{
literal|"sar"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb24e
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IESA
block|,
block|{
name|RRE_R1
block|,
name|RRE_R2
block|}
block|}
block|,
block|{
literal|"sdbr"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb31b
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IBF
block|,
block|{
name|RRE_R1
block|,
name|RRE_R2
block|}
block|}
block|,
block|{
literal|"sebr"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb30b
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IBF
block|,
block|{
name|RRE_R1
block|,
name|RRE_R2
block|}
block|}
block|,
block|{
literal|"servc"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb220
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IESA
block|,
block|{
name|RRE_R1
block|,
name|RRE_R2
block|}
block|}
block|,
block|{
literal|"sfpc"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb384
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IBF
block|,
block|{
name|RRE_R1
block|,
name|RRE_R2
block|}
block|}
block|,
block|{
literal|"sqdbr"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb315
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IBF
block|,
block|{
name|RRE_R1
block|,
name|RRE_R2
block|}
block|}
block|,
block|{
literal|"sqdr"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb244
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IQR
block|,
block|{
name|RRE_R1
block|,
name|RRE_R2
block|}
block|}
block|,
block|{
literal|"sqebr"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb314
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IBF
block|,
block|{
name|RRE_R1
block|,
name|RRE_R2
block|}
block|}
block|,
block|{
literal|"sqer"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb245
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IQR
block|,
block|{
name|RRE_R1
block|,
name|RRE_R2
block|}
block|}
block|,
block|{
literal|"sqxbr"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb316
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IBF
block|,
block|{
name|RRE_R1
block|,
name|RRE_R2
block|}
block|}
block|,
block|{
literal|"sqxr"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb336
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IHX
block|,
block|{
name|RRE_R1
block|,
name|RRE_R2
block|}
block|}
block|,
block|{
literal|"srst"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb25e
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|ISR
block|,
block|{
name|RRE_R1
block|,
name|RRE_R2
block|}
block|}
block|,
block|{
literal|"ssar"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb225
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IXA
block|,
block|{
name|RRE_R1
block|}
block|}
block|,
block|{
literal|"sske"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb22b
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IXA
block|,
block|{
name|RRE_R1
block|,
name|RRE_R2
block|}
block|}
block|,
block|{
literal|"stura"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb246
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IESA
block|,
block|{
name|RRE_R1
block|,
name|RRE_R2
block|}
block|}
block|,
block|{
literal|"sxbr"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb34b
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IBF
block|,
block|{
name|RRE_R1
block|,
name|RRE_R2
block|}
block|}
block|,
block|{
literal|"tar"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb24c
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IESA
block|,
block|{
name|RRE_R1
block|,
name|RRE_R2
block|}
block|}
block|,
block|{
literal|"tb"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb22c
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IXA
block|,
block|{
name|RRE_R1
block|,
name|RRE_R2
block|}
block|}
block|,
block|{
literal|"thdr"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb359
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IFX
block|,
block|{
name|RRE_R1
block|,
name|RRE_R2
block|}
block|}
block|,
block|{
literal|"thder"
block|,
literal|4
block|,
block|{
block|{
name|RRE
argument_list|(
literal|0xb359
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IFX
block|,
block|{
name|RRE_R1
block|,
name|RRE_R2
block|}
block|}
block|,
comment|/* RRF form instructions.  */
block|{
literal|"cfdbr"
block|,
literal|4
block|,
block|{
block|{
name|RRF
argument_list|(
literal|0xb399
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRF_MASK
block|,
literal|0
block|}
block|}
block|,
name|IBF
block|,
block|{
name|RRF_R1
block|,
name|RRF_R3
block|,
name|RRF_R2
block|}
block|}
block|,
block|{
literal|"cfdr"
block|,
literal|4
block|,
block|{
block|{
name|RRF
argument_list|(
literal|0xb3b9
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRF_MASK
block|,
literal|0
block|}
block|}
block|,
name|IHX
block|,
block|{
name|RRF_R1
block|,
name|RRF_R3
block|,
name|RRF_R2
block|}
block|}
block|,
block|{
literal|"cfebr"
block|,
literal|4
block|,
block|{
block|{
name|RRF
argument_list|(
literal|0xb398
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRF_MASK
block|,
literal|0
block|}
block|}
block|,
name|IBF
block|,
block|{
name|RRF_R1
block|,
name|RRF_R3
block|,
name|RRF_R2
block|}
block|}
block|,
block|{
literal|"cfer"
block|,
literal|4
block|,
block|{
block|{
name|RRF
argument_list|(
literal|0xb3b8
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRF_MASK
block|,
literal|0
block|}
block|}
block|,
name|IHX
block|,
block|{
name|RRF_R1
block|,
name|RRF_R3
block|,
name|RRF_R2
block|}
block|}
block|,
block|{
literal|"cfxbr"
block|,
literal|4
block|,
block|{
block|{
name|RRF
argument_list|(
literal|0xb39a
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRF_MASK
block|,
literal|0
block|}
block|}
block|,
name|IBF
block|,
block|{
name|RRF_R1
block|,
name|RRF_R3
block|,
name|RRF_R2
block|}
block|}
block|,
block|{
literal|"cfxr"
block|,
literal|4
block|,
block|{
block|{
name|RRF
argument_list|(
literal|0xb3ba
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRF_MASK
block|,
literal|0
block|}
block|}
block|,
name|IHX
block|,
block|{
name|RRF_R1
block|,
name|RRF_R3
block|,
name|RRF_R2
block|}
block|}
block|,
block|{
literal|"didbr"
block|,
literal|4
block|,
block|{
block|{
name|RRF
argument_list|(
literal|0xb35b
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRF_MASK
block|,
literal|0
block|}
block|}
block|,
name|IBF
block|,
block|{
name|RRF_R1
block|,
name|RRF_R3
block|,
name|RRF_R2
block|}
block|}
block|,
block|{
literal|"diebr"
block|,
literal|4
block|,
block|{
block|{
name|RRF
argument_list|(
literal|0xb353
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRF_MASK
block|,
literal|0
block|}
block|}
block|,
name|IBF
block|,
block|{
name|RRF_R1
block|,
name|RRF_R3
block|,
name|RRF_R2
block|}
block|}
block|,
block|{
literal|"fidbr"
block|,
literal|4
block|,
block|{
block|{
name|RRF
argument_list|(
literal|0xb35f
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRF_MASK
block|,
literal|0
block|}
block|}
block|,
name|IBF
block|,
block|{
name|RRF_R1
block|,
name|RRF_R3
block|,
name|RRF_R2
block|}
block|}
block|,
block|{
literal|"fiebr"
block|,
literal|4
block|,
block|{
block|{
name|RRF
argument_list|(
literal|0xb357
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRF_MASK
block|,
literal|0
block|}
block|}
block|,
name|IBF
block|,
block|{
name|RRF_R1
block|,
name|RRF_R3
block|,
name|RRF_R2
block|}
block|}
block|,
block|{
literal|"fixbr"
block|,
literal|4
block|,
block|{
block|{
name|RRF
argument_list|(
literal|0xb347
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRF_MASK
block|,
literal|0
block|}
block|}
block|,
name|IBF
block|,
block|{
name|RRF_R1
block|,
name|RRF_R3
block|,
name|RRF_R2
block|}
block|}
block|,
block|{
literal|"madbr"
block|,
literal|4
block|,
block|{
block|{
name|RRF
argument_list|(
literal|0xb31e
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRF_MASK
block|,
literal|0
block|}
block|}
block|,
name|IBF
block|,
block|{
name|RRF_R1
block|,
name|RRF_R3
block|,
name|RRF_R2
block|}
block|}
block|,
block|{
literal|"maebr"
block|,
literal|4
block|,
block|{
block|{
name|RRF
argument_list|(
literal|0xb30e
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRF_MASK
block|,
literal|0
block|}
block|}
block|,
name|IBF
block|,
block|{
name|RRF_R1
block|,
name|RRF_R3
block|,
name|RRF_R2
block|}
block|}
block|,
block|{
literal|"msdbr"
block|,
literal|4
block|,
block|{
block|{
name|RRF
argument_list|(
literal|0xb31f
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRF_MASK
block|,
literal|0
block|}
block|}
block|,
name|IBF
block|,
block|{
name|RRF_R1
block|,
name|RRF_R3
block|,
name|RRF_R2
block|}
block|}
block|,
block|{
literal|"msebr"
block|,
literal|4
block|,
block|{
block|{
name|RRF
argument_list|(
literal|0xb30f
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRF_MASK
block|,
literal|0
block|}
block|}
block|,
name|IBF
block|,
block|{
name|RRF_R1
block|,
name|RRF_R3
block|,
name|RRF_R2
block|}
block|}
block|,
block|{
literal|"tbdr"
block|,
literal|4
block|,
block|{
block|{
name|RRF
argument_list|(
literal|0xb351
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRF_MASK
block|,
literal|0
block|}
block|}
block|,
name|IFX
block|,
block|{
name|RRF_R1
block|,
name|RRF_R3
block|,
name|RRF_R2
block|}
block|}
block|,
block|{
literal|"tbedr"
block|,
literal|4
block|,
block|{
block|{
name|RRF
argument_list|(
literal|0xb350
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RRF_MASK
block|,
literal|0
block|}
block|}
block|,
name|IFX
block|,
block|{
name|RRF_R1
block|,
name|RRF_R3
block|,
name|RRF_R2
block|}
block|}
block|,
comment|/* RX form instructions.  */
block|{
literal|"a"
block|,
literal|4
block|,
block|{
block|{
name|RX
argument_list|(
literal|0x5a
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RX_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RX_R1
block|,
name|RX_D2
block|,
name|RX_X2
block|,
name|RX_B2
block|}
block|}
block|,
block|{
literal|"ad"
block|,
literal|4
block|,
block|{
block|{
name|RX
argument_list|(
literal|0x6a
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RX_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RX_R1
block|,
name|RX_D2
block|,
name|RX_X2
block|,
name|RX_B2
block|}
block|}
block|,
block|{
literal|"ae"
block|,
literal|4
block|,
block|{
block|{
name|RX
argument_list|(
literal|0x7a
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RX_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RX_R1
block|,
name|RX_D2
block|,
name|RX_X2
block|,
name|RX_B2
block|}
block|}
block|,
block|{
literal|"ah"
block|,
literal|4
block|,
block|{
block|{
name|RX
argument_list|(
literal|0x4a
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RX_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RX_R1
block|,
name|RX_D2
block|,
name|RX_X2
block|,
name|RX_B2
block|}
block|}
block|,
block|{
literal|"al"
block|,
literal|4
block|,
block|{
block|{
name|RX
argument_list|(
literal|0x5e
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RX_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RX_R1
block|,
name|RX_D2
block|,
name|RX_X2
block|,
name|RX_B2
block|}
block|}
block|,
block|{
literal|"au"
block|,
literal|4
block|,
block|{
block|{
name|RX
argument_list|(
literal|0x7e
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RX_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RX_R1
block|,
name|RX_D2
block|,
name|RX_X2
block|,
name|RX_B2
block|}
block|}
block|,
block|{
literal|"aw"
block|,
literal|4
block|,
block|{
block|{
name|RX
argument_list|(
literal|0x6e
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RX_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RX_R1
block|,
name|RX_D2
block|,
name|RX_X2
block|,
name|RX_B2
block|}
block|}
block|,
block|{
literal|"bal"
block|,
literal|4
block|,
block|{
block|{
name|RX
argument_list|(
literal|0x45
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RX_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RX_R1
block|,
name|RX_D2
block|,
name|RX_X2
block|,
name|RX_B2
block|}
block|}
block|,
block|{
literal|"bas"
block|,
literal|4
block|,
block|{
block|{
name|RX
argument_list|(
literal|0x4d
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RX_MASK
block|,
literal|0
block|}
block|}
block|,
name|IXA
block|,
block|{
name|RX_R1
block|,
name|RX_D2
block|,
name|RX_X2
block|,
name|RX_B2
block|}
block|}
block|,
block|{
literal|"bc"
block|,
literal|4
block|,
block|{
block|{
name|RX
argument_list|(
literal|0x47
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RX_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RX_R1
block|,
name|RX_D2
block|,
name|RX_X2
block|,
name|RX_B2
block|}
block|}
block|,
block|{
literal|"bct"
block|,
literal|4
block|,
block|{
block|{
name|RX
argument_list|(
literal|0x46
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RX_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RX_R1
block|,
name|RX_D2
block|,
name|RX_X2
block|,
name|RX_B2
block|}
block|}
block|,
block|{
literal|"c"
block|,
literal|4
block|,
block|{
block|{
name|RX
argument_list|(
literal|0x59
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RX_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RX_R1
block|,
name|RX_D2
block|,
name|RX_X2
block|,
name|RX_B2
block|}
block|}
block|,
block|{
literal|"cd"
block|,
literal|4
block|,
block|{
block|{
name|RX
argument_list|(
literal|0x69
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RX_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RX_R1
block|,
name|RX_D2
block|,
name|RX_X2
block|,
name|RX_B2
block|}
block|}
block|,
block|{
literal|"ce"
block|,
literal|4
block|,
block|{
block|{
name|RX
argument_list|(
literal|0x79
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RX_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RX_R1
block|,
name|RX_D2
block|,
name|RX_X2
block|,
name|RX_B2
block|}
block|}
block|,
block|{
literal|"ch"
block|,
literal|4
block|,
block|{
block|{
name|RX
argument_list|(
literal|0x49
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RX_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RX_R1
block|,
name|RX_D2
block|,
name|RX_X2
block|,
name|RX_B2
block|}
block|}
block|,
block|{
literal|"cl"
block|,
literal|4
block|,
block|{
block|{
name|RX
argument_list|(
literal|0x55
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RX_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RX_R1
block|,
name|RX_D2
block|,
name|RX_X2
block|,
name|RX_B2
block|}
block|}
block|,
block|{
literal|"cvb"
block|,
literal|4
block|,
block|{
block|{
name|RX
argument_list|(
literal|0x4f
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RX_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RX_R1
block|,
name|RX_D2
block|,
name|RX_X2
block|,
name|RX_B2
block|}
block|}
block|,
block|{
literal|"cvd"
block|,
literal|4
block|,
block|{
block|{
name|RX
argument_list|(
literal|0x4e
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RX_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RX_R1
block|,
name|RX_D2
block|,
name|RX_X2
block|,
name|RX_B2
block|}
block|}
block|,
block|{
literal|"d"
block|,
literal|4
block|,
block|{
block|{
name|RX
argument_list|(
literal|0x5d
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RX_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RX_R1
block|,
name|RX_D2
block|,
name|RX_X2
block|,
name|RX_B2
block|}
block|}
block|,
block|{
literal|"dd"
block|,
literal|4
block|,
block|{
block|{
name|RX
argument_list|(
literal|0x6d
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RX_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RX_R1
block|,
name|RX_D2
block|,
name|RX_X2
block|,
name|RX_B2
block|}
block|}
block|,
block|{
literal|"de"
block|,
literal|4
block|,
block|{
block|{
name|RX
argument_list|(
literal|0x7d
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RX_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RX_R1
block|,
name|RX_D2
block|,
name|RX_X2
block|,
name|RX_B2
block|}
block|}
block|,
block|{
literal|"ex"
block|,
literal|4
block|,
block|{
block|{
name|RX
argument_list|(
literal|0x44
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RX_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RX_R1
block|,
name|RX_D2
block|,
name|RX_X2
block|,
name|RX_B2
block|}
block|}
block|,
block|{
literal|"ic"
block|,
literal|4
block|,
block|{
block|{
name|RX
argument_list|(
literal|0x43
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RX_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RX_R1
block|,
name|RX_D2
block|,
name|RX_X2
block|,
name|RX_B2
block|}
block|}
block|,
block|{
literal|"l"
block|,
literal|4
block|,
block|{
block|{
name|RX
argument_list|(
literal|0x58
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RX_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RX_R1
block|,
name|RX_D2
block|,
name|RX_X2
block|,
name|RX_B2
block|}
block|}
block|,
block|{
literal|"la"
block|,
literal|4
block|,
block|{
block|{
name|RX
argument_list|(
literal|0x41
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RX_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RX_R1
block|,
name|RX_D2
block|,
name|RX_X2
block|,
name|RX_B2
block|}
block|}
block|,
block|{
literal|"lae"
block|,
literal|4
block|,
block|{
block|{
name|RX
argument_list|(
literal|0x51
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RX_MASK
block|,
literal|0
block|}
block|}
block|,
name|IESA
block|,
block|{
name|RX_R1
block|,
name|RX_D2
block|,
name|RX_X2
block|,
name|RX_B2
block|}
block|}
block|,
block|{
literal|"ld"
block|,
literal|4
block|,
block|{
block|{
name|RX
argument_list|(
literal|0x68
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RX_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RX_R1
block|,
name|RX_D2
block|,
name|RX_X2
block|,
name|RX_B2
block|}
block|}
block|,
block|{
literal|"le"
block|,
literal|4
block|,
block|{
block|{
name|RX
argument_list|(
literal|0x78
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RX_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RX_R1
block|,
name|RX_D2
block|,
name|RX_X2
block|,
name|RX_B2
block|}
block|}
block|,
block|{
literal|"lh"
block|,
literal|4
block|,
block|{
block|{
name|RX
argument_list|(
literal|0x48
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RX_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RX_R1
block|,
name|RX_D2
block|,
name|RX_X2
block|,
name|RX_B2
block|}
block|}
block|,
block|{
literal|"lra"
block|,
literal|4
block|,
block|{
block|{
name|RX
argument_list|(
literal|0xb1
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RX_MASK
block|,
literal|0
block|}
block|}
block|,
name|IXA
block|,
block|{
name|RX_R1
block|,
name|RX_D2
block|,
name|RX_X2
block|,
name|RX_B2
block|}
block|}
block|,
block|{
literal|"m"
block|,
literal|4
block|,
block|{
block|{
name|RX
argument_list|(
literal|0x5c
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RX_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RX_R1
block|,
name|RX_D2
block|,
name|RX_X2
block|,
name|RX_B2
block|}
block|}
block|,
block|{
literal|"md"
block|,
literal|4
block|,
block|{
block|{
name|RX
argument_list|(
literal|0x6c
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RX_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RX_R1
block|,
name|RX_D2
block|,
name|RX_X2
block|,
name|RX_B2
block|}
block|}
block|,
block|{
literal|"me"
block|,
literal|4
block|,
block|{
block|{
name|RX
argument_list|(
literal|0x7c
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RX_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RX_R1
block|,
name|RX_D2
block|,
name|RX_X2
block|,
name|RX_B2
block|}
block|}
block|,
block|{
literal|"mh"
block|,
literal|4
block|,
block|{
block|{
name|RX
argument_list|(
literal|0x4c
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RX_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RX_R1
block|,
name|RX_D2
block|,
name|RX_X2
block|,
name|RX_B2
block|}
block|}
block|,
block|{
literal|"ms"
block|,
literal|4
block|,
block|{
block|{
name|RX
argument_list|(
literal|0x71
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RX_MASK
block|,
literal|0
block|}
block|}
block|,
name|IIR
block|,
block|{
name|RX_R1
block|,
name|RX_D2
block|,
name|RX_X2
block|,
name|RX_B2
block|}
block|}
block|,
block|{
literal|"mxd"
block|,
literal|4
block|,
block|{
block|{
name|RX
argument_list|(
literal|0x67
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RX_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RX_R1
block|,
name|RX_D2
block|,
name|RX_X2
block|,
name|RX_B2
block|}
block|}
block|,
block|{
literal|"n"
block|,
literal|4
block|,
block|{
block|{
name|RX
argument_list|(
literal|0x54
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RX_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RX_R1
block|,
name|RX_D2
block|,
name|RX_X2
block|,
name|RX_B2
block|}
block|}
block|,
block|{
literal|"o"
block|,
literal|4
block|,
block|{
block|{
name|RX
argument_list|(
literal|0x56
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RX_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RX_R1
block|,
name|RX_D2
block|,
name|RX_X2
block|,
name|RX_B2
block|}
block|}
block|,
block|{
literal|"s"
block|,
literal|4
block|,
block|{
block|{
name|RX
argument_list|(
literal|0x5b
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RX_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RX_R1
block|,
name|RX_D2
block|,
name|RX_X2
block|,
name|RX_B2
block|}
block|}
block|,
block|{
literal|"sd"
block|,
literal|4
block|,
block|{
block|{
name|RX
argument_list|(
literal|0x6b
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RX_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RX_R1
block|,
name|RX_D2
block|,
name|RX_X2
block|,
name|RX_B2
block|}
block|}
block|,
block|{
literal|"se"
block|,
literal|4
block|,
block|{
block|{
name|RX
argument_list|(
literal|0x7b
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RX_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RX_R1
block|,
name|RX_D2
block|,
name|RX_X2
block|,
name|RX_B2
block|}
block|}
block|,
block|{
literal|"sh"
block|,
literal|4
block|,
block|{
block|{
name|RX
argument_list|(
literal|0x4b
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RX_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RX_R1
block|,
name|RX_D2
block|,
name|RX_X2
block|,
name|RX_B2
block|}
block|}
block|,
block|{
literal|"sl"
block|,
literal|4
block|,
block|{
block|{
name|RX
argument_list|(
literal|0x5f
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RX_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RX_R1
block|,
name|RX_D2
block|,
name|RX_X2
block|,
name|RX_B2
block|}
block|}
block|,
block|{
literal|"st"
block|,
literal|4
block|,
block|{
block|{
name|RX
argument_list|(
literal|0x50
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RX_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RX_R1
block|,
name|RX_D2
block|,
name|RX_X2
block|,
name|RX_B2
block|}
block|}
block|,
block|{
literal|"stc"
block|,
literal|4
block|,
block|{
block|{
name|RX
argument_list|(
literal|0x42
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RX_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RX_R1
block|,
name|RX_D2
block|,
name|RX_X2
block|,
name|RX_B2
block|}
block|}
block|,
block|{
literal|"std"
block|,
literal|4
block|,
block|{
block|{
name|RX
argument_list|(
literal|0x60
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RX_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RX_R1
block|,
name|RX_D2
block|,
name|RX_X2
block|,
name|RX_B2
block|}
block|}
block|,
block|{
literal|"ste"
block|,
literal|4
block|,
block|{
block|{
name|RX
argument_list|(
literal|0x70
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RX_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RX_R1
block|,
name|RX_D2
block|,
name|RX_X2
block|,
name|RX_B2
block|}
block|}
block|,
block|{
literal|"sth"
block|,
literal|4
block|,
block|{
block|{
name|RX
argument_list|(
literal|0x40
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RX_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RX_R1
block|,
name|RX_D2
block|,
name|RX_X2
block|,
name|RX_B2
block|}
block|}
block|,
block|{
literal|"su"
block|,
literal|4
block|,
block|{
block|{
name|RX
argument_list|(
literal|0x7f
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RX_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RX_R1
block|,
name|RX_D2
block|,
name|RX_X2
block|,
name|RX_B2
block|}
block|}
block|,
block|{
literal|"sw"
block|,
literal|4
block|,
block|{
block|{
name|RX
argument_list|(
literal|0x6f
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RX_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RX_R1
block|,
name|RX_D2
block|,
name|RX_X2
block|,
name|RX_B2
block|}
block|}
block|,
block|{
literal|"x"
block|,
literal|4
block|,
block|{
block|{
name|RX
argument_list|(
literal|0x57
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RX_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RX_R1
block|,
name|RX_D2
block|,
name|RX_X2
block|,
name|RX_B2
block|}
block|}
block|,
comment|/* RXE form instructions.  */
block|{
literal|"adb"
block|,
literal|6
block|,
block|{
block|{
name|RXEH
argument_list|(
literal|0xed
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|RXEL
argument_list|(
literal|0x1a
argument_list|)
block|}
block|}
block|,
block|{
block|{
name|RXEH_MASK
block|,
name|RXEL_MASK
block|}
block|}
block|,
name|IBF
block|,
block|{
name|RX_R1
block|,
name|RX_D2
block|,
name|RX_X2
block|,
name|RX_B2
block|}
block|}
block|,
block|{
literal|"aeb"
block|,
literal|6
block|,
block|{
block|{
name|RXEH
argument_list|(
literal|0xed
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|RXEL
argument_list|(
literal|0x0a
argument_list|)
block|}
block|}
block|,
block|{
block|{
name|RXEH_MASK
block|,
name|RXEL_MASK
block|}
block|}
block|,
name|IBF
block|,
block|{
name|RX_R1
block|,
name|RX_D2
block|,
name|RX_X2
block|,
name|RX_B2
block|}
block|}
block|,
block|{
literal|"cdb"
block|,
literal|6
block|,
block|{
block|{
name|RXEH
argument_list|(
literal|0xed
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|RXEL
argument_list|(
literal|0x19
argument_list|)
block|}
block|}
block|,
block|{
block|{
name|RXEH_MASK
block|,
name|RXEL_MASK
block|}
block|}
block|,
name|IBF
block|,
block|{
name|RX_R1
block|,
name|RX_D2
block|,
name|RX_X2
block|,
name|RX_B2
block|}
block|}
block|,
block|{
literal|"ceb"
block|,
literal|6
block|,
block|{
block|{
name|RXEH
argument_list|(
literal|0xed
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|RXEL
argument_list|(
literal|0x09
argument_list|)
block|}
block|}
block|,
block|{
block|{
name|RXEH_MASK
block|,
name|RXEL_MASK
block|}
block|}
block|,
name|IBF
block|,
block|{
name|RX_R1
block|,
name|RX_D2
block|,
name|RX_X2
block|,
name|RX_B2
block|}
block|}
block|,
block|{
literal|"ddb"
block|,
literal|6
block|,
block|{
block|{
name|RXEH
argument_list|(
literal|0xed
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|RXEL
argument_list|(
literal|0x1d
argument_list|)
block|}
block|}
block|,
block|{
block|{
name|RXEH_MASK
block|,
name|RXEL_MASK
block|}
block|}
block|,
name|IBF
block|,
block|{
name|RX_R1
block|,
name|RX_D2
block|,
name|RX_X2
block|,
name|RX_B2
block|}
block|}
block|,
block|{
literal|"deb"
block|,
literal|6
block|,
block|{
block|{
name|RXEH
argument_list|(
literal|0xed
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|RXEL
argument_list|(
literal|0x0d
argument_list|)
block|}
block|}
block|,
block|{
block|{
name|RXEH_MASK
block|,
name|RXEL_MASK
block|}
block|}
block|,
name|IBF
block|,
block|{
name|RX_R1
block|,
name|RX_D2
block|,
name|RX_X2
block|,
name|RX_B2
block|}
block|}
block|,
block|{
literal|"kdb"
block|,
literal|6
block|,
block|{
block|{
name|RXEH
argument_list|(
literal|0xed
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|RXEL
argument_list|(
literal|0x18
argument_list|)
block|}
block|}
block|,
block|{
block|{
name|RXEH_MASK
block|,
name|RXEL_MASK
block|}
block|}
block|,
name|IBF
block|,
block|{
name|RX_R1
block|,
name|RX_D2
block|,
name|RX_X2
block|,
name|RX_B2
block|}
block|}
block|,
block|{
literal|"keb"
block|,
literal|6
block|,
block|{
block|{
name|RXEH
argument_list|(
literal|0xed
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|RXEL
argument_list|(
literal|0x08
argument_list|)
block|}
block|}
block|,
block|{
block|{
name|RXEH_MASK
block|,
name|RXEL_MASK
block|}
block|}
block|,
name|IBF
block|,
block|{
name|RX_R1
block|,
name|RX_D2
block|,
name|RX_X2
block|,
name|RX_B2
block|}
block|}
block|,
block|{
literal|"lde"
block|,
literal|6
block|,
block|{
block|{
name|RXEH
argument_list|(
literal|0xed
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|RXEL
argument_list|(
literal|0x24
argument_list|)
block|}
block|}
block|,
block|{
block|{
name|RXEH_MASK
block|,
name|RXEL_MASK
block|}
block|}
block|,
name|IBF
block|,
block|{
name|RX_R1
block|,
name|RX_D2
block|,
name|RX_X2
block|,
name|RX_B2
block|}
block|}
block|,
block|{
literal|"ldeb"
block|,
literal|6
block|,
block|{
block|{
name|RXEH
argument_list|(
literal|0xed
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|RXEL
argument_list|(
literal|0x04
argument_list|)
block|}
block|}
block|,
block|{
block|{
name|RXEH_MASK
block|,
name|RXEL_MASK
block|}
block|}
block|,
name|IBF
block|,
block|{
name|RX_R1
block|,
name|RX_D2
block|,
name|RX_X2
block|,
name|RX_B2
block|}
block|}
block|,
block|{
literal|"lxd"
block|,
literal|6
block|,
block|{
block|{
name|RXEH
argument_list|(
literal|0xed
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|RXEL
argument_list|(
literal|0x25
argument_list|)
block|}
block|}
block|,
block|{
block|{
name|RXEH_MASK
block|,
name|RXEL_MASK
block|}
block|}
block|,
name|IBF
block|,
block|{
name|RX_R1
block|,
name|RX_D2
block|,
name|RX_X2
block|,
name|RX_B2
block|}
block|}
block|,
block|{
literal|"lxdb"
block|,
literal|6
block|,
block|{
block|{
name|RXEH
argument_list|(
literal|0xed
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|RXEL
argument_list|(
literal|0x05
argument_list|)
block|}
block|}
block|,
block|{
block|{
name|RXEH_MASK
block|,
name|RXEL_MASK
block|}
block|}
block|,
name|IBF
block|,
block|{
name|RX_R1
block|,
name|RX_D2
block|,
name|RX_X2
block|,
name|RX_B2
block|}
block|}
block|,
block|{
literal|"lxe"
block|,
literal|6
block|,
block|{
block|{
name|RXEH
argument_list|(
literal|0xed
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|RXEL
argument_list|(
literal|0x26
argument_list|)
block|}
block|}
block|,
block|{
block|{
name|RXEH_MASK
block|,
name|RXEL_MASK
block|}
block|}
block|,
name|IBF
block|,
block|{
name|RX_R1
block|,
name|RX_D2
block|,
name|RX_X2
block|,
name|RX_B2
block|}
block|}
block|,
block|{
literal|"lxeb"
block|,
literal|6
block|,
block|{
block|{
name|RXEH
argument_list|(
literal|0xed
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|RXEL
argument_list|(
literal|0x06
argument_list|)
block|}
block|}
block|,
block|{
block|{
name|RXEH_MASK
block|,
name|RXEL_MASK
block|}
block|}
block|,
name|IBF
block|,
block|{
name|RX_R1
block|,
name|RX_D2
block|,
name|RX_X2
block|,
name|RX_B2
block|}
block|}
block|,
block|{
literal|"mdb"
block|,
literal|6
block|,
block|{
block|{
name|RXEH
argument_list|(
literal|0xed
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|RXEL
argument_list|(
literal|0x1c
argument_list|)
block|}
block|}
block|,
block|{
block|{
name|RXEH_MASK
block|,
name|RXEL_MASK
block|}
block|}
block|,
name|IBF
block|,
block|{
name|RX_R1
block|,
name|RX_D2
block|,
name|RX_X2
block|,
name|RX_B2
block|}
block|}
block|,
block|{
literal|"mdeb"
block|,
literal|6
block|,
block|{
block|{
name|RXEH
argument_list|(
literal|0xed
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|RXEL
argument_list|(
literal|0x0c
argument_list|)
block|}
block|}
block|,
block|{
block|{
name|RXEH_MASK
block|,
name|RXEL_MASK
block|}
block|}
block|,
name|IBF
block|,
block|{
name|RX_R1
block|,
name|RX_D2
block|,
name|RX_X2
block|,
name|RX_B2
block|}
block|}
block|,
block|{
literal|"mee"
block|,
literal|6
block|,
block|{
block|{
name|RXEH
argument_list|(
literal|0xed
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|RXEL
argument_list|(
literal|0x37
argument_list|)
block|}
block|}
block|,
block|{
block|{
name|RXEH_MASK
block|,
name|RXEL_MASK
block|}
block|}
block|,
name|IHX
block|,
block|{
name|RX_R1
block|,
name|RX_D2
block|,
name|RX_X2
block|,
name|RX_B2
block|}
block|}
block|,
block|{
literal|"meeb"
block|,
literal|6
block|,
block|{
block|{
name|RXEH
argument_list|(
literal|0xed
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|RXEL
argument_list|(
literal|0x17
argument_list|)
block|}
block|}
block|,
block|{
block|{
name|RXEH_MASK
block|,
name|RXEL_MASK
block|}
block|}
block|,
name|IBF
block|,
block|{
name|RX_R1
block|,
name|RX_D2
block|,
name|RX_X2
block|,
name|RX_B2
block|}
block|}
block|,
block|{
literal|"mxdb"
block|,
literal|6
block|,
block|{
block|{
name|RXEH
argument_list|(
literal|0xed
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|RXEL
argument_list|(
literal|0x07
argument_list|)
block|}
block|}
block|,
block|{
block|{
name|RXEH_MASK
block|,
name|RXEL_MASK
block|}
block|}
block|,
name|IBF
block|,
block|{
name|RX_R1
block|,
name|RX_D2
block|,
name|RX_X2
block|,
name|RX_B2
block|}
block|}
block|,
block|{
literal|"sqd"
block|,
literal|6
block|,
block|{
block|{
name|RXEH
argument_list|(
literal|0xed
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|RXEL
argument_list|(
literal|0x35
argument_list|)
block|}
block|}
block|,
block|{
block|{
name|RXEH_MASK
block|,
name|RXEL_MASK
block|}
block|}
block|,
name|IHX
block|,
block|{
name|RX_R1
block|,
name|RX_D2
block|,
name|RX_X2
block|,
name|RX_B2
block|}
block|}
block|,
block|{
literal|"sqdb"
block|,
literal|6
block|,
block|{
block|{
name|RXEH
argument_list|(
literal|0xed
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|RXEL
argument_list|(
literal|0x15
argument_list|)
block|}
block|}
block|,
block|{
block|{
name|RXEH_MASK
block|,
name|RXEL_MASK
block|}
block|}
block|,
name|IBF
block|,
block|{
name|RX_R1
block|,
name|RX_D2
block|,
name|RX_X2
block|,
name|RX_B2
block|}
block|}
block|,
block|{
literal|"sqe"
block|,
literal|6
block|,
block|{
block|{
name|RXEH
argument_list|(
literal|0xed
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|RXEL
argument_list|(
literal|0x34
argument_list|)
block|}
block|}
block|,
block|{
block|{
name|RXEH_MASK
block|,
name|RXEL_MASK
block|}
block|}
block|,
name|IHX
block|,
block|{
name|RX_R1
block|,
name|RX_D2
block|,
name|RX_X2
block|,
name|RX_B2
block|}
block|}
block|,
block|{
literal|"sqeb"
block|,
literal|6
block|,
block|{
block|{
name|RXEH
argument_list|(
literal|0xed
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|RXEL
argument_list|(
literal|0x14
argument_list|)
block|}
block|}
block|,
block|{
block|{
name|RXEH_MASK
block|,
name|RXEL_MASK
block|}
block|}
block|,
name|IBF
block|,
block|{
name|RX_R1
block|,
name|RX_D2
block|,
name|RX_X2
block|,
name|RX_B2
block|}
block|}
block|,
block|{
literal|"sdb"
block|,
literal|6
block|,
block|{
block|{
name|RXEH
argument_list|(
literal|0xed
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|RXEL
argument_list|(
literal|0x1b
argument_list|)
block|}
block|}
block|,
block|{
block|{
name|RXEH_MASK
block|,
name|RXEL_MASK
block|}
block|}
block|,
name|IBF
block|,
block|{
name|RX_R1
block|,
name|RX_D2
block|,
name|RX_X2
block|,
name|RX_B2
block|}
block|}
block|,
block|{
literal|"seb"
block|,
literal|6
block|,
block|{
block|{
name|RXEH
argument_list|(
literal|0xed
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|RXEL
argument_list|(
literal|0x0b
argument_list|)
block|}
block|}
block|,
block|{
block|{
name|RXEH_MASK
block|,
name|RXEL_MASK
block|}
block|}
block|,
name|IBF
block|,
block|{
name|RX_R1
block|,
name|RX_D2
block|,
name|RX_X2
block|,
name|RX_B2
block|}
block|}
block|,
block|{
literal|"tcdb"
block|,
literal|6
block|,
block|{
block|{
name|RXEH
argument_list|(
literal|0xed
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|RXEL
argument_list|(
literal|0x11
argument_list|)
block|}
block|}
block|,
block|{
block|{
name|RXEH_MASK
block|,
name|RXEL_MASK
block|}
block|}
block|,
name|IBF
block|,
block|{
name|RX_R1
block|,
name|RX_D2
block|,
name|RX_X2
block|,
name|RX_B2
block|}
block|}
block|,
block|{
literal|"tceb"
block|,
literal|6
block|,
block|{
block|{
name|RXEH
argument_list|(
literal|0xed
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|RXEL
argument_list|(
literal|0x10
argument_list|)
block|}
block|}
block|,
block|{
block|{
name|RXEH_MASK
block|,
name|RXEL_MASK
block|}
block|}
block|,
name|IBF
block|,
block|{
name|RX_R1
block|,
name|RX_D2
block|,
name|RX_X2
block|,
name|RX_B2
block|}
block|}
block|,
block|{
literal|"tcxb"
block|,
literal|6
block|,
block|{
block|{
name|RXEH
argument_list|(
literal|0xed
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|RXEL
argument_list|(
literal|0x12
argument_list|)
block|}
block|}
block|,
block|{
block|{
name|RXEH_MASK
block|,
name|RXEL_MASK
block|}
block|}
block|,
name|IBF
block|,
block|{
name|RX_R1
block|,
name|RX_D2
block|,
name|RX_X2
block|,
name|RX_B2
block|}
block|}
block|,
comment|/* RXF form instructions.  */
block|{
literal|"madb"
block|,
literal|6
block|,
block|{
block|{
name|RXFH
argument_list|(
literal|0xed
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|RXFL
argument_list|(
literal|0x1e
argument_list|,
literal|0
argument_list|)
block|}
block|}
block|,
block|{
block|{
name|RXFH_MASK
block|,
name|RXFL_MASK
block|}
block|}
block|,
name|IBF
block|,
block|{
name|RX_R1
block|,
name|RXF_R3
block|,
name|RX_D2
block|,
name|RX_X2
block|,
name|RX_B2
block|}
block|}
block|,
block|{
literal|"maeb"
block|,
literal|6
block|,
block|{
block|{
name|RXFH
argument_list|(
literal|0xed
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|RXFL
argument_list|(
literal|0x0e
argument_list|,
literal|0
argument_list|)
block|}
block|}
block|,
block|{
block|{
name|RXFH_MASK
block|,
name|RXFL_MASK
block|}
block|}
block|,
name|IBF
block|,
block|{
name|RX_R1
block|,
name|RXF_R3
block|,
name|RX_D2
block|,
name|RX_X2
block|,
name|RX_B2
block|}
block|}
block|,
block|{
literal|"msdb"
block|,
literal|6
block|,
block|{
block|{
name|RXFH
argument_list|(
literal|0xed
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|RXFL
argument_list|(
literal|0x1f
argument_list|,
literal|0
argument_list|)
block|}
block|}
block|,
block|{
block|{
name|RXFH_MASK
block|,
name|RXFL_MASK
block|}
block|}
block|,
name|IBF
block|,
block|{
name|RX_R1
block|,
name|RXF_R3
block|,
name|RX_D2
block|,
name|RX_X2
block|,
name|RX_B2
block|}
block|}
block|,
block|{
literal|"mseb"
block|,
literal|6
block|,
block|{
block|{
name|RXFH
argument_list|(
literal|0xed
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|RXFL
argument_list|(
literal|0x0f
argument_list|,
literal|0
argument_list|)
block|}
block|}
block|,
block|{
block|{
name|RXFH_MASK
block|,
name|RXFL_MASK
block|}
block|}
block|,
name|IBF
block|,
block|{
name|RX_R1
block|,
name|RXF_R3
block|,
name|RX_D2
block|,
name|RX_X2
block|,
name|RX_B2
block|}
block|}
block|,
comment|/* RS form instructions.  */
block|{
literal|"bxh"
block|,
literal|4
block|,
block|{
block|{
name|RS
argument_list|(
literal|0x86
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RS_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RX_R1
block|,
name|RS_R3
block|,
name|RS_D2
block|,
name|RS_B2
block|}
block|}
block|,
block|{
literal|"bxle"
block|,
literal|4
block|,
block|{
block|{
name|RS
argument_list|(
literal|0x87
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RS_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RX_R1
block|,
name|RS_R3
block|,
name|RS_D2
block|,
name|RS_B2
block|}
block|}
block|,
block|{
literal|"cds"
block|,
literal|4
block|,
block|{
block|{
name|RS
argument_list|(
literal|0xbb
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RS_MASK
block|,
literal|0
block|}
block|}
block|,
name|IXA
block|,
block|{
name|RX_R1
block|,
name|RS_R3
block|,
name|RS_D2
block|,
name|RS_B2
block|}
block|}
block|,
block|{
literal|"clcle"
block|,
literal|4
block|,
block|{
block|{
name|RS
argument_list|(
literal|0xa9
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RS_MASK
block|,
literal|0
block|}
block|}
block|,
name|ICM
block|,
block|{
name|RX_R1
block|,
name|RS_R3
block|,
name|RS_D2
block|,
name|RS_B2
block|}
block|}
block|,
block|{
literal|"clm"
block|,
literal|4
block|,
block|{
block|{
name|RS
argument_list|(
literal|0xbd
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RS_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RX_R1
block|,
name|RS_R3
block|,
name|RS_D2
block|,
name|RS_B2
block|}
block|}
block|,
block|{
literal|"cs"
block|,
literal|4
block|,
block|{
block|{
name|RS
argument_list|(
literal|0xba
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RS_MASK
block|,
literal|0
block|}
block|}
block|,
name|IXA
block|,
block|{
name|RX_R1
block|,
name|RS_R3
block|,
name|RS_D2
block|,
name|RS_B2
block|}
block|}
block|,
block|{
literal|"icm"
block|,
literal|4
block|,
block|{
block|{
name|RS
argument_list|(
literal|0xbf
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RS_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RX_R1
block|,
name|RS_R3
block|,
name|RS_D2
block|,
name|RS_B2
block|}
block|}
block|,
block|{
literal|"lam"
block|,
literal|4
block|,
block|{
block|{
name|RS
argument_list|(
literal|0x9a
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RS_MASK
block|,
literal|0
block|}
block|}
block|,
name|IESA
block|,
block|{
name|RX_R1
block|,
name|RS_R3
block|,
name|RS_D2
block|,
name|RS_B2
block|}
block|}
block|,
block|{
literal|"lctl"
block|,
literal|4
block|,
block|{
block|{
name|RS
argument_list|(
literal|0xb7
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RS_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RX_R1
block|,
name|RS_R3
block|,
name|RS_D2
block|,
name|RS_B2
block|}
block|}
block|,
block|{
literal|"lm"
block|,
literal|4
block|,
block|{
block|{
name|RS
argument_list|(
literal|0x98
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RS_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RX_R1
block|,
name|RS_R3
block|,
name|RS_D2
block|,
name|RS_B2
block|}
block|}
block|,
block|{
literal|"mvcle"
block|,
literal|4
block|,
block|{
block|{
name|RS
argument_list|(
literal|0xa8
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RS_MASK
block|,
literal|0
block|}
block|}
block|,
name|ICM
block|,
block|{
name|RX_R1
block|,
name|RS_R3
block|,
name|RS_D2
block|,
name|RS_B2
block|}
block|}
block|,
block|{
literal|"sigp"
block|,
literal|4
block|,
block|{
block|{
name|RS
argument_list|(
literal|0xae
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RS_MASK
block|,
literal|0
block|}
block|}
block|,
name|IXA
block|,
block|{
name|RX_R1
block|,
name|RS_R3
block|,
name|RS_D2
block|,
name|RS_B2
block|}
block|}
block|,
block|{
literal|"stam"
block|,
literal|4
block|,
block|{
block|{
name|RS
argument_list|(
literal|0x9b
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RS_MASK
block|,
literal|0
block|}
block|}
block|,
name|IESA
block|,
block|{
name|RX_R1
block|,
name|RS_R3
block|,
name|RS_D2
block|,
name|RS_B2
block|}
block|}
block|,
block|{
literal|"stcm"
block|,
literal|4
block|,
block|{
block|{
name|RS
argument_list|(
literal|0xbe
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RS_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RX_R1
block|,
name|RS_R3
block|,
name|RS_D2
block|,
name|RS_B2
block|}
block|}
block|,
block|{
literal|"stctl"
block|,
literal|4
block|,
block|{
block|{
name|RS
argument_list|(
literal|0xb6
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RS_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RX_R1
block|,
name|RS_R3
block|,
name|RS_D2
block|,
name|RS_B2
block|}
block|}
block|,
block|{
literal|"stm"
block|,
literal|4
block|,
block|{
block|{
name|RS
argument_list|(
literal|0x90
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RS_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RX_R1
block|,
name|RS_R3
block|,
name|RS_D2
block|,
name|RS_B2
block|}
block|}
block|,
block|{
literal|"trace"
block|,
literal|4
block|,
block|{
block|{
name|RS
argument_list|(
literal|0x99
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RS_MASK
block|,
literal|0
block|}
block|}
block|,
name|IXA
block|,
block|{
name|RX_R1
block|,
name|RS_R3
block|,
name|RS_D2
block|,
name|RS_B2
block|}
block|}
block|,
comment|/* RS form instructions with blank R3 and optional B2 (shift left/right).  */
block|{
literal|"sla"
block|,
literal|4
block|,
block|{
block|{
name|RS
argument_list|(
literal|0x8b
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RS_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RX_R1
block|,
name|RS_D2
block|,
name|RS_B2_OPT
block|}
block|}
block|,
block|{
literal|"slda"
block|,
literal|4
block|,
block|{
block|{
name|RS
argument_list|(
literal|0x8f
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RS_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RX_R1
block|,
name|RS_D2
block|,
name|RS_B2_OPT
block|}
block|}
block|,
block|{
literal|"sldl"
block|,
literal|4
block|,
block|{
block|{
name|RS
argument_list|(
literal|0x8d
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RS_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RX_R1
block|,
name|RS_D2
block|,
name|RS_B2_OPT
block|}
block|}
block|,
block|{
literal|"sll"
block|,
literal|4
block|,
block|{
block|{
name|RS
argument_list|(
literal|0x89
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RS_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RX_R1
block|,
name|RS_D2
block|,
name|RS_B2_OPT
block|}
block|}
block|,
block|{
literal|"sra"
block|,
literal|4
block|,
block|{
block|{
name|RS
argument_list|(
literal|0x8a
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RS_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RX_R1
block|,
name|RS_D2
block|,
name|RS_B2_OPT
block|}
block|}
block|,
block|{
literal|"srda"
block|,
literal|4
block|,
block|{
block|{
name|RS
argument_list|(
literal|0x8e
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RS_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RX_R1
block|,
name|RS_D2
block|,
name|RS_B2_OPT
block|}
block|}
block|,
block|{
literal|"srdl"
block|,
literal|4
block|,
block|{
block|{
name|RS
argument_list|(
literal|0x8c
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RS_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RX_R1
block|,
name|RS_D2
block|,
name|RS_B2_OPT
block|}
block|}
block|,
block|{
literal|"srl"
block|,
literal|4
block|,
block|{
block|{
name|RS
argument_list|(
literal|0x88
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RS_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|RX_R1
block|,
name|RS_D2
block|,
name|RS_B2_OPT
block|}
block|}
block|,
comment|/* RSI form instructions.  */
block|{
literal|"brxh"
block|,
literal|4
block|,
block|{
block|{
name|RSI
argument_list|(
literal|0x84
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RSI_MASK
block|,
literal|0
block|}
block|}
block|,
name|IIR
block|,
block|{
name|RSI_R1
block|,
name|RSI_R3
block|,
name|RSI_I2
block|}
block|}
block|,
block|{
literal|"brxle"
block|,
literal|4
block|,
block|{
block|{
name|RSI
argument_list|(
literal|0x85
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RSI_MASK
block|,
literal|0
block|}
block|}
block|,
name|IIR
block|,
block|{
name|RSI_R1
block|,
name|RSI_R3
block|,
name|RSI_I2
block|}
block|}
block|,
comment|/* RI form instructions.  */
block|{
literal|"ahi"
block|,
literal|4
block|,
block|{
block|{
name|RI
argument_list|(
literal|0xa7a
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RI_MASK
block|,
literal|0
block|}
block|}
block|,
name|IIR
block|,
block|{
name|RI_R1
block|,
name|RI_I2
block|}
block|}
block|,
block|{
literal|"bras"
block|,
literal|4
block|,
block|{
block|{
name|RI
argument_list|(
literal|0xa75
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RI_MASK
block|,
literal|0
block|}
block|}
block|,
name|IIR
block|,
block|{
name|RI_R1
block|,
name|RI_I2
block|}
block|}
block|,
block|{
literal|"brc"
block|,
literal|4
block|,
block|{
block|{
name|RI
argument_list|(
literal|0xa74
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RI_MASK
block|,
literal|0
block|}
block|}
block|,
name|IIR
block|,
block|{
name|RI_R1
block|,
name|RI_I2
block|}
block|}
block|,
block|{
literal|"brct"
block|,
literal|4
block|,
block|{
block|{
name|RI
argument_list|(
literal|0xa76
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RI_MASK
block|,
literal|0
block|}
block|}
block|,
name|IIR
block|,
block|{
name|RI_R1
block|,
name|RI_I2
block|}
block|}
block|,
block|{
literal|"chi"
block|,
literal|4
block|,
block|{
block|{
name|RI
argument_list|(
literal|0xa7e
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RI_MASK
block|,
literal|0
block|}
block|}
block|,
name|IIR
block|,
block|{
name|RI_R1
block|,
name|RI_I2
block|}
block|}
block|,
block|{
literal|"lhi"
block|,
literal|4
block|,
block|{
block|{
name|RI
argument_list|(
literal|0xa78
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RI_MASK
block|,
literal|0
block|}
block|}
block|,
name|IIR
block|,
block|{
name|RI_R1
block|,
name|RI_I2
block|}
block|}
block|,
block|{
literal|"mhi"
block|,
literal|4
block|,
block|{
block|{
name|RI
argument_list|(
literal|0xa7c
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RI_MASK
block|,
literal|0
block|}
block|}
block|,
name|IIR
block|,
block|{
name|RI_R1
block|,
name|RI_I2
block|}
block|}
block|,
block|{
literal|"tmh"
block|,
literal|4
block|,
block|{
block|{
name|RI
argument_list|(
literal|0xa70
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RI_MASK
block|,
literal|0
block|}
block|}
block|,
name|IIR
block|,
block|{
name|RI_R1
block|,
name|RI_I2
block|}
block|}
block|,
block|{
literal|"tml"
block|,
literal|4
block|,
block|{
block|{
name|RI
argument_list|(
literal|0xa71
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|RI_MASK
block|,
literal|0
block|}
block|}
block|,
name|IIR
block|,
block|{
name|RI_R1
block|,
name|RI_I2
block|}
block|}
block|,
comment|/* SI form instructions.  */
block|{
literal|"cli"
block|,
literal|4
block|,
block|{
block|{
name|SI
argument_list|(
literal|0x95
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|SI_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|SI_D1
block|,
name|SI_B1
block|,
name|SI_I2
block|}
block|}
block|,
block|{
literal|"mc"
block|,
literal|4
block|,
block|{
block|{
name|SI
argument_list|(
literal|0xaf
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|SI_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|SI_D1
block|,
name|SI_B1
block|,
name|SI_I2
block|}
block|}
block|,
block|{
literal|"mvi"
block|,
literal|4
block|,
block|{
block|{
name|SI
argument_list|(
literal|0x92
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|SI_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|SI_D1
block|,
name|SI_B1
block|,
name|SI_I2
block|}
block|}
block|,
block|{
literal|"ni"
block|,
literal|4
block|,
block|{
block|{
name|SI
argument_list|(
literal|0x94
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|SI_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|SI_D1
block|,
name|SI_B1
block|,
name|SI_I2
block|}
block|}
block|,
block|{
literal|"oi"
block|,
literal|4
block|,
block|{
block|{
name|SI
argument_list|(
literal|0x96
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|SI_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|SI_D1
block|,
name|SI_B1
block|,
name|SI_I2
block|}
block|}
block|,
block|{
literal|"stnsm"
block|,
literal|4
block|,
block|{
block|{
name|SI
argument_list|(
literal|0xac
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|SI_MASK
block|,
literal|0
block|}
block|}
block|,
name|IXA
block|,
block|{
name|SI_D1
block|,
name|SI_B1
block|,
name|SI_I2
block|}
block|}
block|,
block|{
literal|"stosm"
block|,
literal|4
block|,
block|{
block|{
name|SI
argument_list|(
literal|0xad
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|SI_MASK
block|,
literal|0
block|}
block|}
block|,
name|IXA
block|,
block|{
name|SI_D1
block|,
name|SI_B1
block|,
name|SI_I2
block|}
block|}
block|,
block|{
literal|"tm"
block|,
literal|4
block|,
block|{
block|{
name|SI
argument_list|(
literal|0x91
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|SI_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|SI_D1
block|,
name|SI_B1
block|,
name|SI_I2
block|}
block|}
block|,
block|{
literal|"xi"
block|,
literal|4
block|,
block|{
block|{
name|SI
argument_list|(
literal|0x97
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|SI_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|SI_D1
block|,
name|SI_B1
block|,
name|SI_I2
block|}
block|}
block|,
comment|/* S form instructions.  */
block|{
literal|"cfc"
block|,
literal|4
block|,
block|{
block|{
name|S
argument_list|(
literal|0xb21a
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|S_MASK
block|,
literal|0
block|}
block|}
block|,
name|IXA
block|,
block|{
name|S_D2
block|,
name|S_B2
block|}
block|}
block|,
block|{
literal|"csch"
block|,
literal|4
block|,
block|{
block|{
name|S
argument_list|(
literal|0xb230
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|S_MASK
block|,
literal|0
block|}
block|}
block|,
name|IXA
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"hsch"
block|,
literal|4
block|,
block|{
block|{
name|S
argument_list|(
literal|0xb231
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|S_MASK
block|,
literal|0
block|}
block|}
block|,
name|IXA
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"ipk"
block|,
literal|4
block|,
block|{
block|{
name|S
argument_list|(
literal|0xb20b
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|S_MASK
block|,
literal|0
block|}
block|}
block|,
name|IXA
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"lfpc"
block|,
literal|4
block|,
block|{
block|{
name|S
argument_list|(
literal|0xb29d
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|S_MASK
block|,
literal|0
block|}
block|}
block|,
name|IBF
block|,
block|{
name|S_D2
block|,
name|S_B2
block|}
block|}
block|,
block|{
literal|"lpsw"
block|,
literal|4
block|,
block|{
block|{
name|S
argument_list|(
literal|0x8200
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|S_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|S_D2
block|,
name|S_B2
block|}
block|}
block|,
block|{
literal|"msch"
block|,
literal|4
block|,
block|{
block|{
name|S
argument_list|(
literal|0xb232
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|S_MASK
block|,
literal|0
block|}
block|}
block|,
name|IXA
block|,
block|{
name|S_D2
block|,
name|S_B2
block|}
block|}
block|,
block|{
literal|"pc"
block|,
literal|4
block|,
block|{
block|{
name|S
argument_list|(
literal|0xb218
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|S_MASK
block|,
literal|0
block|}
block|}
block|,
name|IXA
block|,
block|{
name|S_D2
block|,
name|S_B2
block|}
block|}
block|,
block|{
literal|"pcf"
block|,
literal|4
block|,
block|{
block|{
name|S
argument_list|(
literal|0xb218
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|S_MASK
block|,
literal|0
block|}
block|}
block|,
name|IPC
block|,
block|{
name|S_D2
block|,
name|S_B2
block|}
block|}
block|,
block|{
literal|"ptlb"
block|,
literal|4
block|,
block|{
block|{
name|S
argument_list|(
literal|0xb20d
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|S_MASK
block|,
literal|0
block|}
block|}
block|,
name|IXA
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"rchp"
block|,
literal|4
block|,
block|{
block|{
name|S
argument_list|(
literal|0xb23b
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|S_MASK
block|,
literal|0
block|}
block|}
block|,
name|IXA
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"rp"
block|,
literal|4
block|,
block|{
block|{
name|S
argument_list|(
literal|0xb277
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|S_MASK
block|,
literal|0
block|}
block|}
block|,
name|IRP
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"rsch"
block|,
literal|4
block|,
block|{
block|{
name|S
argument_list|(
literal|0xb238
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|S_MASK
block|,
literal|0
block|}
block|}
block|,
name|IXA
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"sac"
block|,
literal|4
block|,
block|{
block|{
name|S
argument_list|(
literal|0xb219
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|S_MASK
block|,
literal|0
block|}
block|}
block|,
name|IXA
block|,
block|{
name|S_D2
block|,
name|S_B2
block|}
block|}
block|,
block|{
literal|"sacf"
block|,
literal|4
block|,
block|{
block|{
name|S
argument_list|(
literal|0xb279
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|S_MASK
block|,
literal|0
block|}
block|}
block|,
name|ISA
block|,
block|{
name|S_D2
block|,
name|S_B2
block|}
block|}
block|,
block|{
literal|"sal"
block|,
literal|4
block|,
block|{
block|{
name|S
argument_list|(
literal|0xb237
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|S_MASK
block|,
literal|0
block|}
block|}
block|,
name|IXA
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"schm"
block|,
literal|4
block|,
block|{
block|{
name|S
argument_list|(
literal|0xb23c
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|S_MASK
block|,
literal|0
block|}
block|}
block|,
name|IXA
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"sck"
block|,
literal|4
block|,
block|{
block|{
name|S
argument_list|(
literal|0xb204
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|S_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|S_D2
block|,
name|S_B2
block|}
block|}
block|,
block|{
literal|"sckc"
block|,
literal|4
block|,
block|{
block|{
name|S
argument_list|(
literal|0xb206
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|S_MASK
block|,
literal|0
block|}
block|}
block|,
name|IXA
block|,
block|{
name|S_D2
block|,
name|S_B2
block|}
block|}
block|,
block|{
literal|"spka"
block|,
literal|4
block|,
block|{
block|{
name|S
argument_list|(
literal|0xb20a
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|S_MASK
block|,
literal|0
block|}
block|}
block|,
name|IXA
block|,
block|{
name|S_D2
block|,
name|S_B2
block|}
block|}
block|,
block|{
literal|"spt"
block|,
literal|4
block|,
block|{
block|{
name|S
argument_list|(
literal|0xb208
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|S_MASK
block|,
literal|0
block|}
block|}
block|,
name|IXA
block|,
block|{
name|S_D2
block|,
name|S_B2
block|}
block|}
block|,
block|{
literal|"spx"
block|,
literal|4
block|,
block|{
block|{
name|S
argument_list|(
literal|0xb210
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|S_MASK
block|,
literal|0
block|}
block|}
block|,
name|IXA
block|,
block|{
name|S_D2
block|,
name|S_B2
block|}
block|}
block|,
block|{
literal|"srnm"
block|,
literal|4
block|,
block|{
block|{
name|S
argument_list|(
literal|0xb299
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|S_MASK
block|,
literal|0
block|}
block|}
block|,
name|IBF
block|,
block|{
name|S_D2
block|,
name|S_B2
block|}
block|}
block|,
block|{
literal|"ssch"
block|,
literal|4
block|,
block|{
block|{
name|S
argument_list|(
literal|0xb233
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|S_MASK
block|,
literal|0
block|}
block|}
block|,
name|IXA
block|,
block|{
name|S_D2
block|,
name|S_B2
block|}
block|}
block|,
block|{
literal|"ssm"
block|,
literal|4
block|,
block|{
block|{
name|S
argument_list|(
literal|0x8000
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|S_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|S_D2
block|,
name|S_B2
block|}
block|}
block|,
block|{
literal|"stap"
block|,
literal|4
block|,
block|{
block|{
name|S
argument_list|(
literal|0xb212
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|S_MASK
block|,
literal|0
block|}
block|}
block|,
name|IXA
block|,
block|{
name|S_D2
block|,
name|S_B2
block|}
block|}
block|,
block|{
literal|"stck"
block|,
literal|4
block|,
block|{
block|{
name|S
argument_list|(
literal|0xb205
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|S_MASK
block|,
literal|0
block|}
block|}
block|,
name|IXA
block|,
block|{
name|S_D2
block|,
name|S_B2
block|}
block|}
block|,
block|{
literal|"stckc"
block|,
literal|4
block|,
block|{
block|{
name|S
argument_list|(
literal|0xb207
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|S_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|S_D2
block|,
name|S_B2
block|}
block|}
block|,
block|{
literal|"stcps"
block|,
literal|4
block|,
block|{
block|{
name|S
argument_list|(
literal|0xb23a
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|S_MASK
block|,
literal|0
block|}
block|}
block|,
name|IXA
block|,
block|{
name|S_D2
block|,
name|S_B2
block|}
block|}
block|,
block|{
literal|"stcrw"
block|,
literal|4
block|,
block|{
block|{
name|S
argument_list|(
literal|0xb239
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|S_MASK
block|,
literal|0
block|}
block|}
block|,
name|IXA
block|,
block|{
name|S_D2
block|,
name|S_B2
block|}
block|}
block|,
block|{
literal|"stfpc"
block|,
literal|4
block|,
block|{
block|{
name|S
argument_list|(
literal|0xb29c
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|S_MASK
block|,
literal|0
block|}
block|}
block|,
name|IBF
block|,
block|{
name|S_D2
block|,
name|S_B2
block|}
block|}
block|,
block|{
literal|"stidp"
block|,
literal|4
block|,
block|{
block|{
name|S
argument_list|(
literal|0xb202
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|S_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|S_D2
block|,
name|S_B2
block|}
block|}
block|,
block|{
literal|"stpt"
block|,
literal|4
block|,
block|{
block|{
name|S
argument_list|(
literal|0xb209
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|S_MASK
block|,
literal|0
block|}
block|}
block|,
name|IXA
block|,
block|{
name|S_D2
block|,
name|S_B2
block|}
block|}
block|,
block|{
literal|"stpx"
block|,
literal|4
block|,
block|{
block|{
name|S
argument_list|(
literal|0xb211
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|S_MASK
block|,
literal|0
block|}
block|}
block|,
name|IXA
block|,
block|{
name|S_D2
block|,
name|S_B2
block|}
block|}
block|,
block|{
literal|"stsch"
block|,
literal|4
block|,
block|{
block|{
name|S
argument_list|(
literal|0xb234
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|S_MASK
block|,
literal|0
block|}
block|}
block|,
name|IXA
block|,
block|{
name|S_D2
block|,
name|S_B2
block|}
block|}
block|,
block|{
literal|"tpi"
block|,
literal|4
block|,
block|{
block|{
name|S
argument_list|(
literal|0xb236
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|S_MASK
block|,
literal|0
block|}
block|}
block|,
name|IXA
block|,
block|{
name|S_D2
block|,
name|S_B2
block|}
block|}
block|,
block|{
literal|"trap4"
block|,
literal|4
block|,
block|{
block|{
name|S
argument_list|(
literal|0xb2ff
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|S_MASK
block|,
literal|0
block|}
block|}
block|,
name|ITR
block|,
block|{
name|S_D2
block|,
name|S_B2
block|}
block|}
block|,
block|{
literal|"ts"
block|,
literal|4
block|,
block|{
block|{
name|S
argument_list|(
literal|0x9300
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|S_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|S_D2
block|,
name|S_B2
block|}
block|}
block|,
block|{
literal|"tsch"
block|,
literal|4
block|,
block|{
block|{
name|S
argument_list|(
literal|0xb235
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|S_MASK
block|,
literal|0
block|}
block|}
block|,
name|IXA
block|,
block|{
name|S_D2
block|,
name|S_B2
block|}
block|}
block|,
comment|/* SS form instructions.  */
block|{
literal|"ap"
block|,
literal|6
block|,
block|{
block|{
name|SSH
argument_list|(
literal|0xfa
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|SS_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|SS_D1
block|,
name|SS_L
block|,
name|SS_B1
block|,
name|SS_D2
block|,
name|SS_B2
block|}
block|}
block|,
block|{
literal|"clc"
block|,
literal|6
block|,
block|{
block|{
name|SSH
argument_list|(
literal|0xd5
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|SS_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|SS_D1
block|,
name|SS_L
block|,
name|SS_B1
block|,
name|SS_D2
block|,
name|SS_B2
block|}
block|}
block|,
block|{
literal|"cp"
block|,
literal|6
block|,
block|{
block|{
name|SSH
argument_list|(
literal|0xf9
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|SS_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|SS_D1
block|,
name|SS_L
block|,
name|SS_B1
block|,
name|SS_D2
block|,
name|SS_B2
block|}
block|}
block|,
block|{
literal|"dp"
block|,
literal|6
block|,
block|{
block|{
name|SSH
argument_list|(
literal|0xfd
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|SS_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|SS_D1
block|,
name|SS_L
block|,
name|SS_B1
block|,
name|SS_D2
block|,
name|SS_B2
block|}
block|}
block|,
block|{
literal|"ed"
block|,
literal|6
block|,
block|{
block|{
name|SSH
argument_list|(
literal|0xde
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|SS_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|SS_D1
block|,
name|SS_L
block|,
name|SS_B1
block|,
name|SS_D2
block|,
name|SS_B2
block|}
block|}
block|,
block|{
literal|"edmk"
block|,
literal|6
block|,
block|{
block|{
name|SSH
argument_list|(
literal|0xdf
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|SS_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|SS_D1
block|,
name|SS_L
block|,
name|SS_B1
block|,
name|SS_D2
block|,
name|SS_B2
block|}
block|}
block|,
block|{
literal|"mvc"
block|,
literal|6
block|,
block|{
block|{
name|SSH
argument_list|(
literal|0xd2
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|SS_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|SS_D1
block|,
name|SS_L
block|,
name|SS_B1
block|,
name|SS_D2
block|,
name|SS_B2
block|}
block|}
block|,
block|{
literal|"mvcin"
block|,
literal|6
block|,
block|{
block|{
name|SSH
argument_list|(
literal|0xe8
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|SS_MASK
block|,
literal|0
block|}
block|}
block|,
name|IMI
block|,
block|{
name|SS_D1
block|,
name|SS_L
block|,
name|SS_B1
block|,
name|SS_D2
block|,
name|SS_B2
block|}
block|}
block|,
block|{
literal|"mvck"
block|,
literal|6
block|,
block|{
block|{
name|SSH
argument_list|(
literal|0xd9
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|SS_MASK
block|,
literal|0
block|}
block|}
block|,
name|IXA
block|,
block|{
name|SS_D1
block|,
name|SS_L
block|,
name|SS_B1
block|,
name|SS_D2
block|,
name|SS_B2
block|}
block|}
block|,
block|{
literal|"mvcp"
block|,
literal|6
block|,
block|{
block|{
name|SSH
argument_list|(
literal|0xda
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|SS_MASK
block|,
literal|0
block|}
block|}
block|,
name|IXA
block|,
block|{
name|SS_D1
block|,
name|SS_L
block|,
name|SS_B1
block|,
name|SS_D2
block|,
name|SS_B2
block|}
block|}
block|,
block|{
literal|"mvcs"
block|,
literal|6
block|,
block|{
block|{
name|SSH
argument_list|(
literal|0xdb
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|SS_MASK
block|,
literal|0
block|}
block|}
block|,
name|IXA
block|,
block|{
name|SS_D1
block|,
name|SS_L
block|,
name|SS_B1
block|,
name|SS_D2
block|,
name|SS_B2
block|}
block|}
block|,
block|{
literal|"mvn"
block|,
literal|6
block|,
block|{
block|{
name|SSH
argument_list|(
literal|0xd1
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|SS_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|SS_D1
block|,
name|SS_L
block|,
name|SS_B1
block|,
name|SS_D2
block|,
name|SS_B2
block|}
block|}
block|,
block|{
literal|"mvo"
block|,
literal|6
block|,
block|{
block|{
name|SSH
argument_list|(
literal|0xf1
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|SS_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|SS_D1
block|,
name|SS_L
block|,
name|SS_B1
block|,
name|SS_D2
block|,
name|SS_B2
block|}
block|}
block|,
block|{
literal|"mvz"
block|,
literal|6
block|,
block|{
block|{
name|SSH
argument_list|(
literal|0xd3
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|SS_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|SS_D1
block|,
name|SS_L
block|,
name|SS_B1
block|,
name|SS_D2
block|,
name|SS_B2
block|}
block|}
block|,
block|{
literal|"nc"
block|,
literal|6
block|,
block|{
block|{
name|SSH
argument_list|(
literal|0xd4
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|SS_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|SS_D1
block|,
name|SS_L
block|,
name|SS_B1
block|,
name|SS_D2
block|,
name|SS_B2
block|}
block|}
block|,
block|{
literal|"oc"
block|,
literal|6
block|,
block|{
block|{
name|SSH
argument_list|(
literal|0xd6
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|SS_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|SS_D1
block|,
name|SS_L
block|,
name|SS_B1
block|,
name|SS_D2
block|,
name|SS_B2
block|}
block|}
block|,
block|{
literal|"pack"
block|,
literal|6
block|,
block|{
block|{
name|SSH
argument_list|(
literal|0xf2
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|SS_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|SS_D1
block|,
name|SS_L
block|,
name|SS_B1
block|,
name|SS_D2
block|,
name|SS_B2
block|}
block|}
block|,
block|{
literal|"plo"
block|,
literal|6
block|,
block|{
block|{
name|SSH
argument_list|(
literal|0xee
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|SS_MASK
block|,
literal|0
block|}
block|}
block|,
name|IPL
block|,
block|{
name|SS_D1
block|,
name|SS_L
block|,
name|SS_B1
block|,
name|SS_D2
block|,
name|SS_B2
block|}
block|}
block|,
block|{
literal|"sp"
block|,
literal|6
block|,
block|{
block|{
name|SSH
argument_list|(
literal|0xfb
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|SS_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|SS_D1
block|,
name|SS_L
block|,
name|SS_B1
block|,
name|SS_D2
block|,
name|SS_B2
block|}
block|}
block|,
block|{
literal|"srp"
block|,
literal|6
block|,
block|{
block|{
name|SSH
argument_list|(
literal|0xf0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|SS_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|SS_D1
block|,
name|SS_L
block|,
name|SS_B1
block|,
name|SS_D2
block|,
name|SS_B2
block|}
block|}
block|,
block|{
literal|"tr"
block|,
literal|6
block|,
block|{
block|{
name|SSH
argument_list|(
literal|0xdc
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|SS_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|SS_D1
block|,
name|SS_L
block|,
name|SS_B1
block|,
name|SS_D2
block|,
name|SS_B2
block|}
block|}
block|,
block|{
literal|"trt"
block|,
literal|6
block|,
block|{
block|{
name|SSH
argument_list|(
literal|0xdd
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|SS_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|SS_D1
block|,
name|SS_L
block|,
name|SS_B1
block|,
name|SS_D2
block|,
name|SS_B2
block|}
block|}
block|,
block|{
literal|"unpk"
block|,
literal|6
block|,
block|{
block|{
name|SSH
argument_list|(
literal|0xf3
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|SS_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|SS_D1
block|,
name|SS_L
block|,
name|SS_B1
block|,
name|SS_D2
block|,
name|SS_B2
block|}
block|}
block|,
block|{
literal|"xc"
block|,
literal|6
block|,
block|{
block|{
name|SSH
argument_list|(
literal|0xd7
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|SS_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|SS_D1
block|,
name|SS_L
block|,
name|SS_B1
block|,
name|SS_D2
block|,
name|SS_B2
block|}
block|}
block|,
block|{
literal|"zap"
block|,
literal|6
block|,
block|{
block|{
name|SSH
argument_list|(
literal|0xf8
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|SS_MASK
block|,
literal|0
block|}
block|}
block|,
name|I370
block|,
block|{
name|SS_D1
block|,
name|SS_L
block|,
name|SS_B1
block|,
name|SS_D2
block|,
name|SS_B2
block|}
block|}
block|,
comment|/* SSE form instructions.  */
block|{
literal|"lasp"
block|,
literal|6
block|,
block|{
block|{
name|SSEH
argument_list|(
literal|0xe500
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|SSE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IXA
block|,
block|{
name|SS_D1
block|,
name|SS_B1
block|,
name|SS_D2
block|,
name|SS_B2
block|}
block|}
block|,
block|{
literal|"mvcdk"
block|,
literal|6
block|,
block|{
block|{
name|SSEH
argument_list|(
literal|0xe50f
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|SSE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IESA
block|,
block|{
name|SS_D1
block|,
name|SS_B1
block|,
name|SS_D2
block|,
name|SS_B2
block|}
block|}
block|,
block|{
literal|"mvcsk"
block|,
literal|6
block|,
block|{
block|{
name|SSEH
argument_list|(
literal|0xe50e
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|SSE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IESA
block|,
block|{
name|SS_D1
block|,
name|SS_B1
block|,
name|SS_D2
block|,
name|SS_B2
block|}
block|}
block|,
block|{
literal|"tprot"
block|,
literal|6
block|,
block|{
block|{
name|SSEH
argument_list|(
literal|0xe501
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|SSE_MASK
block|,
literal|0
block|}
block|}
block|,
name|IXA
block|,
block|{
name|SS_D1
block|,
name|SS_B1
block|,
name|SS_D2
block|,
name|SS_B2
block|}
block|}
block|,
comment|/* */
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|int
name|i370_num_opcodes
init|=
sizeof|sizeof
argument_list|(
name|i370_opcodes
argument_list|)
operator|/
sizeof|sizeof
argument_list|(
name|i370_opcodes
index|[
literal|0
index|]
argument_list|)
decl_stmt|;
end_decl_stmt

begin_escape
end_escape

begin_comment
comment|/* The macro table.  This is only used by the assembler.  */
end_comment

begin_decl_stmt
specifier|const
name|struct
name|i370_macro
name|i370_macros
index|[]
init|=
block|{
block|{
literal|"b"
block|,
literal|1
block|,
name|I370
block|,
literal|"bc  15,%0"
block|}
block|,
block|{
literal|"br"
block|,
literal|1
block|,
name|I370
block|,
literal|"bcr 15,%0"
block|}
block|,
block|{
literal|"nop"
block|,
literal|1
block|,
name|I370
block|,
literal|"bc  0,%0"
block|}
block|,
block|{
literal|"nopr"
block|,
literal|1
block|,
name|I370
block|,
literal|"bcr 0,%0"
block|}
block|,
block|{
literal|"bh"
block|,
literal|1
block|,
name|I370
block|,
literal|"bc  2,%0"
block|}
block|,
block|{
literal|"bhr"
block|,
literal|1
block|,
name|I370
block|,
literal|"bcr 2,%0"
block|}
block|,
block|{
literal|"bl"
block|,
literal|1
block|,
name|I370
block|,
literal|"bc  4,%0"
block|}
block|,
block|{
literal|"blr"
block|,
literal|1
block|,
name|I370
block|,
literal|"bcr 4,%0"
block|}
block|,
block|{
literal|"be"
block|,
literal|1
block|,
name|I370
block|,
literal|"bc  8,%0"
block|}
block|,
block|{
literal|"ber"
block|,
literal|1
block|,
name|I370
block|,
literal|"bcr 8,%0"
block|}
block|,
block|{
literal|"bnh"
block|,
literal|1
block|,
name|I370
block|,
literal|"bc  13,%0"
block|}
block|,
block|{
literal|"bnhr"
block|,
literal|1
block|,
name|I370
block|,
literal|"bcr 13,%0"
block|}
block|,
block|{
literal|"bnl"
block|,
literal|1
block|,
name|I370
block|,
literal|"bc  11,%0"
block|}
block|,
block|{
literal|"bnlr"
block|,
literal|1
block|,
name|I370
block|,
literal|"bcr 11,%0"
block|}
block|,
block|{
literal|"bne"
block|,
literal|1
block|,
name|I370
block|,
literal|"bc  7,%0"
block|}
block|,
block|{
literal|"bner"
block|,
literal|1
block|,
name|I370
block|,
literal|"bcr 7,%0"
block|}
block|,
block|{
literal|"bp"
block|,
literal|1
block|,
name|I370
block|,
literal|"bc  2,%0"
block|}
block|,
block|{
literal|"bpr"
block|,
literal|1
block|,
name|I370
block|,
literal|"bcr 2,%0"
block|}
block|,
block|{
literal|"bm"
block|,
literal|1
block|,
name|I370
block|,
literal|"bc  4,%0"
block|}
block|,
block|{
literal|"bmr"
block|,
literal|1
block|,
name|I370
block|,
literal|"bcr 4,%0"
block|}
block|,
block|{
literal|"bz"
block|,
literal|1
block|,
name|I370
block|,
literal|"bc  8,%0"
block|}
block|,
block|{
literal|"bzr"
block|,
literal|1
block|,
name|I370
block|,
literal|"bcr 8,%0"
block|}
block|,
block|{
literal|"bo"
block|,
literal|1
block|,
name|I370
block|,
literal|"bc  1,%0"
block|}
block|,
block|{
literal|"bor"
block|,
literal|1
block|,
name|I370
block|,
literal|"bcr 1,%0"
block|}
block|,
block|{
literal|"bnp"
block|,
literal|1
block|,
name|I370
block|,
literal|"bc  13,%0"
block|}
block|,
block|{
literal|"bnpr"
block|,
literal|1
block|,
name|I370
block|,
literal|"bcr 13,%0"
block|}
block|,
block|{
literal|"bnm"
block|,
literal|1
block|,
name|I370
block|,
literal|"bc  11,%0"
block|}
block|,
block|{
literal|"bnmr"
block|,
literal|1
block|,
name|I370
block|,
literal|"bcr 11,%0"
block|}
block|,
block|{
literal|"bnz"
block|,
literal|1
block|,
name|I370
block|,
literal|"bc  7,%0"
block|}
block|,
block|{
literal|"bnzr"
block|,
literal|1
block|,
name|I370
block|,
literal|"bcr 7,%0"
block|}
block|,
block|{
literal|"bno"
block|,
literal|1
block|,
name|I370
block|,
literal|"bc  14,%0"
block|}
block|,
block|{
literal|"bnor"
block|,
literal|1
block|,
name|I370
block|,
literal|"bcr 14,%0"
block|}
block|,
block|{
literal|"sync"
block|,
literal|0
block|,
name|I370
block|,
literal|"bcr 15,0"
block|}
block|,  }
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|int
name|i370_num_macros
init|=
sizeof|sizeof
argument_list|(
name|i370_macros
argument_list|)
operator|/
sizeof|sizeof
argument_list|(
name|i370_macros
index|[
literal|0
index|]
argument_list|)
decl_stmt|;
end_decl_stmt

end_unit

