{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 157 04/27/2011 SJ Full Version " "Info: Version 11.0 Build 157 04/27/2011 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 04 14:36:39 2012 " "Info: Processing started: Tue Sep 04 14:36:39 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DS18B20_LCD1602 -c DS18B20_LCD1602 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DS18B20_LCD1602 -c DS18B20_LCD1602" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shizhong.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file shizhong.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shizhong-behave " "Info: Found design unit 1: shizhong-behave" {  } { { "shizhong.vhd" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/shizhong.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 shizhong " "Info: Found entity 1: shizhong" {  } { { "shizhong.vhd" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/shizhong.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcdm_data.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lcdm_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcdm_data-a " "Info: Found design unit 1: lcdm_data-a" {  } { { "lcdm_data.VHD" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/lcdm_data.VHD" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lcdm_data " "Info: Found entity 1: lcdm_data" {  } { { "lcdm_data.VHD" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/lcdm_data.VHD" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLK_DIV " "Info: Found entity 1: CLK_DIV" {  } { { "CLK_DIV.v" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/CLK_DIV.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bo.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file bo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BO-bhv " "Info: Found design unit 1: BO-bhv" {  } { { "BO.vhd" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/BO.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 BO " "Info: Found entity 1: BO" {  } { { "BO.vhd" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/BO.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ds18b20_lcd1602.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ds18b20_lcd1602.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DS18B20_LCD1602 " "Info: Found entity 1: DS18B20_LCD1602" {  } { { "DS18B20_LCD1602.bdf" "" { Schematic "E:/Program/EP4CE6/vhdl/DS18B20/DS18B20_LCD1602.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "DS18B20_LCD1602 " "Info: Elaborating entity \"DS18B20_LCD1602\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_DIV CLK_DIV:inst " "Info: Elaborating entity \"CLK_DIV\" for hierarchy \"CLK_DIV:inst\"" {  } { { "DS18B20_LCD1602.bdf" "inst" { Schematic "E:/Program/EP4CE6/vhdl/DS18B20/DS18B20_LCD1602.bdf" { { 592 344 440 688 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 CLK_DIV.v(23) " "Warning (10230): Verilog HDL assignment warning at CLK_DIV.v(23): truncated value with size 32 to match size of target (17)" {  } { { "CLK_DIV.v" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/CLK_DIV.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcdm_data lcdm_data:inst7 " "Info: Elaborating entity \"lcdm_data\" for hierarchy \"lcdm_data:inst7\"" {  } { { "DS18B20_LCD1602.bdf" "inst7" { Schematic "E:/Program/EP4CE6/vhdl/DS18B20/DS18B20_LCD1602.bdf" { { 624 816 928 816 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "var4 lcdm_data.VHD(107) " "Warning (10492): VHDL Process Statement warning at lcdm_data.VHD(107): signal \"var4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcdm_data.VHD" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/lcdm_data.VHD" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "var3 lcdm_data.VHD(120) " "Warning (10492): VHDL Process Statement warning at lcdm_data.VHD(120): signal \"var3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcdm_data.VHD" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/lcdm_data.VHD" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "var2 lcdm_data.VHD(134) " "Warning (10492): VHDL Process Statement warning at lcdm_data.VHD(134): signal \"var2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcdm_data.VHD" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/lcdm_data.VHD" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "var1 lcdm_data.VHD(148) " "Warning (10492): VHDL Process Statement warning at lcdm_data.VHD(148): signal \"var1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcdm_data.VHD" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/lcdm_data.VHD" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cont.v 1 1 " "Warning: Using design file cont.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cont " "Info: Found entity 1: cont" {  } { { "cont.v" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/cont.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont cont:inst1 " "Info: Elaborating entity \"cont\" for hierarchy \"cont:inst1\"" {  } { { "DS18B20_LCD1602.bdf" "inst1" { Schematic "E:/Program/EP4CE6/vhdl/DS18B20/DS18B20_LCD1602.bdf" { { 656 544 664 752 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter cont:inst1\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"cont:inst1\|lpm_counter:lpm_counter_component\"" {  } { { "cont.v" "lpm_counter_component" { Text "E:/Program/EP4CE6/vhdl/DS18B20/cont.v" 68 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cont:inst1\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"cont:inst1\|lpm_counter:lpm_counter_component\"" {  } { { "cont.v" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/cont.v" 68 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cont:inst1\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"cont:inst1\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info: Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cont.v" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/cont.v" 68 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bti.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_bti.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bti " "Info: Found entity 1: cntr_bti" {  } { { "db/cntr_bti.tdf" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/db/cntr_bti.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_bti cont:inst1\|lpm_counter:lpm_counter_component\|cntr_bti:auto_generated " "Info: Elaborating entity \"cntr_bti\" for hierarchy \"cont:inst1\|lpm_counter:lpm_counter_component\|cntr_bti:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BO BO:inst8 " "Info: Elaborating entity \"BO\" for hierarchy \"BO:inst8\"" {  } { { "DS18B20_LCD1602.bdf" "inst8" { Schematic "E:/Program/EP4CE6/vhdl/DS18B20/DS18B20_LCD1602.bdf" { { 800 416 640 928 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ng BO.vhd(205) " "Warning (10492): VHDL Process Statement warning at BO.vhd(205): signal \"ng\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BO.vhd" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/BO.vhd" 205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "var4 BO.vhd(228) " "Warning (10492): VHDL Process Statement warning at BO.vhd(228): signal \"var4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BO.vhd" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/BO.vhd" 228 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "var3 BO.vhd(242) " "Warning (10492): VHDL Process Statement warning at BO.vhd(242): signal \"var3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BO.vhd" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/BO.vhd" 242 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "var2 BO.vhd(256) " "Warning (10492): VHDL Process Statement warning at BO.vhd(256): signal \"var2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BO.vhd" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/BO.vhd" 256 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "var1 BO.vhd(270) " "Warning (10492): VHDL Process Statement warning at BO.vhd(270): signal \"var1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BO.vhd" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/BO.vhd" 270 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "var4 BO.vhd(195) " "Warning (10631): VHDL Process Statement warning at BO.vhd(195): inferring latch(es) for signal or variable \"var4\", which holds its previous value in one or more paths through the process" {  } { { "BO.vhd" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/BO.vhd" 195 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "var4\[0\] BO.vhd(195) " "Info (10041): Inferred latch for \"var4\[0\]\" at BO.vhd(195)" {  } { { "BO.vhd" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/BO.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "var4\[1\] BO.vhd(195) " "Info (10041): Inferred latch for \"var4\[1\]\" at BO.vhd(195)" {  } { { "BO.vhd" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/BO.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "var4\[2\] BO.vhd(195) " "Info (10041): Inferred latch for \"var4\[2\]\" at BO.vhd(195)" {  } { { "BO.vhd" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/BO.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "var4\[3\] BO.vhd(195) " "Info (10041): Inferred latch for \"var4\[3\]\" at BO.vhd(195)" {  } { { "BO.vhd" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/BO.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "var4\[4\] BO.vhd(195) " "Info (10041): Inferred latch for \"var4\[4\]\" at BO.vhd(195)" {  } { { "BO.vhd" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/BO.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "var4\[5\] BO.vhd(195) " "Info (10041): Inferred latch for \"var4\[5\]\" at BO.vhd(195)" {  } { { "BO.vhd" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/BO.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "var4\[6\] BO.vhd(195) " "Info (10041): Inferred latch for \"var4\[6\]\" at BO.vhd(195)" {  } { { "BO.vhd" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/BO.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "var4\[7\] BO.vhd(195) " "Info (10041): Inferred latch for \"var4\[7\]\" at BO.vhd(195)" {  } { { "BO.vhd" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/BO.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "var4\[8\] BO.vhd(195) " "Info (10041): Inferred latch for \"var4\[8\]\" at BO.vhd(195)" {  } { { "BO.vhd" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/BO.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "var4\[9\] BO.vhd(195) " "Info (10041): Inferred latch for \"var4\[9\]\" at BO.vhd(195)" {  } { { "BO.vhd" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/BO.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "var4\[10\] BO.vhd(195) " "Info (10041): Inferred latch for \"var4\[10\]\" at BO.vhd(195)" {  } { { "BO.vhd" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/BO.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "var4\[11\] BO.vhd(195) " "Info (10041): Inferred latch for \"var4\[11\]\" at BO.vhd(195)" {  } { { "BO.vhd" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/BO.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "var4\[12\] BO.vhd(195) " "Info (10041): Inferred latch for \"var4\[12\]\" at BO.vhd(195)" {  } { { "BO.vhd" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/BO.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "var4\[13\] BO.vhd(195) " "Info (10041): Inferred latch for \"var4\[13\]\" at BO.vhd(195)" {  } { { "BO.vhd" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/BO.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "var4\[14\] BO.vhd(195) " "Info (10041): Inferred latch for \"var4\[14\]\" at BO.vhd(195)" {  } { { "BO.vhd" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/BO.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "var4\[15\] BO.vhd(195) " "Info (10041): Inferred latch for \"var4\[15\]\" at BO.vhd(195)" {  } { { "BO.vhd" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/BO.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "var4\[16\] BO.vhd(195) " "Info (10041): Inferred latch for \"var4\[16\]\" at BO.vhd(195)" {  } { { "BO.vhd" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/BO.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "var4\[17\] BO.vhd(195) " "Info (10041): Inferred latch for \"var4\[17\]\" at BO.vhd(195)" {  } { { "BO.vhd" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/BO.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "var4\[18\] BO.vhd(195) " "Info (10041): Inferred latch for \"var4\[18\]\" at BO.vhd(195)" {  } { { "BO.vhd" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/BO.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "var4\[19\] BO.vhd(195) " "Info (10041): Inferred latch for \"var4\[19\]\" at BO.vhd(195)" {  } { { "BO.vhd" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/BO.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "var4\[20\] BO.vhd(195) " "Info (10041): Inferred latch for \"var4\[20\]\" at BO.vhd(195)" {  } { { "BO.vhd" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/BO.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "var4\[21\] BO.vhd(195) " "Info (10041): Inferred latch for \"var4\[21\]\" at BO.vhd(195)" {  } { { "BO.vhd" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/BO.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "var4\[22\] BO.vhd(195) " "Info (10041): Inferred latch for \"var4\[22\]\" at BO.vhd(195)" {  } { { "BO.vhd" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/BO.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "var4\[23\] BO.vhd(195) " "Info (10041): Inferred latch for \"var4\[23\]\" at BO.vhd(195)" {  } { { "BO.vhd" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/BO.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "var4\[24\] BO.vhd(195) " "Info (10041): Inferred latch for \"var4\[24\]\" at BO.vhd(195)" {  } { { "BO.vhd" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/BO.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "var4\[25\] BO.vhd(195) " "Info (10041): Inferred latch for \"var4\[25\]\" at BO.vhd(195)" {  } { { "BO.vhd" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/BO.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "var4\[26\] BO.vhd(195) " "Info (10041): Inferred latch for \"var4\[26\]\" at BO.vhd(195)" {  } { { "BO.vhd" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/BO.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "var4\[27\] BO.vhd(195) " "Info (10041): Inferred latch for \"var4\[27\]\" at BO.vhd(195)" {  } { { "BO.vhd" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/BO.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "var4\[28\] BO.vhd(195) " "Info (10041): Inferred latch for \"var4\[28\]\" at BO.vhd(195)" {  } { { "BO.vhd" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/BO.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "var4\[29\] BO.vhd(195) " "Info (10041): Inferred latch for \"var4\[29\]\" at BO.vhd(195)" {  } { { "BO.vhd" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/BO.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "var4\[30\] BO.vhd(195) " "Info (10041): Inferred latch for \"var4\[30\]\" at BO.vhd(195)" {  } { { "BO.vhd" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/BO.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "var4\[31\] BO.vhd(195) " "Info (10041): Inferred latch for \"var4\[31\]\" at BO.vhd(195)" {  } { { "BO.vhd" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/BO.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_MISMATCH_PORT" "M\[6\] lcdm_data lcdm_data:inst7 " "Warning: Port \"M\[6\]\" does not exist in entity definition of \"lcdm_data\".  The port's range differs between the entity definition and its actual instantiation, \"lcdm_data:inst7\"." {  } { { "DS18B20_LCD1602.bdf" "inst7" { Schematic "E:/Program/EP4CE6/vhdl/DS18B20/DS18B20_LCD1602.bdf" { { 624 816 928 816 "inst7" "" } } } }  } 0 0 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Info: Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcdm_data:inst7\|Div1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcdm_data:inst7\|Div1\"" {  } { { "lcdm_data.VHD" "Div1" { Text "E:/Program/EP4CE6/vhdl/DS18B20/lcdm_data.VHD" 104 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcdm_data:inst7\|Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcdm_data:inst7\|Mod0\"" {  } { { "lcdm_data.VHD" "Mod0" { Text "E:/Program/EP4CE6/vhdl/DS18B20/lcdm_data.VHD" 104 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcdm_data:inst7\|Mod1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcdm_data:inst7\|Mod1\"" {  } { { "lcdm_data.VHD" "Mod1" { Text "E:/Program/EP4CE6/vhdl/DS18B20/lcdm_data.VHD" 105 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcdm_data:inst7\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcdm_data:inst7\|Div0\"" {  } { { "lcdm_data.VHD" "Div0" { Text "E:/Program/EP4CE6/vhdl/DS18B20/lcdm_data.VHD" 103 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcdm_data:inst7\|Mod2 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcdm_data:inst7\|Mod2\"" {  } { { "lcdm_data.VHD" "Mod2" { Text "E:/Program/EP4CE6/vhdl/DS18B20/lcdm_data.VHD" 106 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lcdm_data:inst7\|lpm_divide:Div1 " "Info: Elaborated megafunction instantiation \"lcdm_data:inst7\|lpm_divide:Div1\"" {  } { { "lcdm_data.VHD" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/lcdm_data.VHD" 104 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lcdm_data:inst7\|lpm_divide:Div1 " "Info: Instantiated megafunction \"lcdm_data:inst7\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 11 " "Info: Parameter \"LPM_WIDTHN\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Info: Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lcdm_data.VHD" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/lcdm_data.VHD" 104 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1jm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_1jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1jm " "Info: Found entity 1: lpm_divide_1jm" {  } { { "db/lpm_divide_1jm.tdf" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/db/lpm_divide_1jm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_plh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_plh " "Info: Found entity 1: sign_div_unsign_plh" {  } { { "db/sign_div_unsign_plh.tdf" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/db/sign_div_unsign_plh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k2f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_k2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k2f " "Info: Found entity 1: alt_u_div_k2f" {  } { { "db/alt_u_div_k2f.tdf" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/db/alt_u_div_k2f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Info: Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Info: Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lcdm_data:inst7\|lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"lcdm_data:inst7\|lpm_divide:Mod0\"" {  } { { "lcdm_data.VHD" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/lcdm_data.VHD" 104 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lcdm_data:inst7\|lpm_divide:Mod0 " "Info: Instantiated megafunction \"lcdm_data:inst7\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 11 " "Info: Parameter \"LPM_WIDTHN\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 11 " "Info: Parameter \"LPM_WIDTHD\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lcdm_data.VHD" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/lcdm_data.VHD" 104 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ecm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_ecm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ecm " "Info: Found entity 1: lpm_divide_ecm" {  } { { "db/lpm_divide_ecm.tdf" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/db/lpm_divide_ecm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_3nh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_3nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_3nh " "Info: Found entity 1: sign_div_unsign_3nh" {  } { { "db/sign_div_unsign_3nh.tdf" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/db/sign_div_unsign_3nh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_85f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_85f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_85f " "Info: Found entity 1: alt_u_div_85f" {  } { { "db/alt_u_div_85f.tdf" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/db/alt_u_div_85f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lcdm_data:inst7\|lpm_divide:Mod1 " "Info: Elaborated megafunction instantiation \"lcdm_data:inst7\|lpm_divide:Mod1\"" {  } { { "lcdm_data.VHD" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/lcdm_data.VHD" 105 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lcdm_data:inst7\|lpm_divide:Mod1 " "Info: Instantiated megafunction \"lcdm_data:inst7\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Info: Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Info: Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lcdm_data.VHD" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/lcdm_data.VHD" 105 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_o9m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_o9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_o9m " "Info: Found entity 1: lpm_divide_o9m" {  } { { "db/lpm_divide_o9m.tdf" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/db/lpm_divide_o9m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dkh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dkh " "Info: Found entity 1: sign_div_unsign_dkh" {  } { { "db/sign_div_unsign_dkh.tdf" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/db/sign_div_unsign_dkh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_sve.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_sve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_sve " "Info: Found entity 1: alt_u_div_sve" {  } { { "db/alt_u_div_sve.tdf" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/db/alt_u_div_sve.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lcdm_data:inst7\|lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"lcdm_data:inst7\|lpm_divide:Div0\"" {  } { { "lcdm_data.VHD" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/lcdm_data.VHD" 103 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lcdm_data:inst7\|lpm_divide:Div0 " "Info: Instantiated megafunction \"lcdm_data:inst7\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 11 " "Info: Parameter \"LPM_WIDTHN\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 11 " "Info: Parameter \"LPM_WIDTHD\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lcdm_data.VHD" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/lcdm_data.VHD" 103 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bkm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_bkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bkm " "Info: Found entity 1: lpm_divide_bkm" {  } { { "db/lpm_divide_bkm.tdf" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/db/lpm_divide_bkm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rw GND " "Warning (13410): Pin \"rw\" is stuck at GND" {  } { { "DS18B20_LCD1602.bdf" "" { Schematic "E:/Program/EP4CE6/vhdl/DS18B20/DS18B20_LCD1602.bdf" { { 952 680 856 968 "rw" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_N GND " "Warning (13410): Pin \"LCD_N\" is stuck at GND" {  } { { "DS18B20_LCD1602.bdf" "" { Schematic "E:/Program/EP4CE6/vhdl/DS18B20/DS18B20_LCD1602.bdf" { { 1040 704 880 1056 "LCD_N" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_P VCC " "Warning (13410): Pin \"LCD_P\" is stuck at VCC" {  } { { "DS18B20_LCD1602.bdf" "" { Schematic "E:/Program/EP4CE6/vhdl/DS18B20/DS18B20_LCD1602.bdf" { { 1096 688 864 1112 "LCD_P" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "sel\[3\] GND " "Warning (13410): Pin \"sel\[3\]\" is stuck at GND" {  } { { "DS18B20_LCD1602.bdf" "" { Schematic "E:/Program/EP4CE6/vhdl/DS18B20/DS18B20_LCD1602.bdf" { { 840 864 1040 856 "sel\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "sel\[2\] GND " "Warning (13410): Pin \"sel\[2\]\" is stuck at GND" {  } { { "DS18B20_LCD1602.bdf" "" { Schematic "E:/Program/EP4CE6/vhdl/DS18B20/DS18B20_LCD1602.bdf" { { 840 864 1040 856 "sel\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "sel\[1\] GND " "Warning (13410): Pin \"sel\[1\]\" is stuck at GND" {  } { { "DS18B20_LCD1602.bdf" "" { Schematic "E:/Program/EP4CE6/vhdl/DS18B20/DS18B20_LCD1602.bdf" { { 840 864 1040 856 "sel\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "sel\[0\] GND " "Warning (13410): Pin \"sel\[0\]\" is stuck at GND" {  } { { "DS18B20_LCD1602.bdf" "" { Schematic "E:/Program/EP4CE6/vhdl/DS18B20/DS18B20_LCD1602.bdf" { { 840 864 1040 856 "sel\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 10 " "Info: 10 registers lost all their fanouts during netlist optimizations. The first 10 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cont:inst1\|lpm_counter:lpm_counter_component\|cntr_bti:auto_generated\|counter_reg_bit\[15\] " "Info: Register \"cont:inst1\|lpm_counter:lpm_counter_component\|cntr_bti:auto_generated\|counter_reg_bit\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cont:inst1\|lpm_counter:lpm_counter_component\|cntr_bti:auto_generated\|counter_reg_bit\[14\] " "Info: Register \"cont:inst1\|lpm_counter:lpm_counter_component\|cntr_bti:auto_generated\|counter_reg_bit\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cont:inst1\|lpm_counter:lpm_counter_component\|cntr_bti:auto_generated\|counter_reg_bit\[13\] " "Info: Register \"cont:inst1\|lpm_counter:lpm_counter_component\|cntr_bti:auto_generated\|counter_reg_bit\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cont:inst1\|lpm_counter:lpm_counter_component\|cntr_bti:auto_generated\|counter_reg_bit\[12\] " "Info: Register \"cont:inst1\|lpm_counter:lpm_counter_component\|cntr_bti:auto_generated\|counter_reg_bit\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cont:inst1\|lpm_counter:lpm_counter_component\|cntr_bti:auto_generated\|counter_reg_bit\[11\] " "Info: Register \"cont:inst1\|lpm_counter:lpm_counter_component\|cntr_bti:auto_generated\|counter_reg_bit\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cont:inst1\|lpm_counter:lpm_counter_component\|cntr_bti:auto_generated\|counter_reg_bit\[10\] " "Info: Register \"cont:inst1\|lpm_counter:lpm_counter_component\|cntr_bti:auto_generated\|counter_reg_bit\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cont:inst1\|lpm_counter:lpm_counter_component\|cntr_bti:auto_generated\|counter_reg_bit\[9\] " "Info: Register \"cont:inst1\|lpm_counter:lpm_counter_component\|cntr_bti:auto_generated\|counter_reg_bit\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cont:inst1\|lpm_counter:lpm_counter_component\|cntr_bti:auto_generated\|counter_reg_bit\[8\] " "Info: Register \"cont:inst1\|lpm_counter:lpm_counter_component\|cntr_bti:auto_generated\|counter_reg_bit\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cont:inst1\|lpm_counter:lpm_counter_component\|cntr_bti:auto_generated\|counter_reg_bit\[7\] " "Info: Register \"cont:inst1\|lpm_counter:lpm_counter_component\|cntr_bti:auto_generated\|counter_reg_bit\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cont:inst1\|lpm_counter:lpm_counter_component\|cntr_bti:auto_generated\|counter_reg_bit\[6\] " "Info: Register \"cont:inst1\|lpm_counter:lpm_counter_component\|cntr_bti:auto_generated\|counter_reg_bit\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Info: Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lcdm_data:inst7\|lpm_divide:Mod0\|lpm_divide_ecm:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_10_result_int\[0\]~22 " "Info (17048): Logic cell \"lcdm_data:inst7\|lpm_divide:Mod0\|lpm_divide_ecm:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_10_result_int\[0\]~22\"" {  } { { "db/alt_u_div_85f.tdf" "add_sub_10_result_int\[0\]~22" { Text "E:/Program/EP4CE6/vhdl/DS18B20/db/alt_u_div_85f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "CLK_DIV:inst\|U9 " "Info (17048): Logic cell \"CLK_DIV:inst\|U9\"" {  } { { "CLK_DIV.v" "U9" { Text "E:/Program/EP4CE6/vhdl/DS18B20/CLK_DIV.v" 17 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Found the following redundant logic cells in design" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "827 " "Info: Implemented 827 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Info: Implemented 26 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Info: Implemented 1 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "798 " "Info: Implemented 798 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "257 " "Info: Peak virtual memory: 257 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 04 14:36:44 2012 " "Info: Processing ended: Tue Sep 04 14:36:44 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 157 04/27/2011 SJ Full Version " "Info: Version 11.0 Build 157 04/27/2011 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 04 14:36:45 2012 " "Info: Processing started: Tue Sep 04 14:36:45 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DS18B20_LCD1602 -c DS18B20_LCD1602 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off DS18B20_LCD1602 -c DS18B20_LCD1602" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "DS18B20_LCD1602 EP4CE6E22C8 " "Info: Selected device EP4CE6E22C8 for design \"DS18B20_LCD1602\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Info: Device EP4CE10E22C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Info: Device EP4CE15E22C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Info: Device EP4CE22E22C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "Info: DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 0 "DATA\[0\] dual-purpose pin not reserved" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "13 29 " "Critical Warning: No exact pin location assignment(s) for 13 pins of 29 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "baojing " "Info: Pin baojing not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { baojing } } } { "DS18B20_LCD1602.bdf" "" { Schematic "E:/Program/EP4CE6/vhdl/DS18B20/DS18B20_LCD1602.bdf" { { 888 864 1040 904 "baojing" "" } } } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { baojing } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Program/EP4CE6/vhdl/DS18B20/" { { 0 { 0 ""} 0 42 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg\[7\] " "Info: Pin seg\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { seg[7] } } } { "DS18B20_LCD1602.bdf" "" { Schematic "E:/Program/EP4CE6/vhdl/DS18B20/DS18B20_LCD1602.bdf" { { 864 864 1040 880 "seg" "" } } } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Program/EP4CE6/vhdl/DS18B20/" { { 0 { 0 ""} 0 16 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg\[6\] " "Info: Pin seg\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { seg[6] } } } { "DS18B20_LCD1602.bdf" "" { Schematic "E:/Program/EP4CE6/vhdl/DS18B20/DS18B20_LCD1602.bdf" { { 864 864 1040 880 "seg" "" } } } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Program/EP4CE6/vhdl/DS18B20/" { { 0 { 0 ""} 0 17 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg\[5\] " "Info: Pin seg\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { seg[5] } } } { "DS18B20_LCD1602.bdf" "" { Schematic "E:/Program/EP4CE6/vhdl/DS18B20/DS18B20_LCD1602.bdf" { { 864 864 1040 880 "seg" "" } } } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Program/EP4CE6/vhdl/DS18B20/" { { 0 { 0 ""} 0 18 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg\[4\] " "Info: Pin seg\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { seg[4] } } } { "DS18B20_LCD1602.bdf" "" { Schematic "E:/Program/EP4CE6/vhdl/DS18B20/DS18B20_LCD1602.bdf" { { 864 864 1040 880 "seg" "" } } } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Program/EP4CE6/vhdl/DS18B20/" { { 0 { 0 ""} 0 19 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg\[3\] " "Info: Pin seg\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { seg[3] } } } { "DS18B20_LCD1602.bdf" "" { Schematic "E:/Program/EP4CE6/vhdl/DS18B20/DS18B20_LCD1602.bdf" { { 864 864 1040 880 "seg" "" } } } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Program/EP4CE6/vhdl/DS18B20/" { { 0 { 0 ""} 0 20 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg\[2\] " "Info: Pin seg\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { seg[2] } } } { "DS18B20_LCD1602.bdf" "" { Schematic "E:/Program/EP4CE6/vhdl/DS18B20/DS18B20_LCD1602.bdf" { { 864 864 1040 880 "seg" "" } } } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Program/EP4CE6/vhdl/DS18B20/" { { 0 { 0 ""} 0 21 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg\[1\] " "Info: Pin seg\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { seg[1] } } } { "DS18B20_LCD1602.bdf" "" { Schematic "E:/Program/EP4CE6/vhdl/DS18B20/DS18B20_LCD1602.bdf" { { 864 864 1040 880 "seg" "" } } } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Program/EP4CE6/vhdl/DS18B20/" { { 0 { 0 ""} 0 22 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg\[0\] " "Info: Pin seg\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { seg[0] } } } { "DS18B20_LCD1602.bdf" "" { Schematic "E:/Program/EP4CE6/vhdl/DS18B20/DS18B20_LCD1602.bdf" { { 864 864 1040 880 "seg" "" } } } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Program/EP4CE6/vhdl/DS18B20/" { { 0 { 0 ""} 0 23 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sel\[3\] " "Info: Pin sel\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { sel[3] } } } { "DS18B20_LCD1602.bdf" "" { Schematic "E:/Program/EP4CE6/vhdl/DS18B20/DS18B20_LCD1602.bdf" { { 840 864 1040 856 "sel" "" } } } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Program/EP4CE6/vhdl/DS18B20/" { { 0 { 0 ""} 0 24 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sel\[2\] " "Info: Pin sel\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { sel[2] } } } { "DS18B20_LCD1602.bdf" "" { Schematic "E:/Program/EP4CE6/vhdl/DS18B20/DS18B20_LCD1602.bdf" { { 840 864 1040 856 "sel" "" } } } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Program/EP4CE6/vhdl/DS18B20/" { { 0 { 0 ""} 0 25 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sel\[1\] " "Info: Pin sel\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { sel[1] } } } { "DS18B20_LCD1602.bdf" "" { Schematic "E:/Program/EP4CE6/vhdl/DS18B20/DS18B20_LCD1602.bdf" { { 840 864 1040 856 "sel" "" } } } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Program/EP4CE6/vhdl/DS18B20/" { { 0 { 0 ""} 0 26 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sel\[0\] " "Info: Pin sel\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { sel[0] } } } { "DS18B20_LCD1602.bdf" "" { Schematic "E:/Program/EP4CE6/vhdl/DS18B20/DS18B20_LCD1602.bdf" { { 840 864 1040 856 "sel" "" } } } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Program/EP4CE6/vhdl/DS18B20/" { { 0 { 0 ""} 0 27 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inst8\|var4\[0\]\|combout " "Warning: Node \"inst8\|var4\[0\]\|combout\" is a latch" {  } { { "BO.vhd" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/BO.vhd" 195 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DS18B20_LCD1602.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'DS18B20_LCD1602.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inclk\}\] -rise_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inclk\}\] -rise_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inclk\}\] -fall_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inclk\}\] -fall_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inclk\}\] -rise_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inclk\}\] -rise_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inclk\}\] -fall_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inclk\}\] -fall_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inclk\}\] -rise_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inclk\}\] -rise_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inclk\}\] -fall_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inclk\}\] -fall_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inclk\}\] -rise_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inclk\}\] -rise_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inclk\}\] -fall_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inclk\}\] -fall_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inclk\}\] -rise_to \[get_clocks \{BO:inst8\|clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inclk\}\] -rise_to \[get_clocks \{BO:inst8\|clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inclk\}\] -fall_to \[get_clocks \{BO:inst8\|clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inclk\}\] -fall_to \[get_clocks \{BO:inst8\|clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inclk\}\] -rise_to \[get_clocks \{BO:inst8\|clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inclk\}\] -rise_to \[get_clocks \{BO:inst8\|clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inclk\}\] -fall_to \[get_clocks \{BO:inst8\|clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inclk\}\] -fall_to \[get_clocks \{BO:inst8\|clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inclk\}\] -rise_to \[get_clocks \{BO:inst8\|clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inclk\}\] -rise_to \[get_clocks \{BO:inst8\|clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inclk\}\] -fall_to \[get_clocks \{BO:inst8\|clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inclk\}\] -fall_to \[get_clocks \{BO:inst8\|clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inclk\}\] -rise_to \[get_clocks \{BO:inst8\|clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inclk\}\] -rise_to \[get_clocks \{BO:inst8\|clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inclk\}\] -fall_to \[get_clocks \{BO:inst8\|clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inclk\}\] -fall_to \[get_clocks \{BO:inst8\|clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -rise_to \[get_clocks \{inclk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -rise_to \[get_clocks \{inclk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -fall_to \[get_clocks \{inclk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -fall_to \[get_clocks \{inclk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -rise_to \[get_clocks \{inclk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -rise_to \[get_clocks \{inclk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -fall_to \[get_clocks \{inclk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -fall_to \[get_clocks \{inclk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -rise_to \[get_clocks \{inclk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -rise_to \[get_clocks \{inclk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -fall_to \[get_clocks \{inclk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -fall_to \[get_clocks \{inclk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -rise_to \[get_clocks \{inclk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -rise_to \[get_clocks \{inclk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -fall_to \[get_clocks \{inclk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -fall_to \[get_clocks \{inclk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{inclk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{inclk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{inclk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{inclk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{inclk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{inclk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{inclk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{inclk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{inclk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{inclk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{inclk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{inclk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{inclk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{inclk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{inclk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{inclk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inclk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Info: Automatically promoted node inclk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLK_DIV:inst\|U9 " "Info: Destination node CLK_DIV:inst\|U9" {  } { { "CLK_DIV.v" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/CLK_DIV.v" 17 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_DIV:inst|U9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Program/EP4CE6/vhdl/DS18B20/" { { 0 { 0 ""} 0 334 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "DS18B20_LCD1602.bdf" "" { Schematic "E:/Program/EP4CE6/vhdl/DS18B20/DS18B20_LCD1602.bdf" { { 432 296 312 600 "inclk" "" } } } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { inclk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Program/EP4CE6/vhdl/DS18B20/" { { 0 { 0 ""} 0 1533 5573 6591 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "BO:inst8\|clk  " "Info: Automatically promoted node BO:inst8\|clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BO:inst8\|clk~0 " "Info: Destination node BO:inst8\|clk~0" {  } { { "BO.vhd" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/BO.vhd" 27 -1 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { BO:inst8|clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Program/EP4CE6/vhdl/DS18B20/" { { 0 { 0 ""} 0 1270 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "BO.vhd" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/BO.vhd" 27 -1 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { BO:inst8|clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Program/EP4CE6/vhdl/DS18B20/" { { 0 { 0 ""} 0 231 5573 6591 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_DIV:inst\|U9  " "Info: Automatically promoted node CLK_DIV:inst\|U9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "CLK_DIV.v" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/CLK_DIV.v" 17 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_DIV:inst|U9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Program/EP4CE6/vhdl/DS18B20/" { { 0 { 0 ""} 0 334 5573 6591 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst13  " "Info: Automatically promoted node inst13 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst3 " "Info: Destination node inst3" {  } { { "DS18B20_LCD1602.bdf" "" { Schematic "E:/Program/EP4CE6/vhdl/DS18B20/DS18B20_LCD1602.bdf" { { 552 576 640 600 "inst3" "" } } } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Program/EP4CE6/vhdl/DS18B20/" { { 0 { 0 ""} 0 335 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst13~0 " "Info: Destination node inst13~0" {  } { { "DS18B20_LCD1602.bdf" "" { Schematic "E:/Program/EP4CE6/vhdl/DS18B20/DS18B20_LCD1602.bdf" { { 544 464 528 624 "inst13" "" } } } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst13~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Program/EP4CE6/vhdl/DS18B20/" { { 0 { 0 ""} 0 1498 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "DS18B20_LCD1602.bdf" "" { Schematic "E:/Program/EP4CE6/vhdl/DS18B20/DS18B20_LCD1602.bdf" { { 544 464 528 624 "inst13" "" } } } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Program/EP4CE6/vhdl/DS18B20/" { { 0 { 0 ""} 0 336 5573 6591 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "13 unused 3.3V 0 13 0 " "Info: Number of I/O pins in group: 13 (unused VREF, 3.3V VCCIO, 0 input, 13 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 2 8 " "Info: I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 2 total pin(s) used --  8 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 7 3 " "Info: I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  3 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 7 6 " "Info: I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X11_Y12 X22_Y24 " "Info: Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "3 Cyclone IV E " "Warning: 3 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dq 3.3-V LVTTL 2 " "Info: Pin dq uses I/O standard 3.3-V LVTTL at 2" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { dq } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "dq" } } } } { "DS18B20_LCD1602.bdf" "" { Schematic "E:/Program/EP4CE6/vhdl/DS18B20/DS18B20_LCD1602.bdf" { { 768 504 680 784 "dq" "" } } } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dq } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Program/EP4CE6/vhdl/DS18B20/" { { 0 { 0 ""} 0 32 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reset 3.3-V LVTTL 125 " "Info: Pin reset uses I/O standard 3.3-V LVTTL at 125" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { reset } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "DS18B20_LCD1602.bdf" "" { Schematic "E:/Program/EP4CE6/vhdl/DS18B20/DS18B20_LCD1602.bdf" { { 696 320 488 712 "reset" "" } } } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Program/EP4CE6/vhdl/DS18B20/" { { 0 { 0 ""} 0 30 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "inclk 3.3-V LVTTL 23 " "Info: Pin inclk uses I/O standard 3.3-V LVTTL at 23" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { inclk } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "inclk" } } } } { "DS18B20_LCD1602.bdf" "" { Schematic "E:/Program/EP4CE6/vhdl/DS18B20/DS18B20_LCD1602.bdf" { { 432 296 312 600 "inclk" "" } } } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { inclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Program/EP4CE6/vhdl/DS18B20/" { { 0 { 0 ""} 0 29 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Program/EP4CE6/vhdl/DS18B20/DS18B20_LCD1602.fit.smsg " "Info: Generated suppressed messages file E:/Program/EP4CE6/vhdl/DS18B20/DS18B20_LCD1602.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "324 " "Info: Peak virtual memory: 324 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 04 14:36:50 2012 " "Info: Processing ended: Tue Sep 04 14:36:50 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 157 04/27/2011 SJ Full Version " "Info: Version 11.0 Build 157 04/27/2011 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 04 14:36:51 2012 " "Info: Processing started: Tue Sep 04 14:36:51 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DS18B20_LCD1602 -c DS18B20_LCD1602 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off DS18B20_LCD1602 -c DS18B20_LCD1602" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 157 04/27/2011 SJ Full Version " "Info: Version 11.0 Build 157 04/27/2011 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 04 14:36:51 2012 " "Info: Processing started: Tue Sep 04 14:36:51 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DS18B20_LCD1602 -c DS18B20_LCD1602 " "Info: Command: quartus_sta DS18B20_LCD1602 -c DS18B20_LCD1602" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inst8\|var4\[0\]\|combout " "Warning: Node \"inst8\|var4\[0\]\|combout\" is a latch" {  } { { "BO.vhd" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/BO.vhd" 195 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DS18B20_LCD1602.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'DS18B20_LCD1602.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name inst13 inst13 " "Info: create_clock -period 1.000 -name inst13 inst13" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK_DIV:inst\|CLK2 CLK_DIV:inst\|CLK2 " "Info: create_clock -period 1.000 -name CLK_DIV:inst\|CLK2 CLK_DIV:inst\|CLK2" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name inclk inclk " "Info: create_clock -period 1.000 -name inclk inclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name BO:inst8\|clk BO:inst8\|clk " "Info: create_clock -period 1.000 -name BO:inst8\|clk BO:inst8\|clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name BO:inst8\|ng BO:inst8\|ng " "Info: create_clock -period 1.000 -name BO:inst8\|ng BO:inst8\|ng" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst13\}\] -rise_to \[get_clocks \{inst13\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst13\}\] -rise_to \[get_clocks \{inst13\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst13\}\] -fall_to \[get_clocks \{inst13\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst13\}\] -fall_to \[get_clocks \{inst13\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst13\}\] -rise_to \[get_clocks \{inst13\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst13\}\] -rise_to \[get_clocks \{inst13\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst13\}\] -fall_to \[get_clocks \{inst13\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst13\}\] -fall_to \[get_clocks \{inst13\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst13\}\] -rise_to \[get_clocks \{inst13\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst13\}\] -rise_to \[get_clocks \{inst13\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst13\}\] -fall_to \[get_clocks \{inst13\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst13\}\] -fall_to \[get_clocks \{inst13\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst13\}\] -rise_to \[get_clocks \{inst13\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst13\}\] -rise_to \[get_clocks \{inst13\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst13\}\] -fall_to \[get_clocks \{inst13\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst13\}\] -fall_to \[get_clocks \{inst13\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst13\}\] -rise_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst13\}\] -rise_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst13\}\] -fall_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst13\}\] -fall_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst13\}\] -rise_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst13\}\] -rise_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst13\}\] -fall_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst13\}\] -fall_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst13\}\] -rise_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst13\}\] -rise_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst13\}\] -fall_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst13\}\] -fall_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst13\}\] -rise_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst13\}\] -rise_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst13\}\] -fall_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst13\}\] -fall_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inclk\}\] -rise_to \[get_clocks \{inclk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inclk\}\] -rise_to \[get_clocks \{inclk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inclk\}\] -fall_to \[get_clocks \{inclk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inclk\}\] -fall_to \[get_clocks \{inclk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inclk\}\] -rise_to \[get_clocks \{inclk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inclk\}\] -rise_to \[get_clocks \{inclk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inclk\}\] -fall_to \[get_clocks \{inclk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inclk\}\] -fall_to \[get_clocks \{inclk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inclk\}\] -rise_to \[get_clocks \{inclk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inclk\}\] -rise_to \[get_clocks \{inclk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inclk\}\] -fall_to \[get_clocks \{inclk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inclk\}\] -fall_to \[get_clocks \{inclk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inclk\}\] -rise_to \[get_clocks \{inclk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inclk\}\] -rise_to \[get_clocks \{inclk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inclk\}\] -fall_to \[get_clocks \{inclk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inclk\}\] -fall_to \[get_clocks \{inclk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inclk\}\] -rise_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inclk\}\] -rise_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inclk\}\] -fall_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inclk\}\] -fall_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inclk\}\] -rise_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inclk\}\] -rise_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inclk\}\] -fall_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inclk\}\] -fall_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inclk\}\] -rise_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inclk\}\] -rise_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inclk\}\] -fall_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inclk\}\] -fall_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inclk\}\] -rise_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inclk\}\] -rise_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inclk\}\] -fall_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inclk\}\] -fall_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inclk\}\] -rise_to \[get_clocks \{BO:inst8\|clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inclk\}\] -rise_to \[get_clocks \{BO:inst8\|clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inclk\}\] -fall_to \[get_clocks \{BO:inst8\|clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inclk\}\] -fall_to \[get_clocks \{BO:inst8\|clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inclk\}\] -rise_to \[get_clocks \{BO:inst8\|clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inclk\}\] -rise_to \[get_clocks \{BO:inst8\|clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inclk\}\] -fall_to \[get_clocks \{BO:inst8\|clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inclk\}\] -fall_to \[get_clocks \{BO:inst8\|clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inclk\}\] -rise_to \[get_clocks \{BO:inst8\|clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inclk\}\] -rise_to \[get_clocks \{BO:inst8\|clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inclk\}\] -fall_to \[get_clocks \{BO:inst8\|clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inclk\}\] -fall_to \[get_clocks \{BO:inst8\|clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inclk\}\] -rise_to \[get_clocks \{BO:inst8\|clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inclk\}\] -rise_to \[get_clocks \{BO:inst8\|clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inclk\}\] -fall_to \[get_clocks \{BO:inst8\|clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inclk\}\] -fall_to \[get_clocks \{BO:inst8\|clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -rise_to \[get_clocks \{inclk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -rise_to \[get_clocks \{inclk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -fall_to \[get_clocks \{inclk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -fall_to \[get_clocks \{inclk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -rise_to \[get_clocks \{inclk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -rise_to \[get_clocks \{inclk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -fall_to \[get_clocks \{inclk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -fall_to \[get_clocks \{inclk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -rise_to \[get_clocks \{inclk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -rise_to \[get_clocks \{inclk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -fall_to \[get_clocks \{inclk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -fall_to \[get_clocks \{inclk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -rise_to \[get_clocks \{inclk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -rise_to \[get_clocks \{inclk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -fall_to \[get_clocks \{inclk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -fall_to \[get_clocks \{inclk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|ng\}\] -rise_to \[get_clocks \{BO:inst8\|clk\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|ng\}\] -rise_to \[get_clocks \{BO:inst8\|clk\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|ng\}\] -fall_to \[get_clocks \{BO:inst8\|clk\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|ng\}\] -fall_to \[get_clocks \{BO:inst8\|clk\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|ng\}\] -rise_to \[get_clocks \{BO:inst8\|clk\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|ng\}\] -rise_to \[get_clocks \{BO:inst8\|clk\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|ng\}\] -fall_to \[get_clocks \{BO:inst8\|clk\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|ng\}\] -fall_to \[get_clocks \{BO:inst8\|clk\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|ng\}\] -rise_to \[get_clocks \{BO:inst8\|clk\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|ng\}\] -rise_to \[get_clocks \{BO:inst8\|clk\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|ng\}\] -fall_to \[get_clocks \{BO:inst8\|clk\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|ng\}\] -fall_to \[get_clocks \{BO:inst8\|clk\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|ng\}\] -rise_to \[get_clocks \{BO:inst8\|clk\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|ng\}\] -rise_to \[get_clocks \{BO:inst8\|clk\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|ng\}\] -fall_to \[get_clocks \{BO:inst8\|clk\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|ng\}\] -fall_to \[get_clocks \{BO:inst8\|clk\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{inst13\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{inst13\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{inst13\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{inst13\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{inst13\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{inst13\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{inst13\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{inst13\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{inst13\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{inst13\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{inst13\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{inst13\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{inst13\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{inst13\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{inst13\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{inst13\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{inclk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{inclk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{inclk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{inclk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{inclk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{inclk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{inclk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{inclk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{inclk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{inclk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{inclk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{inclk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{inclk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{inclk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{inclk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{inclk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{BO:inst8\|ng\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{BO:inst8\|ng\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{BO:inst8\|ng\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{BO:inst8\|ng\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{BO:inst8\|ng\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{BO:inst8\|ng\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{BO:inst8\|ng\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{BO:inst8\|ng\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{BO:inst8\|ng\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{BO:inst8\|ng\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{BO:inst8\|ng\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{BO:inst8\|ng\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{BO:inst8\|ng\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{BO:inst8\|ng\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{BO:inst8\|ng\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{BO:inst8\|ng\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{BO:inst8\|clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{BO:inst8\|clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{BO:inst8\|clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{BO:inst8\|clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{BO:inst8\|clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{BO:inst8\|clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{BO:inst8\|clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{BO:inst8\|clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{BO:inst8\|clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{BO:inst8\|clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{BO:inst8\|clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{BO:inst8\|clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{BO:inst8\|clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{BO:inst8\|clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{BO:inst8\|clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{BO:inst8\|clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -30.722 " "Info: Worst-case setup slack is -30.722" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -30.722      -646.688 BO:inst8\|clk  " "Info:   -30.722      -646.688 BO:inst8\|clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -29.507      -188.444 inst13  " "Info:   -29.507      -188.444 inst13 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.484        -5.484 BO:inst8\|ng  " "Info:    -5.484        -5.484 BO:inst8\|ng " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.009       -36.381 inclk  " "Info:    -4.009       -36.381 inclk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.080        -0.080 CLK_DIV:inst\|CLK2  " "Info:    -0.080        -0.080 CLK_DIV:inst\|CLK2 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.324 " "Info: Worst-case hold slack is -0.324" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.324        -0.324 inclk  " "Info:    -0.324        -0.324 inclk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.128        -0.382 BO:inst8\|clk  " "Info:    -0.128        -0.382 BO:inst8\|clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.098         0.000 CLK_DIV:inst\|CLK2  " "Info:     0.098         0.000 CLK_DIV:inst\|CLK2 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.540         0.000 inst13  " "Info:     0.540         0.000 inst13 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.082         0.000 BO:inst8\|ng  " "Info:     4.082         0.000 BO:inst8\|ng " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -38.688 inclk  " "Info:    -3.000       -38.688 inclk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -157.622 BO:inst8\|clk  " "Info:    -1.487      -157.622 BO:inst8\|clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -22.305 inst13  " "Info:    -1.487       -22.305 inst13 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -1.487 CLK_DIV:inst\|CLK2  " "Info:    -1.487        -1.487 CLK_DIV:inst\|CLK2 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.473         0.000 BO:inst8\|ng  " "Info:     0.473         0.000 BO:inst8\|ng " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "218 " "Info: Peak virtual memory: 218 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 04 14:36:53 2012 " "Info: Processing ended: Tue Sep 04 14:36:53 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst13\}\] -rise_to \[get_clocks \{inst13\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst13\}\] -rise_to \[get_clocks \{inst13\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst13\}\] -fall_to \[get_clocks \{inst13\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst13\}\] -fall_to \[get_clocks \{inst13\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst13\}\] -rise_to \[get_clocks \{inst13\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst13\}\] -rise_to \[get_clocks \{inst13\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst13\}\] -fall_to \[get_clocks \{inst13\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst13\}\] -fall_to \[get_clocks \{inst13\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst13\}\] -rise_to \[get_clocks \{inst13\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst13\}\] -rise_to \[get_clocks \{inst13\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst13\}\] -fall_to \[get_clocks \{inst13\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst13\}\] -fall_to \[get_clocks \{inst13\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst13\}\] -rise_to \[get_clocks \{inst13\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst13\}\] -rise_to \[get_clocks \{inst13\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst13\}\] -fall_to \[get_clocks \{inst13\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst13\}\] -fall_to \[get_clocks \{inst13\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst13\}\] -rise_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst13\}\] -rise_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst13\}\] -fall_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst13\}\] -fall_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst13\}\] -rise_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst13\}\] -rise_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst13\}\] -fall_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst13\}\] -fall_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst13\}\] -rise_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst13\}\] -rise_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst13\}\] -fall_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst13\}\] -fall_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst13\}\] -rise_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst13\}\] -rise_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst13\}\] -fall_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst13\}\] -fall_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inclk\}\] -rise_to \[get_clocks \{inclk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inclk\}\] -rise_to \[get_clocks \{inclk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inclk\}\] -fall_to \[get_clocks \{inclk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inclk\}\] -fall_to \[get_clocks \{inclk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inclk\}\] -rise_to \[get_clocks \{inclk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inclk\}\] -rise_to \[get_clocks \{inclk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inclk\}\] -fall_to \[get_clocks \{inclk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inclk\}\] -fall_to \[get_clocks \{inclk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inclk\}\] -rise_to \[get_clocks \{inclk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inclk\}\] -rise_to \[get_clocks \{inclk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inclk\}\] -fall_to \[get_clocks \{inclk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inclk\}\] -fall_to \[get_clocks \{inclk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inclk\}\] -rise_to \[get_clocks \{inclk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inclk\}\] -rise_to \[get_clocks \{inclk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inclk\}\] -fall_to \[get_clocks \{inclk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inclk\}\] -fall_to \[get_clocks \{inclk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inclk\}\] -rise_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inclk\}\] -rise_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inclk\}\] -fall_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inclk\}\] -fall_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inclk\}\] -rise_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inclk\}\] -rise_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inclk\}\] -fall_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inclk\}\] -fall_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inclk\}\] -rise_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inclk\}\] -rise_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inclk\}\] -fall_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inclk\}\] -fall_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inclk\}\] -rise_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inclk\}\] -rise_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inclk\}\] -fall_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inclk\}\] -fall_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inclk\}\] -rise_to \[get_clocks \{BO:inst8\|clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inclk\}\] -rise_to \[get_clocks \{BO:inst8\|clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inclk\}\] -fall_to \[get_clocks \{BO:inst8\|clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inclk\}\] -fall_to \[get_clocks \{BO:inst8\|clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inclk\}\] -rise_to \[get_clocks \{BO:inst8\|clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inclk\}\] -rise_to \[get_clocks \{BO:inst8\|clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inclk\}\] -fall_to \[get_clocks \{BO:inst8\|clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inclk\}\] -fall_to \[get_clocks \{BO:inst8\|clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inclk\}\] -rise_to \[get_clocks \{BO:inst8\|clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inclk\}\] -rise_to \[get_clocks \{BO:inst8\|clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inclk\}\] -fall_to \[get_clocks \{BO:inst8\|clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inclk\}\] -fall_to \[get_clocks \{BO:inst8\|clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inclk\}\] -rise_to \[get_clocks \{BO:inst8\|clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inclk\}\] -rise_to \[get_clocks \{BO:inst8\|clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inclk\}\] -fall_to \[get_clocks \{BO:inst8\|clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inclk\}\] -fall_to \[get_clocks \{BO:inst8\|clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -rise_to \[get_clocks \{inclk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -rise_to \[get_clocks \{inclk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -fall_to \[get_clocks \{inclk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -fall_to \[get_clocks \{inclk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -rise_to \[get_clocks \{inclk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -rise_to \[get_clocks \{inclk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -fall_to \[get_clocks \{inclk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -fall_to \[get_clocks \{inclk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -rise_to \[get_clocks \{inclk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -rise_to \[get_clocks \{inclk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -fall_to \[get_clocks \{inclk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -fall_to \[get_clocks \{inclk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -rise_to \[get_clocks \{inclk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -rise_to \[get_clocks \{inclk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -fall_to \[get_clocks \{inclk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -fall_to \[get_clocks \{inclk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|ng\}\] -rise_to \[get_clocks \{BO:inst8\|clk\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|ng\}\] -rise_to \[get_clocks \{BO:inst8\|clk\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|ng\}\] -fall_to \[get_clocks \{BO:inst8\|clk\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|ng\}\] -fall_to \[get_clocks \{BO:inst8\|clk\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|ng\}\] -rise_to \[get_clocks \{BO:inst8\|clk\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|ng\}\] -rise_to \[get_clocks \{BO:inst8\|clk\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|ng\}\] -fall_to \[get_clocks \{BO:inst8\|clk\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|ng\}\] -fall_to \[get_clocks \{BO:inst8\|clk\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|ng\}\] -rise_to \[get_clocks \{BO:inst8\|clk\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|ng\}\] -rise_to \[get_clocks \{BO:inst8\|clk\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|ng\}\] -fall_to \[get_clocks \{BO:inst8\|clk\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|ng\}\] -fall_to \[get_clocks \{BO:inst8\|clk\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|ng\}\] -rise_to \[get_clocks \{BO:inst8\|clk\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|ng\}\] -rise_to \[get_clocks \{BO:inst8\|clk\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|ng\}\] -fall_to \[get_clocks \{BO:inst8\|clk\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|ng\}\] -fall_to \[get_clocks \{BO:inst8\|clk\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{inst13\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{inst13\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{inst13\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{inst13\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{inst13\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{inst13\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{inst13\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{inst13\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{inst13\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{inst13\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{inst13\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{inst13\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{inst13\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{inst13\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{inst13\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{inst13\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{inclk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{inclk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{inclk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{inclk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{inclk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{inclk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{inclk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{inclk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{inclk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{inclk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{inclk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{inclk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{inclk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{inclk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{inclk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{inclk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{BO:inst8\|ng\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{BO:inst8\|ng\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{BO:inst8\|ng\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{BO:inst8\|ng\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{BO:inst8\|ng\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{BO:inst8\|ng\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{BO:inst8\|ng\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{BO:inst8\|ng\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{BO:inst8\|ng\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{BO:inst8\|ng\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{BO:inst8\|ng\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{BO:inst8\|ng\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{BO:inst8\|ng\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{BO:inst8\|ng\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{BO:inst8\|ng\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{BO:inst8\|ng\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{BO:inst8\|clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{BO:inst8\|clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{BO:inst8\|clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{BO:inst8\|clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{BO:inst8\|clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{BO:inst8\|clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{BO:inst8\|clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{BO:inst8\|clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{BO:inst8\|clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{BO:inst8\|clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{BO:inst8\|clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{BO:inst8\|clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{BO:inst8\|clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{BO:inst8\|clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{BO:inst8\|clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{BO:inst8\|clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -28.013 " "Info: Worst-case setup slack is -28.013" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -28.013      -586.405 BO:inst8\|clk  " "Info:   -28.013      -586.405 BO:inst8\|clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -26.850      -170.969 inst13  " "Info:   -26.850      -170.969 inst13 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.969        -4.969 BO:inst8\|ng  " "Info:    -4.969        -4.969 BO:inst8\|ng " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.596       -30.670 inclk  " "Info:    -3.596       -30.670 inclk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.019        -0.019 CLK_DIV:inst\|CLK2  " "Info:    -0.019        -0.019 CLK_DIV:inst\|CLK2 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.187 " "Info: Worst-case hold slack is -0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.187        -0.187 inclk  " "Info:    -0.187        -0.187 inclk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.134        -0.409 BO:inst8\|clk  " "Info:    -0.134        -0.409 BO:inst8\|clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.053         0.000 CLK_DIV:inst\|CLK2  " "Info:     0.053         0.000 CLK_DIV:inst\|CLK2 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.498         0.000 inst13  " "Info:     0.498         0.000 inst13 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.701         0.000 BO:inst8\|ng  " "Info:     3.701         0.000 BO:inst8\|ng " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -38.688 inclk  " "Info:    -3.000       -38.688 inclk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -157.622 BO:inst8\|clk  " "Info:    -1.487      -157.622 BO:inst8\|clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -22.305 inst13  " "Info:    -1.487       -22.305 inst13 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -1.487 CLK_DIV:inst\|CLK2  " "Info:    -1.487        -1.487 CLK_DIV:inst\|CLK2 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.477         0.000 BO:inst8\|ng  " "Info:     0.477         0.000 BO:inst8\|ng " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst13\}\] -rise_to \[get_clocks \{inst13\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst13\}\] -rise_to \[get_clocks \{inst13\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst13\}\] -fall_to \[get_clocks \{inst13\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst13\}\] -fall_to \[get_clocks \{inst13\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst13\}\] -rise_to \[get_clocks \{inst13\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst13\}\] -rise_to \[get_clocks \{inst13\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst13\}\] -fall_to \[get_clocks \{inst13\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst13\}\] -fall_to \[get_clocks \{inst13\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst13\}\] -rise_to \[get_clocks \{inst13\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst13\}\] -rise_to \[get_clocks \{inst13\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst13\}\] -fall_to \[get_clocks \{inst13\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst13\}\] -fall_to \[get_clocks \{inst13\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst13\}\] -rise_to \[get_clocks \{inst13\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst13\}\] -rise_to \[get_clocks \{inst13\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst13\}\] -fall_to \[get_clocks \{inst13\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst13\}\] -fall_to \[get_clocks \{inst13\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst13\}\] -rise_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst13\}\] -rise_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst13\}\] -fall_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst13\}\] -fall_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst13\}\] -rise_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst13\}\] -rise_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst13\}\] -fall_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst13\}\] -fall_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst13\}\] -rise_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst13\}\] -rise_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst13\}\] -fall_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst13\}\] -fall_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst13\}\] -rise_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst13\}\] -rise_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst13\}\] -fall_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst13\}\] -fall_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inclk\}\] -rise_to \[get_clocks \{inclk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inclk\}\] -rise_to \[get_clocks \{inclk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inclk\}\] -fall_to \[get_clocks \{inclk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inclk\}\] -fall_to \[get_clocks \{inclk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inclk\}\] -rise_to \[get_clocks \{inclk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inclk\}\] -rise_to \[get_clocks \{inclk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inclk\}\] -fall_to \[get_clocks \{inclk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inclk\}\] -fall_to \[get_clocks \{inclk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inclk\}\] -rise_to \[get_clocks \{inclk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inclk\}\] -rise_to \[get_clocks \{inclk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inclk\}\] -fall_to \[get_clocks \{inclk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inclk\}\] -fall_to \[get_clocks \{inclk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inclk\}\] -rise_to \[get_clocks \{inclk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inclk\}\] -rise_to \[get_clocks \{inclk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inclk\}\] -fall_to \[get_clocks \{inclk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inclk\}\] -fall_to \[get_clocks \{inclk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inclk\}\] -rise_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inclk\}\] -rise_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inclk\}\] -fall_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inclk\}\] -fall_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inclk\}\] -rise_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inclk\}\] -rise_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inclk\}\] -fall_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inclk\}\] -fall_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inclk\}\] -rise_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inclk\}\] -rise_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inclk\}\] -fall_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inclk\}\] -fall_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inclk\}\] -rise_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inclk\}\] -rise_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inclk\}\] -fall_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inclk\}\] -fall_to \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inclk\}\] -rise_to \[get_clocks \{BO:inst8\|clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inclk\}\] -rise_to \[get_clocks \{BO:inst8\|clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inclk\}\] -fall_to \[get_clocks \{BO:inst8\|clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inclk\}\] -fall_to \[get_clocks \{BO:inst8\|clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inclk\}\] -rise_to \[get_clocks \{BO:inst8\|clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inclk\}\] -rise_to \[get_clocks \{BO:inst8\|clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inclk\}\] -fall_to \[get_clocks \{BO:inst8\|clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inclk\}\] -fall_to \[get_clocks \{BO:inst8\|clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inclk\}\] -rise_to \[get_clocks \{BO:inst8\|clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inclk\}\] -rise_to \[get_clocks \{BO:inst8\|clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inclk\}\] -fall_to \[get_clocks \{BO:inst8\|clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inclk\}\] -fall_to \[get_clocks \{BO:inst8\|clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inclk\}\] -rise_to \[get_clocks \{BO:inst8\|clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inclk\}\] -rise_to \[get_clocks \{BO:inst8\|clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inclk\}\] -fall_to \[get_clocks \{BO:inst8\|clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inclk\}\] -fall_to \[get_clocks \{BO:inst8\|clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -rise_to \[get_clocks \{inclk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -rise_to \[get_clocks \{inclk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -fall_to \[get_clocks \{inclk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -fall_to \[get_clocks \{inclk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -rise_to \[get_clocks \{inclk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -rise_to \[get_clocks \{inclk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -fall_to \[get_clocks \{inclk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -fall_to \[get_clocks \{inclk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -rise_to \[get_clocks \{inclk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -rise_to \[get_clocks \{inclk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -fall_to \[get_clocks \{inclk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -fall_to \[get_clocks \{inclk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -rise_to \[get_clocks \{inclk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -rise_to \[get_clocks \{inclk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -fall_to \[get_clocks \{inclk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_DIV:inst\|CLK2\}\] -fall_to \[get_clocks \{inclk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|ng\}\] -rise_to \[get_clocks \{BO:inst8\|clk\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|ng\}\] -rise_to \[get_clocks \{BO:inst8\|clk\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|ng\}\] -fall_to \[get_clocks \{BO:inst8\|clk\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|ng\}\] -fall_to \[get_clocks \{BO:inst8\|clk\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|ng\}\] -rise_to \[get_clocks \{BO:inst8\|clk\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|ng\}\] -rise_to \[get_clocks \{BO:inst8\|clk\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|ng\}\] -fall_to \[get_clocks \{BO:inst8\|clk\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|ng\}\] -fall_to \[get_clocks \{BO:inst8\|clk\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|ng\}\] -rise_to \[get_clocks \{BO:inst8\|clk\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|ng\}\] -rise_to \[get_clocks \{BO:inst8\|clk\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|ng\}\] -fall_to \[get_clocks \{BO:inst8\|clk\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|ng\}\] -fall_to \[get_clocks \{BO:inst8\|clk\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|ng\}\] -rise_to \[get_clocks \{BO:inst8\|clk\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|ng\}\] -rise_to \[get_clocks \{BO:inst8\|clk\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|ng\}\] -fall_to \[get_clocks \{BO:inst8\|clk\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|ng\}\] -fall_to \[get_clocks \{BO:inst8\|clk\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{inst13\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{inst13\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{inst13\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{inst13\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{inst13\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{inst13\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{inst13\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{inst13\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{inst13\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{inst13\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{inst13\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{inst13\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{inst13\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{inst13\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{inst13\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{inst13\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{inclk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{inclk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{inclk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{inclk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{inclk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{inclk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{inclk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{inclk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{inclk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{inclk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{inclk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{inclk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{inclk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{inclk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{inclk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{inclk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{BO:inst8\|ng\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{BO:inst8\|ng\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{BO:inst8\|ng\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{BO:inst8\|ng\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{BO:inst8\|ng\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{BO:inst8\|ng\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{BO:inst8\|ng\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{BO:inst8\|ng\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{BO:inst8\|ng\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{BO:inst8\|ng\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{BO:inst8\|ng\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{BO:inst8\|ng\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{BO:inst8\|ng\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{BO:inst8\|ng\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{BO:inst8\|ng\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{BO:inst8\|ng\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{BO:inst8\|clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{BO:inst8\|clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{BO:inst8\|clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{BO:inst8\|clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{BO:inst8\|clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{BO:inst8\|clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{BO:inst8\|clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{BO:inst8\|clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{BO:inst8\|clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{BO:inst8\|clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{BO:inst8\|clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{BO:inst8\|clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{BO:inst8\|clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -rise_to \[get_clocks \{BO:inst8\|clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{BO:inst8\|clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{BO:inst8\|clk\}\] -fall_to \[get_clocks \{BO:inst8\|clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.560 " "Info: Worst-case setup slack is -12.560" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.560      -219.085 BO:inst8\|clk  " "Info:   -12.560      -219.085 BO:inst8\|clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.017       -72.862 inst13  " "Info:   -12.017       -72.862 inst13 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.886        -1.886 BO:inst8\|ng  " "Info:    -1.886        -1.886 BO:inst8\|ng " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.119        -3.435 inclk  " "Info:    -1.119        -3.435 inclk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.280         0.000 CLK_DIV:inst\|CLK2  " "Info:     0.280         0.000 CLK_DIV:inst\|CLK2 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.189 " "Info: Worst-case hold slack is -0.189" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.189        -0.267 inclk  " "Info:    -0.189        -0.267 inclk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.106        -0.352 BO:inst8\|clk  " "Info:    -0.106        -0.352 BO:inst8\|clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.045         0.000 CLK_DIV:inst\|CLK2  " "Info:     0.045         0.000 CLK_DIV:inst\|CLK2 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.220         0.000 inst13  " "Info:     0.220         0.000 inst13 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.775         0.000 BO:inst8\|ng  " "Info:     1.775         0.000 BO:inst8\|ng " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -34.928 inclk  " "Info:    -3.000       -34.928 inclk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000      -106.000 BO:inst8\|clk  " "Info:    -1.000      -106.000 BO:inst8\|clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -15.000 inst13  " "Info:    -1.000       -15.000 inst13 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -1.000 CLK_DIV:inst\|CLK2  " "Info:    -1.000        -1.000 CLK_DIV:inst\|CLK2 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.492         0.000 BO:inst8\|ng  " "Info:     0.492         0.000 BO:inst8\|ng " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "249 " "Info: Peak virtual memory: 249 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 04 14:36:57 2012 " "Info: Processing ended: Tue Sep 04 14:36:57 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Warning" "WFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Warning: Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 0 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 34 s " "Info: Quartus II Full Compilation was successful. 0 errors, 34 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
