@W: MT536 |Found constraint file with both legacy-style and FPGA timing constraints. 
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@W: BN132 :"c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v":5528:4:5528:9|Removing sequential instance nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.input_stage_reg[1].u_lscc_ahbl_input_stage.regs_has_data_2_r because it is equivalent to instance nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.input_stage_reg[1].u_lscc_ahbl_input_stage.regs_has_data_r. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v":2491:16:2491:21|Removing sequential instance nxU_prpl_bldr.uart0_inst.lscc_uart_inst.u_txmitt.nfifo_thrrdy.thr_ready because it is equivalent to instance nxU_prpl_bldr.uart0_inst.lscc_uart_inst.u_txmitt.genblk4.thr_empty. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv":2811:4:2811:9|Removing sequential instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.U_DEF_SLAVE.s_split_arready because it is equivalent to instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.U_DEF_SLAVE.s_arready. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv":2733:4:2733:9|Removing sequential instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.U_DEF_SLAVE.s_split_awready because it is equivalent to instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.U_DEF_SLAVE.s_awready. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MO156 :"c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv":14282:4:14282:9|RAM Ram[20:0] removed due to constant propagation. 
@W: MO129 :"c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v":1250:12:1250:17|Sequential instance nxU_prpl_bldr.sysmem0_inst.lscc_sys_mem_inst.bridge_s0.genblk1.bridge_s0.genblk5.ahbl_hsize_p_r[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v":1250:12:1250:17|Sequential instance nxU_prpl_bldr.sysmem0_inst.lscc_sys_mem_inst.bridge_s0.genblk1.bridge_s0.genblk5.ahbl_hsize_p_r[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v":1250:12:1250:17|Sequential instance nxU_prpl_bldr.sysmem0_inst.lscc_sys_mem_inst.bridge_s0.genblk1.bridge_s0.genblk5.ahbl_hsize_p_r[2] is reduced to a combinational gate by constant propagation.
@W: MO156 :"c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv":14282:4:14282:9|RAM Ram[49:0] removed due to constant propagation. 
@W: MO156 :"c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv":14282:4:14282:9|RAM Ram[1:0] removed due to constant propagation. 
@W: MO129 :"c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv":4902:64:4902:69|Sequential instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.RO_WR_BLK.AXI4_EXTMAS_BLK.EXT_SLV_BLK[1].ACTUAL_SLV_BLK.EXTMAS_CNCT_EXTSLV_BLK.AXI4_EXTSLV_BLK.UP_BLK.upsize_rd_cnt_reg[0] is reduced to a combinational gate by constant propagation.
@W: MO197 :"c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v":2083:4:2083:9|Removing FSM register cs_sm[3] (in view view:work.ahbl0_ipgen_lscc_ahbl_arbmux_Z14_layer0_2(verilog)) because its output is a constant.
@W: MO197 :"c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v":2083:4:2083:9|Removing FSM register cs_sm[3] (in view view:work.ahbl0_ipgen_lscc_ahbl_arbmux_Z14_layer0_1(verilog)) because its output is a constant.
@W: MO197 :"c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v":2083:4:2083:9|Removing FSM register cs_sm[3] (in view view:work.ahbl0_ipgen_lscc_ahbl_arbmux_Z14_layer0_0(verilog)) because its output is a constant.
@W: MO197 :"c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v":1326:12:1326:17|Removing FSM register genblk5\.bridge_sm_r[8] (in view view:work.sysmem0_ipgen_lscc_ahblmem_subordinate_Z50_layer0_1(verilog)) because its output is a constant.
@W: MO197 :"c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v":1326:12:1326:17|Removing FSM register genblk5\.bridge_sm_r[6] (in view view:work.sysmem0_ipgen_lscc_ahblmem_subordinate_Z50_layer0_1(verilog)) because its output is a constant.
@W: MO197 :"c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v":1326:12:1326:17|Removing FSM register genblk5\.bridge_sm_r[5] (in view view:work.sysmem0_ipgen_lscc_ahblmem_subordinate_Z50_layer0_1(verilog)) because its output is a constant.
@W: MO197 :"c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v":1326:12:1326:17|Removing FSM register genblk5\.bridge_sm_r[2] (in view view:work.sysmem0_ipgen_lscc_ahblmem_subordinate_Z50_layer0_1(verilog)) because its output is a constant.
@W: MO197 :"c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v":1326:12:1326:17|Removing FSM register genblk5\.bridge_sm_r[1] (in view view:work.sysmem0_ipgen_lscc_ahblmem_subordinate_Z50_layer0_1(verilog)) because its output is a constant.
@W: MO197 :"c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v":2083:4:2083:9|Removing FSM register cs_sm[4] (in view view:work.ahbl0_ipgen_lscc_ahbl_arbmux_Z14_layer0_2(verilog)) because its output is a constant.
@W: MO197 :"c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v":2083:4:2083:9|Removing FSM register cs_sm[4] (in view view:work.ahbl0_ipgen_lscc_ahbl_arbmux_Z14_layer0_1(verilog)) because its output is a constant.
@W: MO197 :"c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v":2083:4:2083:9|Removing FSM register cs_sm[4] (in view view:work.ahbl0_ipgen_lscc_ahbl_arbmux_Z14_layer0_0(verilog)) because its output is a constant.
@W: MO197 :"c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v":1338:12:1338:17|Removing FSM register genblk5\.err_sm_r[0] (in view view:work.sysmem0_ipgen_lscc_ahblmem_subordinate_Z50_layer0_1(verilog)) because its output is a constant.
@W: MO197 :"c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v":1326:12:1326:17|Removing FSM register genblk5\.bridge_sm_r[7] (in view view:work.sysmem0_ipgen_lscc_ahblmem_subordinate_Z50_layer0_1(verilog)) because its output is a constant.
@W: MO197 :"c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v":1338:12:1338:17|Removing FSM register genblk5\.err_sm_r[1] (in view view:work.sysmem0_ipgen_lscc_ahblmem_subordinate_Z50_layer0_1(verilog)) because its output is a constant.
@W: MT530 :"c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\rtl\resetn_sync.sv":68:2:68:10|Found inferred clock pll_60m_ipgen_lscc_pll_Z1_layer0|clkop_o_inferred_clock which controls 6541 sequential elements including rs_pll_locked_60m.reset_n_f1. This clock has no specified timing constraint which may adversely impact design performance. 
