// Seed: 3930402626
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  logic id_13;
  ;
  always @(1 or posedge 1) $signed(73);
  ;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  inout wire id_15;
  input wire id_14;
  output reg id_13;
  module_0 modCall_1 (
      id_6,
      id_15,
      id_15,
      id_6,
      id_5,
      id_2,
      id_15,
      id_6,
      id_15,
      id_15,
      id_15,
      id_6
  );
  output wire id_12;
  inout logic [7:0] id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  always @(id_6)
    id_13#(
        .id_4 (1),
        .id_11(1),
        .id_1 (1),
        .id_6 (1),
        .id_3 (-1'b0),
        .id_6 (1),
        .id_11(-1),
        .id_3 (1),
        .id_10(-1),
        .id_14(1)
    ) <= id_1;
  logic id_17[-1 : -1 'b0] = id_11[1];
  wire id_18 = id_11;
endmodule
