// Seed: 407959380
module module_0 ();
  assign id_1 = id_1 == -id_1;
  wire id_2;
  id_5(
      .id_0(1),
      .id_1(1),
      .id_2(id_6 + id_4 - id_3 - id_4),
      .id_3(1),
      .id_4(id_1),
      .id_5(id_2),
      .id_6(1),
      .id_7(1'b0),
      .id_8(1),
      .id_9(id_3),
      .id_10(1'b0),
      .id_11(1'b0),
      .id_12(id_1),
      .id_13(id_6),
      .id_14(1),
      .id_15(id_3)
  );
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  wire id_3;
  always @(posedge 1) begin : LABEL_0
    if (1) $display(1);
  end
  module_0 modCall_1 ();
endmodule
