[View]
Entity=testbench
Architecture=test
TopLevelType=1
[file:.\src\adder.vhd]
Enabled=1
[file:.\src\alu.vhd]
Enabled=1
[file:.\src\aludec.vhd]
Enabled=1
[file:.\src\controller.vhd]
Enabled=1
[file:.\src\datapath.vhd]
Enabled=1
[file:.\src\dmem.vhd]
Enabled=1
[file:.\src\flopr.vhd]
Enabled=1
[file:.\src\imem.vhd]
Enabled=1
[file:.\src\maindec.vhd]
Enabled=1
[file:.\src\mips.vhd]
Enabled=1
[file:.\src\mux2.vhd]
Enabled=1
[file:.\src\regfile.vhd]
Enabled=1
[file:.\src\registrador_n.vhd]
Enabled=1
[file:.\src\signext.vhd]
Enabled=1
[file:.\src\sl2.vhd]
Enabled=1
[file:.\src\testbench.vhd]
Enabled=1
[file:.\src\top.vhd]
Enabled=1
[file:.\src\wave.asdb]
Enabled=1
[file:.\src\TestbenchSimulation.awc]
Enabled=1
[file:.\src\hazzarddec.vhd]
Enabled=1
