

================================================================
== Vitis HLS Report for 'mm_Pipeline_VITIS_LOOP_97_10'
================================================================
* Date:           Mon Mar 11 09:38:13 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        proj_gemm_no_taffo
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  25.714 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      259|      259|  6.660 us|  6.660 us|  259|  259|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_97_10  |      257|      257|        18|         16|          1|    16|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 16, depth = 18


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 1
  Pipeline-0 : II = 16, D = 18, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.94>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sum = alloca i32 1"   --->   Operation 21 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%ii = alloca i32 1"   --->   Operation 22 'alloca' 'ii' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 0, i5 %ii"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 24 [1/1] (0.84ns)   --->   "%store_ln0 = store i32 0, i32 %sum"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc126"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%ii_1 = load i5 %ii" [gemm_no_taffoin2.c:97]   --->   Operation 26 'load' 'ii_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.87ns)   --->   "%icmp_ln97 = icmp_eq  i5 %ii_1, i5 16" [gemm_no_taffoin2.c:97]   --->   Operation 27 'icmp' 'icmp_ln97' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 28 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.09ns)   --->   "%add_ln97 = add i5 %ii_1, i5 1" [gemm_no_taffoin2.c:97]   --->   Operation 29 'add' 'add_ln97' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln97 = br i1 %icmp_ln97, void %for.inc126.split, void %for.end131.exitStub" [gemm_no_taffoin2.c:97]   --->   Operation 30 'br' 'br_ln97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln97 = zext i5 %ii_1" [gemm_no_taffoin2.c:97]   --->   Operation 31 'zext' 'zext_ln97' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%D_addr = getelementptr i32 %D, i64 0, i64 %zext_ln97" [gemm_no_taffoin2.c:101]   --->   Operation 32 'getelementptr' 'D_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (1.14ns)   --->   "%D_load = load i4 %D_addr" [gemm_no_taffoin2.c:101]   --->   Operation 33 'load' 'D_load' <Predicate = (!icmp_ln97)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%D_1_addr = getelementptr i32 %D_1, i64 0, i64 %zext_ln97" [gemm_no_taffoin2.c:101]   --->   Operation 34 'getelementptr' 'D_1_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (1.14ns)   --->   "%D_1_load = load i4 %D_1_addr" [gemm_no_taffoin2.c:101]   --->   Operation 35 'load' 'D_1_load' <Predicate = (!icmp_ln97)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%D_2_addr = getelementptr i32 %D_2, i64 0, i64 %zext_ln97" [gemm_no_taffoin2.c:101]   --->   Operation 36 'getelementptr' 'D_2_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (1.14ns)   --->   "%D_2_load = load i4 %D_2_addr" [gemm_no_taffoin2.c:101]   --->   Operation 37 'load' 'D_2_load' <Predicate = (!icmp_ln97)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%D_3_addr = getelementptr i32 %D_3, i64 0, i64 %zext_ln97" [gemm_no_taffoin2.c:101]   --->   Operation 38 'getelementptr' 'D_3_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (1.14ns)   --->   "%D_3_load = load i4 %D_3_addr" [gemm_no_taffoin2.c:101]   --->   Operation 39 'load' 'D_3_load' <Predicate = (!icmp_ln97)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%D_4_addr = getelementptr i32 %D_4, i64 0, i64 %zext_ln97" [gemm_no_taffoin2.c:101]   --->   Operation 40 'getelementptr' 'D_4_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (1.14ns)   --->   "%D_4_load = load i4 %D_4_addr" [gemm_no_taffoin2.c:101]   --->   Operation 41 'load' 'D_4_load' <Predicate = (!icmp_ln97)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%D_5_addr = getelementptr i32 %D_5, i64 0, i64 %zext_ln97" [gemm_no_taffoin2.c:101]   --->   Operation 42 'getelementptr' 'D_5_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 43 [2/2] (1.14ns)   --->   "%D_5_load = load i4 %D_5_addr" [gemm_no_taffoin2.c:101]   --->   Operation 43 'load' 'D_5_load' <Predicate = (!icmp_ln97)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%D_6_addr = getelementptr i32 %D_6, i64 0, i64 %zext_ln97" [gemm_no_taffoin2.c:101]   --->   Operation 44 'getelementptr' 'D_6_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (1.14ns)   --->   "%D_6_load = load i4 %D_6_addr" [gemm_no_taffoin2.c:101]   --->   Operation 45 'load' 'D_6_load' <Predicate = (!icmp_ln97)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%D_7_addr = getelementptr i32 %D_7, i64 0, i64 %zext_ln97" [gemm_no_taffoin2.c:101]   --->   Operation 46 'getelementptr' 'D_7_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 47 [2/2] (1.14ns)   --->   "%D_7_load = load i4 %D_7_addr" [gemm_no_taffoin2.c:101]   --->   Operation 47 'load' 'D_7_load' <Predicate = (!icmp_ln97)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%D_8_addr = getelementptr i32 %D_8, i64 0, i64 %zext_ln97" [gemm_no_taffoin2.c:101]   --->   Operation 48 'getelementptr' 'D_8_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 49 [2/2] (1.14ns)   --->   "%D_8_load = load i4 %D_8_addr" [gemm_no_taffoin2.c:101]   --->   Operation 49 'load' 'D_8_load' <Predicate = (!icmp_ln97)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%D_9_addr = getelementptr i32 %D_9, i64 0, i64 %zext_ln97" [gemm_no_taffoin2.c:101]   --->   Operation 50 'getelementptr' 'D_9_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 51 [2/2] (1.14ns)   --->   "%D_9_load = load i4 %D_9_addr" [gemm_no_taffoin2.c:101]   --->   Operation 51 'load' 'D_9_load' <Predicate = (!icmp_ln97)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%D_10_addr = getelementptr i32 %D_10, i64 0, i64 %zext_ln97" [gemm_no_taffoin2.c:101]   --->   Operation 52 'getelementptr' 'D_10_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 53 [2/2] (1.14ns)   --->   "%D_10_load = load i4 %D_10_addr" [gemm_no_taffoin2.c:101]   --->   Operation 53 'load' 'D_10_load' <Predicate = (!icmp_ln97)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%D_11_addr = getelementptr i32 %D_11, i64 0, i64 %zext_ln97" [gemm_no_taffoin2.c:101]   --->   Operation 54 'getelementptr' 'D_11_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 55 [2/2] (1.14ns)   --->   "%D_11_load = load i4 %D_11_addr" [gemm_no_taffoin2.c:101]   --->   Operation 55 'load' 'D_11_load' <Predicate = (!icmp_ln97)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%D_12_addr = getelementptr i32 %D_12, i64 0, i64 %zext_ln97" [gemm_no_taffoin2.c:101]   --->   Operation 56 'getelementptr' 'D_12_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 57 [2/2] (1.14ns)   --->   "%D_12_load = load i4 %D_12_addr" [gemm_no_taffoin2.c:101]   --->   Operation 57 'load' 'D_12_load' <Predicate = (!icmp_ln97)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%D_13_addr = getelementptr i32 %D_13, i64 0, i64 %zext_ln97" [gemm_no_taffoin2.c:101]   --->   Operation 58 'getelementptr' 'D_13_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 59 [2/2] (1.14ns)   --->   "%D_13_load = load i4 %D_13_addr" [gemm_no_taffoin2.c:101]   --->   Operation 59 'load' 'D_13_load' <Predicate = (!icmp_ln97)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%D_14_addr = getelementptr i32 %D_14, i64 0, i64 %zext_ln97" [gemm_no_taffoin2.c:101]   --->   Operation 60 'getelementptr' 'D_14_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 61 [2/2] (1.14ns)   --->   "%D_14_load = load i4 %D_14_addr" [gemm_no_taffoin2.c:101]   --->   Operation 61 'load' 'D_14_load' <Predicate = (!icmp_ln97)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%D_15_addr = getelementptr i32 %D_15, i64 0, i64 %zext_ln97" [gemm_no_taffoin2.c:101]   --->   Operation 62 'getelementptr' 'D_15_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 63 [2/2] (1.14ns)   --->   "%D_15_load = load i4 %D_15_addr" [gemm_no_taffoin2.c:101]   --->   Operation 63 'load' 'D_15_load' <Predicate = (!icmp_ln97)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 64 [1/1] (0.84ns)   --->   "%store_ln97 = store i5 %add_ln97, i5 %ii" [gemm_no_taffoin2.c:97]   --->   Operation 64 'store' 'store_ln97' <Predicate = (!icmp_ln97)> <Delay = 0.84>

State 2 <SV = 1> <Delay = 14.0>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%sum_load = load i32 %sum" [gemm_no_taffoin2.c:101]   --->   Operation 65 'load' 'sum_load' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 66 [1/2] (1.14ns)   --->   "%D_load = load i4 %D_addr" [gemm_no_taffoin2.c:101]   --->   Operation 66 'load' 'D_load' <Predicate = (!icmp_ln97)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 67 [2/2] (12.8ns)   --->   "%sum_1 = fadd i32 %sum_load, i32 %D_load" [gemm_no_taffoin2.c:101]   --->   Operation 67 'fadd' 'sum_1' <Predicate = (!icmp_ln97)> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/2] (1.14ns)   --->   "%D_1_load = load i4 %D_1_addr" [gemm_no_taffoin2.c:101]   --->   Operation 68 'load' 'D_1_load' <Predicate = (!icmp_ln97)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 69 [1/2] (1.14ns)   --->   "%D_2_load = load i4 %D_2_addr" [gemm_no_taffoin2.c:101]   --->   Operation 69 'load' 'D_2_load' <Predicate = (!icmp_ln97)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 70 [1/2] (1.14ns)   --->   "%D_3_load = load i4 %D_3_addr" [gemm_no_taffoin2.c:101]   --->   Operation 70 'load' 'D_3_load' <Predicate = (!icmp_ln97)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 71 [1/2] (1.14ns)   --->   "%D_4_load = load i4 %D_4_addr" [gemm_no_taffoin2.c:101]   --->   Operation 71 'load' 'D_4_load' <Predicate = (!icmp_ln97)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 72 [1/2] (1.14ns)   --->   "%D_5_load = load i4 %D_5_addr" [gemm_no_taffoin2.c:101]   --->   Operation 72 'load' 'D_5_load' <Predicate = (!icmp_ln97)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 73 [1/2] (1.14ns)   --->   "%D_6_load = load i4 %D_6_addr" [gemm_no_taffoin2.c:101]   --->   Operation 73 'load' 'D_6_load' <Predicate = (!icmp_ln97)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 74 [1/2] (1.14ns)   --->   "%D_7_load = load i4 %D_7_addr" [gemm_no_taffoin2.c:101]   --->   Operation 74 'load' 'D_7_load' <Predicate = (!icmp_ln97)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 75 [1/2] (1.14ns)   --->   "%D_8_load = load i4 %D_8_addr" [gemm_no_taffoin2.c:101]   --->   Operation 75 'load' 'D_8_load' <Predicate = (!icmp_ln97)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 76 [1/2] (1.14ns)   --->   "%D_9_load = load i4 %D_9_addr" [gemm_no_taffoin2.c:101]   --->   Operation 76 'load' 'D_9_load' <Predicate = (!icmp_ln97)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 77 [1/2] (1.14ns)   --->   "%D_10_load = load i4 %D_10_addr" [gemm_no_taffoin2.c:101]   --->   Operation 77 'load' 'D_10_load' <Predicate = (!icmp_ln97)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 78 [1/2] (1.14ns)   --->   "%D_11_load = load i4 %D_11_addr" [gemm_no_taffoin2.c:101]   --->   Operation 78 'load' 'D_11_load' <Predicate = (!icmp_ln97)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 79 [1/2] (1.14ns)   --->   "%D_12_load = load i4 %D_12_addr" [gemm_no_taffoin2.c:101]   --->   Operation 79 'load' 'D_12_load' <Predicate = (!icmp_ln97)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 80 [1/2] (1.14ns)   --->   "%D_13_load = load i4 %D_13_addr" [gemm_no_taffoin2.c:101]   --->   Operation 80 'load' 'D_13_load' <Predicate = (!icmp_ln97)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 81 [1/2] (1.14ns)   --->   "%D_14_load = load i4 %D_14_addr" [gemm_no_taffoin2.c:101]   --->   Operation 81 'load' 'D_14_load' <Predicate = (!icmp_ln97)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 82 [1/2] (1.14ns)   --->   "%D_15_load = load i4 %D_15_addr" [gemm_no_taffoin2.c:101]   --->   Operation 82 'load' 'D_15_load' <Predicate = (!icmp_ln97)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%sum_load_1 = load i32 %sum"   --->   Operation 118 'load' 'sum_load_1' <Predicate = (icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_out, i32 %sum_load_1"   --->   Operation 119 'write' 'write_ln0' <Predicate = (icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 120 'ret' 'ret_ln0' <Predicate = (icmp_ln97)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 25.7>
ST_3 : Operation 83 [1/2] (12.8ns)   --->   "%sum_1 = fadd i32 %sum_load, i32 %D_load" [gemm_no_taffoin2.c:101]   --->   Operation 83 'fadd' 'sum_1' <Predicate = (!icmp_ln97)> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [2/2] (12.8ns)   --->   "%sum_2 = fadd i32 %sum_1, i32 %D_1_load" [gemm_no_taffoin2.c:101]   --->   Operation 84 'fadd' 'sum_2' <Predicate = (!icmp_ln97)> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 25.7>
ST_4 : Operation 85 [1/2] (12.8ns)   --->   "%sum_2 = fadd i32 %sum_1, i32 %D_1_load" [gemm_no_taffoin2.c:101]   --->   Operation 85 'fadd' 'sum_2' <Predicate = (!icmp_ln97)> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [2/2] (12.8ns)   --->   "%sum_3 = fadd i32 %sum_2, i32 %D_2_load" [gemm_no_taffoin2.c:101]   --->   Operation 86 'fadd' 'sum_3' <Predicate = (!icmp_ln97)> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 25.7>
ST_5 : Operation 87 [1/2] (12.8ns)   --->   "%sum_3 = fadd i32 %sum_2, i32 %D_2_load" [gemm_no_taffoin2.c:101]   --->   Operation 87 'fadd' 'sum_3' <Predicate = (!icmp_ln97)> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [2/2] (12.8ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %D_3_load" [gemm_no_taffoin2.c:101]   --->   Operation 88 'fadd' 'sum_4' <Predicate = (!icmp_ln97)> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 25.7>
ST_6 : Operation 89 [1/2] (12.8ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %D_3_load" [gemm_no_taffoin2.c:101]   --->   Operation 89 'fadd' 'sum_4' <Predicate = (!icmp_ln97)> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [2/2] (12.8ns)   --->   "%sum_5 = fadd i32 %sum_4, i32 %D_4_load" [gemm_no_taffoin2.c:101]   --->   Operation 90 'fadd' 'sum_5' <Predicate = (!icmp_ln97)> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 25.7>
ST_7 : Operation 91 [1/2] (12.8ns)   --->   "%sum_5 = fadd i32 %sum_4, i32 %D_4_load" [gemm_no_taffoin2.c:101]   --->   Operation 91 'fadd' 'sum_5' <Predicate = (!icmp_ln97)> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [2/2] (12.8ns)   --->   "%sum_6 = fadd i32 %sum_5, i32 %D_5_load" [gemm_no_taffoin2.c:101]   --->   Operation 92 'fadd' 'sum_6' <Predicate = (!icmp_ln97)> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 25.7>
ST_8 : Operation 93 [1/2] (12.8ns)   --->   "%sum_6 = fadd i32 %sum_5, i32 %D_5_load" [gemm_no_taffoin2.c:101]   --->   Operation 93 'fadd' 'sum_6' <Predicate = (!icmp_ln97)> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 94 [2/2] (12.8ns)   --->   "%sum_7 = fadd i32 %sum_6, i32 %D_6_load" [gemm_no_taffoin2.c:101]   --->   Operation 94 'fadd' 'sum_7' <Predicate = (!icmp_ln97)> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 25.7>
ST_9 : Operation 95 [1/2] (12.8ns)   --->   "%sum_7 = fadd i32 %sum_6, i32 %D_6_load" [gemm_no_taffoin2.c:101]   --->   Operation 95 'fadd' 'sum_7' <Predicate = (!icmp_ln97)> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 96 [2/2] (12.8ns)   --->   "%sum_8 = fadd i32 %sum_7, i32 %D_7_load" [gemm_no_taffoin2.c:101]   --->   Operation 96 'fadd' 'sum_8' <Predicate = (!icmp_ln97)> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 25.7>
ST_10 : Operation 97 [1/2] (12.8ns)   --->   "%sum_8 = fadd i32 %sum_7, i32 %D_7_load" [gemm_no_taffoin2.c:101]   --->   Operation 97 'fadd' 'sum_8' <Predicate = (!icmp_ln97)> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 98 [2/2] (12.8ns)   --->   "%sum_9 = fadd i32 %sum_8, i32 %D_8_load" [gemm_no_taffoin2.c:101]   --->   Operation 98 'fadd' 'sum_9' <Predicate = (!icmp_ln97)> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 25.7>
ST_11 : Operation 99 [1/2] (12.8ns)   --->   "%sum_9 = fadd i32 %sum_8, i32 %D_8_load" [gemm_no_taffoin2.c:101]   --->   Operation 99 'fadd' 'sum_9' <Predicate = (!icmp_ln97)> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 100 [2/2] (12.8ns)   --->   "%sum_10 = fadd i32 %sum_9, i32 %D_9_load" [gemm_no_taffoin2.c:101]   --->   Operation 100 'fadd' 'sum_10' <Predicate = (!icmp_ln97)> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 25.7>
ST_12 : Operation 101 [1/2] (12.8ns)   --->   "%sum_10 = fadd i32 %sum_9, i32 %D_9_load" [gemm_no_taffoin2.c:101]   --->   Operation 101 'fadd' 'sum_10' <Predicate = (!icmp_ln97)> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 102 [2/2] (12.8ns)   --->   "%sum_11 = fadd i32 %sum_10, i32 %D_10_load" [gemm_no_taffoin2.c:101]   --->   Operation 102 'fadd' 'sum_11' <Predicate = (!icmp_ln97)> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 25.7>
ST_13 : Operation 103 [1/2] (12.8ns)   --->   "%sum_11 = fadd i32 %sum_10, i32 %D_10_load" [gemm_no_taffoin2.c:101]   --->   Operation 103 'fadd' 'sum_11' <Predicate = (!icmp_ln97)> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 104 [2/2] (12.8ns)   --->   "%sum_12 = fadd i32 %sum_11, i32 %D_11_load" [gemm_no_taffoin2.c:101]   --->   Operation 104 'fadd' 'sum_12' <Predicate = (!icmp_ln97)> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 25.7>
ST_14 : Operation 105 [1/2] (12.8ns)   --->   "%sum_12 = fadd i32 %sum_11, i32 %D_11_load" [gemm_no_taffoin2.c:101]   --->   Operation 105 'fadd' 'sum_12' <Predicate = (!icmp_ln97)> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 106 [2/2] (12.8ns)   --->   "%sum_13 = fadd i32 %sum_12, i32 %D_12_load" [gemm_no_taffoin2.c:101]   --->   Operation 106 'fadd' 'sum_13' <Predicate = (!icmp_ln97)> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 25.7>
ST_15 : Operation 107 [1/2] (12.8ns)   --->   "%sum_13 = fadd i32 %sum_12, i32 %D_12_load" [gemm_no_taffoin2.c:101]   --->   Operation 107 'fadd' 'sum_13' <Predicate = (!icmp_ln97)> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 108 [2/2] (12.8ns)   --->   "%sum_14 = fadd i32 %sum_13, i32 %D_13_load" [gemm_no_taffoin2.c:101]   --->   Operation 108 'fadd' 'sum_14' <Predicate = (!icmp_ln97)> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 25.7>
ST_16 : Operation 109 [1/2] (12.8ns)   --->   "%sum_14 = fadd i32 %sum_13, i32 %D_13_load" [gemm_no_taffoin2.c:101]   --->   Operation 109 'fadd' 'sum_14' <Predicate = (!icmp_ln97)> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 110 [2/2] (12.8ns)   --->   "%sum_15 = fadd i32 %sum_14, i32 %D_14_load" [gemm_no_taffoin2.c:101]   --->   Operation 110 'fadd' 'sum_15' <Predicate = (!icmp_ln97)> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 25.7>
ST_17 : Operation 111 [1/2] (12.8ns)   --->   "%sum_15 = fadd i32 %sum_14, i32 %D_14_load" [gemm_no_taffoin2.c:101]   --->   Operation 111 'fadd' 'sum_15' <Predicate = true> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 112 [2/2] (12.8ns)   --->   "%sum_16 = fadd i32 %sum_15, i32 %D_15_load" [gemm_no_taffoin2.c:101]   --->   Operation 112 'fadd' 'sum_16' <Predicate = true> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 13.7>
ST_18 : Operation 113 [1/1] (0.00ns)   --->   "%specpipeline_ln99 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [gemm_no_taffoin2.c:99]   --->   Operation 113 'specpipeline' 'specpipeline_ln99' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 114 [1/1] (0.00ns)   --->   "%specloopname_ln76 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [gemm_no_taffoin2.c:76]   --->   Operation 114 'specloopname' 'specloopname_ln76' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 115 [1/2] (12.8ns)   --->   "%sum_16 = fadd i32 %sum_15, i32 %D_15_load" [gemm_no_taffoin2.c:101]   --->   Operation 115 'fadd' 'sum_16' <Predicate = true> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 116 [1/1] (0.84ns)   --->   "%store_ln97 = store i32 %sum_16, i32 %sum" [gemm_no_taffoin2.c:97]   --->   Operation 116 'store' 'store_ln97' <Predicate = true> <Delay = 0.84>
ST_18 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln97 = br void %for.inc126" [gemm_no_taffoin2.c:97]   --->   Operation 117 'br' 'br_ln97' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 5.4ns.

 <State 1>: 1.94ns
The critical path consists of the following:
	'alloca' operation ('ii') [19]  (0 ns)
	'load' operation ('ii', gemm_no_taffoin2.c:97) on local variable 'ii' [24]  (0 ns)
	'add' operation ('add_ln97', gemm_no_taffoin2.c:97) [27]  (1.1 ns)
	'store' operation ('store_ln97', gemm_no_taffoin2.c:97) of variable 'add_ln97', gemm_no_taffoin2.c:97 on local variable 'ii' [82]  (0.844 ns)

 <State 2>: 14ns
The critical path consists of the following:
	'load' operation ('D_load', gemm_no_taffoin2.c:101) on array 'D' [35]  (1.15 ns)
	'fadd' operation ('sum', gemm_no_taffoin2.c:101) [36]  (12.9 ns)

 <State 3>: 25.7ns
The critical path consists of the following:
	'fadd' operation ('sum', gemm_no_taffoin2.c:101) [36]  (12.9 ns)
	'fadd' operation ('sum', gemm_no_taffoin2.c:101) [39]  (12.9 ns)

 <State 4>: 25.7ns
The critical path consists of the following:
	'fadd' operation ('sum', gemm_no_taffoin2.c:101) [39]  (12.9 ns)
	'fadd' operation ('sum', gemm_no_taffoin2.c:101) [42]  (12.9 ns)

 <State 5>: 25.7ns
The critical path consists of the following:
	'fadd' operation ('sum', gemm_no_taffoin2.c:101) [42]  (12.9 ns)
	'fadd' operation ('sum', gemm_no_taffoin2.c:101) [45]  (12.9 ns)

 <State 6>: 25.7ns
The critical path consists of the following:
	'fadd' operation ('sum', gemm_no_taffoin2.c:101) [45]  (12.9 ns)
	'fadd' operation ('sum', gemm_no_taffoin2.c:101) [48]  (12.9 ns)

 <State 7>: 25.7ns
The critical path consists of the following:
	'fadd' operation ('sum', gemm_no_taffoin2.c:101) [48]  (12.9 ns)
	'fadd' operation ('sum', gemm_no_taffoin2.c:101) [51]  (12.9 ns)

 <State 8>: 25.7ns
The critical path consists of the following:
	'fadd' operation ('sum', gemm_no_taffoin2.c:101) [51]  (12.9 ns)
	'fadd' operation ('sum', gemm_no_taffoin2.c:101) [54]  (12.9 ns)

 <State 9>: 25.7ns
The critical path consists of the following:
	'fadd' operation ('sum', gemm_no_taffoin2.c:101) [54]  (12.9 ns)
	'fadd' operation ('sum', gemm_no_taffoin2.c:101) [57]  (12.9 ns)

 <State 10>: 25.7ns
The critical path consists of the following:
	'fadd' operation ('sum', gemm_no_taffoin2.c:101) [57]  (12.9 ns)
	'fadd' operation ('sum', gemm_no_taffoin2.c:101) [60]  (12.9 ns)

 <State 11>: 25.7ns
The critical path consists of the following:
	'fadd' operation ('sum', gemm_no_taffoin2.c:101) [60]  (12.9 ns)
	'fadd' operation ('sum', gemm_no_taffoin2.c:101) [63]  (12.9 ns)

 <State 12>: 25.7ns
The critical path consists of the following:
	'fadd' operation ('sum', gemm_no_taffoin2.c:101) [63]  (12.9 ns)
	'fadd' operation ('sum', gemm_no_taffoin2.c:101) [66]  (12.9 ns)

 <State 13>: 25.7ns
The critical path consists of the following:
	'fadd' operation ('sum', gemm_no_taffoin2.c:101) [66]  (12.9 ns)
	'fadd' operation ('sum', gemm_no_taffoin2.c:101) [69]  (12.9 ns)

 <State 14>: 25.7ns
The critical path consists of the following:
	'fadd' operation ('sum', gemm_no_taffoin2.c:101) [69]  (12.9 ns)
	'fadd' operation ('sum', gemm_no_taffoin2.c:101) [72]  (12.9 ns)

 <State 15>: 25.7ns
The critical path consists of the following:
	'fadd' operation ('sum', gemm_no_taffoin2.c:101) [72]  (12.9 ns)
	'fadd' operation ('sum', gemm_no_taffoin2.c:101) [75]  (12.9 ns)

 <State 16>: 25.7ns
The critical path consists of the following:
	'fadd' operation ('sum', gemm_no_taffoin2.c:101) [75]  (12.9 ns)
	'fadd' operation ('sum', gemm_no_taffoin2.c:101) [78]  (12.9 ns)

 <State 17>: 25.7ns
The critical path consists of the following:
	'fadd' operation ('sum', gemm_no_taffoin2.c:101) [78]  (12.9 ns)
	'fadd' operation ('sum', gemm_no_taffoin2.c:101) [81]  (12.9 ns)

 <State 18>: 13.7ns
The critical path consists of the following:
	'fadd' operation ('sum', gemm_no_taffoin2.c:101) [81]  (12.9 ns)
	'store' operation ('store_ln97', gemm_no_taffoin2.c:97) of variable 'sum', gemm_no_taffoin2.c:101 on local variable 'sum' [83]  (0.844 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
