// Seed: 3578210807
module module_0 (
    output uwire id_0
);
  assign id_0 = id_2 & 1 & id_2;
endmodule
module module_1 (
    output tri id_0,
    input uwire id_1,
    output uwire id_2,
    output tri0 id_3,
    output tri1 id_4,
    input tri0 id_5,
    input tri0 id_6,
    output supply1 id_7,
    input tri id_8,
    output wire id_9,
    output supply1 id_10,
    input supply1 id_11,
    output supply0 id_12,
    input supply0 id_13,
    output wor id_14,
    input wire id_15,
    output supply1 id_16
);
  wire id_18 = id_16++, id_19, id_20;
  and (id_14, id_18, id_6, id_13, id_1, id_8, id_11, id_19);
  module_0(
      id_14
  );
endmodule
