[
 {
  "InstFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9918/src/gowin/clk_100.v",
  "InstLine" : 10,
  "InstName" : "CLK_100",
  "ModuleFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9918/src/gowin/clk_100.v",
  "ModuleLine" : 10,
  "ModuleName" : "CLK_100"
 },
 {
  "InstFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9918/src/top.v",
  "InstLine" : 44,
  "InstName" : "top",
  "ModuleFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9918/src/top.v",
  "ModuleLine" : 44,
  "ModuleName" : "top",
  "SubInsts" : [
   {
    "InstFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9918/src/top.v",
    "InstLine" : 100,
    "InstName" : "clk_50_25",
    "ModuleFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9918/src/gowin/clk_50_25.v",
    "ModuleLine" : 10,
    "ModuleName" : "CLK_50_25"
   },
   {
    "InstFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9918/src/top.v",
    "InstLine" : 108,
    "InstName" : "clk_125_inst",
    "ModuleFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9918/src/gowin/clk_125.v",
    "ModuleLine" : 10,
    "ModuleName" : "CLK_125"
   },
   {
    "InstFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9918/src/top.v",
    "InstLine" : 155,
    "InstName" : "f18a_core_inst",
    "ModuleFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9918/src/f18a/f18a_core.vhd",
    "ModuleLine" : 63,
    "ModuleName" : "f18a_core",
    "SubInsts" : [
     {
      "InstFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9918/src/f18a/f18a_core.vhd",
      "InstLine" : 266,
      "InstName" : "inst_vram",
      "ModuleFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9918/src/f18a/f18a_vram.vhd",
      "ModuleLine" : 56,
      "ModuleName" : "f18a_vram",
      "SubInsts" : [
       {
        "InstFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9918/src/f18a/f18a_vram.vhd",
        "InstLine" : 81,
        "InstName" : "inst_ram",
        "ModuleFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9918/src/ram16k.v",
        "ModuleLine" : 1,
        "ModuleName" : "ram16k"
       }
      ]
     },
     {
      "InstFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9918/src/f18a/f18a_core.vhd",
      "InstLine" : 285,
      "InstName" : "inst_cpu",
      "ModuleFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9918/src/f18a/f18a_cpu.vhd",
      "ModuleLine" : 56,
      "ModuleName" : "f18a_cpu",
      "SubInsts" : [
       {
        "InstFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9918/src/f18a/f18a_cpu.vhd",
        "InstLine" : 1078,
        "InstName" : "inst_gpu",
        "ModuleFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9918/src/f18a/f18a_gpu.vhd",
        "ModuleLine" : 86,
        "ModuleName" : "f18a_gpu",
        "SubInsts" : [
         {
          "InstFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9918/src/f18a/f18a_gpu.vhd",
          "InstLine" : 1527,
          "InstName" : "inst_divide",
          "ModuleFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9918/src/f18a/f18a_div32x16.vhd",
          "ModuleLine" : 57,
          "ModuleName" : "f18a_div32x16"
         }
        ]
       }
      ]
     },
     {
      "InstFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9918/src/f18a/f18a_core.vhd",
      "InstLine" : 376,
      "InstName" : "inst_vga_cont",
      "ModuleFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9918/src/f18a/f18a_vga_cont_640_60.vhd",
      "ModuleLine" : 53,
      "ModuleName" : "f18a_vga_cont_640_60"
     },
     {
      "InstFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9918/src/f18a/f18a_core.vhd",
      "InstLine" : 391,
      "InstName" : "inst_counters",
      "ModuleFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9918/src/f18a/f18a_counters.vhd",
      "ModuleLine" : 57,
      "ModuleName" : "f18a_counters"
     },
     {
      "InstFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9918/src/f18a/f18a_core.vhd",
      "InstLine" : 421,
      "InstName" : "inst_tiles",
      "ModuleFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9918/src/f18a/f18a_tiles.vhd",
      "ModuleLine" : 55,
      "ModuleName" : "f18a_tiles",
      "SubInsts" : [
       {
        "InstFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9918/src/f18a/f18a_tiles.vhd",
        "InstLine" : 336,
        "InstName" : "inst_linebuf",
        "ModuleFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9918/src/f18a/f18a_tile_linebuf.vhd",
        "ModuleLine" : 84,
        "ModuleName" : "f18a_tile_linebuf"
       }
      ]
     },
     {
      "InstFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9918/src/f18a/f18a_core.vhd",
      "InstLine" : 480,
      "InstName" : "inst_sprites",
      "ModuleFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9918/src/f18a/f18a_sprites.vhd",
      "ModuleLine" : 58,
      "ModuleName" : "f18a_sprites"
     },
     {
      "InstFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9918/src/f18a/f18a_core.vhd",
      "InstLine" : 517,
      "InstName" : "inst_color",
      "ModuleFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9918/src/f18a/f18a_color.vhd",
      "ModuleLine" : 56,
      "ModuleName" : "f18a_color"
     }
    ]
   },
   {
    "InstFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9918/src/top.v",
    "InstLine" : 285,
    "InstName" : "hdmi",
    "ModuleFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9918/src/hdmi/hdmi.sv",
    "ModuleLine" : 4,
    "ModuleName" : "hdmi",
    "SubInsts" : [
     {
      "InstFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9918/src/hdmi/hdmi.sv",
      "InstLine" : 313,
      "InstName" : "true_hdmi_output.packet_picker",
      "ModuleFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9918/src/hdmi/packet_picker.sv",
      "ModuleLine" : 4,
      "ModuleName" : "packet_picker",
      "SubInsts" : [
       {
        "InstFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9918/src/hdmi/packet_picker.sv",
        "InstLine" : 51,
        "InstName" : "audio_clock_regeneration_packet",
        "ModuleFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9918/src/hdmi/audio_clock_regeneration_packet.sv",
        "ModuleLine" : 5,
        "ModuleName" : "audio_clock_regeneration_packet"
       },
       {
        "InstFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9918/src/hdmi/packet_picker.sv",
        "InstLine" : 131,
        "InstName" : "audio_sample_packet",
        "ModuleFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9918/src/hdmi/audio_sample_packet.sv",
        "ModuleLine" : 8,
        "ModuleName" : "audio_sample_packet"
       },
       {
        "InstFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9918/src/hdmi/packet_picker.sv",
        "InstLine" : 137,
        "InstName" : "auxiliary_video_information_info_frame",
        "ModuleFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9918/src/hdmi/auxiliary_video_information_info_frame.sv",
        "ModuleLine" : 5,
        "ModuleName" : "auxiliary_video_information_info_frame"
       },
       {
        "InstFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9918/src/hdmi/packet_picker.sv",
        "InstLine" : 140,
        "InstName" : "source_product_description_info_frame",
        "ModuleFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9918/src/hdmi/source_product_description_info_frame.sv",
        "ModuleLine" : 5,
        "ModuleName" : "source_product_description_info_frame"
       },
       {
        "InstFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9918/src/hdmi/packet_picker.sv",
        "InstLine" : 143,
        "InstName" : "audio_info_frame",
        "ModuleFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9918/src/hdmi/audio_info_frame.sv",
        "ModuleLine" : 5,
        "ModuleName" : "audio_info_frame"
       }
      ]
     },
     {
      "InstFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9918/src/hdmi/hdmi.sv",
      "InstLine" : 315,
      "InstName" : "true_hdmi_output.packet_assembler",
      "ModuleFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9918/src/hdmi/packet_assembler.sv",
      "ModuleLine" : 4,
      "ModuleName" : "packet_assembler"
     },
     {
      "InstFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9918/src/hdmi/hdmi.sv",
      "InstLine" : 366,
      "InstName" : "tmds_gen[0].tmds_channel",
      "ModuleFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9918/src/hdmi/tmds_channel.sv",
      "ModuleLine" : 4,
      "ModuleName" : "tmds_channel"
     },
     {
      "InstFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9918/src/hdmi/hdmi.sv",
      "InstLine" : 366,
      "InstName" : "tmds_gen[1].tmds_channel",
      "ModuleFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9918/src/hdmi/tmds_channel.sv",
      "ModuleLine" : 4,
      "ModuleName" : "tmds_channel"
     },
     {
      "InstFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9918/src/hdmi/hdmi.sv",
      "InstLine" : 366,
      "InstName" : "tmds_gen[2].tmds_channel",
      "ModuleFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9918/src/hdmi/tmds_channel.sv",
      "ModuleLine" : 4,
      "ModuleName" : "tmds_channel"
     },
     {
      "InstFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9918/src/hdmi/hdmi.sv",
      "InstLine" : 370,
      "InstName" : "serializer",
      "ModuleFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9918/src/hdmi/serializer.sv",
      "ModuleLine" : 3,
      "ModuleName" : "serializer"
     }
    ]
   },
   {
    "InstFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9918/src/top.v",
    "InstLine" : 311,
    "InstName" : "SPI_MCP3202",
    "ModuleFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9918/src/SPI_MCP3202.v",
    "ModuleLine" : 20,
    "ModuleName" : "SPI_MCP3202"
   }
  ]
 },
 {
  "InstFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9918/src/f18a/f18a_single_port_ram.vhd",
  "InstLine" : 55,
  "InstName" : "f18a_single_port_ram",
  "ModuleFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9918/src/f18a/f18a_single_port_ram.vhd",
  "ModuleLine" : 55,
  "ModuleName" : "f18a_single_port_ram"
 },
 {
  "InstFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9918/src/f18a/f18a_version.vhd",
  "InstLine" : 51,
  "InstName" : "f18a_version",
  "ModuleFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9918/src/f18a/f18a_version.vhd",
  "ModuleLine" : 51,
  "ModuleName" : "f18a_version"
 }
]