-- Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2014.2 (lin32) Build 932637 Wed Jun 11 13:08:21 MDT 2014
-- Date        : Mon Apr  4 15:02:09 2016
-- Host        : david-desktop running 32-bit Ubuntu 12.04.5 LTS
-- Command     : write_vhdl -force -mode funcsim
--               /home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/ip/A/A_funcsim.vhdl
-- Design      : A
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7vx485tffg1157-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity A_blk_mem_gen_prim_wrapper_init is
  port (
    douta : out STD_LOGIC_VECTOR ( 22 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of A_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end A_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of A_blk_mem_gen_prim_wrapper_init is
  signal \n_12_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : STD_LOGIC;
  signal \n_13_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : STD_LOGIC;
  signal \n_20_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : STD_LOGIC;
  signal \n_21_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : STD_LOGIC;
  signal \n_28_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : STD_LOGIC;
  signal \n_29_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : STD_LOGIC;
  signal \n_4_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : STD_LOGIC;
  signal \n_5_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : STD_LOGIC;
  signal \n_68_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : STD_LOGIC;
  signal \n_69_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : STD_LOGIC;
  signal \n_6_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : STD_LOGIC;
  signal \n_70_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : STD_LOGIC;
  signal \n_71_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00020A0200013D3C00013A2E000106300000312400001F290000181700001136",
      INIT_01 => X"0000183A0000131A0002082900020400000125240001190400000F3100000E17",
      INIT_02 => X"0001053300002D05000024390002011300012605000115340001093100002737",
      INIT_03 => X"00001E090000052F0002083A00011E0100011113000111060001102D00010833",
      INIT_04 => X"0000200A00000C370002122F00020D0D00013C08000107100000273B00002718",
      INIT_05 => X"0002100D00012F1700010E2200010A2E000101090000343E00002B270000260B",
      INIT_06 => X"0001211600010F3300010E3600010D3200003716000028320000041D00021401",
      INIT_07 => X"0001290E00001508000210230002033B00013B0200013A3600012F0B00012511",
      INIT_08 => X"000010140002053400011B28000119220000351B00020C0600013B3700012922",
      INIT_09 => X"00020A2400013E2B000111290000233800001C320001250500010C0200001A25",
      INIT_0A => X"0001323E0001262D00010109000023300000171E00000E2B0002181000020F3F",
      INIT_0B => X"00000C3F00000B0D0000043F0002161E00020A2D0002003200013B1D00013715",
      INIT_0C => X"00020519000200390001270F00010F130001032A00002A370000273C0000180D",
      INIT_0D => X"0001272B000035190000183A00001034000010020000062A0000022E0002080D",
      INIT_0E => X"00002B170000213800000A14000008340002182E000212190002093C00013E29",
      INIT_0F => X"000135160001202C0001001700003B0D0000352F0000342200002C3700002B2B",
      INIT_10 => X"00003F0200003128000023000001322600011A350001171000001C1900000220",
      INIT_11 => X"000107380000261600000D350002172700013B3E0001180300010B3800010021",
      INIT_12 => X"000000340002091000013E3E0001380200012828000121350001123900010A13",
      INIT_13 => X"0000222E000022290002153700020A0F0002072A000115080000101900000719",
      INIT_14 => X"00011A1E0001120E0000291100013C3E00012916000108220001033D00002710",
      INIT_15 => X"0001040B00003A270000361C00002B2000002B1600001C2C0001342C0001251F",
      INIT_16 => X"0001282B0000370E0000260100002517000127160001231E0001193900010626",
      INIT_17 => X"0001091B00003F2B000033370000191A0000081200000312000213360001332C",
      INIT_18 => X"0002110000020B0900013D1300013A350001351600011819000115330001131D",
      INIT_19 => X"00010A170001021E00002A040000283000001E230000103F00000F130000000D",
      INIT_1A => X"0000241E0000120600020E390001240C0001222A00011E320001302500010A3A",
      INIT_1B => X"00020602000203070001351E00012F10000111210001003D00002B0500002807",
      INIT_1C => X"00010208000029090000213F0000162B0000000B000213160002101A00020A38",
      INIT_1D => X"00012A2B00011B310000131400000B3800013C0400013B3200012B2F00012306",
      INIT_1E => X"0000113700012B05000128310001213C0001123D0000342B00001E1F00001433",
      INIT_1F => X"00011508000024100000173100001108000208170002052C0001361100003F06",
      INIT_20 => X"0001351A0000322400001D09000215220002041C00013339000133070001193D",
      INIT_21 => X"000135350001130E0000082B0002152A00013E370001382F0001370800013608",
      INIT_22 => X"000110220000383100000E130000033B00012C1600012C0600010E380002143E",
      INIT_23 => X"00010E1C000039290000321700000926000209210002042F0001340E00012B04",
      INIT_24 => X"0000150000000728000005120000001B0002080600013E110001201400010F35",
      INIT_25 => X"000022040000202E0001353E00012F2B00012731000123370001222000011322",
      INIT_26 => X"000014250002062D00012C2F00011D3500011C1000010B0900010A2900010100",
      INIT_27 => X"00020D130002040F00013B0C0001381B0001272F0001212600002F1C00002615",
      INIT_28 => X"00003E09000039130000322F00001F050000182A0000142C000008080000033E",
      INIT_29 => X"000102280001002E0000300300001A2200020C3300020B310002042700020131",
      INIT_2A => X"0000372B0000300600002C000000240C0000030100013F3600011C2C00010916",
      INIT_2B => X"00002D090002161C00013F3200013D330001141F00010F35000103090001012B",
      INIT_2C => X"00001C00000018160002092800011F190001192E0001150B000110330000341E",
      INIT_2D => X"00011D240001141500003803000208370001183B00010D0200003E0B0000382C",
      INIT_2E => X"00002D3000001E1A0000160700000A1000020E3E0002072F00012F0200011E3D",
      INIT_2F => X"000007000002023F0001353100012A3D0001293E00010D2C000107190001023F",
      INIT_30 => X"00001001000206020001300700011E3D00003E15000039190000361D0000293D",
      INIT_31 => X"0001323500010436000039340000382100002105000012350002020D00012A33",
      INIT_32 => X"00003C0F000038110000350200002D350000203A00001F1300020D0900013609",
      INIT_33 => X"0000053E0001342A00012F0200012B0600010F3200010D1F000109280001060A",
      INIT_34 => X"0001042900003C350000330B0000253C0000201900001B330000111300000A28",
      INIT_35 => X"0002063C000203060002003300012D3D00012C39000124040001160D0001101F",
      INIT_36 => X"000137030001351C0001311700011D1000011D040001173D0000293E00000F16",
      INIT_37 => X"0000372A00003231000019130002183200020D2300013A220001392F00013736",
      INIT_38 => X"000000320002062B00013D0900012F3F00010F2200010C310001043000010335",
      INIT_39 => X"0000361B0000301E00002D290000113400000D3400000A300000083F00000428",
      INIT_3A => X"00003A22000039190000301B00001C12000005090002050C000115270001131C",
      INIT_3B => X"00020E300002071700013F1C00013E330001250100011A330001160A00003C3B",
      INIT_3C => X"0000281F00001F1D00001B0900020E31000200160001060A0002182C00021006",
      INIT_3D => X"000015330002133C00020331000139220001223000011F2B00011E300000302C",
      INIT_3E => X"00013D2400011A1C000117080001143F00003C06000026250000211E00001632",
      INIT_3F => X"000118030001173500000D3900000B270000040D0002153500020E0700020B21",
      INIT_40 => X"0002151E00011A04000109320000191300001603000013080002020000011923",
      INIT_41 => X"0001291900011D2400011C3600003D3900003C150000340900001A3A00000132",
      INIT_42 => X"0001300B0001253500001E10000005080002131000020A190002091B00012920",
      INIT_43 => X"00000F2F00012E1E000030180000140C00000A1F0001040B0000282800013729",
      INIT_44 => X"0002173D0002170D00020005000116080001112D00003E010000280600001406",
      INIT_45 => X"0001342C00012F3B0001240800011A1800010014000031260000153A00000509",
      INIT_46 => X"00012F25000114010001061D0001052F00001E120000103300000F160001391F",
      INIT_47 => X"0002020B00012C200001291F0001113200000C090000031F00020F0E00020603",
      INIT_48 => X"00020B3B0002043D00013E350001393B00011D0C000107110000092600021601",
      INIT_49 => X"00012B390001231A0001181300003F1B0000290D000017030000150B00000131",
      INIT_4A => X"00011822000114030001073200003A2C0000271C00000C000002173F00012F33",
      INIT_4B => X"0001040C0000392A00002616000216230002111E0001383E0001362C00012E33",
      INIT_4C => X"00010C1200003C0B0000250300021224000211380002111600013C1900011C32",
      INIT_4D => X"00000C1700000B0400021733000213120001322B0001322000012D120001120C",
      INIT_4E => X"00002A3700000F050001341100012A3600010B310001071B00002E330000291F",
      INIT_4F => X"0002012B0001272C0001262600012537000122190001132B0001033400003139",
      INIT_50 => X"0001133500003C1600003B3700002C0400002626000007270000001900020E34",
      INIT_51 => X"0001031100002A2C0000072D000213310002122E00020A3700011F0D00011D05",
      INIT_52 => X"00000600000005370000010B0002111A00013E0D0001342C0001330D0001082B",
      INIT_53 => X"0001141500010C0E0001003D00003C37000031090000213D00001B3600000C09",
      INIT_54 => X"000015150000130A00020F3000020F2D00020F07000203170001340400012F3C",
      INIT_55 => X"00010B230001021800003F230000362B0000353F00002E390000170500001609",
      INIT_56 => X"000021200000092E000007350000011B0002183D00020E07000120090001103F",
      INIT_57 => X"00000A2F00000920000131180001283F0001210800010C380000381A00002E08",
      INIT_58 => X"0001022900002422000012180002171B000203260002030B00011E1F00002C3C",
      INIT_59 => X"000017050002103200020E1E0002022E0001391900012D2C00011E0C0001103D",
      INIT_5A => X"000116180001130D00002D2D000029160000203F0000201E00001D2100001B1F",
      INIT_5B => X"00010C35000104140001013B000101120000331F000032340000242000011F3B",
      INIT_5C => X"00012D2500012813000104250000380000001C0C00001B2C000006080001293A",
      INIT_5D => X"000125230001163300003A370000362500001F340000012D0001323A00013108",
      INIT_5E => X"000003250002153900011F050001131300003E33000006280002021900013007",
      INIT_5F => X"00011A2A000118280001173C00010F3E00010D2D00010C240000373600002325",
      INIT_60 => X"0001060000003C070000352B00001A290002120200020B030002032700013918",
      INIT_61 => X"0000270B00002410000014380001313500011E0700011C22000116220001060E",
      INIT_62 => X"00002A0D0000133F000200040001081000003F100000361400002F2C00002B0A",
      INIT_63 => X"0001291F0001202100011C2900011B240001102000003C1A0000333100002F30",
      INIT_64 => X"000012050001370E00010C01000038210000220A0000162A0002122400020209",
      INIT_65 => X"0001151A00010B2B0001050A00003D1D0000380C000037250000243800001419",
      INIT_66 => X"0000333C00002A200000172700000D03000211230002072B0001383800011A36",
      INIT_67 => X"00013C2B00011C1E000111220001092D00001B14000210170001383A00003C02",
      INIT_68 => X"00003A100000393500002D3600002D240000230C00000D330000092F00021237",
      INIT_69 => X"00001F04000013140000033C0002161600012828000125290001223900010013",
      INIT_6A => X"0001340400012C03000121220001152300010E3F000103070000391C00002236",
      INIT_6B => X"0000000000000000000000000000000000000000000000000001372A00013717",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
    port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4) => '1',
      ADDRARDADDR(3) => '1',
      ADDRARDADDR(2) => '1',
      ADDRARDADDR(1) => '1',
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '0',
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => '0',
      ADDRBWRADDR(11) => '0',
      ADDRBWRADDR(10) => '0',
      ADDRBWRADDR(9) => '0',
      ADDRBWRADDR(8) => '0',
      ADDRBWRADDR(7) => '0',
      ADDRBWRADDR(6) => '0',
      ADDRBWRADDR(5) => '0',
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31) => '0',
      DIADI(30) => '0',
      DIADI(29) => '0',
      DIADI(28) => '0',
      DIADI(27) => '0',
      DIADI(26) => '0',
      DIADI(25) => '0',
      DIADI(24) => '0',
      DIADI(23) => '0',
      DIADI(22) => '0',
      DIADI(21) => '0',
      DIADI(20) => '0',
      DIADI(19) => '0',
      DIADI(18) => '0',
      DIADI(17) => '0',
      DIADI(16) => '0',
      DIADI(15) => '0',
      DIADI(14) => '0',
      DIADI(13) => '0',
      DIADI(12) => '0',
      DIADI(11) => '0',
      DIADI(10) => '0',
      DIADI(9) => '0',
      DIADI(8) => '0',
      DIADI(7) => '0',
      DIADI(6) => '0',
      DIADI(5) => '0',
      DIADI(4) => '0',
      DIADI(3) => '0',
      DIADI(2) => '0',
      DIADI(1) => '0',
      DIADI(0) => '0',
      DIBDI(31) => '0',
      DIBDI(30) => '0',
      DIBDI(29) => '0',
      DIBDI(28) => '0',
      DIBDI(27) => '0',
      DIBDI(26) => '0',
      DIBDI(25) => '0',
      DIBDI(24) => '0',
      DIBDI(23) => '0',
      DIBDI(22) => '0',
      DIBDI(21) => '0',
      DIBDI(20) => '0',
      DIBDI(19) => '0',
      DIBDI(18) => '0',
      DIBDI(17) => '0',
      DIBDI(16) => '0',
      DIBDI(15) => '0',
      DIBDI(14) => '0',
      DIBDI(13) => '0',
      DIBDI(12) => '0',
      DIBDI(11) => '0',
      DIBDI(10) => '0',
      DIBDI(9) => '0',
      DIBDI(8) => '0',
      DIBDI(7) => '0',
      DIBDI(6) => '0',
      DIBDI(5) => '0',
      DIBDI(4) => '0',
      DIBDI(3) => '0',
      DIBDI(2) => '0',
      DIBDI(1) => '0',
      DIBDI(0) => '0',
      DIPADIP(3) => '0',
      DIPADIP(2) => '0',
      DIPADIP(1) => '0',
      DIPADIP(0) => '0',
      DIPBDIP(3) => '0',
      DIPBDIP(2) => '0',
      DIPBDIP(1) => '0',
      DIPBDIP(0) => '0',
      DOADO(31) => \n_4_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\,
      DOADO(30) => \n_5_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\,
      DOADO(29) => \n_6_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\,
      DOADO(28 downto 24) => douta(22 downto 18),
      DOADO(23) => \n_12_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\,
      DOADO(22) => \n_13_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\,
      DOADO(21 downto 16) => douta(17 downto 12),
      DOADO(15) => \n_20_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\,
      DOADO(14) => \n_21_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\,
      DOADO(13 downto 8) => douta(11 downto 6),
      DOADO(7) => \n_28_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\,
      DOADO(6) => \n_29_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\,
      DOADO(5 downto 0) => douta(5 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3) => \n_68_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\,
      DOPADOP(2) => \n_69_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\,
      DOPADOP(1) => \n_70_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\,
      DOPADOP(0) => \n_71_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity A_blk_mem_gen_prim_width is
  port (
    douta : out STD_LOGIC_VECTOR ( 22 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of A_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end A_blk_mem_gen_prim_width;

architecture STRUCTURE of A_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.A_blk_mem_gen_prim_wrapper_init
    port map (
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka,
      douta(22 downto 0) => douta(22 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity A_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 22 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of A_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end A_blk_mem_gen_generic_cstr;

architecture STRUCTURE of A_blk_mem_gen_generic_cstr is
begin
\ramloop[0].ram.r\: entity work.A_blk_mem_gen_prim_width
    port map (
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka,
      douta(22 downto 0) => douta(22 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity A_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 22 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of A_blk_mem_gen_top : entity is "blk_mem_gen_top";
end A_blk_mem_gen_top;

architecture STRUCTURE of A_blk_mem_gen_top is
begin
\valid.cstr\: entity work.A_blk_mem_gen_generic_cstr
    port map (
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka,
      douta(22 downto 0) => douta(22 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity A_blk_mem_gen_v8_2_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 22 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of A_blk_mem_gen_v8_2_synth : entity is "blk_mem_gen_v8_2_synth";
end A_blk_mem_gen_v8_2_synth;

architecture STRUCTURE of A_blk_mem_gen_v8_2_synth is
begin
\gnativebmg.native_blk_mem_gen\: entity work.A_blk_mem_gen_top
    port map (
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka,
      douta(22 downto 0) => douta(22 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \A_blk_mem_gen_v8_2__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 22 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \A_blk_mem_gen_v8_2__parameterized0\ : entity is "blk_mem_gen_v8_2";
end \A_blk_mem_gen_v8_2__parameterized0\;

architecture STRUCTURE of \A_blk_mem_gen_v8_2__parameterized0\ is
begin
inst_blk_mem_gen: entity work.A_blk_mem_gen_v8_2_synth
    port map (
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka,
      douta(22 downto 0) => douta(22 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity A is
  port (
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 22 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of A : entity is true;
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of A : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of A : entity is "blk_mem_gen_v8_2,Vivado 2014.2";
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of A : entity is "A,blk_mem_gen_v8_2,{}";
  attribute core_generation_info : string;
  attribute core_generation_info of A : entity is "A,blk_mem_gen_v8_2,{x_ipProduct=Vivado 2014.2,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=blk_mem_gen,x_ipVersion=8.2,x_ipCoreRevision=1,x_ipLanguage=VERILOG,C_FAMILY=virtex7,C_XDEVICEFAMILY=virtex7,C_ELABORATION_DIR=./,C_INTERFACE_TYPE=0,C_AXI_TYPE=1,C_AXI_SLAVE_TYPE=0,C_USE_BRAM_BLOCK=0,C_ENABLE_32BIT_ADDRESS=0,C_CTRL_ECC_ALGO=NONE,C_HAS_AXI_ID=0,C_AXI_ID_WIDTH=4,C_MEM_TYPE=3,C_BYTE_SIZE=9,C_ALGORITHM=1,C_PRIM_TYPE=1,C_LOAD_INIT_FILE=1,C_INIT_FILE_NAME=A.mif,C_INIT_FILE=A.mem,C_USE_DEFAULT_DATA=0,C_DEFAULT_DATA=0,C_HAS_RSTA=0,C_RST_PRIORITY_A=CE,C_RSTRAM_A=0,C_INITA_VAL=0,C_HAS_ENA=0,C_HAS_REGCEA=0,C_USE_BYTE_WEA=0,C_WEA_WIDTH=1,C_WRITE_MODE_A=WRITE_FIRST,C_WRITE_WIDTH_A=23,C_READ_WIDTH_A=23,C_WRITE_DEPTH_A=858,C_READ_DEPTH_A=858,C_ADDRA_WIDTH=10,C_HAS_RSTB=0,C_RST_PRIORITY_B=CE,C_RSTRAM_B=0,C_INITB_VAL=0,C_HAS_ENB=0,C_HAS_REGCEB=0,C_USE_BYTE_WEB=0,C_WEB_WIDTH=1,C_WRITE_MODE_B=WRITE_FIRST,C_WRITE_WIDTH_B=23,C_READ_WIDTH_B=23,C_WRITE_DEPTH_B=858,C_READ_DEPTH_B=858,C_ADDRB_WIDTH=10,C_HAS_MEM_OUTPUT_REGS_A=0,C_HAS_MEM_OUTPUT_REGS_B=0,C_HAS_MUX_OUTPUT_REGS_A=0,C_HAS_MUX_OUTPUT_REGS_B=0,C_MUX_PIPELINE_STAGES=0,C_HAS_SOFTECC_INPUT_REGS_A=0,C_HAS_SOFTECC_OUTPUT_REGS_B=0,C_USE_SOFTECC=0,C_USE_ECC=0,C_EN_ECC_PIPE=0,C_HAS_INJECTERR=0,C_SIM_COLLISION_CHECK=ALL,C_COMMON_CLK=0,C_DISABLE_WARN_BHV_COLL=0,C_EN_SLEEP_PIN=0,C_DISABLE_WARN_BHV_RANGE=0,C_COUNT_36K_BRAM=1,C_COUNT_18K_BRAM=0,C_EST_POWER_SUMMARY=Estimated Power for IP     _     2.4636 mW}";
end A;

architecture STRUCTURE of A is
begin
U0: entity work.\A_blk_mem_gen_v8_2__parameterized0\
    port map (
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka,
      douta(22 downto 0) => douta(22 downto 0)
    );
end STRUCTURE;
