Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Mon Feb 25 10:23:53 2019
| Host             : WK142 running 64-bit major release  (build 9200)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 3.010        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 2.828        |
| Device Static (W)        | 0.182        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 50.3         |
| Junction Temperature (C) | 59.7         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     0.738 |      576 |       --- |             --- |
|   LUT as Logic |     0.615 |      231 |     53200 |            0.43 |
|   CARRY4       |     0.066 |       27 |     13300 |            0.20 |
|   Register     |     0.051 |      240 |    106400 |            0.23 |
|   BUFG         |     0.006 |        1 |        32 |            3.13 |
|   F7/F8 Muxes  |    <0.001 |        2 |     53200 |           <0.01 |
|   Others       |     0.000 |       22 |       --- |             --- |
| Signals        |     0.791 |      478 |       --- |             --- |
| Block RAM      |     0.275 |      1.5 |       140 |            1.07 |
| I/O            |     1.024 |       19 |       200 |            9.50 |
| Static Power   |     0.182 |          |           |                 |
| Total          |     3.010 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     1.835 |       1.807 |      0.028 |
| Vccaux    |       1.800 |     0.058 |       0.037 |      0.021 |
| Vcco33    |       3.300 |     0.285 |       0.284 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.019 |       0.017 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.051 |       0.000 |      0.051 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------+-----------+
| Name                                           | Power (W) |
+------------------------------------------------+-----------+
| top                                            |     2.828 |
|   get_dBtnC                                    |     0.093 |
|   get_dBtnD                                    |     0.091 |
|   get_dBtnU                                    |     0.097 |
|   get_rst                                      |     0.098 |
|   m_OLEDCtrl                                   |     1.321 |
|     CHAR_LIB                                   |     0.055 |
|       U0                                       |     0.055 |
|         inst_blk_mem_gen                       |     0.055 |
|           gnbram.gnativebmg.native_blk_mem_gen |     0.055 |
|             valid.cstr                         |     0.055 |
|               ramloop[0].ram.r                 |     0.055 |
|                 prim_init.ram                  |     0.055 |
|     INIT_SEQ                                   |     0.191 |
|       U0                                       |     0.191 |
|         inst_blk_mem_gen                       |     0.191 |
|           gnbram.gnativebmg.native_blk_mem_gen |     0.191 |
|             valid.cstr                         |     0.191 |
|               ramloop[0].ram.r                 |     0.191 |
|                 prim_init.ram                  |     0.191 |
|     MS_DELAY                                   |     0.205 |
|     PIXEL_BUFFER                               |     0.093 |
|       U0                                       |     0.093 |
|         inst_blk_mem_gen                       |     0.093 |
|           gnbram.gnativebmg.native_blk_mem_gen |     0.093 |
|             valid.cstr                         |     0.093 |
|               ramloop[0].ram.r                 |     0.093 |
|                 prim_noinit.ram                |     0.093 |
|     SPI_CTRL                                   |     0.173 |
+------------------------------------------------+-----------+


