/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] celloutsig_0_0z;
  wire [32:0] celloutsig_0_10z;
  wire [13:0] celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire [26:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [5:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire [3:0] celloutsig_0_20z;
  wire celloutsig_0_24z;
  wire celloutsig_0_26z;
  reg [8:0] celloutsig_0_27z;
  wire [2:0] celloutsig_0_2z;
  wire [18:0] celloutsig_0_31z;
  wire [2:0] celloutsig_0_32z;
  wire [7:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [5:0] celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire [8:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [9:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [8:0] celloutsig_1_13z;
  wire [7:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [9:0] celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = | { in_data[167:163], in_data[143:121] };
  assign celloutsig_1_7z = | celloutsig_1_5z[5:0];
  assign celloutsig_1_9z = | { in_data[167:163], in_data[143:121], in_data[115:105] };
  assign celloutsig_1_18z = | { celloutsig_1_14z, celloutsig_1_12z, celloutsig_1_6z, celloutsig_1_5z[5:0], in_data[115:105] };
  assign celloutsig_0_4z = | celloutsig_0_3z[4:0];
  assign celloutsig_0_5z = | { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z, in_data[70:43], celloutsig_0_0z };
  assign celloutsig_0_13z = | { celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z[1:0] };
  assign celloutsig_0_19z = | celloutsig_0_18z[3:0];
  assign celloutsig_0_24z = | celloutsig_0_10z[19:16];
  assign celloutsig_0_26z = | celloutsig_0_20z[2:0];
  assign celloutsig_1_0z = | in_data[115:105];
  assign celloutsig_1_1z = | in_data[167:163];
  assign celloutsig_1_11z = ~^ { celloutsig_1_10z[5:3], celloutsig_1_4z };
  assign celloutsig_1_12z = ~^ celloutsig_1_6z;
  assign celloutsig_0_9z = ~^ { celloutsig_0_6z[3:1], celloutsig_0_0z };
  assign celloutsig_0_16z = ~^ celloutsig_0_15z[6:4];
  assign celloutsig_0_17z = ~^ { celloutsig_0_10z[12:10], celloutsig_0_4z };
  assign celloutsig_1_2z = ~^ { in_data[164], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_3z = ~^ in_data[162:156];
  assign celloutsig_0_8z = { celloutsig_0_0z[0], celloutsig_0_7z, celloutsig_0_1z } << { celloutsig_0_6z[3:2], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_15z = { in_data[65:55], celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_2z } << celloutsig_0_10z[31:5];
  assign celloutsig_0_20z = celloutsig_0_15z[8:5] << celloutsig_0_18z[4:1];
  assign celloutsig_1_6z = celloutsig_1_5z[5:3] <<< { celloutsig_1_5z[0], celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_0_3z = { in_data[11:7], celloutsig_0_2z } <<< { celloutsig_0_0z[4:3], celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_10z = { celloutsig_1_5z[8:6], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_3z } <<< { celloutsig_1_5z[8:1], celloutsig_1_0z, celloutsig_1_7z };
  assign celloutsig_1_14z = { celloutsig_1_13z[5:2], celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_1z } <<< celloutsig_1_5z[7:0];
  assign celloutsig_0_7z = { celloutsig_0_1z[1], celloutsig_0_5z, celloutsig_0_1z } <<< { in_data[31:28], celloutsig_0_5z };
  assign celloutsig_0_10z = { celloutsig_0_8z[7:2], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_6z } <<< { in_data[85:58], celloutsig_0_7z };
  assign celloutsig_0_18z = { celloutsig_0_11z[12:9], celloutsig_0_13z, celloutsig_0_4z } <<< celloutsig_0_10z[25:20];
  assign celloutsig_0_2z = celloutsig_0_1z <<< celloutsig_0_1z;
  assign celloutsig_0_31z = { celloutsig_0_0z[1:0], celloutsig_0_26z, celloutsig_0_16z, celloutsig_0_1z, celloutsig_0_24z, celloutsig_0_13z, celloutsig_0_27z, celloutsig_0_26z } <<< { celloutsig_0_27z[3], celloutsig_0_17z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_20z, celloutsig_0_1z };
  assign celloutsig_1_5z = { in_data[163:158], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z } - { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_13z = { celloutsig_1_10z[8:1], celloutsig_1_3z } - { in_data[148:146], celloutsig_1_12z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_6z };
  assign celloutsig_1_19z = celloutsig_1_5z[8:5] - { celloutsig_1_18z, celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_2z };
  assign celloutsig_0_6z = { in_data[65:63], celloutsig_0_2z } - in_data[40:35];
  assign celloutsig_0_11z = in_data[85:72] - celloutsig_0_10z[24:11];
  assign celloutsig_0_1z = celloutsig_0_0z[4:2] - in_data[33:31];
  assign celloutsig_0_32z = celloutsig_0_11z[12:10] - { celloutsig_0_27z[1:0], celloutsig_0_26z };
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_0z = 6'h00;
    else if (clkin_data[0]) celloutsig_0_0z = in_data[21:16];
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_27z = 9'h000;
    else if (clkin_data[0]) celloutsig_0_27z = { celloutsig_0_8z[8:4], celloutsig_0_9z, celloutsig_0_17z, celloutsig_0_19z, celloutsig_0_16z };
  assign { out_data[128], out_data[99:96], out_data[50:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_31z, celloutsig_0_32z };
endmodule
