<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Frames src/hotspot/cpu/aarch64/nativeInst_aarch64.hpp</title>
    <link rel="stylesheet" href="../../../../style.css" />
    <script type="text/javascript" src="../../../../navigation.js"></script>
  </head>
<body onkeypress="keypress(event);">
<a name="0"></a>
<hr />
<pre>  1 /*
<a name="1" id="anc1"></a><span class="line-modified">  2  * Copyright (c) 1997, 2020, Oracle and/or its affiliates. All rights reserved.</span>
  3  * Copyright (c) 2014, 2108, Red Hat Inc. All rights reserved.
  4  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
  5  *
  6  * This code is free software; you can redistribute it and/or modify it
  7  * under the terms of the GNU General Public License version 2 only, as
  8  * published by the Free Software Foundation.
  9  *
 10  * This code is distributed in the hope that it will be useful, but WITHOUT
 11  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 12  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
 13  * version 2 for more details (a copy is included in the LICENSE file that
 14  * accompanied this code).
 15  *
 16  * You should have received a copy of the GNU General Public License version
 17  * 2 along with this work; if not, write to the Free Software Foundation,
 18  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
 19  *
 20  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
 21  * or visit www.oracle.com if you need additional information or have any
 22  * questions.
 23  *
 24  */
 25 
 26 #ifndef CPU_AARCH64_NATIVEINST_AARCH64_HPP
 27 #define CPU_AARCH64_NATIVEINST_AARCH64_HPP
 28 
 29 #include &quot;asm/assembler.hpp&quot;
 30 #include &quot;runtime/icache.hpp&quot;
 31 #include &quot;runtime/os.hpp&quot;
 32 
 33 // We have interfaces for the following instructions:
 34 // - NativeInstruction
 35 // - - NativeCall
 36 // - - NativeMovConstReg
 37 // - - NativeMovConstRegPatching
 38 // - - NativeMovRegMem
 39 // - - NativeMovRegMemPatching
 40 // - - NativeJump
 41 // - - NativeIllegalOpCode
 42 // - - NativeGeneralJump
 43 // - - NativeReturn
 44 // - - NativeReturnX (return with argument)
 45 // - - NativePushConst
 46 // - - NativeTstRegMem
 47 
 48 // The base class for different kinds of native instruction abstractions.
 49 // Provides the primitive operations to manipulate code relative to this.
 50 
 51 class NativeCall;
 52 
 53 class NativeInstruction {
 54   friend class Relocation;
 55   friend bool is_NativeCallTrampolineStub_at(address);
 56  public:
 57   enum {
 58     instruction_size = 4
 59   };
 60 
 61   juint encoding() const {
 62     return uint_at(0);
 63   }
 64 
 65   bool is_blr()                      const { return (encoding() &amp; 0xff9ffc1f) == 0xd61f0000; } // blr(register) or br(register)
 66   bool is_adr_aligned()              const { return (encoding() &amp; 0xff000000) == 0x10000000; } // adr Xn, &lt;label&gt;, where label is aligned to 4 bytes (address of instruction).
 67 
 68   inline bool is_nop();
 69   inline bool is_illegal();
 70   inline bool is_return();
 71   bool is_jump();
 72   bool is_general_jump();
 73   inline bool is_jump_or_nop();
 74   inline bool is_cond_jump();
 75   bool is_safepoint_poll();
 76   bool is_movz();
 77   bool is_movk();
 78   bool is_sigill_zombie_not_entrant();
 79   bool is_stop();
 80 
 81  protected:
 82   address addr_at(int offset) const    { return address(this) + offset; }
 83 
 84   s_char sbyte_at(int offset) const    { return *(s_char*) addr_at(offset); }
 85   u_char ubyte_at(int offset) const    { return *(u_char*) addr_at(offset); }
 86 
 87   jint int_at(int offset) const        { return *(jint*) addr_at(offset); }
 88   juint uint_at(int offset) const      { return *(juint*) addr_at(offset); }
 89 
 90   address ptr_at(int offset) const     { return *(address*) addr_at(offset); }
 91 
 92   oop  oop_at (int offset) const       { return *(oop*) addr_at(offset); }
 93 
 94 
 95   void set_char_at(int offset, char c)        { *addr_at(offset) = (u_char)c; }
 96   void set_int_at(int offset, jint  i)        { *(jint*)addr_at(offset) = i; }
 97   void set_uint_at(int offset, jint  i)       { *(juint*)addr_at(offset) = i; }
 98   void set_ptr_at (int offset, address  ptr)  { *(address*) addr_at(offset) = ptr; }
 99   void set_oop_at (int offset, oop  o)        { *(oop*) addr_at(offset) = o; }
100 
101   void wrote(int offset);
102 
103  public:
104 
<a name="2" id="anc2"></a>


105   inline friend NativeInstruction* nativeInstruction_at(address address);
106 
107   static bool is_adrp_at(address instr);
108 
109   static bool is_ldr_literal_at(address instr);
110 
111   bool is_ldr_literal() {
112     return is_ldr_literal_at(addr_at(0));
113   }
114 
115   static bool is_ldrw_to_zr(address instr);
116 
117   static bool is_call_at(address instr) {
118     const uint32_t insn = (*(uint32_t*)instr);
119     return (insn &gt;&gt; 26) == 0b100101;
120   }
121 
122   bool is_call() {
123     return is_call_at(addr_at(0));
124   }
125 
126   static bool maybe_cpool_ref(address instr) {
127     return is_adrp_at(instr) || is_ldr_literal_at(instr);
128   }
129 
130   bool is_Membar() {
131     unsigned int insn = uint_at(0);
132     return Instruction_aarch64::extract(insn, 31, 12) == 0b11010101000000110011 &amp;&amp;
133       Instruction_aarch64::extract(insn, 7, 0) == 0b10111111;
134   }
135 
136   bool is_Imm_LdSt() {
137     unsigned int insn = uint_at(0);
138     return Instruction_aarch64::extract(insn, 29, 27) == 0b111 &amp;&amp;
139       Instruction_aarch64::extract(insn, 23, 23) == 0b0 &amp;&amp;
140       Instruction_aarch64::extract(insn, 26, 25) == 0b00;
141   }
142 };
143 
144 inline NativeInstruction* nativeInstruction_at(address address) {
145   return (NativeInstruction*)address;
146 }
147 
148 // The natural type of an AArch64 instruction is uint32_t
149 inline NativeInstruction* nativeInstruction_at(uint32_t *address) {
150   return (NativeInstruction*)address;
151 }
152 
153 class NativePltCall: public NativeInstruction {
154 public:
155   enum Arm_specific_constants {
156     instruction_size           =    4,
157     instruction_offset         =    0,
158     displacement_offset        =    1,
159     return_address_offset      =    4
160   };
161   address instruction_address() const { return addr_at(instruction_offset); }
162   address next_instruction_address() const { return addr_at(return_address_offset); }
163   address displacement_address() const { return addr_at(displacement_offset); }
164   int displacement() const { return (jint) int_at(displacement_offset); }
165   address return_address() const { return addr_at(return_address_offset); }
166   address destination() const;
167   address plt_entry() const;
168   address plt_jump() const;
169   address plt_load_got() const;
170   address plt_resolve_call() const;
171   address plt_c2i_stub() const;
172   void set_stub_to_clean();
173 
174   void  reset_to_plt_resolve_call();
175   void  set_destination_mt_safe(address dest);
176 
177   void verify() const;
178 };
179 
180 inline NativePltCall* nativePltCall_at(address address) {
181   NativePltCall* call = (NativePltCall*) address;
182 #ifdef ASSERT
183   call-&gt;verify();
184 #endif
185   return call;
186 }
187 
188 inline NativePltCall* nativePltCall_before(address addr) {
189   address at = addr - NativePltCall::instruction_size;
190   return nativePltCall_at(at);
191 }
192 
193 inline NativeCall* nativeCall_at(address address);
194 // The NativeCall is an abstraction for accessing/manipulating native
195 // call instructions (used to manipulate inline caches, primitive &amp;
196 // DSO calls, etc.).
197 
198 class NativeCall: public NativeInstruction {
199  public:
200   enum Aarch64_specific_constants {
201     instruction_size            =    4,
202     instruction_offset          =    0,
203     displacement_offset         =    0,
204     return_address_offset       =    4
205   };
206 
207   address instruction_address() const       { return addr_at(instruction_offset); }
208   address next_instruction_address() const  { return addr_at(return_address_offset); }
209   int   displacement() const                { return (int_at(displacement_offset) &lt;&lt; 6) &gt;&gt; 4; }
210   address displacement_address() const      { return addr_at(displacement_offset); }
211   address return_address() const            { return addr_at(return_address_offset); }
212   address destination() const;
213 
214   void set_destination(address dest)        {
215     int offset = dest - instruction_address();
216     unsigned int insn = 0b100101 &lt;&lt; 26;
217     assert((offset &amp; 3) == 0, &quot;should be&quot;);
218     offset &gt;&gt;= 2;
219     offset &amp;= (1 &lt;&lt; 26) - 1; // mask off insn part
220     insn |= offset;
221     set_int_at(displacement_offset, insn);
222   }
223 
224   void  verify_alignment()                       { ; }
225   void  verify();
226   void  print();
227 
228   // Creation
229   inline friend NativeCall* nativeCall_at(address address);
230   inline friend NativeCall* nativeCall_before(address return_address);
231 
232   static bool is_call_before(address return_address) {
233     return is_call_at(return_address - NativeCall::return_address_offset);
234   }
235 
236 #if INCLUDE_AOT
237   // Return true iff a call from instr to target is out of range.
238   // Used for calls from JIT- to AOT-compiled code.
239   static bool is_far_call(address instr, address target) {
240     // On AArch64 we use trampolines which can reach anywhere in the
241     // address space, so calls are never out of range.
242     return false;
243   }
244 #endif
245 
246   // MT-safe patching of a call instruction.
247   static void insert(address code_pos, address entry);
248 
249   static void replace_mt_safe(address instr_addr, address code_buffer);
250 
251   // Similar to replace_mt_safe, but just changes the destination.  The
252   // important thing is that free-running threads are able to execute
253   // this call instruction at all times.  If the call is an immediate BL
254   // instruction we can simply rely on atomicity of 32-bit writes to
255   // make sure other threads will see no intermediate states.
256 
257   // We cannot rely on locks here, since the free-running threads must run at
258   // full speed.
259   //
260   // Used in the runtime linkage of calls; see class CompiledIC.
261   // (Cf. 4506997 and 4479829, where threads witnessed garbage displacements.)
262 
263   // The parameter assert_lock disables the assertion during code generation.
264   void set_destination_mt_safe(address dest, bool assert_lock = true);
265 
266   address get_trampoline();
267   address trampoline_jump(CodeBuffer &amp;cbuf, address dest);
268 };
269 
270 inline NativeCall* nativeCall_at(address address) {
271   NativeCall* call = (NativeCall*)(address - NativeCall::instruction_offset);
272 #ifdef ASSERT
273   call-&gt;verify();
274 #endif
275   return call;
276 }
277 
278 inline NativeCall* nativeCall_before(address return_address) {
279   NativeCall* call = (NativeCall*)(return_address - NativeCall::return_address_offset);
280 #ifdef ASSERT
281   call-&gt;verify();
282 #endif
283   return call;
284 }
285 
286 // An interface for accessing/manipulating native mov reg, imm instructions.
287 // (used to manipulate inlined 64-bit data calls, etc.)
288 class NativeMovConstReg: public NativeInstruction {
289  public:
290   enum Aarch64_specific_constants {
291     instruction_size            =    3 * 4, // movz, movk, movk.  See movptr().
292     instruction_offset          =    0,
293     displacement_offset         =    0,
294   };
295 
296   address instruction_address() const       { return addr_at(instruction_offset); }
297   address next_instruction_address() const  {
298     if (nativeInstruction_at(instruction_address())-&gt;is_movz())
299       // Assume movz, movk, movk
300       return addr_at(instruction_size);
301     else if (is_adrp_at(instruction_address()))
302       return addr_at(2*4);
303     else if (is_ldr_literal_at(instruction_address()))
304       return(addr_at(4));
305     assert(false, &quot;Unknown instruction in NativeMovConstReg&quot;);
306     return NULL;
307   }
308 
309   intptr_t data() const;
310   void  set_data(intptr_t x);
311 
312   void flush() {
313     if (! maybe_cpool_ref(instruction_address())) {
314       ICache::invalidate_range(instruction_address(), instruction_size);
315     }
316   }
317 
318   void  verify();
319   void  print();
320 
<a name="3" id="anc3"></a>


321   // Creation
322   inline friend NativeMovConstReg* nativeMovConstReg_at(address address);
323   inline friend NativeMovConstReg* nativeMovConstReg_before(address address);
324 };
325 
326 inline NativeMovConstReg* nativeMovConstReg_at(address address) {
327   NativeMovConstReg* test = (NativeMovConstReg*)(address - NativeMovConstReg::instruction_offset);
328 #ifdef ASSERT
329   test-&gt;verify();
330 #endif
331   return test;
332 }
333 
334 inline NativeMovConstReg* nativeMovConstReg_before(address address) {
335   NativeMovConstReg* test = (NativeMovConstReg*)(address - NativeMovConstReg::instruction_size - NativeMovConstReg::instruction_offset);
336 #ifdef ASSERT
337   test-&gt;verify();
338 #endif
339   return test;
340 }
341 
342 class NativeMovConstRegPatching: public NativeMovConstReg {
343  private:
344     friend NativeMovConstRegPatching* nativeMovConstRegPatching_at(address address) {
345     NativeMovConstRegPatching* test = (NativeMovConstRegPatching*)(address - instruction_offset);
346     #ifdef ASSERT
347       test-&gt;verify();
348     #endif
349     return test;
350     }
351 };
352 
353 // An interface for accessing/manipulating native moves of the form:
354 //      mov[b/w/l/q] [reg + offset], reg   (instruction_code_reg2mem)
355 //      mov[b/w/l/q] reg, [reg+offset]     (instruction_code_mem2reg
356 //      mov[s/z]x[w/b/q] [reg + offset], reg
357 //      fld_s  [reg+offset]
358 //      fld_d  [reg+offset]
359 //      fstp_s [reg + offset]
360 //      fstp_d [reg + offset]
361 //      mov_literal64  scratch,&lt;pointer&gt; ; mov[b/w/l/q] 0(scratch),reg | mov[b/w/l/q] reg,0(scratch)
362 //
363 // Warning: These routines must be able to handle any instruction sequences
364 // that are generated as a result of the load/store byte,word,long
365 // macros.  For example: The load_unsigned_byte instruction generates
366 // an xor reg,reg inst prior to generating the movb instruction.  This
367 // class must skip the xor instruction.
368 
369 class NativeMovRegMem: public NativeInstruction {
370   enum AArch64_specific_constants {
371     instruction_size            =    4,
372     instruction_offset          =    0,
373     data_offset                 =    0,
374     next_instruction_offset     =    4
375   };
376 
377  public:
378   // helper
379   int instruction_start() const { return instruction_offset; }
380 
381   address instruction_address() const { return addr_at(instruction_offset); }
382 
383   int num_bytes_to_end_of_patch() const { return instruction_offset + instruction_size; }
384 
385   int   offset() const;
386 
387   void  set_offset(int x);
388 
389   void  add_offset_in_bytes(int add_offset)     { set_offset ( ( offset() + add_offset ) ); }
390 
391   void verify();
392   void print ();
393 
<a name="4" id="anc4"></a>


394  private:
395   inline friend NativeMovRegMem* nativeMovRegMem_at (address address);
396 };
397 
398 inline NativeMovRegMem* nativeMovRegMem_at (address address) {
399   NativeMovRegMem* test = (NativeMovRegMem*)(address - NativeMovRegMem::instruction_offset);
400 #ifdef ASSERT
401   test-&gt;verify();
402 #endif
403   return test;
404 }
405 
406 class NativeMovRegMemPatching: public NativeMovRegMem {
407  private:
408   friend NativeMovRegMemPatching* nativeMovRegMemPatching_at (address address) {Unimplemented(); return 0;  }
409 };
410 
411 // An interface for accessing/manipulating native leal instruction of form:
412 //        leal reg, [reg + offset]
413 
414 class NativeLoadAddress: public NativeInstruction {
415   enum AArch64_specific_constants {
416     instruction_size            =    4,
417     instruction_offset          =    0,
418     data_offset                 =    0,
419     next_instruction_offset     =    4
420   };
421 
422  public:
423   void verify();
424   void print ();
425 
<a name="5" id="anc5"></a>

426 };
427 
428 //   adrp    x16, #page
429 //   add     x16, x16, #offset
430 //   ldr     x16, [x16]
431 class NativeLoadGot: public NativeInstruction {
432 public:
433   enum AArch64_specific_constants {
434     instruction_length = 4 * NativeInstruction::instruction_size,
435     offset_offset = 0,
436   };
437 
438   address instruction_address() const { return addr_at(0); }
439   address return_address() const { return addr_at(instruction_length); }
440   address got_address() const;
441   address next_instruction_address() const { return return_address(); }
442   intptr_t data() const;
443   void set_data(intptr_t data) {
444     intptr_t *addr = (intptr_t *) got_address();
445     *addr = data;
446   }
447 
448   void verify() const;
449 private:
450   void report_and_fail() const;
451 };
452 
453 inline NativeLoadGot* nativeLoadGot_at(address addr) {
454   NativeLoadGot* load = (NativeLoadGot*) addr;
455 #ifdef ASSERT
456   load-&gt;verify();
457 #endif
458   return load;
459 }
460 
461 class NativeJump: public NativeInstruction {
462  public:
463   enum AArch64_specific_constants {
464     instruction_size            =    4,
465     instruction_offset          =    0,
466     data_offset                 =    0,
467     next_instruction_offset     =    4
468   };
469 
470   address instruction_address() const       { return addr_at(instruction_offset); }
471   address next_instruction_address() const  { return addr_at(instruction_size); }
472   address jump_destination() const;
473   void set_jump_destination(address dest);
474 
475   // Creation
476   inline friend NativeJump* nativeJump_at(address address);
477 
478   void verify();
479 
<a name="6" id="anc6"></a>


480   // Insertion of native jump instruction
481   static void insert(address code_pos, address entry);
482   // MT-safe insertion of native jump at verified method entry
483   static void check_verified_entry_alignment(address entry, address verified_entry);
484   static void patch_verified_entry(address entry, address verified_entry, address dest);
485 };
486 
487 inline NativeJump* nativeJump_at(address address) {
488   NativeJump* jump = (NativeJump*)(address - NativeJump::instruction_offset);
489 #ifdef ASSERT
490   jump-&gt;verify();
491 #endif
492   return jump;
493 }
494 
495 class NativeGeneralJump: public NativeJump {
496 public:
497   enum AArch64_specific_constants {
498     instruction_size            =    4 * 4,
499     instruction_offset          =    0,
500     data_offset                 =    0,
501     next_instruction_offset     =    4 * 4
502   };
503 
504   address jump_destination() const;
505   void set_jump_destination(address dest);
506 
507   static void insert_unconditional(address code_pos, address entry);
508   static void replace_mt_safe(address instr_addr, address code_buffer);
509   static void verify();
510 };
511 
512 inline NativeGeneralJump* nativeGeneralJump_at(address address) {
513   NativeGeneralJump* jump = (NativeGeneralJump*)(address);
514   debug_only(jump-&gt;verify();)
515   return jump;
516 }
517 
518 class NativeGotJump: public NativeInstruction {
519 public:
520   enum AArch64_specific_constants {
521     instruction_size = 4 * NativeInstruction::instruction_size,
522   };
523 
524   void verify() const;
525   address instruction_address() const { return addr_at(0); }
526   address destination() const;
527   address return_address() const { return addr_at(instruction_size); }
528   address got_address() const;
529   address next_instruction_address() const { return addr_at(instruction_size); }
530   bool is_GotJump() const;
531 
532   void set_jump_destination(address dest)  {
533     address* got = (address *)got_address();
534     *got = dest;
535   }
536 };
537 
538 inline NativeGotJump* nativeGotJump_at(address addr) {
539   NativeGotJump* jump = (NativeGotJump*)(addr);
540   return jump;
541 }
542 
543 class NativePopReg : public NativeInstruction {
544  public:
545   // Insert a pop instruction
546   static void insert(address code_pos, Register reg);
547 };
548 
549 
550 class NativeIllegalInstruction: public NativeInstruction {
551  public:
552   // Insert illegal opcode as specific address
553   static void insert(address code_pos);
554 };
555 
556 // return instruction that does not pop values of the stack
557 class NativeReturn: public NativeInstruction {
558  public:
559 };
560 
561 // return instruction that does pop values of the stack
562 class NativeReturnX: public NativeInstruction {
563  public:
564 };
565 
566 // Simple test vs memory
567 class NativeTstRegMem: public NativeInstruction {
568  public:
569 };
570 
571 inline bool NativeInstruction::is_nop()         {
572   uint32_t insn = *(uint32_t*)addr_at(0);
573   return insn == 0xd503201f;
574 }
575 
576 inline bool NativeInstruction::is_jump() {
577   uint32_t insn = *(uint32_t*)addr_at(0);
578 
579   if (Instruction_aarch64::extract(insn, 30, 26) == 0b00101) {
580     // Unconditional branch (immediate)
581     return true;
582   } else if (Instruction_aarch64::extract(insn, 31, 25) == 0b0101010) {
583     // Conditional branch (immediate)
584     return true;
585   } else if (Instruction_aarch64::extract(insn, 30, 25) == 0b011010) {
586     // Compare &amp; branch (immediate)
587     return true;
588   } else if (Instruction_aarch64::extract(insn, 30, 25) == 0b011011) {
589     // Test &amp; branch (immediate)
590     return true;
591   } else
592     return false;
593 }
594 
595 inline bool NativeInstruction::is_jump_or_nop() {
596   return is_nop() || is_jump();
597 }
598 
599 // Call trampoline stubs.
600 class NativeCallTrampolineStub : public NativeInstruction {
601  public:
602 
603   enum AArch64_specific_constants {
604     instruction_size            =    4 * 4,
605     instruction_offset          =    0,
606     data_offset                 =    2 * 4,
607     next_instruction_offset     =    4 * 4
608   };
609 
610   address destination(nmethod *nm = NULL) const;
611   void set_destination(address new_destination);
612   ptrdiff_t destination_offset() const;
613 };
614 
615 inline bool is_NativeCallTrampolineStub_at(address addr) {
616   // Ensure that the stub is exactly
617   //      ldr   xscratch1, L
618   //      br    xscratch1
619   // L:
620   uint32_t *i = (uint32_t *)addr;
621   return i[0] == 0x58000048 &amp;&amp; i[1] == 0xd61f0100;
622 }
623 
624 inline NativeCallTrampolineStub* nativeCallTrampolineStub_at(address addr) {
625   assert(is_NativeCallTrampolineStub_at(addr), &quot;no call trampoline found&quot;);
626   return (NativeCallTrampolineStub*)addr;
627 }
628 
629 class NativeMembar : public NativeInstruction {
630 public:
631   unsigned int get_kind() { return Instruction_aarch64::extract(uint_at(0), 11, 8); }
632   void set_kind(int order_kind) { Instruction_aarch64::patch(addr_at(0), 11, 8, order_kind); }
633 };
634 
635 inline NativeMembar *NativeMembar_at(address addr) {
636   assert(nativeInstruction_at(addr)-&gt;is_Membar(), &quot;no membar found&quot;);
637   return (NativeMembar*)addr;
638 }
639 
640 class NativeLdSt : public NativeInstruction {
641 private:
642   int32_t size() { return Instruction_aarch64::extract(uint_at(0), 31, 30); }
643   // Check whether instruction is with unscaled offset.
644   bool is_ldst_ur() {
645     return (Instruction_aarch64::extract(uint_at(0), 29, 21) == 0b111000010 ||
646             Instruction_aarch64::extract(uint_at(0), 29, 21) == 0b111000000) &amp;&amp;
647       Instruction_aarch64::extract(uint_at(0), 11, 10) == 0b00;
648   }
649   bool is_ldst_unsigned_offset() {
650     return Instruction_aarch64::extract(uint_at(0), 29, 22) == 0b11100101 ||
651       Instruction_aarch64::extract(uint_at(0), 29, 22) == 0b11100100;
652   }
653 public:
654   Register target() {
655     uint32_t r = Instruction_aarch64::extract(uint_at(0), 4, 0);
656     return r == 0x1f ? zr : as_Register(r);
657   }
658   Register base() {
659     uint32_t b = Instruction_aarch64::extract(uint_at(0), 9, 5);
660     return b == 0x1f ? sp : as_Register(b);
661   }
662   int64_t offset() {
663     if (is_ldst_ur()) {
664       return Instruction_aarch64::sextract(uint_at(0), 20, 12);
665     } else if (is_ldst_unsigned_offset()) {
666       return Instruction_aarch64::extract(uint_at(0), 21, 10) &lt;&lt; size();
667     } else {
668       // others like: pre-index or post-index.
669       ShouldNotReachHere();
670       return 0;
671     }
672   }
673   size_t size_in_bytes() { return 1 &lt;&lt; size(); }
674   bool is_not_pre_post_index() { return (is_ldst_ur() || is_ldst_unsigned_offset()); }
675   bool is_load() {
676     assert(Instruction_aarch64::extract(uint_at(0), 23, 22) == 0b01 ||
677            Instruction_aarch64::extract(uint_at(0), 23, 22) == 0b00, &quot;must be ldr or str&quot;);
678 
679     return Instruction_aarch64::extract(uint_at(0), 23, 22) == 0b01;
680   }
681   bool is_store() {
682     assert(Instruction_aarch64::extract(uint_at(0), 23, 22) == 0b01 ||
683            Instruction_aarch64::extract(uint_at(0), 23, 22) == 0b00, &quot;must be ldr or str&quot;);
684 
685     return Instruction_aarch64::extract(uint_at(0), 23, 22) == 0b00;
686   }
687 };
688 
689 inline NativeLdSt *NativeLdSt_at(address addr) {
690   assert(nativeInstruction_at(addr)-&gt;is_Imm_LdSt(), &quot;no immediate load/store found&quot;);
691   return (NativeLdSt*)addr;
692 }
693 #endif // CPU_AARCH64_NATIVEINST_AARCH64_HPP
<a name="7" id="anc7"></a><b style="font-size: large; color: red">--- EOF ---</b>
















































































</pre>
<input id="eof" value="7" type="hidden" />
</body>
</html>