#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:08:52 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Tue Apr 21 09:22:41 2015
# Process ID: 7327
# Log file: /data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.runs/synth_1/top_level.vds
# Journal file: /data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source top_level.tcl
# set_param gui.test TreeTableDev
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7a100tcsg324-1
# set_property target_language VHDL [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property default_lib xil_defaultlib [current_project]
# add_files {{/data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.srcs/sources_1/imports/coe files/gunshot.coe}}
# add_files {{/data1/cdaffron/git/ece551hw/final/jacob/sources/coe files/gunshot.coe}}
# add_files -quiet /data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.runs/mult_gen_0_synth_1/mult_gen_0.dcp
# set_property used_in_implementation false [get_files /data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.runs/mult_gen_0_synth_1/mult_gen_0.dcp]
# add_files -quiet /data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.runs/c_addsub_0_synth_1/c_addsub_0.dcp
# set_property used_in_implementation false [get_files /data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.runs/c_addsub_0_synth_1/c_addsub_0.dcp]
# add_files -quiet /data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.runs/cordic_0_synth_1/cordic_0.dcp
# set_property used_in_implementation false [get_files /data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.runs/cordic_0_synth_1/cordic_0.dcp]
# add_files -quiet /data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.runs/clk_wiz_vga_synth_1/clk_wiz_vga.dcp
# set_property used_in_implementation false [get_files /data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.runs/clk_wiz_vga_synth_1/clk_wiz_vga.dcp]
# add_files -quiet /data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.runs/xfft_0_synth_1/xfft_0.dcp
# set_property used_in_implementation false [get_files /data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.runs/xfft_0_synth_1/xfft_0.dcp]
# add_files -quiet /data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp
# set_property used_in_implementation false [get_files /data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp]
# add_files -quiet /data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.runs/blk_mem_gen_0_synth_1/blk_mem_gen_0.dcp
# set_property used_in_implementation false [get_files /data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.runs/blk_mem_gen_0_synth_1/blk_mem_gen_0.dcp]
# add_files -quiet /data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp
# set_property used_in_implementation false [get_files /data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp]
# add_files -quiet /data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.runs/vio_0_synth_1/vio_0.dcp
# set_property used_in_implementation false [get_files /data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.runs/vio_0_synth_1/vio_0.dcp]
# add_files -quiet /data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.runs/c_counter_binary_0_synth_1/c_counter_binary_0.dcp
# set_property used_in_implementation false [get_files /data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.runs/c_counter_binary_0_synth_1/c_counter_binary_0.dcp]
# read_vhdl -library xil_defaultlib {
#   /data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.srcs/sources_1/imports/sources_1/imports/chris/disp_draw/disp_draw.srcs/sources_1/new/type_pkg.vhd
#   /data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.srcs/sources_1/imports/sources_1/imports/sources_1/new/vga_pkg.vhd
#   /data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.srcs/sources_1/imports/sources_1/imports/sources_1/imports/sources_1/new/vga_display_gen.vhd
#   /data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.srcs/sources_1/imports/sources_1/imports/sources_1/imports/sources_1/imports/vga/vga_controller_640_60.vhd
#   /data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.srcs/sources_1/imports/sources_1/imports/new/Hex2SSegDecoder.vhd
#   /data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.srcs/sources_1/imports/sources_1/imports/new/averager.vhd
#   /data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.srcs/sources_1/imports/sources_1/imports/chris/magnitude/magnitude.srcs/sources_1/new/magnitude.vhd
#   /data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.srcs/sources_1/imports/sources_1/imports/sources_1/new/vga_top.vhd
#   /data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.srcs/sources_1/imports/sources_1/imports/new/HexDigs2SSeg.vhd
#   /data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.srcs/sources_1/imports/sources_1/imports/new/CDiv.vhd
#   /data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.srcs/sources_1/imports/sources_1/imports/adc_fft_to_pc/adc_fft_fsmV3_noUART.vhd
#   /data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.srcs/sources_1/imports/new/disp_draw.vhd
#   /data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.srcs/sources_1/imports/sources_1/new/top_level.vhd
# }
# read_xdc /data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.srcs/constrs_1/imports/lab2/Nexys4_Master.xdc
# set_property used_in_implementation false [get_files /data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.srcs/constrs_1/imports/lab2/Nexys4_Master.xdc]
# read_xdc dont_buffer.xdc
# set_property used_in_implementation false [get_files dont_buffer.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir /data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.cache/wt [current_project]
# set_property parent.project_dir /data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test [current_project]
# catch { write_hwdef -file top_level.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top top_level -part xc7a100tcsg324-1
Command: synth_design -top top_level -part xc7a100tcsg324-1

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 846.559 ; gain = 156.125
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_level' [/data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.srcs/sources_1/imports/sources_1/new/top_level.vhd:56]
INFO: [Synth 8-3491] module 'disp_draw' declared at '/data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.srcs/sources_1/imports/new/disp_draw.vhd:42' bound to instance 'disp_draw_inst' of component 'disp_draw' [/data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.srcs/sources_1/imports/sources_1/new/top_level.vhd:151]
INFO: [Synth 8-638] synthesizing module 'disp_draw' [/data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.srcs/sources_1/imports/new/disp_draw.vhd:62]
INFO: [Synth 8-3491] module 'averager' declared at '/data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.srcs/sources_1/imports/sources_1/imports/new/averager.vhd:39' bound to instance 'avg_inst' of component 'averager' [/data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.srcs/sources_1/imports/new/disp_draw.vhd:277]
INFO: [Synth 8-638] synthesizing module 'averager' [/data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.srcs/sources_1/imports/sources_1/imports/new/averager.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'averager' (1#1) [/data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.srcs/sources_1/imports/sources_1/imports/new/averager.vhd:111]
INFO: [Synth 8-3491] module 'magnitude' declared at '/data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.srcs/sources_1/imports/sources_1/imports/chris/magnitude/magnitude.srcs/sources_1/new/magnitude.vhd:34' bound to instance 'mag_inst' of component 'magnitude' [/data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.srcs/sources_1/imports/new/disp_draw.vhd:348]
INFO: [Synth 8-638] synthesizing module 'magnitude' [/data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.srcs/sources_1/imports/sources_1/imports/chris/magnitude/magnitude.srcs/sources_1/new/magnitude.vhd:47]
INFO: [Synth 8-637] synthesizing blackbox instance 'realSquare' of component 'mult_gen_0' [/data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.srcs/sources_1/imports/sources_1/imports/chris/magnitude/magnitude.srcs/sources_1/new/magnitude.vhd:139]
INFO: [Synth 8-637] synthesizing blackbox instance 'imagSquare' of component 'mult_gen_0' [/data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.srcs/sources_1/imports/sources_1/imports/chris/magnitude/magnitude.srcs/sources_1/new/magnitude.vhd:147]
INFO: [Synth 8-637] synthesizing blackbox instance 'sumOfSquares' of component 'c_addsub_0' [/data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.srcs/sources_1/imports/sources_1/imports/chris/magnitude/magnitude.srcs/sources_1/new/magnitude.vhd:155]
INFO: [Synth 8-637] synthesizing blackbox instance 'magSqRt' of component 'cordic_0' [/data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.srcs/sources_1/imports/sources_1/imports/chris/magnitude/magnitude.srcs/sources_1/new/magnitude.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'magnitude' (2#1) [/data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.srcs/sources_1/imports/sources_1/imports/chris/magnitude/magnitude.srcs/sources_1/new/magnitude.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'disp_draw' (3#1) [/data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.srcs/sources_1/imports/new/disp_draw.vhd:62]
INFO: [Synth 8-638] synthesizing module 'adc_fft_fsmV3' [/data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.srcs/sources_1/imports/sources_1/imports/adc_fft_to_pc/adc_fft_fsmV3_noUART.vhd:63]
	Parameter clk_rate bound to: 100 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute keep = true [/data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.srcs/sources_1/imports/sources_1/imports/adc_fft_to_pc/adc_fft_fsmV3_noUART.vhd:66]
INFO: [Synth 8-4472] Detected and applied attribute keep = true [/data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.srcs/sources_1/imports/sources_1/imports/adc_fft_to_pc/adc_fft_fsmV3_noUART.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'adc_fft_fsmV3' (4#1) [/data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.srcs/sources_1/imports/sources_1/imports/adc_fft_to_pc/adc_fft_fsmV3_noUART.vhd:63]
INFO: [Synth 8-638] synthesizing module 'xfft_0' [/data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.runs/synth_1/.Xil/Vivado-7327-com1549.eecs.utk.edu/realtime/xfft_0_stub.vhdl:35]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [/data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.runs/synth_1/.Xil/Vivado-7327-com1549.eecs.utk.edu/realtime/blk_mem_gen_0_stub.vhdl:18]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_1' [/data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.runs/synth_1/.Xil/Vivado-7327-com1549.eecs.utk.edu/realtime/blk_mem_gen_1_stub.vhdl:20]
INFO: [Synth 8-3491] module 'vga_top' declared at '/data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.srcs/sources_1/imports/sources_1/imports/sources_1/new/vga_top.vhd:19' bound to instance 'vga_comp' of component 'vga_top' [/data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.srcs/sources_1/imports/sources_1/new/top_level.vhd:258]
INFO: [Synth 8-638] synthesizing module 'vga_top' [/data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.srcs/sources_1/imports/sources_1/imports/sources_1/new/vga_top.vhd:35]
INFO: [Synth 8-3491] module 'clk_wiz_vga' declared at '/data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.runs/synth_1/.Xil/Vivado-7327-com1549.eecs.utk.edu/realtime/clk_wiz_vga_stub.vhdl:5' bound to instance 'clk_wiz' of component 'clk_wiz_vga' [/data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.srcs/sources_1/imports/sources_1/imports/sources_1/new/vga_top.vhd:48]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_vga' [/data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.runs/synth_1/.Xil/Vivado-7327-com1549.eecs.utk.edu/realtime/clk_wiz_vga_stub.vhdl:14]
INFO: [Synth 8-3491] module 'vga_controller_640_60' declared at '/data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.srcs/sources_1/imports/sources_1/imports/sources_1/imports/sources_1/imports/vga/vga_controller_640_60.vhd:55' bound to instance 'vga_cont' of component 'vga_controller_640_60' [/data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.srcs/sources_1/imports/sources_1/imports/sources_1/new/vga_top.vhd:56]
INFO: [Synth 8-638] synthesizing module 'vga_controller_640_60' [/data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.srcs/sources_1/imports/sources_1/imports/sources_1/imports/sources_1/imports/vga/vga_controller_640_60.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'vga_controller_640_60' (5#1) [/data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.srcs/sources_1/imports/sources_1/imports/sources_1/imports/sources_1/imports/vga/vga_controller_640_60.vhd:68]
INFO: [Synth 8-3491] module 'vga_display_gen' declared at '/data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.srcs/sources_1/imports/sources_1/imports/sources_1/imports/sources_1/new/vga_display_gen.vhd:19' bound to instance 'vga_disp' of component 'vga_display_gen' [/data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.srcs/sources_1/imports/sources_1/imports/sources_1/new/vga_top.vhd:68]
INFO: [Synth 8-638] synthesizing module 'vga_display_gen' [/data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.srcs/sources_1/imports/sources_1/imports/sources_1/imports/sources_1/new/vga_display_gen.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'vga_display_gen' (6#1) [/data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.srcs/sources_1/imports/sources_1/imports/sources_1/imports/sources_1/new/vga_display_gen.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'vga_top' (7#1) [/data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.srcs/sources_1/imports/sources_1/imports/sources_1/new/vga_top.vhd:35]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [/data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.runs/synth_1/.Xil/Vivado-7327-com1549.eecs.utk.edu/realtime/clk_wiz_0_stub.vhdl:17]
INFO: [Synth 8-638] synthesizing module 'vio_0' [/data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.runs/synth_1/.Xil/Vivado-7327-com1549.eecs.utk.edu/realtime/vio_0_stub.vhdl:14]
INFO: [Synth 8-638] synthesizing module 'c_counter_binary_0' [/data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.runs/synth_1/.Xil/Vivado-7327-com1549.eecs.utk.edu/realtime/c_counter_binary_0_stub.vhdl:13]
INFO: [Synth 8-638] synthesizing module 'CDiv' [/data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.srcs/sources_1/imports/sources_1/imports/new/CDiv.vhd:24]
WARNING: [Synth 8-614] signal 'D' is read in the process but is not in the sensitivity list [/data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.srcs/sources_1/imports/sources_1/imports/new/CDiv.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'CDiv' (8#1) [/data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.srcs/sources_1/imports/sources_1/imports/new/CDiv.vhd:24]
INFO: [Synth 8-638] synthesizing module 'HexDigs2SSeg' [/data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.srcs/sources_1/imports/sources_1/imports/new/HexDigs2SSeg.vhd:16]
INFO: [Synth 8-638] synthesizing module 'Hex2SSeg' [/data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.srcs/sources_1/imports/sources_1/imports/new/Hex2SSegDecoder.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'Hex2SSeg' (9#1) [/data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.srcs/sources_1/imports/sources_1/imports/new/Hex2SSegDecoder.vhd:17]
INFO: [Synth 8-226] default block is never used [/data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.srcs/sources_1/imports/sources_1/imports/new/HexDigs2SSeg.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'HexDigs2SSeg' (10#1) [/data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.srcs/sources_1/imports/sources_1/imports/new/HexDigs2SSeg.vhd:16]
WARNING: [Synth 8-614] signal 'sw' is read in the process but is not in the sensitivity list [/data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.srcs/sources_1/imports/sources_1/new/top_level.vhd:320]
WARNING: [Synth 8-614] signal 'fullBarHeights' is read in the process but is not in the sensitivity list [/data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.srcs/sources_1/imports/sources_1/new/top_level.vhd:320]
INFO: [Synth 8-256] done synthesizing module 'top_level' (11#1) [/data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.srcs/sources_1/imports/sources_1/new/top_level.vhd:56]
WARNING: [Synth 8-3331] design top_level has unconnected port din[15]
WARNING: [Synth 8-3331] design top_level has unconnected port din[14]
WARNING: [Synth 8-3331] design top_level has unconnected port din[13]
WARNING: [Synth 8-3331] design top_level has unconnected port din[12]
WARNING: [Synth 8-3331] design top_level has unconnected port din[11]
WARNING: [Synth 8-3331] design top_level has unconnected port din[10]
WARNING: [Synth 8-3331] design top_level has unconnected port din[9]
WARNING: [Synth 8-3331] design top_level has unconnected port din[8]
WARNING: [Synth 8-3331] design top_level has unconnected port din[7]
WARNING: [Synth 8-3331] design top_level has unconnected port din[6]
WARNING: [Synth 8-3331] design top_level has unconnected port din[5]
WARNING: [Synth 8-3331] design top_level has unconnected port din[4]
WARNING: [Synth 8-3331] design top_level has unconnected port din[3]
WARNING: [Synth 8-3331] design top_level has unconnected port din[2]
WARNING: [Synth 8-3331] design top_level has unconnected port din[1]
WARNING: [Synth 8-3331] design top_level has unconnected port din[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 941.441 ; gain = 251.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
Loading clock regions from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.2/data/./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/ConfigModes.xml

Processing XDC Constraints
Parsing XDC File [/data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.runs/synth_1/.Xil/Vivado-7327-com1549.eecs.utk.edu/dcp_4/clk_wiz_vga_in_context.xdc] for cell 'vga_comp/clk_wiz'
Finished Parsing XDC File [/data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.runs/synth_1/.Xil/Vivado-7327-com1549.eecs.utk.edu/dcp_4/clk_wiz_vga_in_context.xdc] for cell 'vga_comp/clk_wiz'
Parsing XDC File [/data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.runs/synth_1/.Xil/Vivado-7327-com1549.eecs.utk.edu/dcp_8/clk_wiz_0_in_context.xdc] for cell 'clk_debug'
Finished Parsing XDC File [/data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.runs/synth_1/.Xil/Vivado-7327-com1549.eecs.utk.edu/dcp_8/clk_wiz_0_in_context.xdc] for cell 'clk_debug'
Parsing XDC File [/data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.srcs/constrs_1/imports/lab2/Nexys4_Master.xdc]
Finished Parsing XDC File [/data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.srcs/constrs_1/imports/lab2/Nexys4_Master.xdc]
Parsing XDC File [/data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.runs/synth_1/dont_buffer.xdc]
Finished Parsing XDC File [/data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.runs/synth_1/dont_buffer.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1239.090 ; gain = 548.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property BUFFER_TYPE = NONE for clk. (constraint file  /data1/cdaffron/git/ece551hw/final/chris/top_level_opt_test/top_level_opt_test.runs/synth_1/dont_buffer.xdc, line 11).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1239.090 ; gain = 548.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1239.090 ; gain = 548.656
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 's_curr_reg' in module 'disp_draw'
INFO: [Synth 8-3354] encoded FSM with state register 's_curr_reg' using encoding 'one-hot' in module 'disp_draw'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	  33 Input     22 Bit       Adders := 1     
	  17 Input     22 Bit       Adders := 1     
	  16 Input     22 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 5     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 8     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 64    
	               16 Bit    Registers := 134   
	               13 Bit    Registers := 4     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 7     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 135   
	                6 Bit    Registers := 13    
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 24    
+---ROMs : 
	                              ROMs := 2     
+---Muxes : 
	   4 Input    639 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 45    
	   2 Input     31 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     29 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 2     
	   2 Input     27 Bit        Muxes := 2     
	   2 Input     26 Bit        Muxes := 2     
	   2 Input     25 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input     22 Bit        Muxes := 2     
	   2 Input     21 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 3     
	   2 Input     19 Bit        Muxes := 3     
	   2 Input     18 Bit        Muxes := 3     
	  26 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 6     
	  18 Input     16 Bit        Muxes := 66    
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 3     
	   2 Input     14 Bit        Muxes := 3     
	   2 Input     13 Bit        Muxes := 7     
	   4 Input     13 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 5     
	  18 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 1     
	  18 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 6     
	  16 Input      8 Bit        Muxes := 8     
	   3 Input      8 Bit        Muxes := 6     
	   2 Input      7 Bit        Muxes := 3     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	  12 Input      5 Bit        Muxes := 1     
	  18 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 2     
	  18 Input      2 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 3     
	  11 Input      1 Bit        Muxes := 3     
	  12 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 286   
	  13 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 155   
	  14 Input      1 Bit        Muxes := 1     
	  18 Input      1 Bit        Muxes := 139   
	  15 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top_level 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module averager 
Detailed RTL Component Info : 
+---Adders : 
	  33 Input     22 Bit       Adders := 1     
	  17 Input     22 Bit       Adders := 1     
	  16 Input     22 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
Module magnitude 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                6 Bit    Registers := 12    
	                1 Bit    Registers := 3     
Module disp_draw 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 64    
	               16 Bit    Registers := 130   
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 130   
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	  26 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  18 Input     16 Bit        Muxes := 66    
	  18 Input     10 Bit        Muxes := 1     
	  18 Input      8 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 3     
	  18 Input      5 Bit        Muxes := 1     
	  18 Input      2 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
	  18 Input      1 Bit        Muxes := 139   
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 273   
	   3 Input      1 Bit        Muxes := 154   
	   8 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 1     
Module adc_fft_fsmV3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 5     
+---Registers : 
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 4     
	                9 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 4     
	   3 Input     13 Bit        Muxes := 1     
	   4 Input     13 Bit        Muxes := 1     
	  12 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 3     
	  11 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 2     
Module vga_controller_640_60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module vga_display_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 6     
	                1 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 2     
+---Muxes : 
	   4 Input    639 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 45    
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     29 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 2     
	   2 Input     27 Bit        Muxes := 2     
	   2 Input     26 Bit        Muxes := 2     
	   2 Input     25 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input     22 Bit        Muxes := 2     
	   2 Input     21 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 3     
	   2 Input     19 Bit        Muxes := 3     
	   2 Input     18 Bit        Muxes := 3     
	   2 Input     17 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     15 Bit        Muxes := 3     
	   2 Input     14 Bit        Muxes := 3     
	   2 Input     13 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 3     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module vga_top 
Detailed RTL Component Info : 
Module CDiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 4     
+---Registers : 
	               10 Bit    Registers := 4     
	                1 Bit    Registers := 1     
Module Hex2SSeg 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      8 Bit        Muxes := 1     
Module HexDigs2SSeg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Workers Ready, Starting Parallel Section  : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1239.090 ; gain = 548.656
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design top_level has unconnected port din[15]
WARNING: [Synth 8-3331] design top_level has unconnected port din[14]
WARNING: [Synth 8-3331] design top_level has unconnected port din[13]
WARNING: [Synth 8-3331] design top_level has unconnected port din[12]
WARNING: [Synth 8-3331] design top_level has unconnected port din[11]
WARNING: [Synth 8-3331] design top_level has unconnected port din[10]
WARNING: [Synth 8-3331] design top_level has unconnected port din[9]
WARNING: [Synth 8-3331] design top_level has unconnected port din[8]
WARNING: [Synth 8-3331] design top_level has unconnected port din[7]
WARNING: [Synth 8-3331] design top_level has unconnected port din[6]
WARNING: [Synth 8-3331] design top_level has unconnected port din[5]
WARNING: [Synth 8-3331] design top_level has unconnected port din[4]
WARNING: [Synth 8-3331] design top_level has unconnected port din[3]
WARNING: [Synth 8-3331] design top_level has unconnected port din[2]
WARNING: [Synth 8-3331] design top_level has unconnected port din[1]
WARNING: [Synth 8-3331] design top_level has unconnected port din[0]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1239.090 ; gain = 548.656
---------------------------------------------------------------------------------
Finished Parallel Reinfer  : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1239.090 ; gain = 548.656
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disp_draw_inst/i_278/\FSM_onehot_s_curr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_fsm/ram1_rst_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_fsm/\fft_config_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fft_fsm/m_axis_data_tready_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_fsm/\s_axis_config_tdata_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (vga_comp/vga_disp/\blueVal_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_comp/vga_disp/\curBarH_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (decoder/\cathodes_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_fsm/\s_axis_config_tdata_reg[7] )
WARNING: [Synth 8-3332] Sequential element (\FSM_onehot_s_curr_reg[0] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[63][0] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[62][0] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[61][0] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[60][0] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[59][0] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[58][0] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[57][0] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[56][0] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[55][0] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[54][0] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[53][0] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[52][0] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[51][0] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[50][0] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[49][0] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[48][0] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[47][0] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[46][0] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[45][0] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[44][0] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[43][0] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[42][0] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[41][0] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[40][0] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[39][0] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[38][0] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[37][0] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[36][0] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[35][0] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[34][0] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[33][0] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[32][0] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[31][0] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[30][0] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[29][0] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[28][0] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[27][0] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[26][0] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[25][0] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[24][0] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[23][0] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[22][0] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[21][0] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[20][0] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[19][0] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[18][0] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[17][0] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[16][0] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[15][0] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[14][0] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[13][0] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[12][0] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[11][0] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[10][0] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[9][0] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[8][0] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[7][0] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[6][0] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[5][0] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[4][0] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[3][0] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[2][0] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[1][0] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[0][0] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[63][2] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[62][2] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[61][2] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[60][2] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[59][2] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[58][2] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[57][2] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[56][2] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[55][2] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[54][2] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[53][2] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[52][2] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[51][2] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[50][2] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[49][2] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[48][2] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[47][2] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[46][2] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[45][2] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[44][2] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[43][2] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[42][2] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[41][2] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[40][2] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[39][2] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[38][2] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[37][2] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[36][2] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[35][2] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[34][2] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[33][2] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[32][2] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[31][2] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[30][2] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\barHeightsWrk_reg[29][2] ) is unused and will be removed from module disp_draw.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1239.090 ; gain = 548.656
---------------------------------------------------------------------------------
Finished Parallel Area Opt  : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1239.090 ; gain = 548.656
Finished Parallel Section  : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1239.090 ; gain = 548.656
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'clk'
INFO: Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1253.098 ; gain = 562.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:00:53 . Memory (MB): peak = 1261.094 ; gain = 570.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 1302.680 ; gain = 612.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 1302.680 ; gain = 612.246
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 1302.680 ; gain = 612.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:00 ; elapsed = 00:01:00 . Memory (MB): peak = 1302.680 ; gain = 612.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register:
+------------+------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                 | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top_level   | disp_draw_inst/mag_inst/barNumOut_reg[5] | 12     | 6     | NO           | NO                 | YES               | 6      | 0       | 
|top_level   | disp_draw_inst/mag_inst/inValidPipe3_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------+----------+
|      |BlackBox name      |Instances |
+------+-------------------+----------+
|1     |xfft_0             |         1|
|2     |blk_mem_gen_0      |         1|
|3     |blk_mem_gen_1      |         1|
|4     |clk_wiz_0          |         1|
|5     |vio_0              |         1|
|6     |c_counter_binary_0 |         1|
|7     |mult_gen_0         |         2|
|8     |c_addsub_0         |         1|
|9     |cordic_0           |         1|
|10    |clk_wiz_vga        |         1|
+------+-------------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |blk_mem_gen_0      |     1|
|2     |blk_mem_gen_1      |     1|
|3     |c_addsub_0_bbox    |     1|
|4     |c_counter_binary_0 |     1|
|5     |clk_wiz_0          |     1|
|6     |clk_wiz_vga_bbox   |     1|
|7     |cordic_0_bbox      |     1|
|8     |mult_gen_0_bbox    |     1|
|9     |mult_gen_0_bbox_0  |     1|
|10    |vio_0              |     1|
|11    |xfft_0             |     1|
|12    |BUFG               |     1|
|13    |CARRY4             |   200|
|14    |LUT1               |    62|
|15    |LUT2               |    86|
|16    |LUT3               |  1602|
|17    |LUT4               |   503|
|18    |LUT5               |   242|
|19    |LUT6               |   685|
|20    |MUXF7              |   147|
|21    |MUXF8              |    69|
|22    |RAMB18E1_2         |     1|
|23    |RAMB18E1_3         |     1|
|24    |SRL16E             |     7|
|25    |FDCE               |    47|
|26    |FDPE               |     1|
|27    |FDRE               |  3909|
|28    |FDSE               |    18|
|29    |IBUF               |    17|
|30    |OBUF               |    47|
+------+-------------------+------+

Report Instance Areas: 
+------+-----------------+----------------------+------+
|      |Instance         |Module                |Cells |
+------+-----------------+----------------------+------+
|1     |top              |                      |  7899|
|2     |  decoder        |HexDigs2SSeg          |    26|
|3     |  disp_draw_inst |disp_draw             |  7013|
|4     |    avg_inst     |averager              |   719|
|5     |    mag_inst     |magnitude             |   236|
|6     |  divide         |CDiv                  |   109|
|7     |  fft_fsm        |adc_fft_fsmV3         |   229|
|8     |  vga_comp       |vga_top               |   188|
|9     |    vga_cont     |vga_controller_640_60 |    63|
|10    |    vga_disp     |vga_display_gen       |   124|
+------+-----------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:00 ; elapsed = 00:01:01 . Memory (MB): peak = 1302.680 ; gain = 612.246
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 568 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:01:00 ; elapsed = 00:01:01 . Memory (MB): peak = 1302.680 ; gain = 612.246
INFO: [Netlist 29-17] Analyzing 219 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
63 Infos, 136 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:01 ; elapsed = 00:01:02 . Memory (MB): peak = 1302.684 ; gain = 498.121
# write_checkpoint top_level.dcp
# report_utilization -file top_level_utilization_synth.rpt -pb top_level_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.20 . Memory (MB): peak = 1302.684 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Apr 21 09:23:49 2015...
