// Seed: 2517390920
module module_0 (
    input uwire id_0,
    output tri0 id_1,
    input wor id_2,
    input wor id_3,
    output supply1 id_4,
    input wor id_5,
    input wor id_6,
    input wire id_7
    , id_32,
    input wand id_8,
    input wand id_9,
    output supply0 id_10
    , id_33,
    input tri1 id_11,
    input wor id_12,
    input wor id_13,
    output uwire id_14,
    output supply0 id_15,
    input supply1 id_16,
    input tri id_17,
    input wor id_18,
    input wor id_19,
    output tri1 id_20,
    output tri1 id_21,
    input wand id_22,
    output uwire id_23,
    input tri1 id_24,
    output wor id_25,
    input tri0 id_26,
    output supply1 id_27,
    input tri id_28,
    output tri id_29,
    input supply1 id_30
);
  wire id_34, id_35;
  initial id_10 = 1;
endmodule
module module_1 (
    input uwire id_0,
    input tri id_1,
    input supply1 id_2,
    input tri0 id_3,
    inout wire id_4,
    input tri1 id_5,
    input uwire id_6,
    input tri1 id_7,
    input supply1 id_8,
    input wand id_9,
    input uwire id_10,
    input uwire id_11,
    input wire id_12,
    input wand id_13,
    input tri id_14,
    input uwire id_15,
    output uwire id_16,
    input tri1 id_17,
    input supply0 id_18,
    input wire id_19
);
  assign id_16 = 1;
  module_0(
      id_2,
      id_16,
      id_2,
      id_4,
      id_4,
      id_6,
      id_6,
      id_9,
      id_2,
      id_9,
      id_16,
      id_5,
      id_10,
      id_18,
      id_16,
      id_4,
      id_2,
      id_6,
      id_10,
      id_14,
      id_16,
      id_16,
      id_6,
      id_16,
      id_2,
      id_4,
      id_0,
      id_4,
      id_2,
      id_4,
      id_15
  );
endmodule
