

================================================================
== Vitis HLS Report for 'xFGradientX3x3_0_0_s'
================================================================
* Date:           Mon Nov  2 14:21:19 2020

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        edge_detector
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 3.138 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.13>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%b2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %b2" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:58]   --->   Operation 2 'read' 'b2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%b0_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %b0" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:58]   --->   Operation 3 'read' 'b0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%m2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %m2" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:58]   --->   Operation 4 'read' 'm2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%m0_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %m0" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:58]   --->   Operation 5 'read' 'm0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%t2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %t2" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:58]   --->   Operation 6 'read' 't2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%t0_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %t0" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:58]   --->   Operation 7 'read' 't0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%M00 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %m0_read, i1" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:58]   --->   Operation 8 'bitconcatenate' 'M00' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i9 %M00" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:58]   --->   Operation 9 'zext' 'zext_ln58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%M01 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %m2_read, i1" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:59]   --->   Operation 10 'bitconcatenate' 'M01' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i9 %M01" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:59]   --->   Operation 11 'zext' 'zext_ln59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i8 %t2_read"   --->   Operation 12 'zext' 'zext_ln215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln215_4 = zext i8 %b2_read"   --->   Operation 13 'zext' 'zext_ln215_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.90ns)   --->   "%ret_V = add i9 %zext_ln215, i9 %zext_ln215_4"   --->   Operation 14 'add' 'ret_V' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i9 %ret_V" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:60]   --->   Operation 15 'zext' 'zext_ln60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln215_5 = zext i8 %t0_read"   --->   Operation 16 'zext' 'zext_ln215_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln215_6 = zext i8 %b0_read"   --->   Operation 17 'zext' 'zext_ln215_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.90ns)   --->   "%ret_V_2 = add i9 %zext_ln215_5, i9 %zext_ln215_6"   --->   Operation 18 'add' 'ret_V_2' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i9 %ret_V_2" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:61]   --->   Operation 19 'zext' 'zext_ln61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.92ns)   --->   "%out_pix_7 = sub i10 %zext_ln59, i10 %zext_ln58" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:64]   --->   Operation 20 'sub' 'out_pix_7' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln65 = sext i10 %out_pix_7" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:65]   --->   Operation 21 'sext' 'sext_ln65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%out_pix_8 = add i11 %zext_ln60, i11 %sext_ln65" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:65]   --->   Operation 22 'add' 'out_pix_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 23 [1/1] (1.07ns) (root node of TernaryAdder)   --->   "%out_pix = sub i11 %out_pix_8, i11 %zext_ln61" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:66]   --->   Operation 23 'sub' 'out_pix' <Predicate = true> <Delay = 1.07> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node select_ln71_1)   --->   "%trunc_ln302 = trunc i11 %out_pix"   --->   Operation 24 'trunc' 'trunc_ln302' <Predicate = (!or_ln71)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %out_pix, i32" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:71]   --->   Operation 25 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i3 @_ssdm_op_PartSelect.i3.i11.i32.i32, i11 %out_pix, i32, i32" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:73]   --->   Operation 26 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.69ns)   --->   "%icmp_ln73 = icmp_sgt  i3 %tmp_2, i3" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:73]   --->   Operation 27 'icmp' 'icmp_ln73' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node select_ln71_1)   --->   "%xor_ln71 = xor i1 %tmp, i1" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:71]   --->   Operation 28 'xor' 'xor_ln71' <Predicate = (or_ln71)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node select_ln71_1)   --->   "%select_ln71 = select i1 %xor_ln71, i8, i8" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:71]   --->   Operation 29 'select' 'select_ln71' <Predicate = (or_ln71)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node select_ln71_1)   --->   "%or_ln71 = or i1 %tmp, i1 %icmp_ln73" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:71]   --->   Operation 30 'or' 'or_ln71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln71_1 = select i1 %or_ln71, i8 %select_ln71, i8 %trunc_ln302" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:71]   --->   Operation 31 'select' 'select_ln71_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%ret_ln78 = ret i8 %select_ln71_1" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:78]   --->   Operation 32 'ret' 'ret_ln78' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.14ns
The critical path consists of the following:
	wire read on port 'm2' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:58) [9]  (0 ns)
	'sub' operation ('out_pix_7', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:64) [25]  (0.921 ns)
	'add' operation ('out_pix_8', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:65) [27]  (0 ns)
	'sub' operation ('out_pix', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:66) [28]  (1.07 ns)
	'icmp' operation ('icmp_ln73', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:73) [32]  (0.698 ns)
	'or' operation ('or_ln71', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:71) [35]  (0 ns)
	'select' operation ('select_ln71_1', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:71) [36]  (0.445 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
