
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03M-SP1
Install: C:\Microsemi\Libero_SoC_v12.6\SynplifyPro
OS: Windows 6.2

Hostname: ECEN5863

Implementation : synthesis

# Written on Sun Oct 29 13:48:15 2023

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "C:\Microsemi_Prj\Project2\P2M3\P2M3\designer\CounterChain\synthesis.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                Requested     Requested     Clock        Clock                   Clock
Level     Clock                Frequency     Period        Type         Group                   Load 
-----------------------------------------------------------------------------------------------------
0 -       CounterChain|clk     100.0 MHz     10.000        inferred     Inferred_clkgroup_0     1598 
=====================================================================================================


Clock Load Summary
******************

                     Clock     Source        Clock Pin                                   Non-clock Pin     Non-clock Pin
Clock                Load      Pin           Seq Example                                 Seq Example       Comb Example 
------------------------------------------------------------------------------------------------------------------------
CounterChain|clk     1598      clk(port)     genCounters\[0\]\.counters\[0\][15:0].C     -                 -            
========================================================================================================================
