|ALU_test
A[0] => alu:Atest.B[0]
A[1] => alu:Atest.B[1]
A[2] => alu:Atest.B[2]
A[3] => alu:Atest.B[3]
A[4] => alu:Atest.B[4]
A[5] => alu:Atest.B[5]
A[6] => alu:Atest.B[6]
A[7] => alu:Atest.B[7]
B[0] => alu:Atest.Bus1[0]
B[1] => alu:Atest.Bus1[1]
B[2] => alu:Atest.Bus1[2]
B[3] => alu:Atest.Bus1[3]
B[4] => alu:Atest.Bus1[4]
B[5] => alu:Atest.Bus1[5]
B[6] => alu:Atest.Bus1[6]
B[7] => alu:Atest.Bus1[7]
ALU_Sel[0] => alu:Atest.ALU_Sel[0]
ALU_Sel[1] => alu:Atest.ALU_Sel[1]
ALU_Sel[2] => alu:Atest.ALU_Sel[2]
NZVC[0] <= alu:Atest.NZVC[0]
NZVC[1] <= alu:Atest.NZVC[1]
NZVC[2] <= alu:Atest.NZVC[2]
NZVC[3] <= alu:Atest.NZVC[3]
HEX0[0] <= deco7segV3:out0.HEX[0]
HEX0[1] <= deco7segV3:out0.HEX[1]
HEX0[2] <= deco7segV3:out0.HEX[2]
HEX0[3] <= deco7segV3:out0.HEX[3]
HEX0[4] <= deco7segV3:out0.HEX[4]
HEX0[5] <= deco7segV3:out0.HEX[5]
HEX0[6] <= deco7segV3:out0.HEX[6]
HEX1[0] <= deco7segV3:out1.HEX[0]
HEX1[1] <= deco7segV3:out1.HEX[1]
HEX1[2] <= deco7segV3:out1.HEX[2]
HEX1[3] <= deco7segV3:out1.HEX[3]
HEX1[4] <= deco7segV3:out1.HEX[4]
HEX1[5] <= deco7segV3:out1.HEX[5]
HEX1[6] <= deco7segV3:out1.HEX[6]


|ALU_test|alu:Atest
B[0] => Add0.IN8
B[0] => LessThan0.IN8
B[0] => LessThan1.IN8
B[0] => Add1.IN16
B[1] => Add0.IN7
B[1] => LessThan0.IN7
B[1] => LessThan1.IN7
B[1] => Add1.IN15
B[2] => Add0.IN6
B[2] => LessThan0.IN6
B[2] => LessThan1.IN6
B[2] => Add1.IN14
B[3] => Add0.IN5
B[3] => LessThan0.IN5
B[3] => LessThan1.IN5
B[3] => Add1.IN13
B[4] => Add0.IN4
B[4] => LessThan0.IN4
B[4] => LessThan1.IN4
B[4] => Add1.IN12
B[5] => Add0.IN3
B[5] => LessThan0.IN3
B[5] => LessThan1.IN3
B[5] => Add1.IN11
B[6] => Add0.IN2
B[6] => LessThan0.IN2
B[6] => LessThan1.IN2
B[6] => Add1.IN10
B[7] => Add0.IN1
B[7] => LessThan0.IN1
B[7] => alu_PROCESS.IN0
B[7] => LessThan1.IN1
B[7] => Add1.IN9
B[7] => alu_PROCESS.IN0
B[7] => alu_PROCESS.IN0
B[7] => alu_PROCESS.IN0
Bus1[0] => Add0.IN16
Bus1[0] => LessThan0.IN16
Bus1[0] => LessThan1.IN16
Bus1[0] => Add1.IN8
Bus1[1] => Add0.IN15
Bus1[1] => LessThan0.IN15
Bus1[1] => LessThan1.IN15
Bus1[1] => Add1.IN7
Bus1[2] => Add0.IN14
Bus1[2] => LessThan0.IN14
Bus1[2] => LessThan1.IN14
Bus1[2] => Add1.IN6
Bus1[3] => Add0.IN13
Bus1[3] => LessThan0.IN13
Bus1[3] => LessThan1.IN13
Bus1[3] => Add1.IN5
Bus1[4] => Add0.IN12
Bus1[4] => LessThan0.IN12
Bus1[4] => LessThan1.IN12
Bus1[4] => Add1.IN4
Bus1[5] => Add0.IN11
Bus1[5] => LessThan0.IN11
Bus1[5] => LessThan1.IN11
Bus1[5] => Add1.IN3
Bus1[6] => Add0.IN10
Bus1[6] => LessThan0.IN10
Bus1[6] => LessThan1.IN10
Bus1[6] => Add1.IN2
Bus1[7] => Add0.IN9
Bus1[7] => LessThan0.IN9
Bus1[7] => alu_PROCESS.IN1
Bus1[7] => LessThan1.IN9
Bus1[7] => alu_PROCESS.IN1
Bus1[7] => Add1.IN1
Bus1[7] => alu_PROCESS.IN1
Bus1[7] => alu_PROCESS.IN1
ALU_Sel[0] => Equal0.IN2
ALU_Sel[0] => Equal2.IN2
ALU_Sel[1] => Equal0.IN1
ALU_Sel[1] => Equal2.IN1
ALU_Sel[2] => Equal0.IN0
ALU_Sel[2] => Equal2.IN0
ALU_Result[0] <= ALU_Result[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[1] <= ALU_Result[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[2] <= ALU_Result[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[3] <= ALU_Result[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[4] <= ALU_Result[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[5] <= ALU_Result[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[6] <= ALU_Result[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[7] <= ALU_Result[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
NZVC[0] <= NZVC[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
NZVC[1] <= NZVC[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
NZVC[2] <= NZVC[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
NZVC[3] <= NZVC[3]$latch.DB_MAX_OUTPUT_PORT_TYPE


|ALU_test|deco7segV3:out0
SW[0] => Mux0.IN19
SW[0] => Mux1.IN19
SW[0] => Mux2.IN19
SW[0] => Mux3.IN19
SW[0] => Mux4.IN19
SW[0] => Mux5.IN19
SW[0] => Mux6.IN19
SW[1] => Mux0.IN18
SW[1] => Mux1.IN18
SW[1] => Mux2.IN18
SW[1] => Mux3.IN18
SW[1] => Mux4.IN18
SW[1] => Mux5.IN18
SW[1] => Mux6.IN18
SW[2] => Mux0.IN17
SW[2] => Mux1.IN17
SW[2] => Mux2.IN17
SW[2] => Mux3.IN17
SW[2] => Mux4.IN17
SW[2] => Mux5.IN17
SW[2] => Mux6.IN17
SW[3] => Mux0.IN16
SW[3] => Mux1.IN16
SW[3] => Mux2.IN16
SW[3] => Mux3.IN16
SW[3] => Mux4.IN16
SW[3] => Mux5.IN16
SW[3] => Mux6.IN16
HEX[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
HEX[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
HEX[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
HEX[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
HEX[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
HEX[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
HEX[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|ALU_test|deco7segV3:out1
SW[0] => Mux0.IN19
SW[0] => Mux1.IN19
SW[0] => Mux2.IN19
SW[0] => Mux3.IN19
SW[0] => Mux4.IN19
SW[0] => Mux5.IN19
SW[0] => Mux6.IN19
SW[1] => Mux0.IN18
SW[1] => Mux1.IN18
SW[1] => Mux2.IN18
SW[1] => Mux3.IN18
SW[1] => Mux4.IN18
SW[1] => Mux5.IN18
SW[1] => Mux6.IN18
SW[2] => Mux0.IN17
SW[2] => Mux1.IN17
SW[2] => Mux2.IN17
SW[2] => Mux3.IN17
SW[2] => Mux4.IN17
SW[2] => Mux5.IN17
SW[2] => Mux6.IN17
SW[3] => Mux0.IN16
SW[3] => Mux1.IN16
SW[3] => Mux2.IN16
SW[3] => Mux3.IN16
SW[3] => Mux4.IN16
SW[3] => Mux5.IN16
SW[3] => Mux6.IN16
HEX[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
HEX[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
HEX[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
HEX[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
HEX[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
HEX[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
HEX[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


