<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>gem5: arch/arm/insts/macromem.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.7.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
    </ul>
  </div>
<div class="header">
  <div class="headertitle">
<h1>arch/arm/insts/macromem.hh</h1>  </div>
</div>
<div class="contents">
<a href="macromem_8hh.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2010 ARM Limited</span>
<a name="l00003"></a>00003 <span class="comment"> * All rights reserved</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> * The license below extends only to copyright in the software and shall</span>
<a name="l00006"></a>00006 <span class="comment"> * not be construed as granting a license to any other intellectual</span>
<a name="l00007"></a>00007 <span class="comment"> * property including but not limited to intellectual property relating</span>
<a name="l00008"></a>00008 <span class="comment"> * to a hardware implementation of the functionality of the software</span>
<a name="l00009"></a>00009 <span class="comment"> * licensed hereunder.  You may use the software subject to the license</span>
<a name="l00010"></a>00010 <span class="comment"> * terms below provided that you ensure that this notice is replicated</span>
<a name="l00011"></a>00011 <span class="comment"> * unmodified and in its entirety in all distributions of the software,</span>
<a name="l00012"></a>00012 <span class="comment"> * modified or unmodified, in source code or in binary form.</span>
<a name="l00013"></a>00013 <span class="comment"> *</span>
<a name="l00014"></a>00014 <span class="comment"> * Copyright (c) 2007-2008 The Florida State University</span>
<a name="l00015"></a>00015 <span class="comment"> * All rights reserved.</span>
<a name="l00016"></a>00016 <span class="comment"> *</span>
<a name="l00017"></a>00017 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00018"></a>00018 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00019"></a>00019 <span class="comment"> * met: redistributions of source code must retain the above copyright</span>
<a name="l00020"></a>00020 <span class="comment"> * notice, this list of conditions and the following disclaimer;</span>
<a name="l00021"></a>00021 <span class="comment"> * redistributions in binary form must reproduce the above copyright</span>
<a name="l00022"></a>00022 <span class="comment"> * notice, this list of conditions and the following disclaimer in the</span>
<a name="l00023"></a>00023 <span class="comment"> * documentation and/or other materials provided with the distribution;</span>
<a name="l00024"></a>00024 <span class="comment"> * neither the name of the copyright holders nor the names of its</span>
<a name="l00025"></a>00025 <span class="comment"> * contributors may be used to endorse or promote products derived from</span>
<a name="l00026"></a>00026 <span class="comment"> * this software without specific prior written permission.</span>
<a name="l00027"></a>00027 <span class="comment"> *</span>
<a name="l00028"></a>00028 <span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span>
<a name="l00029"></a>00029 <span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span>
<a name="l00030"></a>00030 <span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span>
<a name="l00031"></a>00031 <span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span>
<a name="l00032"></a>00032 <span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span>
<a name="l00033"></a>00033 <span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span>
<a name="l00034"></a>00034 <span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span>
<a name="l00035"></a>00035 <span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span>
<a name="l00036"></a>00036 <span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span>
<a name="l00037"></a>00037 <span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span>
<a name="l00038"></a>00038 <span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span>
<a name="l00039"></a>00039 <span class="comment"> *</span>
<a name="l00040"></a>00040 <span class="comment"> * Authors: Stephen Hines</span>
<a name="l00041"></a>00041 <span class="comment"> */</span>
<a name="l00042"></a>00042 <span class="preprocessor">#ifndef __ARCH_ARM_MACROMEM_HH__</span>
<a name="l00043"></a>00043 <span class="preprocessor"></span><span class="preprocessor">#define __ARCH_ARM_MACROMEM_HH__</span>
<a name="l00044"></a>00044 <span class="preprocessor"></span>
<a name="l00045"></a>00045 <span class="preprocessor">#include &quot;<a class="code" href="pred__inst_8hh.html">arch/arm/insts/pred_inst.hh</a>&quot;</span>
<a name="l00046"></a>00046 <span class="preprocessor">#include &quot;<a class="code" href="arch_2arm_2tlb_8hh.html">arch/arm/tlb.hh</a>&quot;</span>
<a name="l00047"></a>00047 
<a name="l00048"></a>00048 <span class="keyword">namespace </span>ArmISA
<a name="l00049"></a>00049 {
<a name="l00050"></a>00050 
<a name="l00051"></a>00051 <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span>
<a name="l00052"></a><a class="code" href="namespaceArmISA.html#a294787b82a4a15394e65702f8e8cde80">00052</a> <a class="code" href="namespaceArmISA.html#a294787b82a4a15394e65702f8e8cde80">number_of_ones</a>(int32_t <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)
<a name="l00053"></a>00053 {
<a name="l00054"></a>00054     <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> ones = 0;
<a name="l00055"></a>00055     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; 32; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++ )
<a name="l00056"></a>00056     {
<a name="l00057"></a>00057         <span class="keywordflow">if</span> ( val &amp; (1&lt;&lt;<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) )
<a name="l00058"></a>00058             ones++;
<a name="l00059"></a>00059     }
<a name="l00060"></a>00060     <span class="keywordflow">return</span> ones;
<a name="l00061"></a>00061 }
<a name="l00062"></a>00062 
<a name="l00066"></a><a class="code" href="classArmISA_1_1MicroOp.html">00066</a> <span class="keyword">class </span><a class="code" href="classArmISA_1_1MicroOp.html" title="Base class for Memory microops.">MicroOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1PredOp.html" title="Base class for predicated integer operations.">PredOp</a>
<a name="l00067"></a>00067 {
<a name="l00068"></a>00068   <span class="keyword">protected</span>:
<a name="l00069"></a><a class="code" href="classArmISA_1_1MicroOp.html#abefe7ceb04c57e03ff54cbaa2142c349">00069</a>     <a class="code" href="classArmISA_1_1MicroOp.html#abefe7ceb04c57e03ff54cbaa2142c349">MicroOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3" title="Binary extended machine instruction type.">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761" title="The binary machine instruction.">machInst</a>, OpClass __opClass)
<a name="l00070"></a>00070             : <a class="code" href="classArmISA_1_1PredOp.html" title="Base class for predicated integer operations.">PredOp</a>(mnem, machInst, __opClass)
<a name="l00071"></a>00071     {
<a name="l00072"></a>00072     }
<a name="l00073"></a>00073 
<a name="l00074"></a>00074   <span class="keyword">public</span>:
<a name="l00075"></a>00075     <span class="keywordtype">void</span>
<a name="l00076"></a><a class="code" href="classArmISA_1_1MicroOp.html#aa5d283f36f8b81c994c953a932d590b9">00076</a>     <a class="code" href="classArmISA_1_1MicroOp.html#aa5d283f36f8b81c994c953a932d590b9">advancePC</a>(<a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">PCState</a> &amp;pcState)<span class="keyword"> const</span>
<a name="l00077"></a>00077 <span class="keyword">    </span>{
<a name="l00078"></a>00078         <span class="keywordflow">if</span> (<a class="code" href="classStaticInst.html#a39947c205664d67c0a2e1756000170cd" title="Flag values for this instruction.">flags</a>[<a class="code" href="classStaticInst.html#aececbc2d84a83e3ad32edb44619efa2ea74f506a60b0c0ba054c5b231ce27c945" title="This microop ends a microop sequence.">IsLastMicroop</a>]) {
<a name="l00079"></a>00079             pcState.uEnd();
<a name="l00080"></a>00080         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classStaticInst.html#a39947c205664d67c0a2e1756000170cd" title="Flag values for this instruction.">flags</a>[<a class="code" href="classStaticInst.html#aececbc2d84a83e3ad32edb44619efa2ea6e10d5773aab5861511c47c61c8dcc63" title="Is a microop.">IsMicroop</a>]) {
<a name="l00081"></a>00081             pcState.uAdvance();
<a name="l00082"></a>00082         } <span class="keywordflow">else</span> {
<a name="l00083"></a>00083             pcState.advance();
<a name="l00084"></a>00084         }
<a name="l00085"></a>00085     }
<a name="l00086"></a>00086 };
<a name="l00087"></a>00087 
<a name="l00091"></a><a class="code" href="classArmISA_1_1MicroNeonMemOp.html">00091</a> <span class="keyword">class </span><a class="code" href="classArmISA_1_1MicroNeonMemOp.html" title="Microops for Neon loads/stores.">MicroNeonMemOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1MicroOp.html" title="Base class for Memory microops.">MicroOp</a>
<a name="l00092"></a>00092 {
<a name="l00093"></a>00093   <span class="keyword">protected</span>:
<a name="l00094"></a><a class="code" href="classArmISA_1_1MicroNeonMemOp.html#a32339c9f8fcab5fb50421a8f85463e64">00094</a>     <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> <a class="code" href="classArmISA_1_1MicroNeonMemOp.html#a2f768884913eb9c45473c6368ff9e310">dest</a>, <a class="code" href="classArmISA_1_1MicroNeonMemOp.html#a32339c9f8fcab5fb50421a8f85463e64">ura</a>;
<a name="l00095"></a><a class="code" href="classArmISA_1_1MicroNeonMemOp.html#ad2b859d30230fa9e65eb0fb03986fd40">00095</a>     <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="classArmISA_1_1MicroNeonMemOp.html#ad2b859d30230fa9e65eb0fb03986fd40">imm</a>;
<a name="l00096"></a><a class="code" href="classArmISA_1_1MicroNeonMemOp.html#ada5d7d992f44541c0b0571a8074934d8">00096</a>     <span class="keywordtype">unsigned</span> <a class="code" href="classArmISA_1_1MicroNeonMemOp.html#ada5d7d992f44541c0b0571a8074934d8">memAccessFlags</a>;
<a name="l00097"></a>00097 
<a name="l00098"></a><a class="code" href="classArmISA_1_1MicroNeonMemOp.html#a2dff894b1b583939e0a1a227581a5726">00098</a>     <a class="code" href="classArmISA_1_1MicroNeonMemOp.html#a2dff894b1b583939e0a1a227581a5726">MicroNeonMemOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3" title="Binary extended machine instruction type.">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761" title="The binary machine instruction.">machInst</a>, OpClass __opClass,
<a name="l00099"></a>00099                    <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> _dest, <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> _ura, <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> _imm)
<a name="l00100"></a>00100             : <a class="code" href="classArmISA_1_1MicroOp.html" title="Base class for Memory microops.">MicroOp</a>(mnem, machInst, __opClass),
<a name="l00101"></a>00101               <a class="code" href="classArmISA_1_1MicroNeonMemOp.html#a2f768884913eb9c45473c6368ff9e310">dest</a>(_dest), <a class="code" href="classArmISA_1_1MicroNeonMemOp.html#a32339c9f8fcab5fb50421a8f85463e64">ura</a>(_ura), <a class="code" href="classArmISA_1_1MicroNeonMemOp.html#ad2b859d30230fa9e65eb0fb03986fd40">imm</a>(_imm),
<a name="l00102"></a>00102               <a class="code" href="classArmISA_1_1MicroNeonMemOp.html#ada5d7d992f44541c0b0571a8074934d8">memAccessFlags</a>(<a class="code" href="classArmISA_1_1TLB.html">TLB</a>::MustBeOne)
<a name="l00103"></a>00103     {
<a name="l00104"></a>00104     }
<a name="l00105"></a>00105 };
<a name="l00106"></a>00106 
<a name="l00110"></a><a class="code" href="classArmISA_1_1MicroNeonMixOp.html">00110</a> <span class="keyword">class </span><a class="code" href="classArmISA_1_1MicroNeonMixOp.html" title="Microops for Neon load/store (de)interleaving.">MicroNeonMixOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1MicroOp.html" title="Base class for Memory microops.">MicroOp</a>
<a name="l00111"></a>00111 {
<a name="l00112"></a>00112   <span class="keyword">protected</span>:
<a name="l00113"></a><a class="code" href="classArmISA_1_1MicroNeonMixOp.html#a8a46f2db88948cd58865cc1d091a41b3">00113</a>     <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> <a class="code" href="classArmISA_1_1MicroNeonMixOp.html#ad1f011d397954d3c20f27e0ef8ceca4d">dest</a>, <a class="code" href="classArmISA_1_1MicroNeonMixOp.html#a8a46f2db88948cd58865cc1d091a41b3">op1</a>;
<a name="l00114"></a><a class="code" href="classArmISA_1_1MicroNeonMixOp.html#a541332dee3c8bf183680ad03277d3c18">00114</a>     <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="classArmISA_1_1MicroNeonMixOp.html#a541332dee3c8bf183680ad03277d3c18">step</a>;
<a name="l00115"></a>00115 
<a name="l00116"></a><a class="code" href="classArmISA_1_1MicroNeonMixOp.html#a1d964de2c869173af3a58c2bf4858d70">00116</a>     <a class="code" href="classArmISA_1_1MicroNeonMixOp.html#a1d964de2c869173af3a58c2bf4858d70">MicroNeonMixOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3" title="Binary extended machine instruction type.">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761" title="The binary machine instruction.">machInst</a>, OpClass __opClass,
<a name="l00117"></a>00117                    <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> _dest, <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> _op1, <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> _step)
<a name="l00118"></a>00118             : <a class="code" href="classArmISA_1_1MicroOp.html" title="Base class for Memory microops.">MicroOp</a>(mnem, machInst, __opClass),
<a name="l00119"></a>00119               <a class="code" href="classArmISA_1_1MicroNeonMixOp.html#ad1f011d397954d3c20f27e0ef8ceca4d">dest</a>(_dest), <a class="code" href="classArmISA_1_1MicroNeonMixOp.html#a8a46f2db88948cd58865cc1d091a41b3">op1</a>(_op1), <a class="code" href="classArmISA_1_1MicroNeonMixOp.html#a541332dee3c8bf183680ad03277d3c18">step</a>(_step)
<a name="l00120"></a>00120     {
<a name="l00121"></a>00121     }
<a name="l00122"></a>00122 };
<a name="l00123"></a>00123 
<a name="l00124"></a><a class="code" href="classArmISA_1_1MicroNeonMixLaneOp.html">00124</a> <span class="keyword">class </span><a class="code" href="classArmISA_1_1MicroNeonMixLaneOp.html">MicroNeonMixLaneOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1MicroNeonMixOp.html" title="Microops for Neon load/store (de)interleaving.">MicroNeonMixOp</a>
<a name="l00125"></a>00125 {
<a name="l00126"></a>00126   <span class="keyword">protected</span>:
<a name="l00127"></a><a class="code" href="classArmISA_1_1MicroNeonMixLaneOp.html#ac873d1fda473262ef63a95df129d125b">00127</a>     <span class="keywordtype">unsigned</span> <a class="code" href="classArmISA_1_1MicroNeonMixLaneOp.html#ac873d1fda473262ef63a95df129d125b">lane</a>;
<a name="l00128"></a>00128 
<a name="l00129"></a><a class="code" href="classArmISA_1_1MicroNeonMixLaneOp.html#a1d4ae451285bf90b87763d38fa07f67c">00129</a>     <a class="code" href="classArmISA_1_1MicroNeonMixLaneOp.html#a1d4ae451285bf90b87763d38fa07f67c">MicroNeonMixLaneOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3" title="Binary extended machine instruction type.">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761" title="The binary machine instruction.">machInst</a>,
<a name="l00130"></a>00130                        OpClass __opClass, <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> _dest, <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> _op1,
<a name="l00131"></a>00131                        <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> _step, <span class="keywordtype">unsigned</span> _lane)
<a name="l00132"></a>00132             : <a class="code" href="classArmISA_1_1MicroNeonMixOp.html" title="Microops for Neon load/store (de)interleaving.">MicroNeonMixOp</a>(mnem, machInst, __opClass, _dest, _op1, _step),
<a name="l00133"></a>00133               <a class="code" href="classArmISA_1_1MicroNeonMixLaneOp.html#ac873d1fda473262ef63a95df129d125b">lane</a>(_lane)
<a name="l00134"></a>00134     {
<a name="l00135"></a>00135     }
<a name="l00136"></a>00136 };
<a name="l00137"></a>00137 
<a name="l00143"></a><a class="code" href="classArmISA_1_1MicroSetPCCPSR.html">00143</a> <span class="keyword">class </span><a class="code" href="classArmISA_1_1MicroSetPCCPSR.html" title="Microops of the form PC = IntRegA CPSR = IntRegB.">MicroSetPCCPSR</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1MicroOp.html" title="Base class for Memory microops.">MicroOp</a>
<a name="l00144"></a>00144 {
<a name="l00145"></a>00145     <span class="keyword">protected</span>:
<a name="l00146"></a><a class="code" href="classArmISA_1_1MicroSetPCCPSR.html#abc08a8ac251f48c1b5f4e578c0a1ccef">00146</a>     <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classArmISA_1_1MicroSetPCCPSR.html#a71ed1b7fa9bb848738b6bdef7a135db1">ura</a>, <a class="code" href="classArmISA_1_1MicroSetPCCPSR.html#a2a5ffa9260632918f89ce3b46517b103">urb</a>, <a class="code" href="classArmISA_1_1MicroSetPCCPSR.html#abc08a8ac251f48c1b5f4e578c0a1ccef">urc</a>;
<a name="l00147"></a>00147 
<a name="l00148"></a><a class="code" href="classArmISA_1_1MicroSetPCCPSR.html#a54fa9ed5f9c5d9921204837be61347c1">00148</a>     <a class="code" href="classArmISA_1_1MicroSetPCCPSR.html#a54fa9ed5f9c5d9921204837be61347c1">MicroSetPCCPSR</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3" title="Binary extended machine instruction type.">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761" title="The binary machine instruction.">machInst</a>, OpClass __opClass,
<a name="l00149"></a>00149                    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _ura, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _urb, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _urc)
<a name="l00150"></a>00150         : <a class="code" href="classArmISA_1_1MicroOp.html" title="Base class for Memory microops.">MicroOp</a>(mnem, machInst, __opClass),
<a name="l00151"></a>00151           <a class="code" href="classArmISA_1_1MicroSetPCCPSR.html#a71ed1b7fa9bb848738b6bdef7a135db1">ura</a>(_ura), <a class="code" href="classArmISA_1_1MicroSetPCCPSR.html#a2a5ffa9260632918f89ce3b46517b103">urb</a>(_urb), <a class="code" href="classArmISA_1_1MicroSetPCCPSR.html#abc08a8ac251f48c1b5f4e578c0a1ccef">urc</a>(_urc)
<a name="l00152"></a>00152     {
<a name="l00153"></a>00153     }
<a name="l00154"></a>00154 
<a name="l00155"></a>00155     std::string <a class="code" href="classArmISA_1_1MicroSetPCCPSR.html#a36744cc9f328f492f63ba0fa3f91a7b1" title="Internal function to generate disassembly string.">generateDisassembly</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const</span>;
<a name="l00156"></a>00156 };
<a name="l00157"></a>00157 
<a name="l00161"></a><a class="code" href="classArmISA_1_1MicroIntMov.html">00161</a> <span class="keyword">class </span><a class="code" href="classArmISA_1_1MicroIntMov.html" title="Microops of the form IntRegA = IntRegB.">MicroIntMov</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1MicroOp.html" title="Base class for Memory microops.">MicroOp</a>
<a name="l00162"></a>00162 {
<a name="l00163"></a>00163   <span class="keyword">protected</span>:
<a name="l00164"></a><a class="code" href="classArmISA_1_1MicroIntMov.html#a4c6227192abca3f22e5afc055a3bdcf9">00164</a>     <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> <a class="code" href="classArmISA_1_1MicroIntMov.html#a7ae60d73a53f50d71b50642529029e57">ura</a>, <a class="code" href="classArmISA_1_1MicroIntMov.html#a4c6227192abca3f22e5afc055a3bdcf9">urb</a>;
<a name="l00165"></a>00165 
<a name="l00166"></a><a class="code" href="classArmISA_1_1MicroIntMov.html#a8b3d3ec7eb83db4f6504e8f8aba324b5">00166</a>     <a class="code" href="classArmISA_1_1MicroIntMov.html#a8b3d3ec7eb83db4f6504e8f8aba324b5">MicroIntMov</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3" title="Binary extended machine instruction type.">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761" title="The binary machine instruction.">machInst</a>, OpClass __opClass,
<a name="l00167"></a>00167                <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> _ura, <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> _urb)
<a name="l00168"></a>00168             : <a class="code" href="classArmISA_1_1MicroOp.html" title="Base class for Memory microops.">MicroOp</a>(mnem, machInst, __opClass),
<a name="l00169"></a>00169               <a class="code" href="classArmISA_1_1MicroIntMov.html#a7ae60d73a53f50d71b50642529029e57">ura</a>(_ura), <a class="code" href="classArmISA_1_1MicroIntMov.html#a4c6227192abca3f22e5afc055a3bdcf9">urb</a>(_urb)
<a name="l00170"></a>00170     {
<a name="l00171"></a>00171     }
<a name="l00172"></a>00172 
<a name="l00173"></a>00173     std::string <a class="code" href="classArmISA_1_1MicroIntMov.html#a6c465f688728b00d41b9c429369f63db" title="Internal function to generate disassembly string.">generateDisassembly</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const</span>;
<a name="l00174"></a>00174 };
<a name="l00175"></a>00175 
<a name="l00179"></a><a class="code" href="classArmISA_1_1MicroIntImmOp.html">00179</a> <span class="keyword">class </span><a class="code" href="classArmISA_1_1MicroIntImmOp.html" title="Microops of the form IntRegA = IntRegB op Imm.">MicroIntImmOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1MicroOp.html" title="Base class for Memory microops.">MicroOp</a>
<a name="l00180"></a>00180 {
<a name="l00181"></a>00181   <span class="keyword">protected</span>:
<a name="l00182"></a><a class="code" href="classArmISA_1_1MicroIntImmOp.html#a20193c0a075c9248e90774ddfa2700c9">00182</a>     <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> <a class="code" href="classArmISA_1_1MicroIntImmOp.html#af2859957e7d24eb303683219349441ce">ura</a>, <a class="code" href="classArmISA_1_1MicroIntImmOp.html#a20193c0a075c9248e90774ddfa2700c9">urb</a>;
<a name="l00183"></a><a class="code" href="classArmISA_1_1MicroIntImmOp.html#a443d32b06a2435d24799b37fd8b36c70">00183</a>     <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="classArmISA_1_1MicroIntImmOp.html#a443d32b06a2435d24799b37fd8b36c70">imm</a>;
<a name="l00184"></a>00184 
<a name="l00185"></a><a class="code" href="classArmISA_1_1MicroIntImmOp.html#a0a0ab2f8f392b638fe4f18fc4686175d">00185</a>     <a class="code" href="classArmISA_1_1MicroIntImmOp.html#a0a0ab2f8f392b638fe4f18fc4686175d">MicroIntImmOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3" title="Binary extended machine instruction type.">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761" title="The binary machine instruction.">machInst</a>, OpClass __opClass,
<a name="l00186"></a>00186                   <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> _ura, <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> _urb, <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> _imm)
<a name="l00187"></a>00187             : <a class="code" href="classArmISA_1_1MicroOp.html" title="Base class for Memory microops.">MicroOp</a>(mnem, machInst, __opClass),
<a name="l00188"></a>00188               <a class="code" href="classArmISA_1_1MicroIntImmOp.html#af2859957e7d24eb303683219349441ce">ura</a>(_ura), <a class="code" href="classArmISA_1_1MicroIntImmOp.html#a20193c0a075c9248e90774ddfa2700c9">urb</a>(_urb), <a class="code" href="classArmISA_1_1MicroIntImmOp.html#a443d32b06a2435d24799b37fd8b36c70">imm</a>(_imm)
<a name="l00189"></a>00189     {
<a name="l00190"></a>00190     }
<a name="l00191"></a>00191 
<a name="l00192"></a>00192     std::string <a class="code" href="classArmISA_1_1MicroIntImmOp.html#ab0a9335263b606db6121f71533d86c86" title="Internal function to generate disassembly string.">generateDisassembly</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const</span>;
<a name="l00193"></a>00193 };
<a name="l00194"></a>00194 
<a name="l00198"></a><a class="code" href="classArmISA_1_1MicroIntOp.html">00198</a> <span class="keyword">class </span><a class="code" href="classArmISA_1_1MicroIntOp.html" title="Microops of the form IntRegA = IntRegB op IntRegC.">MicroIntOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1MicroOp.html" title="Base class for Memory microops.">MicroOp</a>
<a name="l00199"></a>00199 {
<a name="l00200"></a>00200   <span class="keyword">protected</span>:
<a name="l00201"></a><a class="code" href="classArmISA_1_1MicroIntOp.html#ae67d33058a17e23a997a8e9ea6641cf0">00201</a>     <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> <a class="code" href="classArmISA_1_1MicroIntOp.html#a7eaed6d4efd433a883df4a62b2c1c07d">ura</a>, <a class="code" href="classArmISA_1_1MicroIntOp.html#a6269b0bf7f92df396e5052078b1f38bc">urb</a>, <a class="code" href="classArmISA_1_1MicroIntOp.html#ae67d33058a17e23a997a8e9ea6641cf0">urc</a>;
<a name="l00202"></a>00202 
<a name="l00203"></a><a class="code" href="classArmISA_1_1MicroIntOp.html#aeb3df14179978ffb3323a84b627f7817">00203</a>     <a class="code" href="classArmISA_1_1MicroIntOp.html#aeb3df14179978ffb3323a84b627f7817">MicroIntOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3" title="Binary extended machine instruction type.">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761" title="The binary machine instruction.">machInst</a>, OpClass __opClass,
<a name="l00204"></a>00204                <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> _ura, <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> _urb, <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> _urc)
<a name="l00205"></a>00205             : <a class="code" href="classArmISA_1_1MicroOp.html" title="Base class for Memory microops.">MicroOp</a>(mnem, machInst, __opClass),
<a name="l00206"></a>00206               <a class="code" href="classArmISA_1_1MicroIntOp.html#a7eaed6d4efd433a883df4a62b2c1c07d">ura</a>(_ura), <a class="code" href="classArmISA_1_1MicroIntOp.html#a6269b0bf7f92df396e5052078b1f38bc">urb</a>(_urb), <a class="code" href="classArmISA_1_1MicroIntOp.html#ae67d33058a17e23a997a8e9ea6641cf0">urc</a>(_urc)
<a name="l00207"></a>00207     {
<a name="l00208"></a>00208     }
<a name="l00209"></a>00209 
<a name="l00210"></a>00210     std::string <a class="code" href="classArmISA_1_1MicroIntOp.html#a8259a2c4593e38e6ebca48869e222d71" title="Internal function to generate disassembly string.">generateDisassembly</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const</span>;
<a name="l00211"></a>00211 };
<a name="l00212"></a>00212 
<a name="l00216"></a><a class="code" href="classArmISA_1_1MicroIntRegOp.html">00216</a> <span class="keyword">class </span><a class="code" href="classArmISA_1_1MicroIntRegOp.html" title="Microops of the form IntRegA = IntRegB op shifted IntRegC.">MicroIntRegOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1MicroOp.html" title="Base class for Memory microops.">MicroOp</a>
<a name="l00217"></a>00217 {
<a name="l00218"></a>00218   <span class="keyword">protected</span>:
<a name="l00219"></a><a class="code" href="classArmISA_1_1MicroIntRegOp.html#ab7d78f3fce8a10d329878ad4138d9c95">00219</a>     <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> <a class="code" href="classArmISA_1_1MicroIntRegOp.html#a3855140203e1618ae6e0ad1d13858c95">ura</a>, <a class="code" href="classArmISA_1_1MicroIntRegOp.html#a85f925d3dc84c2061e2abb147164d3e4">urb</a>, <a class="code" href="classArmISA_1_1MicroIntRegOp.html#ab7d78f3fce8a10d329878ad4138d9c95">urc</a>;
<a name="l00220"></a><a class="code" href="classArmISA_1_1MicroIntRegOp.html#a9aafda2e34442049ba4b5e44b87ff0ef">00220</a>     int32_t <a class="code" href="classArmISA_1_1MicroIntRegOp.html#a9aafda2e34442049ba4b5e44b87ff0ef">shiftAmt</a>;
<a name="l00221"></a><a class="code" href="classArmISA_1_1MicroIntRegOp.html#a0fb81f5694e4039d1a886569634d6f3f">00221</a>     <a class="code" href="namespaceArmISA.html#aa2f84de7c24134154dbfb1cdab44b329">ArmShiftType</a> <a class="code" href="classArmISA_1_1MicroIntRegOp.html#a0fb81f5694e4039d1a886569634d6f3f">shiftType</a>;
<a name="l00222"></a>00222 
<a name="l00223"></a><a class="code" href="classArmISA_1_1MicroIntRegOp.html#a0372b3f49364de91ebcb96ac285457f2">00223</a>     <a class="code" href="classArmISA_1_1MicroIntRegOp.html#a0372b3f49364de91ebcb96ac285457f2">MicroIntRegOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3" title="Binary extended machine instruction type.">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761" title="The binary machine instruction.">machInst</a>, OpClass __opClass,
<a name="l00224"></a>00224                <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> _ura, <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> _urb, <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> _urc,
<a name="l00225"></a>00225                int32_t _shiftAmt, <a class="code" href="namespaceArmISA.html#aa2f84de7c24134154dbfb1cdab44b329">ArmShiftType</a> _shiftType)
<a name="l00226"></a>00226             : <a class="code" href="classArmISA_1_1MicroOp.html" title="Base class for Memory microops.">MicroOp</a>(mnem, machInst, __opClass),
<a name="l00227"></a>00227               <a class="code" href="classArmISA_1_1MicroIntRegOp.html#a3855140203e1618ae6e0ad1d13858c95">ura</a>(_ura), <a class="code" href="classArmISA_1_1MicroIntRegOp.html#a85f925d3dc84c2061e2abb147164d3e4">urb</a>(_urb), <a class="code" href="classArmISA_1_1MicroIntRegOp.html#ab7d78f3fce8a10d329878ad4138d9c95">urc</a>(_urc),
<a name="l00228"></a>00228               <a class="code" href="classArmISA_1_1MicroIntRegOp.html#a9aafda2e34442049ba4b5e44b87ff0ef">shiftAmt</a>(_shiftAmt), <a class="code" href="classArmISA_1_1MicroIntRegOp.html#a0fb81f5694e4039d1a886569634d6f3f">shiftType</a>(_shiftType)
<a name="l00229"></a>00229     {
<a name="l00230"></a>00230     }
<a name="l00231"></a>00231 };
<a name="l00232"></a>00232 
<a name="l00236"></a><a class="code" href="classArmISA_1_1MicroMemOp.html">00236</a> <span class="keyword">class </span><a class="code" href="classArmISA_1_1MicroMemOp.html" title="Memory microops which use IntReg + Imm addressing.">MicroMemOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1MicroIntImmOp.html" title="Microops of the form IntRegA = IntRegB op Imm.">MicroIntImmOp</a>
<a name="l00237"></a>00237 {
<a name="l00238"></a>00238   <span class="keyword">protected</span>:
<a name="l00239"></a><a class="code" href="classArmISA_1_1MicroMemOp.html#a353a6ee3307802bb02a6795982eaeda3">00239</a>     <span class="keywordtype">bool</span> <a class="code" href="classArmISA_1_1MicroMemOp.html#a353a6ee3307802bb02a6795982eaeda3">up</a>;
<a name="l00240"></a><a class="code" href="classArmISA_1_1MicroMemOp.html#a1ff90783cf61dda26a19345807050ee6">00240</a>     <span class="keywordtype">unsigned</span> <a class="code" href="classArmISA_1_1MicroMemOp.html#a1ff90783cf61dda26a19345807050ee6">memAccessFlags</a>;
<a name="l00241"></a>00241 
<a name="l00242"></a><a class="code" href="classArmISA_1_1MicroMemOp.html#a95d75e0f91b83259b048f507a9e716eb">00242</a>     <a class="code" href="classArmISA_1_1MicroMemOp.html#a95d75e0f91b83259b048f507a9e716eb">MicroMemOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3" title="Binary extended machine instruction type.">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761" title="The binary machine instruction.">machInst</a>, OpClass __opClass,
<a name="l00243"></a>00243                <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> _ura, <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> _urb, <span class="keywordtype">bool</span> _up, uint8_t _imm)
<a name="l00244"></a>00244             : <a class="code" href="classArmISA_1_1MicroIntImmOp.html" title="Microops of the form IntRegA = IntRegB op Imm.">MicroIntImmOp</a>(mnem, machInst, __opClass, _ura, _urb, _imm),
<a name="l00245"></a>00245               <a class="code" href="classArmISA_1_1MicroMemOp.html#a353a6ee3307802bb02a6795982eaeda3">up</a>(_up), <a class="code" href="classArmISA_1_1MicroMemOp.html#a1ff90783cf61dda26a19345807050ee6">memAccessFlags</a>(<a class="code" href="classArmISA_1_1TLB.html">TLB</a>::MustBeOne | <a class="code" href="classArmISA_1_1TLB.html">TLB</a>::AlignWord)
<a name="l00246"></a>00246     {
<a name="l00247"></a>00247     }
<a name="l00248"></a>00248 
<a name="l00249"></a>00249     std::string <a class="code" href="classArmISA_1_1MicroMemOp.html#ad5d7430700fac0085b0be056da883f18" title="Internal function to generate disassembly string.">generateDisassembly</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const</span>;
<a name="l00250"></a>00250 };
<a name="l00251"></a>00251 
<a name="l00255"></a><a class="code" href="classArmISA_1_1MacroMemOp.html">00255</a> <span class="keyword">class </span><a class="code" href="classArmISA_1_1MacroMemOp.html" title="Base class for microcoded integer memory instructions.">MacroMemOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1PredMacroOp.html" title="Base class for predicated macro-operations.">PredMacroOp</a>
<a name="l00256"></a>00256 {
<a name="l00257"></a>00257   <span class="keyword">protected</span>:
<a name="l00258"></a>00258     <a class="code" href="classArmISA_1_1MacroMemOp.html#a48a3f0fac15a7ec8ffb02ece3ef9a064">MacroMemOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3" title="Binary extended machine instruction type.">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761" title="The binary machine instruction.">machInst</a>, OpClass __opClass,
<a name="l00259"></a>00259                <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>, <span class="keywordtype">bool</span> <a class="code" href="namespaceMipsISA.html#aeeb2c1446acc9f3e056faacf09c36f7a">index</a>, <span class="keywordtype">bool</span> <a class="code" href="namespaceArmISA.html#ada1c544cde4504a8678c1ef37e06e4c3">up</a>, <span class="keywordtype">bool</span> <a class="code" href="namespaceAlphaISA_1_1Kernel.html#ad92145ff216b9d1b0991bbe5c2fd7f6ca007c47a1791eee7f1ff088b3b95cbf4d">user</a>,
<a name="l00260"></a>00260                <span class="keywordtype">bool</span> <a class="code" href="namespaceArmISA.html#a31a577e5d458b463ab6c796507845dc0">writeback</a>, <span class="keywordtype">bool</span> load, <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> reglist);
<a name="l00261"></a>00261 };
<a name="l00262"></a>00262 
<a name="l00266"></a><a class="code" href="classArmISA_1_1VldMultOp.html">00266</a> <span class="keyword">class </span><a class="code" href="classArmISA_1_1VldMultOp.html" title="Base classes for microcoded integer memory instructions.">VldMultOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1PredMacroOp.html" title="Base class for predicated macro-operations.">PredMacroOp</a>
<a name="l00267"></a>00267 {
<a name="l00268"></a>00268   <span class="keyword">protected</span>:
<a name="l00269"></a>00269     <a class="code" href="classArmISA_1_1VldMultOp.html#aa48994069208f66ecd72e3922c598c9d">VldMultOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3" title="Binary extended machine instruction type.">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761" title="The binary machine instruction.">machInst</a>, OpClass __opClass,
<a name="l00270"></a>00270               <span class="keywordtype">unsigned</span> elems, <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> <a class="code" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>, <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> vd, <span class="keywordtype">unsigned</span> regs,
<a name="l00271"></a>00271               <span class="keywordtype">unsigned</span> inc, <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> size, <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> align, <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> <a class="code" href="namespaceArmISA.html#a5cc244c12e01dc5f49d25a5c28c45b91">rm</a>);
<a name="l00272"></a>00272 };
<a name="l00273"></a>00273 
<a name="l00274"></a><a class="code" href="classArmISA_1_1VldSingleOp.html">00274</a> <span class="keyword">class </span><a class="code" href="classArmISA_1_1VldSingleOp.html">VldSingleOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1PredMacroOp.html" title="Base class for predicated macro-operations.">PredMacroOp</a>
<a name="l00275"></a>00275 {
<a name="l00276"></a>00276   <span class="keyword">protected</span>:
<a name="l00277"></a>00277     <a class="code" href="classArmISA_1_1VldSingleOp.html#a7c49692320e4e23c0efc7c4ca5141888">VldSingleOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3" title="Binary extended machine instruction type.">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761" title="The binary machine instruction.">machInst</a>, OpClass __opClass,
<a name="l00278"></a>00278                 <span class="keywordtype">bool</span> all, <span class="keywordtype">unsigned</span> elems, <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> <a class="code" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>, <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> vd,
<a name="l00279"></a>00279                 <span class="keywordtype">unsigned</span> regs, <span class="keywordtype">unsigned</span> inc, <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> size,
<a name="l00280"></a>00280                 <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> align, <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> <a class="code" href="namespaceArmISA.html#a5cc244c12e01dc5f49d25a5c28c45b91">rm</a>, <span class="keywordtype">unsigned</span> lane);
<a name="l00281"></a>00281 };
<a name="l00282"></a>00282 
<a name="l00286"></a><a class="code" href="classArmISA_1_1VstMultOp.html">00286</a> <span class="keyword">class </span><a class="code" href="classArmISA_1_1VstMultOp.html" title="Base class for microcoded integer memory instructions.">VstMultOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1PredMacroOp.html" title="Base class for predicated macro-operations.">PredMacroOp</a>
<a name="l00287"></a>00287 {
<a name="l00288"></a>00288   <span class="keyword">protected</span>:
<a name="l00289"></a>00289     <a class="code" href="classArmISA_1_1VstMultOp.html#a58178d5efbb09d68f81914af015e3a8d">VstMultOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3" title="Binary extended machine instruction type.">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761" title="The binary machine instruction.">machInst</a>, OpClass __opClass,
<a name="l00290"></a>00290               <span class="keywordtype">unsigned</span> width, <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> <a class="code" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>, <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> vd, <span class="keywordtype">unsigned</span> regs,
<a name="l00291"></a>00291               <span class="keywordtype">unsigned</span> inc, <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> size, <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> align, <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> <a class="code" href="namespaceArmISA.html#a5cc244c12e01dc5f49d25a5c28c45b91">rm</a>);
<a name="l00292"></a>00292 };
<a name="l00293"></a>00293 
<a name="l00294"></a><a class="code" href="classArmISA_1_1VstSingleOp.html">00294</a> <span class="keyword">class </span><a class="code" href="classArmISA_1_1VstSingleOp.html">VstSingleOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1PredMacroOp.html" title="Base class for predicated macro-operations.">PredMacroOp</a>
<a name="l00295"></a>00295 {
<a name="l00296"></a>00296   <span class="keyword">protected</span>:
<a name="l00297"></a>00297     <a class="code" href="classArmISA_1_1VstSingleOp.html#a40b5c06049a0add73c10b8095f85a364">VstSingleOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3" title="Binary extended machine instruction type.">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761" title="The binary machine instruction.">machInst</a>, OpClass __opClass,
<a name="l00298"></a>00298                 <span class="keywordtype">bool</span> all, <span class="keywordtype">unsigned</span> elems, <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> <a class="code" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>, <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> vd,
<a name="l00299"></a>00299                 <span class="keywordtype">unsigned</span> regs, <span class="keywordtype">unsigned</span> inc, <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> size,
<a name="l00300"></a>00300                 <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> align, <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> <a class="code" href="namespaceArmISA.html#a5cc244c12e01dc5f49d25a5c28c45b91">rm</a>, <span class="keywordtype">unsigned</span> lane);
<a name="l00301"></a>00301 };
<a name="l00302"></a>00302 
<a name="l00306"></a><a class="code" href="classArmISA_1_1MacroVFPMemOp.html">00306</a> <span class="keyword">class </span><a class="code" href="classArmISA_1_1MacroVFPMemOp.html" title="Base class for microcoded floating point memory instructions.">MacroVFPMemOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1PredMacroOp.html" title="Base class for predicated macro-operations.">PredMacroOp</a>
<a name="l00307"></a>00307 {
<a name="l00308"></a>00308   <span class="keyword">protected</span>:
<a name="l00309"></a>00309     <a class="code" href="classArmISA_1_1MacroVFPMemOp.html#a97ca2b86879fff7f30520e597c908911">MacroVFPMemOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3" title="Binary extended machine instruction type.">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761" title="The binary machine instruction.">machInst</a>, OpClass __opClass,
<a name="l00310"></a>00310                   <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>, <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> vd, <span class="keywordtype">bool</span> single, <span class="keywordtype">bool</span> <a class="code" href="namespaceArmISA.html#ada1c544cde4504a8678c1ef37e06e4c3">up</a>,
<a name="l00311"></a>00311                   <span class="keywordtype">bool</span> <a class="code" href="namespaceArmISA.html#a31a577e5d458b463ab6c796507845dc0">writeback</a>, <span class="keywordtype">bool</span> load, <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="namespaceArmISA.html#a19e4a68ca5c93c6136351d804b432b09">offset</a>);
<a name="l00312"></a>00312 };
<a name="l00313"></a>00313 
<a name="l00314"></a>00314 }
<a name="l00315"></a>00315 
<a name="l00316"></a>00316 <span class="preprocessor">#endif //__ARCH_ARM_INSTS_MACROMEM_HH__</span>
</pre></div></div>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&nbsp;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr size="1"><address style="align: right;"><small>
Generated on Sun Apr 7 2013 18:15:59 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.7.1</small></address>

</body>
</html>
