#Build: Synplify Pro (R) O-2018.09G-SP1-1-Beta1, Build 141R, Mar 12 2019
#install: C:\Gowin\Gowin_V1.9.1.01Beta\SynplifyPro
#OS: Windows 7 6.1
#Hostname: EYE-02

# Wed Sep 25 18:43:26 2019

#Implementation: rev_1


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09G-SP1-1-Beta1
Install: C:\Gowin\Gowin_V1.9.1.01Beta\SynplifyPro
OS: Windows 6.1

Hostname: EYE-02

Implementation : rev_1
Synopsys HDL Compiler, Version comp2018q4p1, Build 157R, Built Mar 12 2019 09:11:06

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09G-SP1-1-Beta1
Install: C:\Gowin\Gowin_V1.9.1.01Beta\SynplifyPro
OS: Windows 6.1

Hostname: EYE-02

Implementation : rev_1
Synopsys Verilog Compiler, Version comp2018q4p1, Build 157R, Built Mar 12 2019 09:11:06

@N|Running in 64-bit mode
@N: CG1349 :	| Running Verilog Compiler in System Verilog mode

@N: CG1350 :	| Running Verilog Compiler in Multiple File Compilation Unit mode

@I::"C:\Gowin\Gowin_V1.9.1.01Beta\SynplifyPro\lib\generic\gw1n.v" (library work)
@I::"C:\Gowin\Gowin_V1.9.1.01Beta\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\Gowin\Gowin_V1.9.1.01Beta\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\Gowin\Gowin_V1.9.1.01Beta\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\Gowin\Gowin_V1.9.1.01Beta\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"E:\gowin_cource_prj\seq_det\seq_det\src\btn_deb.v" (library work)
@I::"E:\gowin_cource_prj\seq_det\seq_det\src\compare.v" (library work)
@I::"E:\gowin_cource_prj\seq_det\seq_det\src\div_clk.v" (library work)
@I::"E:\gowin_cource_prj\seq_det\seq_det\src\seq_control.v" (library work)
@I::"E:\gowin_cource_prj\seq_det\seq_det\src\seq_display.v" (library work)
@I::"E:\gowin_cource_prj\seq_det\seq_det\src\seq_det.v" (library work)
@I::"E:\gowin_cource_prj\seq_det\seq_det\src\led_ctl.v" (library work)
@I::"E:\gowin_cource_prj\seq_det\seq_det\src\dec_counter.v" (library work)
Verilog syntax check successful!
Selecting top level module lock_top
@N: CG364 :"E:\gowin_cource_prj\seq_det\seq_det\src\btn_deb.v":23:7:23:13|Synthesizing module btn_deb in library work.

	BTN_WIDTH=4'b1000
   Generated name = btn_deb_8
Running optimization stage 1 on btn_deb_8 .......
@N: CG364 :"E:\gowin_cource_prj\seq_det\seq_det\src\led_ctl.v":23:7:23:13|Synthesizing module led_ctl in library work.
@N: CG179 :"E:\gowin_cource_prj\seq_det\seq_det\src\led_ctl.v":49:34:49:43|Removing redundant assignment.
Running optimization stage 1 on led_ctl .......
@N: CG364 :"E:\gowin_cource_prj\seq_det\seq_det\src\dec_counter.v":23:7:23:17|Synthesizing module dec_counter in library work.
Running optimization stage 1 on dec_counter .......
@N: CG364 :"E:\gowin_cource_prj\seq_det\seq_det\src\compare.v":23:7:23:13|Synthesizing module compare in library work.
Running optimization stage 1 on compare .......
@N: CG364 :"E:\gowin_cource_prj\seq_det\seq_det\src\div_clk.v":21:7:21:13|Synthesizing module div_clk in library work.
Running optimization stage 1 on div_clk .......
@N: CG364 :"E:\gowin_cource_prj\seq_det\seq_det\src\seq_control.v":21:7:21:17|Synthesizing module seq_control in library work.
Running optimization stage 1 on seq_control .......
@N: CG364 :"E:\gowin_cource_prj\seq_det\seq_det\src\seq_display.v":23:7:23:17|Synthesizing module seq_display in library work.
Running optimization stage 1 on seq_display .......
@N: CG364 :"E:\gowin_cource_prj\seq_det\seq_det\src\seq_det.v":23:7:23:14|Synthesizing module lock_top in library work.
@W: CG781 :"E:\gowin_cource_prj\seq_det\seq_det\src\seq_det.v":60:12:60:18|Input restart on instance compare is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
Running optimization stage 1 on lock_top .......
Running optimization stage 2 on lock_top .......
Running optimization stage 2 on seq_display .......
Running optimization stage 2 on seq_control .......
Running optimization stage 2 on div_clk .......
Running optimization stage 2 on compare .......
Running optimization stage 2 on dec_counter .......
Running optimization stage 2 on led_ctl .......
Running optimization stage 2 on btn_deb_8 .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: E:\gowin_cource_prj\seq_det\seq_det\impl\synthesize\rev_1\synwork\layer0.rt.csv


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Sep 25 18:43:27 2019

###########################################################]
###########################################################[

Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09G-SP1-1-Beta1
Install: C:\Gowin\Gowin_V1.9.1.01Beta\SynplifyPro
OS: Windows 6.1

Hostname: EYE-02

Implementation : rev_1
Synopsys Synopsys Netlist Linker, Version comp2018q4p1, Build 157R, Built Mar 12 2019 09:11:06

@N|Running in 64-bit mode
@N: NF107 :"e:\gowin_cource_prj\seq_det\seq_det\src\seq_det.v":23:7:23:14|Selected library: work cell: lock_top view verilog as top level
@N: NF107 :"e:\gowin_cource_prj\seq_det\seq_det\src\seq_det.v":23:7:23:14|Selected library: work cell: lock_top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Sep 25 18:43:27 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Sep 25 18:43:27 2019

###########################################################]
###########################################################[

Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09G-SP1-1-Beta1
Install: C:\Gowin\Gowin_V1.9.1.01Beta\SynplifyPro
OS: Windows 6.1

Hostname: EYE-02

Implementation : rev_1
Synopsys Synopsys Netlist Linker, Version comp2018q4p1, Build 157R, Built Mar 12 2019 09:11:06

@N|Running in 64-bit mode
@N: NF107 :"e:\gowin_cource_prj\seq_det\seq_det\src\seq_det.v":23:7:23:14|Selected library: work cell: lock_top view verilog as top level
@N: NF107 :"e:\gowin_cource_prj\seq_det\seq_det\src\seq_det.v":23:7:23:14|Selected library: work cell: lock_top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Sep 25 18:43:28 2019

###########################################################]
Premap Report

# Wed Sep 25 18:43:29 2019


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09G-SP1-1-Beta1
Install: C:\Gowin\Gowin_V1.9.1.01Beta\SynplifyPro
OS: Windows 6.1

Hostname: EYE-02

Implementation : rev_1
Synopsys Generic Technology Pre-mapping, Version mapgw2018q4p1, Build 001R, Built Mar 29 2019 09:46:38


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@N: MF284 |Setting synthesis effort to medium for the design
@L: E:\gowin_cource_prj\seq_det\seq_det\impl\synthesize\rev_1\seq_det_scck.rpt 
Printing clock  summary report in "E:\gowin_cource_prj\seq_det\seq_det\impl\synthesize\rev_1\seq_det_scck.rpt" file 
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 113MB peak: 115MB)

@N: MF284 |Setting synthesis effort to medium for the design
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@N: MH105 |UMR3 is only supported for HAPS-80.
@N: MH105 |UMR3 is only supported for HAPS-80.
@N: BN362 :"e:\gowin_cource_prj\seq_det\seq_det\src\dec_counter.v":48:4:48:9|Removing sequential instance carry (in view: work.dec_counter_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.

Starting clock optimization phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 190MB peak: 191MB)


Finished clock optimization phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 190MB peak: 191MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 190MB peak: 191MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 190MB peak: 191MB)


Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 190MB peak: 191MB)



Clock Summary
******************

          Start                            Requested     Requested     Clock                           Clock                     Clock
Level     Clock                            Frequency     Period        Type                            Group                     Load 
--------------------------------------------------------------------------------------------------------------------------------------
0 -       lock_top|clk                     100.0 MHz     10.000        inferred                        Autoconstr_clkgroup_0     157  
1 .         div_clk|flag_derived_clock     100.0 MHz     10.000        derived (from lock_top|clk)     Autoconstr_clkgroup_0     14   
======================================================================================================================================



Clock Load Summary
***********************

                               Clock     Source                                    Clock Pin                     Non-clock Pin     Non-clock Pin
Clock                          Load      Pin                                       Seq Example                   Seq Example       Comb Example 
------------------------------------------------------------------------------------------------------------------------------------------------
lock_top|clk                   157       clk(port)                                 seq_display.key0_cnt[3].C     -                 -            
div_clk|flag_derived_clock     14        seq_display.div_clk.flag_0.Q[0](dffr)     seq_display.dig[3:0].C        -                 -            
================================================================================================================================================

@W: MT529 :"e:\gowin_cource_prj\seq_det\seq_det\src\btn_deb.v":35:4:35:9|Found inferred clock lock_top|clk which controls 157 sequential elements including U_btn_deb.time_cnt[0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 157 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 14 clock pin(s) of sequential element(s)
0 instances converted, 14 sequential instances remain driven by gated/generated clocks

=============================== Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance        
-----------------------------------------------------------------------------------------------
@KP:ckid0_0       clk                 Unconstrained_port     157        seq_display.key3_cnt[0]
===============================================================================================
====================================================================== Gated/Generated Clocks =======================================================================
Clock Tree ID     Driving Element                     Drive Element Type     Unconverted Fanout     Sample Instance        Explanation                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_1       seq_display.div_clk.flag_0.Q[0]     dffr                   14                     seq_display.sel[0]     Derived clock on input (not legal for GCC)
=====================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file E:\gowin_cource_prj\seq_det\seq_det\impl\synthesize\rev_1\seq_det.sap.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 190MB peak: 191MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 190MB peak: 191MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 190MB peak: 191MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 105MB peak: 191MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Sep 25 18:43:30 2019

###########################################################]
Map & Optimize Report

# Wed Sep 25 18:43:31 2019


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09G-SP1-1-Beta1
Install: C:\Gowin\Gowin_V1.9.1.01Beta\SynplifyPro
OS: Windows 6.1

Hostname: EYE-02

Implementation : rev_1
Synopsys Generic Technology Mapper, Version mapgw2018q4p1, Build 001R, Built Mar 29 2019 09:46:38


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF284 |Setting synthesis effort to medium for the design
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 114MB)

@N: MF284 |Setting synthesis effort to medium for the design


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 189MB peak: 191MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FA239 :"e:\gowin_cource_prj\seq_det\seq_det\src\seq_control.v":57:1:57:4|ROM seq_control_3.smg_1[7:0] (in view: work.seq_display(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"e:\gowin_cource_prj\seq_det\seq_det\src\seq_control.v":57:1:57:4|ROM seq_control_2.smg_1[7:0] (in view: work.seq_display(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"e:\gowin_cource_prj\seq_det\seq_det\src\seq_control.v":57:1:57:4|ROM seq_control_1.smg_1[7:0] (in view: work.seq_display(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"e:\gowin_cource_prj\seq_det\seq_det\src\seq_control.v":57:1:57:4|ROM seq_control_0.smg_1[7:0] (in view: work.seq_display(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"e:\gowin_cource_prj\seq_det\seq_det\src\seq_control.v":57:1:57:4|ROM seq_control_3.smg_1[7:0] (in view: work.seq_display(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"e:\gowin_cource_prj\seq_det\seq_det\src\seq_control.v":57:1:57:4|Found ROM seq_control_3.smg_1[7:0] (in view: work.seq_display(verilog)) with 11 words by 8 bits.
@W: FA239 :"e:\gowin_cource_prj\seq_det\seq_det\src\seq_control.v":57:1:57:4|ROM seq_control_2.smg_1[7:0] (in view: work.seq_display(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"e:\gowin_cource_prj\seq_det\seq_det\src\seq_control.v":57:1:57:4|Found ROM seq_control_2.smg_1[7:0] (in view: work.seq_display(verilog)) with 11 words by 8 bits.
@W: FA239 :"e:\gowin_cource_prj\seq_det\seq_det\src\seq_control.v":57:1:57:4|ROM seq_control_1.smg_1[7:0] (in view: work.seq_display(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"e:\gowin_cource_prj\seq_det\seq_det\src\seq_control.v":57:1:57:4|Found ROM seq_control_1.smg_1[7:0] (in view: work.seq_display(verilog)) with 11 words by 8 bits.
@W: FA239 :"e:\gowin_cource_prj\seq_det\seq_det\src\seq_control.v":57:1:57:4|ROM seq_control_0.smg_1[7:0] (in view: work.seq_display(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"e:\gowin_cource_prj\seq_det\seq_det\src\seq_control.v":57:1:57:4|Found ROM seq_control_0.smg_1[7:0] (in view: work.seq_display(verilog)) with 11 words by 8 bits.
@N: FX493 |Applying initial value "00000000000000000000000000" on instance led_ctl.time_1s_cnt[25:0].
@N: FX493 |Applying initial value "0000000000" on instance led_ctl.time_led_cnt[9:0].
@N: FX493 |Applying initial value "000000000" on instance led_ctl.time_cnt[8:0].
@N: FX493 |Applying initial value "11111110" on instance led_ctl.led_temp[7:0].
@N: FX493 |Applying initial value "0" on instance led_ctl.start_cnt.
@N: FX493 |Applying initial value "00" on instance led_ctl.second_cnt[1:0].
@N: FX493 |Applying initial value "0" on instance compare.counter_en_1d.
@N: FX493 |Applying initial value "0" on instance compare.counter_en.
@N: FX493 |Applying initial value "0" on instance compare.flow.
@N: FX493 |Applying initial value "0000000000000000" on instance compare.time_ms_cnt[15:0].
@N: FX493 |Applying initial value "0" on instance seq_display.div_clk.flag.
@N: FX493 |Applying initial value "00" on instance seq_display.sel[1:0].
@N: FX493 |Applying initial value "0000" on instance seq_display.key3_cnt[3:0].
@N: FX493 |Applying initial value "0000" on instance seq_display.key2_cnt[3:0].
@N: FX493 |Applying initial value "0000" on instance seq_display.key1_cnt[3:0].
@N: FX493 |Applying initial value "0000" on instance seq_display.key0_cnt[3:0].
@N: FX493 |Applying initial value "00000000000000000000" on instance U_btn_deb.time_cnt[19:0].

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 189MB peak: 191MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 190MB peak: 191MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 192MB peak: 193MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 192MB peak: 193MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 192MB peak: 193MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 192MB peak: 193MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 192MB peak: 193MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 192MB peak: 193MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 195MB peak: 197MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		     3.97ns		 290 /       171

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 195MB peak: 197MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 195MB peak: 197MB)


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 123MB peak: 197MB)

Writing Analyst data base E:\gowin_cource_prj\seq_det\seq_det\impl\synthesize\rev_1\synwork\seq_det_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 193MB peak: 197MB)

Writing Verilog Simulation files

Writing scf file... (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 194MB peak: 197MB)

@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@A: BN540 |No min timing constraints supplied; adding min timing constraints

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 193MB peak: 197MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 194MB peak: 197MB)

@W: MT420 |Found inferred clock lock_top|clk with period 10.00ns. Please declare a user-defined clock on port clk.
@N: MT615 |Found clock div_clk|flag_derived_clock with period 10.00ns 


##### START OF TIMING REPORT #####[
# Timing report written on Wed Sep 25 18:43:34 2019
#


Top view:               lock_top
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 1.470

                               Requested     Estimated     Requested     Estimated                Clock                           Clock                
Starting Clock                 Frequency     Frequency     Period        Period        Slack      Type                            Group                
-------------------------------------------------------------------------------------------------------------------------------------------------------
div_clk|flag_derived_clock     100.0 MHz     171.1 MHz     10.000        5.844         16.425     derived (from lock_top|clk)     Autoconstr_clkgroup_0
lock_top|clk                   100.0 MHz     117.2 MHz     10.000        8.530         1.470      inferred                        Autoconstr_clkgroup_0
System                         100.0 MHz     866.6 MHz     10.000        1.154         8.846      system                          system_clkgroup      
=======================================================================================================================================================





Clock Relationships
*******************

Clocks                                                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------
Starting                    Ending                      |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------
System                      div_clk|flag_derived_clock  |  10.000      8.846   |  No paths    -      |  No paths    -      |  No paths    -    
lock_top|clk                lock_top|clk                |  10.000      1.470   |  No paths    -      |  No paths    -      |  No paths    -    
lock_top|clk                div_clk|flag_derived_clock  |  10.000      4.156   |  No paths    -      |  No paths    -      |  No paths    -    
div_clk|flag_derived_clock  System                      |  10.000      8.551   |  No paths    -      |  No paths    -      |  No paths    -    
div_clk|flag_derived_clock  div_clk|flag_derived_clock  |  10.000      16.425  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: div_clk|flag_derived_clock
====================================



Starting Points with Worst Slack
********************************

                       Starting                                                   Arrival          
Instance               Reference                      Type     Pin     Net        Time        Slack
                       Clock                                                                       
---------------------------------------------------------------------------------------------------
seq_display.sel[0]     div_clk|flag_derived_clock     DFF      Q       CO0        0.367       8.551
seq_display.sel[1]     div_clk|flag_derived_clock     DFFE     Q       sel[1]     0.367       8.551
===================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                     Required           
Instance                               Reference                      Type     Pin     Net          Time         Slack 
                                       Clock                                                                           
-----------------------------------------------------------------------------------------------------------------------
seq_display.CO0_i                      div_clk|flag_derived_clock     INV      I       CO0          10.000       8.551 
seq_display.seq_control_3.N_10_0_i     div_clk|flag_derived_clock     INV      I       sel[1]       10.000       8.551 
seq_display.smg[0]                     div_clk|flag_derived_clock     DFF      D       smg_6[0]     19.867       16.425
seq_display.smg[1]                     div_clk|flag_derived_clock     DFF      D       smg_6[1]     19.867       16.425
seq_display.smg[4]                     div_clk|flag_derived_clock     DFF      D       smg_6[4]     19.867       16.425
seq_display.smg[5]                     div_clk|flag_derived_clock     DFF      D       smg_6[5]     19.867       16.425
seq_display.smg[7]                     div_clk|flag_derived_clock     DFF      D       smg_6[7]     19.867       16.425
seq_display.smg[2]                     div_clk|flag_derived_clock     DFF      D       smg_6[2]     19.867       16.748
seq_display.smg[3]                     div_clk|flag_derived_clock     DFF      D       smg_6[3]     19.867       16.748
seq_display.smg[6]                     div_clk|flag_derived_clock     DFF      D       smg_6[6]     19.867       16.748
=======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         10.000

    - Propagation time:                      1.449
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 8.551

    Number of logic level(s):                0
    Starting point:                          seq_display.sel[0] / Q
    Ending point:                            seq_display.CO0_i / I
    The start point is clocked by            div_clk|flag_derived_clock [rising] on pin CLK
    The end   point is clocked by            System [rising]

Instance / Net                  Pin      Pin               Arrival     No. of    
Name                   Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
seq_display.sel[0]     DFF      Q        Out     0.367     0.367       -         
CO0                    Net      -        -       1.082     -           20        
seq_display.CO0_i      INV      I        In      -         1.449       -         
=================================================================================
Total path delay (propagation time + setup) of 1.449 is 0.367(25.3%) logic and 1.082(74.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: lock_top|clk
====================================



Starting Points with Worst Slack
********************************

                               Starting                                              Arrival          
Instance                       Reference        Type     Pin     Net                 Time        Slack
                               Clock                                                                  
------------------------------------------------------------------------------------------------------
compare.time_ms_cnt[1]         lock_top|clk     DFFR     Q       time_ms_cnt[1]      0.367       1.470
led_ctl.time_1s_cnt[12]        lock_top|clk     DFF      Q       time_1s_cnt[12]     0.367       1.491
compare.time_ms_cnt[0]         lock_top|clk     DFFR     Q       time_ms_cnt[0]      0.367       1.537
compare.time_ms_cnt[8]         lock_top|clk     DFFR     Q       time_ms_cnt[8]      0.367       1.537
led_ctl.time_1s_cnt[1]         lock_top|clk     DFF      Q       time_1s_cnt[1]      0.367       1.558
led_ctl.time_1s_cnt[6]         lock_top|clk     DFF      Q       time_1s_cnt[6]      0.367       1.558
compare.time_ms_cnt[6]         lock_top|clk     DFFR     Q       time_ms_cnt[6]      0.367       1.604
seq_display.div_clk.cnt[2]     lock_top|clk     DFFR     Q       cnt[2]              0.367       1.619
led_ctl.time_1s_cnt[0]         lock_top|clk     DFF      Q       time_1s_cnt[0]      0.367       1.625
compare.single.dec[1]          lock_top|clk     DFFR     Q       ctrl[1]             0.367       1.665
======================================================================================================


Ending Points with Worst Slack
******************************

                               Starting                                       Required          
Instance                       Reference        Type     Pin     Net          Time         Slack
                               Clock                                                            
------------------------------------------------------------------------------------------------
compare.single.dec[1]          lock_top|clk     DFFR     D       N_118_i      9.867        1.470
led_ctl.second_cnt[0]          lock_top|clk     DFFR     D       N_13_0       9.867        1.491
compare.single.dec[0]          lock_top|clk     DFFR     D       dec_4[0]     9.867        1.537
led_ctl.second_cnt[1]          lock_top|clk     DFFR     D       N_11_0       9.867        1.537
seq_display.div_clk.flag_0     lock_top|clk     DFF      D       N_3_0_0      9.867        1.619
compare.ten.dec[3]             lock_top|clk     DFFR     D       N_102_i      9.867        1.687
compare.hundred.dec[2]         lock_top|clk     DFFR     D       dec_4[2]     9.867        1.732
compare.thousand.dec[2]        lock_top|clk     DFFR     D       dec_4[2]     9.867        1.732
compare.single.dec[3]          lock_top|clk     DFFR     D       N_117_i      9.867        1.747
compare.thousand.dec[3]        lock_top|clk     DFFR     D       N_23_i       9.867        1.942
================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.867

    - Propagation time:                      8.397
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     1.470

    Number of logic level(s):                4
    Starting point:                          compare.time_ms_cnt[1] / Q
    Ending point:                            compare.single.dec[1] / D
    The start point is clocked by            lock_top|clk [rising] on pin CLK
    The end   point is clocked by            lock_top|clk [rising] on pin CLK

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                             Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
compare.time_ms_cnt[1]           DFFR     Q        Out     0.367     0.367       -         
time_ms_cnt[1]                   Net      -        -       1.021     -           2         
compare.un2_dec_sigle_trg_9      LUT4     I1       In      -         1.388       -         
compare.un2_dec_sigle_trg_9      LUT4     F        Out     1.099     2.487       -         
un2_dec_sigle_trg_9              Net      -        -       0.766     -           1         
compare.un2_dec_sigle_trg        LUT4     I1       In      -         3.253       -         
compare.un2_dec_sigle_trg        LUT4     F        Out     1.099     4.352       -         
un2_dec_sigle_trg                Net      -        -       1.082     -           13        
compare.single.un1_dec_3_ac0     LUT3     I1       In      -         5.434       -         
compare.single.un1_dec_3_ac0     LUT3     F        Out     1.099     6.533       -         
un1_dec_3_c1                     Net      -        -       0.766     -           1         
compare.single.N_118_i           LUT3     I1       In      -         7.298       -         
compare.single.N_118_i           LUT3     F        Out     1.099     8.397       -         
N_118_i                          Net      -        -       0.000     -           1         
compare.single.dec[1]            DFFR     D        In      -         8.397       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.530 is 4.896(57.4%) logic and 3.634(42.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                    Arrival          
Instance                               Reference     Type     Pin     Net          Time        Slack
                                       Clock                                                        
----------------------------------------------------------------------------------------------------
seq_display.CO0_i                      System        INV      O       CO0_i        0.000       8.846
seq_display.seq_control_3.N_10_0_i     System        INV      O       N_10_0_i     0.000       8.846
====================================================================================================


Ending Points with Worst Slack
******************************

                       Starting                                    Required          
Instance               Reference     Type     Pin     Net          Time         Slack
                       Clock                                                         
-------------------------------------------------------------------------------------
seq_display.dig[3]     System        DFFR     D       CO0_i        9.867        8.846
seq_display.sel[0]     System        DFF      D       CO0_i        9.867        8.846
seq_display.sel[1]     System        DFFE     D       N_10_0_i     9.867        8.846
=====================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.867

    - Propagation time:                      1.021
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 8.846

    Number of logic level(s):                0
    Starting point:                          seq_display.CO0_i / O
    Ending point:                            seq_display.dig[3] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            div_clk|flag_derived_clock [rising] on pin CLK

Instance / Net                  Pin      Pin               Arrival     No. of    
Name                   Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
seq_display.CO0_i      INV      O        Out     0.000     0.000       -         
CO0_i                  Net      -        -       1.021     -           2         
seq_display.dig[3]     DFFR     D        In      -         1.021       -         
=================================================================================
Total path delay (propagation time + setup) of 1.154 is 0.133(11.5%) logic and 1.021(88.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 194MB peak: 197MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 194MB peak: 197MB)

---------------------------------------
Resource Usage Report for lock_top 

Mapping to part: gw1n_4blqfp144-6
Cell usage:
ALU             90 uses
DFF             81 uses
DFFE            10 uses
DFFR            47 uses
DFFRE           18 uses
DFFSE           15 uses
GSR             1 use
INV             2 uses
MUX2_LUT5       11 uses
MUX2_LUT6       3 uses
LUT2            20 uses
LUT3            41 uses
LUT4            95 uses

I/O ports: 29
I/O primitives: 29
IBUF           9 uses
OBUF           20 uses

I/O Register bits:                  0
Register bits not including I/Os:   171 of 3456 (4%)
Total load per clock:
   lock_top|clk: 157

@S |Mapping Summary:
Total  LUTs: 156 (3%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 41MB peak: 197MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Wed Sep 25 18:43:34 2019

###########################################################]
