# Version History

## Current Version

**Rev 1** - December 2025

## Changelog

### Rev 1 (December 2025)

Initial release sent to fabrication.

- Lattice ECP5-85F FPGA (LFE5U-85F-8BG381I)
- 64MB SDRAM (AS4C32M16SB-7TCNTR)
- 16MB SPI Flash for bitstream storage
- USB programming via FTDI FT231XQ
- JTAG header for development/debugging
- 13-pin GPIO header
- Full Apple II bus interface with bidirectional level shifting
- Dual power input (USB or Apple II bus)
- On-board 25MHz oscillator

## Planned Revisions

Future revisions will be documented here as the project evolves based on
Rev 1 hardware validation results.
