--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
iseconfig/filter.filter -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml
CNC2_GalvoMotor_EtherCAT.twx CNC2_GalvoMotor_EtherCAT.ncd -o
CNC2_GalvoMotor_EtherCAT.twr CNC2_GalvoMotor_EtherCAT.pcf -ucf
CNC2_GalvoMotor_EtherCAT.ucf

Design file:              CNC2_GalvoMotor_EtherCAT.ncd
Physical constraint file: CNC2_GalvoMotor_EtherCAT.pcf
Device,package,speed:     xc6slx25,ftg256,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "IBUFG_CLK_Tx_25MHz" MAXSKEW = 6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   0.227ns.
--------------------------------------------------------------------------------
Slack:     5.773ns IBUFG_CLK_Tx_25MHz
Report:    0.227ns skew meets   6.000ns timing constraint by 5.773ns
From                         To                           Delay(ns)  Skew(ns)
C10.I                        BUFIO2_X4Y27.I                   1.931  0.227

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "IBUFG_CLK_Rx_25MHz" MAXSKEW = 6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   0.230ns.
--------------------------------------------------------------------------------
Slack:     5.770ns IBUFG_CLK_Rx_25MHz
Report:    0.230ns skew meets   6.000ns timing constraint by 5.770ns
From                         To                           Delay(ns)  Skew(ns)
B10.I                        BUFIO2_X2Y26.I                   1.875  0.230

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 156958884 paths analyzed, 19522 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  24.992ns.
--------------------------------------------------------------------------------

Paths for end point cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram4_RAMA (SLICE_X2Y66.CE), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.004ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram4_RAMA (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.926ns (Levels of Logic = 5)
  Clock Path Skew:      1.840ns (1.429 - -0.411)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram4_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y40.AQ       Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X11Y37.C3      net (fanout=22)       1.534   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X11Y37.C       Tilo                  0.259   LocalBusBridgeAleDec_inst/m_DataIn_7
                                                       cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/Mmux_m_SacnHead_Select1
    SLICE_X10Y47.B6      net (fanout=4)        1.100   cnc2_GalvoMotor_EtherCAT/SacnHead_Select
    SLICE_X10Y47.B       Tilo                  0.203   cnc2_GalvoMotor_EtherCAT/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC2Value<15>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/IBUS_Select_IBUS_Write_AND_360_o1
    SLICE_X10Y47.D1      net (fanout=10)       0.504   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/IBUS_Select_IBUS_Write_AND_360_o
    SLICE_X10Y47.D       Tilo                  0.203   cnc2_GalvoMotor_EtherCAT/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC2Value<15>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_DDACmdLoad1
    SLICE_X9Y63.B5       net (fanout=15)       1.497   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<0>
    SLICE_X9Y63.B        Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_TotalCount<2>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X23Y63.A5      net (fanout=7)        2.975   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X23Y63.AMUX    Tilo                  0.313   GMPartition_1/XY2100_Partition_1/G1.XY2100_Channel[0].FilterFX_iXY2100_CMD/m_stack<2>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl3
    SLICE_X2Y66.CE       net (fanout=6)        4.367   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl3
    SLICE_X2Y66.CLK      Tceck                 0.304   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram4_RAMD_O
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram4_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     13.926ns (1.949ns logic, 11.977ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.258ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/m_ibus_WE (FF)
  Destination:          cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram4_RAMA (RAM)
  Requirement:          25.000ns
  Data Path Delay:      13.811ns (Levels of Logic = 5)
  Clock Path Skew:      0.104ns (0.619 - 0.515)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/m_ibus_WE to cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram4_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y33.AQ      Tcko                  0.447   cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/m_ibus_WE
                                                       cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/m_ibus_WE
    SLICE_X14Y31.C4      net (fanout=25)       1.114   cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/m_ibus_WE
    SLICE_X14Y31.C       Tilo                  0.204   cnc2_GalvoMotor_EtherCAT/m_last_Led_Request
                                                       cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/IBUS_Write1
    SLICE_X10Y47.B4      net (fanout=8)        1.421   cnc2_GalvoMotor_EtherCAT/ibus_Write
    SLICE_X10Y47.B       Tilo                  0.203   cnc2_GalvoMotor_EtherCAT/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC2Value<15>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/IBUS_Select_IBUS_Write_AND_360_o1
    SLICE_X10Y47.D1      net (fanout=10)       0.504   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/IBUS_Select_IBUS_Write_AND_360_o
    SLICE_X10Y47.D       Tilo                  0.203   cnc2_GalvoMotor_EtherCAT/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC2Value<15>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_DDACmdLoad1
    SLICE_X9Y63.B5       net (fanout=15)       1.497   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<0>
    SLICE_X9Y63.B        Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_TotalCount<2>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X23Y63.A5      net (fanout=7)        2.975   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X23Y63.AMUX    Tilo                  0.313   GMPartition_1/XY2100_Partition_1/G1.XY2100_Channel[0].FilterFX_iXY2100_CMD/m_stack<2>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl3
    SLICE_X2Y66.CE       net (fanout=6)        4.367   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl3
    SLICE_X2Y66.CLK      Tceck                 0.304   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram4_RAMD_O
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram4_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     13.811ns (1.933ns logic, 11.878ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_2 (FF)
  Destination:          cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram4_RAMA (RAM)
  Requirement:          25.000ns
  Data Path Delay:      13.769ns (Levels of Logic = 5)
  Clock Path Skew:      0.106ns (0.619 - 0.513)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_2 to cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram4_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y31.CQ      Tcko                  0.447   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter<3>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_2
    SLICE_X15Y32.C1      net (fanout=2)        1.112   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter<2>
    SLICE_X15Y32.C       Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FS
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_fall11
    SLICE_X15Y32.D5      net (fanout=31)       0.234   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_fall1
    SLICE_X15Y32.DMUX    Tilo                  0.313   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FS
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_Next_FS1
    SLICE_X11Y57.A5      net (fanout=3)        1.931   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/XY2_Sync
    SLICE_X11Y57.A       Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/Mmux_m_NextTotalCount51
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LatchTrigger<0>
    SLICE_X9Y63.B3       net (fanout=18)       0.996   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LatchTrigger<0>
    SLICE_X9Y63.B        Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_TotalCount<2>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X23Y63.A5      net (fanout=7)        2.975   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X23Y63.AMUX    Tilo                  0.313   GMPartition_1/XY2100_Partition_1/G1.XY2100_Channel[0].FilterFX_iXY2100_CMD/m_stack<2>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl3
    SLICE_X2Y66.CE       net (fanout=6)        4.367   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl3
    SLICE_X2Y66.CLK      Tceck                 0.304   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram4_RAMD_O
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram4_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     13.769ns (2.154ns logic, 11.615ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------

Paths for end point cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram4_RAMB (SLICE_X2Y66.CE), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.004ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram4_RAMB (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.926ns (Levels of Logic = 5)
  Clock Path Skew:      1.840ns (1.429 - -0.411)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram4_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y40.AQ       Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X11Y37.C3      net (fanout=22)       1.534   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X11Y37.C       Tilo                  0.259   LocalBusBridgeAleDec_inst/m_DataIn_7
                                                       cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/Mmux_m_SacnHead_Select1
    SLICE_X10Y47.B6      net (fanout=4)        1.100   cnc2_GalvoMotor_EtherCAT/SacnHead_Select
    SLICE_X10Y47.B       Tilo                  0.203   cnc2_GalvoMotor_EtherCAT/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC2Value<15>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/IBUS_Select_IBUS_Write_AND_360_o1
    SLICE_X10Y47.D1      net (fanout=10)       0.504   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/IBUS_Select_IBUS_Write_AND_360_o
    SLICE_X10Y47.D       Tilo                  0.203   cnc2_GalvoMotor_EtherCAT/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC2Value<15>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_DDACmdLoad1
    SLICE_X9Y63.B5       net (fanout=15)       1.497   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<0>
    SLICE_X9Y63.B        Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_TotalCount<2>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X23Y63.A5      net (fanout=7)        2.975   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X23Y63.AMUX    Tilo                  0.313   GMPartition_1/XY2100_Partition_1/G1.XY2100_Channel[0].FilterFX_iXY2100_CMD/m_stack<2>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl3
    SLICE_X2Y66.CE       net (fanout=6)        4.367   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl3
    SLICE_X2Y66.CLK      Tceck                 0.304   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram4_RAMD_O
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram4_RAMB
    -------------------------------------------------  ---------------------------
    Total                                     13.926ns (1.949ns logic, 11.977ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.258ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/m_ibus_WE (FF)
  Destination:          cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram4_RAMB (RAM)
  Requirement:          25.000ns
  Data Path Delay:      13.811ns (Levels of Logic = 5)
  Clock Path Skew:      0.104ns (0.619 - 0.515)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/m_ibus_WE to cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram4_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y33.AQ      Tcko                  0.447   cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/m_ibus_WE
                                                       cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/m_ibus_WE
    SLICE_X14Y31.C4      net (fanout=25)       1.114   cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/m_ibus_WE
    SLICE_X14Y31.C       Tilo                  0.204   cnc2_GalvoMotor_EtherCAT/m_last_Led_Request
                                                       cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/IBUS_Write1
    SLICE_X10Y47.B4      net (fanout=8)        1.421   cnc2_GalvoMotor_EtherCAT/ibus_Write
    SLICE_X10Y47.B       Tilo                  0.203   cnc2_GalvoMotor_EtherCAT/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC2Value<15>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/IBUS_Select_IBUS_Write_AND_360_o1
    SLICE_X10Y47.D1      net (fanout=10)       0.504   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/IBUS_Select_IBUS_Write_AND_360_o
    SLICE_X10Y47.D       Tilo                  0.203   cnc2_GalvoMotor_EtherCAT/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC2Value<15>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_DDACmdLoad1
    SLICE_X9Y63.B5       net (fanout=15)       1.497   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<0>
    SLICE_X9Y63.B        Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_TotalCount<2>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X23Y63.A5      net (fanout=7)        2.975   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X23Y63.AMUX    Tilo                  0.313   GMPartition_1/XY2100_Partition_1/G1.XY2100_Channel[0].FilterFX_iXY2100_CMD/m_stack<2>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl3
    SLICE_X2Y66.CE       net (fanout=6)        4.367   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl3
    SLICE_X2Y66.CLK      Tceck                 0.304   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram4_RAMD_O
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram4_RAMB
    -------------------------------------------------  ---------------------------
    Total                                     13.811ns (1.933ns logic, 11.878ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_2 (FF)
  Destination:          cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram4_RAMB (RAM)
  Requirement:          25.000ns
  Data Path Delay:      13.769ns (Levels of Logic = 5)
  Clock Path Skew:      0.106ns (0.619 - 0.513)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_2 to cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram4_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y31.CQ      Tcko                  0.447   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter<3>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_2
    SLICE_X15Y32.C1      net (fanout=2)        1.112   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter<2>
    SLICE_X15Y32.C       Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FS
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_fall11
    SLICE_X15Y32.D5      net (fanout=31)       0.234   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_fall1
    SLICE_X15Y32.DMUX    Tilo                  0.313   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FS
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_Next_FS1
    SLICE_X11Y57.A5      net (fanout=3)        1.931   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/XY2_Sync
    SLICE_X11Y57.A       Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/Mmux_m_NextTotalCount51
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LatchTrigger<0>
    SLICE_X9Y63.B3       net (fanout=18)       0.996   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LatchTrigger<0>
    SLICE_X9Y63.B        Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_TotalCount<2>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X23Y63.A5      net (fanout=7)        2.975   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X23Y63.AMUX    Tilo                  0.313   GMPartition_1/XY2100_Partition_1/G1.XY2100_Channel[0].FilterFX_iXY2100_CMD/m_stack<2>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl3
    SLICE_X2Y66.CE       net (fanout=6)        4.367   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl3
    SLICE_X2Y66.CLK      Tceck                 0.304   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram4_RAMD_O
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram4_RAMB
    -------------------------------------------------  ---------------------------
    Total                                     13.769ns (2.154ns logic, 11.615ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------

Paths for end point cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram4_RAMC (SLICE_X2Y66.CE), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.004ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram4_RAMC (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.926ns (Levels of Logic = 5)
  Clock Path Skew:      1.840ns (1.429 - -0.411)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram4_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y40.AQ       Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X11Y37.C3      net (fanout=22)       1.534   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X11Y37.C       Tilo                  0.259   LocalBusBridgeAleDec_inst/m_DataIn_7
                                                       cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/Mmux_m_SacnHead_Select1
    SLICE_X10Y47.B6      net (fanout=4)        1.100   cnc2_GalvoMotor_EtherCAT/SacnHead_Select
    SLICE_X10Y47.B       Tilo                  0.203   cnc2_GalvoMotor_EtherCAT/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC2Value<15>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/IBUS_Select_IBUS_Write_AND_360_o1
    SLICE_X10Y47.D1      net (fanout=10)       0.504   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/IBUS_Select_IBUS_Write_AND_360_o
    SLICE_X10Y47.D       Tilo                  0.203   cnc2_GalvoMotor_EtherCAT/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC2Value<15>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_DDACmdLoad1
    SLICE_X9Y63.B5       net (fanout=15)       1.497   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<0>
    SLICE_X9Y63.B        Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_TotalCount<2>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X23Y63.A5      net (fanout=7)        2.975   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X23Y63.AMUX    Tilo                  0.313   GMPartition_1/XY2100_Partition_1/G1.XY2100_Channel[0].FilterFX_iXY2100_CMD/m_stack<2>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl3
    SLICE_X2Y66.CE       net (fanout=6)        4.367   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl3
    SLICE_X2Y66.CLK      Tceck                 0.304   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram4_RAMD_O
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram4_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     13.926ns (1.949ns logic, 11.977ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.258ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/m_ibus_WE (FF)
  Destination:          cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram4_RAMC (RAM)
  Requirement:          25.000ns
  Data Path Delay:      13.811ns (Levels of Logic = 5)
  Clock Path Skew:      0.104ns (0.619 - 0.515)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/m_ibus_WE to cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram4_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y33.AQ      Tcko                  0.447   cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/m_ibus_WE
                                                       cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/m_ibus_WE
    SLICE_X14Y31.C4      net (fanout=25)       1.114   cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/m_ibus_WE
    SLICE_X14Y31.C       Tilo                  0.204   cnc2_GalvoMotor_EtherCAT/m_last_Led_Request
                                                       cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/IBUS_Write1
    SLICE_X10Y47.B4      net (fanout=8)        1.421   cnc2_GalvoMotor_EtherCAT/ibus_Write
    SLICE_X10Y47.B       Tilo                  0.203   cnc2_GalvoMotor_EtherCAT/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC2Value<15>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/IBUS_Select_IBUS_Write_AND_360_o1
    SLICE_X10Y47.D1      net (fanout=10)       0.504   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/IBUS_Select_IBUS_Write_AND_360_o
    SLICE_X10Y47.D       Tilo                  0.203   cnc2_GalvoMotor_EtherCAT/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC2Value<15>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_DDACmdLoad1
    SLICE_X9Y63.B5       net (fanout=15)       1.497   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<0>
    SLICE_X9Y63.B        Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_TotalCount<2>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X23Y63.A5      net (fanout=7)        2.975   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X23Y63.AMUX    Tilo                  0.313   GMPartition_1/XY2100_Partition_1/G1.XY2100_Channel[0].FilterFX_iXY2100_CMD/m_stack<2>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl3
    SLICE_X2Y66.CE       net (fanout=6)        4.367   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl3
    SLICE_X2Y66.CLK      Tceck                 0.304   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram4_RAMD_O
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram4_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     13.811ns (1.933ns logic, 11.878ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_2 (FF)
  Destination:          cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram4_RAMC (RAM)
  Requirement:          25.000ns
  Data Path Delay:      13.769ns (Levels of Logic = 5)
  Clock Path Skew:      0.106ns (0.619 - 0.513)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_2 to cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram4_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y31.CQ      Tcko                  0.447   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter<3>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_2
    SLICE_X15Y32.C1      net (fanout=2)        1.112   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter<2>
    SLICE_X15Y32.C       Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FS
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_fall11
    SLICE_X15Y32.D5      net (fanout=31)       0.234   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_fall1
    SLICE_X15Y32.DMUX    Tilo                  0.313   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FS
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_Next_FS1
    SLICE_X11Y57.A5      net (fanout=3)        1.931   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/XY2_Sync
    SLICE_X11Y57.A       Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/Mmux_m_NextTotalCount51
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LatchTrigger<0>
    SLICE_X9Y63.B3       net (fanout=18)       0.996   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LatchTrigger<0>
    SLICE_X9Y63.B        Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_TotalCount<2>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X23Y63.A5      net (fanout=7)        2.975   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X23Y63.AMUX    Tilo                  0.313   GMPartition_1/XY2100_Partition_1/G1.XY2100_Channel[0].FilterFX_iXY2100_CMD/m_stack<2>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl3
    SLICE_X2Y66.CE       net (fanout=6)        4.367   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl3
    SLICE_X2Y66.CLK      Tceck                 0.304   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram4_RAMD_O
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram4_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     13.769ns (2.154ns logic, 11.615ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point GMPartition_1/DAQ_Partition1/m_SampDataType_30 (SLICE_X20Y37.D5), 21 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.027ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_BusDataOut_14 (FF)
  Destination:          GMPartition_1/DAQ_Partition1/m_SampDataType_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.917ns (Levels of Logic = 3)
  Clock Path Skew:      1.480ns (1.127 - -0.353)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_BusDataOut_14 to GMPartition_1/DAQ_Partition1/m_SampDataType_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y46.AQ      Tcko                  0.198   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_BusDataOut<15>
                                                       EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_BusDataOut_14
    SLICE_X18Y42.D3      net (fanout=2)        0.692   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_BusDataOut<14>
    SLICE_X18Y42.D       Tilo                  0.156   GMPartition_1/DAQ_Partition1/G1.RAM_Channel[1].DAQdataFIFO_1/m_HeadAddress<10>
                                                       GMPartition_1/ibus_DataIn<14>LogicTrst_SW0
    SLICE_X20Y37.C2      net (fanout=1)        0.513   N47
    SLICE_X20Y37.C       Tilo                  0.142   GMPartition_1/DAQ_Partition1/m_SampDataType<14>
                                                       GMPartition_1/ibus_DataIn<14>LogicTrst
    SLICE_X20Y37.D5      net (fanout=73)       0.095   GMPartition_1/ibus_DataIn<14>
    SLICE_X20Y37.CLK     Tah         (-Th)    -0.121   GMPartition_1/DAQ_Partition1/m_SampDataType<14>
                                                       GMPartition_1/DAQ_Partition1/Mmux__n0141241
                                                       GMPartition_1/DAQ_Partition1/m_SampDataType_30
    -------------------------------------------------  ---------------------------
    Total                                      1.917ns (0.617ns logic, 1.300ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.085ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientWRn (FF)
  Destination:          GMPartition_1/DAQ_Partition1/m_SampDataType_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.824ns (Levels of Logic = 4)
  Clock Path Skew:      1.329ns (1.127 - -0.202)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientWRn to GMPartition_1/DAQ_Partition1/m_SampDataType_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y37.AQ       Tcko                  0.198   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X16Y36.D5      net (fanout=4)        0.451   LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X16Y36.D       Tilo                  0.142   GMPartition_1/DAQ_Partition1/m_RAMDataIn<55>
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv1
    SLICE_X16Y36.C6      net (fanout=17)       0.032   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
    SLICE_X16Y36.C       Tilo                  0.142   GMPartition_1/DAQ_Partition1/m_RAMDataIn<55>
                                                       GMPartition_1/ibus_DataIn<0>LogicTrst11
    SLICE_X20Y37.C5      net (fanout=16)       0.501   GMPartition_1/ibus_DataIn<0>LogicTrst1
    SLICE_X20Y37.C       Tilo                  0.142   GMPartition_1/DAQ_Partition1/m_SampDataType<14>
                                                       GMPartition_1/ibus_DataIn<14>LogicTrst
    SLICE_X20Y37.D5      net (fanout=73)       0.095   GMPartition_1/ibus_DataIn<14>
    SLICE_X20Y37.CLK     Tah         (-Th)    -0.121   GMPartition_1/DAQ_Partition1/m_SampDataType<14>
                                                       GMPartition_1/DAQ_Partition1/Mmux__n0141241
                                                       GMPartition_1/DAQ_Partition1/m_SampDataType_30
    -------------------------------------------------  ---------------------------
    Total                                      1.824ns (0.745ns logic, 1.079ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.199ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          GMPartition_1/DAQ_Partition1/m_SampDataType_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.910ns (Levels of Logic = 3)
  Clock Path Skew:      1.301ns (1.127 - -0.174)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to GMPartition_1/DAQ_Partition1/m_SampDataType_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y37.AQ       Tcko                  0.198   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X16Y36.C1      net (fanout=4)        0.711   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X16Y36.C       Tilo                  0.142   GMPartition_1/DAQ_Partition1/m_RAMDataIn<55>
                                                       GMPartition_1/ibus_DataIn<0>LogicTrst11
    SLICE_X20Y37.C5      net (fanout=16)       0.501   GMPartition_1/ibus_DataIn<0>LogicTrst1
    SLICE_X20Y37.C       Tilo                  0.142   GMPartition_1/DAQ_Partition1/m_SampDataType<14>
                                                       GMPartition_1/ibus_DataIn<14>LogicTrst
    SLICE_X20Y37.D5      net (fanout=73)       0.095   GMPartition_1/ibus_DataIn<14>
    SLICE_X20Y37.CLK     Tah         (-Th)    -0.121   GMPartition_1/DAQ_Partition1/m_SampDataType<14>
                                                       GMPartition_1/DAQ_Partition1/Mmux__n0141241
                                                       GMPartition_1/DAQ_Partition1/m_SampDataType_30
    -------------------------------------------------  ---------------------------
    Total                                      1.910ns (0.603ns logic, 1.307ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------

Paths for end point cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/m_BusDataOut_8 (SLICE_X10Y39.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.052ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/m_BusDataOut_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.885ns (Levels of Logic = 3)
  Clock Path Skew:      1.423ns (1.221 - -0.202)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/m_BusDataOut_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y40.AQ       Tcko                  0.200   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X11Y37.C3      net (fanout=22)       0.933   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X11Y37.C       Tilo                  0.156   LocalBusBridgeAleDec_inst/m_DataIn_7
                                                       cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/Mmux_m_SacnHead_Select1
    SLICE_X11Y37.D5      net (fanout=4)        0.057   cnc2_GalvoMotor_EtherCAT/SacnHead_Select
    SLICE_X11Y37.D       Tilo                  0.156   LocalBusBridgeAleDec_inst/m_DataIn_7
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Mmux_XY2_Select11
    SLICE_X10Y39.D6      net (fanout=20)       0.145   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/XY2_Select
    SLICE_X10Y39.CLK     Tah         (-Th)    -0.238   cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/m_BusDataOut<8>
                                                       cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1514_F
                                                       cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1514
                                                       cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/m_BusDataOut_8
    -------------------------------------------------  ---------------------------
    Total                                      1.885ns (0.750ns logic, 1.135ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------

Paths for end point GMPartition_1/DAQ_Partition1/m_SampDataType_34 (SLICE_X27Y35.D5), 21 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.053ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_BusDataOut_2 (FF)
  Destination:          GMPartition_1/DAQ_Partition1/m_SampDataType_34 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.903ns (Levels of Logic = 3)
  Clock Path Skew:      1.440ns (1.098 - -0.342)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_BusDataOut_2 to GMPartition_1/DAQ_Partition1/m_SampDataType_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y45.DQ      Tcko                  0.198   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_BusDataOut<2>
                                                       EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_BusDataOut_2
    SLICE_X19Y41.B1      net (fanout=2)        0.673   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_BusDataOut<2>
    SLICE_X19Y41.B       Tilo                  0.156   N23
                                                       GMPartition_1/ibus_DataIn<2>LogicTrst_SW0
    SLICE_X27Y35.C5      net (fanout=1)        0.474   N23
    SLICE_X27Y35.C       Tilo                  0.156   GMPartition_1/DAQ_Partition1/m_SampDataType<2>
                                                       GMPartition_1/ibus_DataIn<2>LogicTrst
    SLICE_X27Y35.D5      net (fanout=83)       0.091   GMPartition_1/ibus_DataIn<2>
    SLICE_X27Y35.CLK     Tah         (-Th)    -0.155   GMPartition_1/DAQ_Partition1/m_SampDataType<2>
                                                       GMPartition_1/DAQ_Partition1/Mmux__n0141281
                                                       GMPartition_1/DAQ_Partition1/m_SampDataType_34
    -------------------------------------------------  ---------------------------
    Total                                      1.903ns (0.665ns logic, 1.238ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.593ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientWRn (FF)
  Destination:          GMPartition_1/DAQ_Partition1/m_SampDataType_34 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.303ns (Levels of Logic = 4)
  Clock Path Skew:      1.300ns (1.098 - -0.202)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientWRn to GMPartition_1/DAQ_Partition1/m_SampDataType_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y37.AQ       Tcko                  0.198   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X16Y36.D5      net (fanout=4)        0.451   LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X16Y36.D       Tilo                  0.142   GMPartition_1/DAQ_Partition1/m_RAMDataIn<55>
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv1
    SLICE_X16Y36.C6      net (fanout=17)       0.032   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
    SLICE_X16Y36.C       Tilo                  0.142   GMPartition_1/DAQ_Partition1/m_RAMDataIn<55>
                                                       GMPartition_1/ibus_DataIn<0>LogicTrst11
    SLICE_X27Y35.C1      net (fanout=16)       0.936   GMPartition_1/ibus_DataIn<0>LogicTrst1
    SLICE_X27Y35.C       Tilo                  0.156   GMPartition_1/DAQ_Partition1/m_SampDataType<2>
                                                       GMPartition_1/ibus_DataIn<2>LogicTrst
    SLICE_X27Y35.D5      net (fanout=83)       0.091   GMPartition_1/ibus_DataIn<2>
    SLICE_X27Y35.CLK     Tah         (-Th)    -0.155   GMPartition_1/DAQ_Partition1/m_SampDataType<2>
                                                       GMPartition_1/DAQ_Partition1/Mmux__n0141281
                                                       GMPartition_1/DAQ_Partition1/m_SampDataType_34
    -------------------------------------------------  ---------------------------
    Total                                      2.303ns (0.793ns logic, 1.510ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.707ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          GMPartition_1/DAQ_Partition1/m_SampDataType_34 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.389ns (Levels of Logic = 3)
  Clock Path Skew:      1.272ns (1.098 - -0.174)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to GMPartition_1/DAQ_Partition1/m_SampDataType_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y37.AQ       Tcko                  0.198   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X16Y36.C1      net (fanout=4)        0.711   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X16Y36.C       Tilo                  0.142   GMPartition_1/DAQ_Partition1/m_RAMDataIn<55>
                                                       GMPartition_1/ibus_DataIn<0>LogicTrst11
    SLICE_X27Y35.C1      net (fanout=16)       0.936   GMPartition_1/ibus_DataIn<0>LogicTrst1
    SLICE_X27Y35.C       Tilo                  0.156   GMPartition_1/DAQ_Partition1/m_SampDataType<2>
                                                       GMPartition_1/ibus_DataIn<2>LogicTrst
    SLICE_X27Y35.D5      net (fanout=83)       0.091   GMPartition_1/ibus_DataIn<2>
    SLICE_X27Y35.CLK     Tah         (-Th)    -0.155   GMPartition_1/DAQ_Partition1/m_SampDataType<2>
                                                       GMPartition_1/DAQ_Partition1/Mmux__n0141281
                                                       GMPartition_1/DAQ_Partition1/m_SampDataType_34
    -------------------------------------------------  ---------------------------
    Total                                      2.389ns (0.651ns logic, 1.738ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.830ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: DCM_SP_inst_40MHz/CLK2X
  Logical resource: DCM_SP_inst_40MHz/CLK2X
  Location pin: DCM_X0Y1.CLK2X
  Clock network: CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.330ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: DCM_SP_inst_Tx_CLK/CLK2X
  Logical resource: DCM_SP_inst_Tx_CLK/CLK2X
  Location pin: DCM_X0Y2.CLK2X
  Clock network: CLK_Tx50MHz_DCM
--------------------------------------------------------------------------------
Slack: 24.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_Tx_CLK/CLKIN
  Logical resource: DCM_SP_inst_Tx_CLK/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM_SP_inst_Tx_CLK_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 24.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_Tx_CLK/CLKIN
  Logical resource: DCM_SP_inst_Tx_CLK/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM_SP_inst_Tx_CLK_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.330ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: DCM_SP_inst_Rx_CLK/CLK2X
  Logical resource: DCM_SP_inst_Rx_CLK/CLK2X
  Location pin: DCM_X0Y3.CLK2X
  Clock network: CLK_Rx50MHz_DCM
--------------------------------------------------------------------------------
Slack: 24.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_Rx_CLK/CLKIN
  Logical resource: DCM_SP_inst_Rx_CLK/CLKIN
  Location pin: DCM_X0Y3.CLKIN
  Clock network: DCM_SP_inst_Rx_CLK_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 24.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_Rx_CLK/CLKIN
  Logical resource: DCM_SP_inst_Rx_CLK/CLKIN
  Location pin: DCM_X0Y3.CLKIN
  Clock network: DCM_SP_inst_Rx_CLK_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 314889 paths analyzed, 7473 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.526ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAMB16_X2Y10.DIA14), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.974ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.179ns (Levels of Logic = 5)
  Clock Path Skew:      -0.087ns (0.423 - 0.510)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y40.AQ       Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X7Y32.B6       net (fanout=22)       1.302   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X7Y32.B        Tilo                  0.259   AddressDecoderCS0n
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X17Y35.D4      net (fanout=9)        0.945   AddressDecoderCS0n
    SLICE_X17Y35.DMUX    Tilo                  0.313   cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/m_ibus_RD
                                                       cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_11_o1
    SLICE_X18Y42.D4      net (fanout=17)       1.378   cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_11_o
    SLICE_X18Y42.D       Tilo                  0.203   GMPartition_1/DAQ_Partition1/G1.RAM_Channel[1].DAQdataFIFO_1/m_HeadAddress<10>
                                                       GMPartition_1/ibus_DataIn<14>LogicTrst_SW0
    SLICE_X20Y37.C2      net (fanout=1)        0.869   N47
    SLICE_X20Y37.C       Tilo                  0.205   GMPartition_1/DAQ_Partition1/m_SampDataType<14>
                                                       GMPartition_1/ibus_DataIn<14>LogicTrst
    SLICE_X49Y20.B4      net (fanout=73)       3.363   GMPartition_1/ibus_DataIn<14>
    SLICE_X49Y20.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRA1<9>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_DIA1<14>LogicTrst1
    RAMB16_X2Y10.DIA14   net (fanout=1)        1.375   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<14>
    RAMB16_X2Y10.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.179ns (1.947ns logic, 9.232ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.263ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      10.862ns (Levels of Logic = 4)
  Clock Path Skew:      -0.115ns (0.423 - 0.538)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y37.AQ       Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X17Y35.D1      net (fanout=4)        2.206   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X17Y35.DMUX    Tilo                  0.313   cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/m_ibus_RD
                                                       cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_11_o1
    SLICE_X18Y42.D4      net (fanout=17)       1.378   cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_11_o
    SLICE_X18Y42.D       Tilo                  0.203   GMPartition_1/DAQ_Partition1/G1.RAM_Channel[1].DAQdataFIFO_1/m_HeadAddress<10>
                                                       GMPartition_1/ibus_DataIn<14>LogicTrst_SW0
    SLICE_X20Y37.C2      net (fanout=1)        0.869   N47
    SLICE_X20Y37.C       Tilo                  0.205   GMPartition_1/DAQ_Partition1/m_SampDataType<14>
                                                       GMPartition_1/ibus_DataIn<14>LogicTrst
    SLICE_X49Y20.B4      net (fanout=73)       3.363   GMPartition_1/ibus_DataIn<14>
    SLICE_X49Y20.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRA1<9>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_DIA1<14>LogicTrst1
    RAMB16_X2Y10.DIA14   net (fanout=1)        1.375   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<14>
    RAMB16_X2Y10.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     10.862ns (1.671ns logic, 9.191ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.372ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      10.753ns (Levels of Logic = 4)
  Clock Path Skew:      -0.115ns (0.423 - 0.538)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y37.AQ       Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X17Y35.D1      net (fanout=4)        2.206   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X17Y35.D       Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/m_ibus_RD
                                                       EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Read1
    SLICE_X18Y42.D6      net (fanout=17)       1.323   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Read
    SLICE_X18Y42.D       Tilo                  0.203   GMPartition_1/DAQ_Partition1/G1.RAM_Channel[1].DAQdataFIFO_1/m_HeadAddress<10>
                                                       GMPartition_1/ibus_DataIn<14>LogicTrst_SW0
    SLICE_X20Y37.C2      net (fanout=1)        0.869   N47
    SLICE_X20Y37.C       Tilo                  0.205   GMPartition_1/DAQ_Partition1/m_SampDataType<14>
                                                       GMPartition_1/ibus_DataIn<14>LogicTrst
    SLICE_X49Y20.B4      net (fanout=73)       3.363   GMPartition_1/ibus_DataIn<14>
    SLICE_X49Y20.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRA1<9>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_DIA1<14>LogicTrst1
    RAMB16_X2Y10.DIA14   net (fanout=1)        1.375   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<14>
    RAMB16_X2Y10.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     10.753ns (1.617ns logic, 9.136ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2_26 (SLICE_X50Y25.A1), 2046 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2_26 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.260ns (Levels of Logic = 12)
  Clock Path Skew:      0.074ns (0.341 - 0.267)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y16.BQ      Tcko                  0.408   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount<4>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount_1
    SLICE_X10Y14.A1      net (fanout=52)       2.305   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount<1>
    SLICE_X10Y14.A       Tilo                  0.203   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N255
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_1_5ToutFlag[31]_Mux_169_o_8
    SLICE_X18Y18.C2      net (fanout=1)        1.210   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_1_5ToutFlag[31]_Mux_169_o_8
    SLICE_X18Y18.CMUX    Tilo                  0.361   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_1_5ToutFlag[31]_Mux_169_o_7
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_1_5ToutFlag[31]_Mux_169_o_3
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_1_5ToutFlag[31]_Mux_169_o_2_f7
    SLICE_X33Y19.A6      net (fanout=33)       1.580   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount[4]_m_1_5ToutFlag[31]_Mux_169_o
    SLICE_X33Y19.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B11
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B12
    SLICE_X47Y26.A6      net (fanout=1)        1.281   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B11
    SLICE_X47Y26.A       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_UartRxData<2>_115
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B13
    SLICE_X46Y19.A6      net (fanout=1)        1.042   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_B<0>
    SLICE_X46Y19.COUT    Topcya                0.379   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_lut<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
    SLICE_X46Y20.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
    SLICE_X46Y20.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
    SLICE_X46Y21.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
    SLICE_X46Y21.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
    SLICE_X46Y22.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
    SLICE_X46Y22.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
    SLICE_X46Y23.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
    SLICE_X46Y23.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
    SLICE_X46Y24.CIN     net (fanout=1)        0.082   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
    SLICE_X46Y24.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<23>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<23>
    SLICE_X46Y25.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<23>
    SLICE_X46Y25.CMUX    Tcinc                 0.261   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<27>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<27>
    SLICE_X50Y25.A1      net (fanout=1)        1.081   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT<26>
    SLICE_X50Y25.CLK     Tas                   0.154   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2<26>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_NextDIB2191
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2_26
    -------------------------------------------------  ---------------------------
    Total                                     11.260ns (2.664ns logic, 8.596ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2_26 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.195ns (Levels of Logic = 12)
  Clock Path Skew:      0.074ns (0.341 - 0.267)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y16.AQ      Tcko                  0.408   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount<4>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount_0
    SLICE_X10Y14.A4      net (fanout=53)       2.240   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount<0>
    SLICE_X10Y14.A       Tilo                  0.203   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N255
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_1_5ToutFlag[31]_Mux_169_o_8
    SLICE_X18Y18.C2      net (fanout=1)        1.210   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_1_5ToutFlag[31]_Mux_169_o_8
    SLICE_X18Y18.CMUX    Tilo                  0.361   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_1_5ToutFlag[31]_Mux_169_o_7
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_1_5ToutFlag[31]_Mux_169_o_3
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_1_5ToutFlag[31]_Mux_169_o_2_f7
    SLICE_X33Y19.A6      net (fanout=33)       1.580   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount[4]_m_1_5ToutFlag[31]_Mux_169_o
    SLICE_X33Y19.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B11
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B12
    SLICE_X47Y26.A6      net (fanout=1)        1.281   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B11
    SLICE_X47Y26.A       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_UartRxData<2>_115
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B13
    SLICE_X46Y19.A6      net (fanout=1)        1.042   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_B<0>
    SLICE_X46Y19.COUT    Topcya                0.379   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_lut<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
    SLICE_X46Y20.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
    SLICE_X46Y20.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
    SLICE_X46Y21.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
    SLICE_X46Y21.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
    SLICE_X46Y22.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
    SLICE_X46Y22.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
    SLICE_X46Y23.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
    SLICE_X46Y23.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
    SLICE_X46Y24.CIN     net (fanout=1)        0.082   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
    SLICE_X46Y24.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<23>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<23>
    SLICE_X46Y25.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<23>
    SLICE_X46Y25.CMUX    Tcinc                 0.261   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<27>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<27>
    SLICE_X50Y25.A1      net (fanout=1)        1.081   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT<26>
    SLICE_X50Y25.CLK     Tas                   0.154   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2<26>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_NextDIB2191
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2_26
    -------------------------------------------------  ---------------------------
    Total                                     11.195ns (2.664ns logic, 8.531ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.353ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2_26 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.961ns (Levels of Logic = 12)
  Clock Path Skew:      0.074ns (0.341 - 0.267)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y16.AQ      Tcko                  0.408   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount<4>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount_0
    SLICE_X24Y22.A1      net (fanout=53)       1.968   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount<0>
    SLICE_X24Y22.A       Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_TimeOutFlag[31]_Mux_161_o_91
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_TimeOutFlag[31]_Mux_161_o_91
    SLICE_X22Y20.D4      net (fanout=1)        0.637   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_TimeOutFlag[31]_Mux_161_o_91
    SLICE_X22Y20.CMUX    Topdc                 0.368   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_TimeOutFlag[31]_Mux_161_o_7
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_TimeOutFlag[31]_Mux_161_o_4
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_TimeOutFlag[31]_Mux_161_o_2_f7
    SLICE_X28Y26.A2      net (fanout=2)        1.604   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount[4]_m_TimeOutFlag[31]_Mux_161_o
    SLICE_X28Y26.A       Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B11
    SLICE_X47Y26.A2      net (fanout=1)        1.913   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B1
    SLICE_X47Y26.A       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_UartRxData<2>_115
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B13
    SLICE_X46Y19.A6      net (fanout=1)        1.042   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_B<0>
    SLICE_X46Y19.COUT    Topcya                0.379   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_lut<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
    SLICE_X46Y20.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
    SLICE_X46Y20.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
    SLICE_X46Y21.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
    SLICE_X46Y21.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
    SLICE_X46Y22.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
    SLICE_X46Y22.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
    SLICE_X46Y23.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
    SLICE_X46Y23.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
    SLICE_X46Y24.CIN     net (fanout=1)        0.082   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
    SLICE_X46Y24.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<23>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<23>
    SLICE_X46Y25.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<23>
    SLICE_X46Y25.CMUX    Tcinc                 0.261   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<27>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<27>
    SLICE_X50Y25.A1      net (fanout=1)        1.081   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT<26>
    SLICE_X50Y25.CLK     Tas                   0.154   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2<26>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_NextDIB2191
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2_26
    -------------------------------------------------  ---------------------------
    Total                                     10.961ns (2.619ns logic, 8.342ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_DI_11 (SLICE_X47Y18.SR), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.091ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_DI_11 (FF)
  Requirement:          12.500ns
  Data Path Delay:      8.773ns (Levels of Logic = 2)
  Clock Path Skew:      -2.226ns (-0.264 - 1.962)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_DI_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y28.AQ      Tcko                  0.447   startup_reset
                                                       startup_reset
    SLICE_X23Y34.D3      net (fanout=10)       0.751   startup_reset
    SLICE_X23Y34.D       Tilo                  0.259   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/iLB_RESET_n_inv
                                                       g_reset1
    SLICE_X20Y6.B4       net (fanout=869)      3.310   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/iLB_RESET_n_inv
    SLICE_X20Y6.B        Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/iResetI_inv1
    SLICE_X47Y18.SR      net (fanout=125)      3.488   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
    SLICE_X47Y18.CLK     Trck                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_DI<11>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_DI_11
    -------------------------------------------------  ---------------------------
    Total                                      8.773ns (1.224ns logic, 7.549ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB2Count_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_DI_11 (FF)
  Requirement:          12.500ns
  Data Path Delay:      9.897ns (Levels of Logic = 2)
  Clock Path Skew:      -0.031ns (0.329 - 0.360)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB2Count_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_DI_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y26.BQ      Tcko                  0.408   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB2Count<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB2Count_1
    SLICE_X49Y19.A2      net (fanout=68)       2.036   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB2Count<1>
    SLICE_X49Y19.A       Tilo                  0.259   N107
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BlockRAMB_IDLE1
    SLICE_X20Y6.B3       net (fanout=45)       3.188   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BlockRAMB_IDLE
    SLICE_X20Y6.B        Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/iResetI_inv1
    SLICE_X47Y18.SR      net (fanout=125)      3.488   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
    SLICE_X47Y18.CLK     Trck                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_DI<11>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_DI_11
    -------------------------------------------------  ---------------------------
    Total                                      9.897ns (1.185ns logic, 8.712ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.454ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd2_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_DI_11 (FF)
  Requirement:          12.500ns
  Data Path Delay:      9.760ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.329 - 0.355)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd2_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_DI_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y23.AQ      Tcko                  0.408   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd2_2
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd2_1
    SLICE_X49Y19.B4      net (fanout=3)        1.435   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd2_1
    SLICE_X49Y19.B       Tilo                  0.259   N107
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd1-In311
    SLICE_X49Y19.A5      net (fanout=6)        0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd1-In1
    SLICE_X49Y19.A       Tilo                  0.259   N107
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BlockRAMB_IDLE1
    SLICE_X20Y6.B3       net (fanout=45)       3.188   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BlockRAMB_IDLE
    SLICE_X20Y6.B        Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/iResetI_inv1
    SLICE_X47Y18.SR      net (fanout=125)      3.488   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
    SLICE_X47Y18.CLK     Trck                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_DI<11>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_DI_11
    -------------------------------------------------  ---------------------------
    Total                                      9.760ns (1.444ns logic, 8.316ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X2Y28.DIA12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.260ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Tx_DataIn_12 (FF)
  Destination:          EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.270ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.164 - 0.154)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Tx_DataIn_12 to EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y56.AQ      Tcko                  0.200   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Tx_DataIn<15>
                                                       EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Tx_DataIn_12
    RAMB16_X2Y28.DIA12   net (fanout=1)        0.123   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Tx_DataIn<12>
    RAMB16_X2Y28.CLKA    Trckd_DIA   (-Th)     0.053   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.270ns (0.147ns logic, 0.123ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X2Y28.DIA13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.353ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Tx_DataIn_13 (FF)
  Destination:          EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.363ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.164 - 0.154)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Tx_DataIn_13 to EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y56.BQ      Tcko                  0.200   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Tx_DataIn<15>
                                                       EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Tx_DataIn_13
    RAMB16_X2Y28.DIA13   net (fanout=1)        0.216   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Tx_DataIn<13>
    RAMB16_X2Y28.CLKA    Trckd_DIA   (-Th)     0.053   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.363ns (0.147ns logic, 0.216ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X2Y28.DIA3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.356ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Tx_DataIn_3 (FF)
  Destination:          EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.364ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.164 - 0.156)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Tx_DataIn_3 to EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y57.DQ      Tcko                  0.198   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Tx_DataIn<3>
                                                       EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Tx_DataIn_3
    RAMB16_X2Y28.DIA3    net (fanout=1)        0.219   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Tx_DataIn<3>
    RAMB16_X2Y28.CLKA    Trckd_DIA   (-Th)     0.053   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.364ns (0.145ns logic, 0.219ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X2Y10.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Logical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Location pin: RAMB16_X2Y10.CLKB
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X2Y12.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_Tx50MHz_DCM = PERIOD TIMEGRP "CLK_Tx50MHz_DCM" 
TS_TX_CLK1 / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 857 paths analyzed, 491 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.755ns.
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11 (SLICE_X47Y57.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1 (FF)
  Destination:          EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.430ns (Levels of Logic = 1)
  Clock Path Skew:      0.010ns (0.408 - 0.398)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1 to EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y65.AQ      Tcko                  0.408   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1
    SLICE_X48Y58.A1      net (fanout=12)       1.587   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1
    SLICE_X48Y58.A       Tilo                  0.205   EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<4>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X47Y57.CE      net (fanout=3)        0.867   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en
    SLICE_X47Y57.CLK     Tceck                 0.363   EtherCATPartition_inst/tx_fifo_dout<7>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11
    -------------------------------------------------  ---------------------------
    Total                                      3.430ns (0.976ns logic, 2.454ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.563ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2 (FF)
  Destination:          EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.112ns (Levels of Logic = 1)
  Clock Path Skew:      0.010ns (0.408 - 0.398)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2 to EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y65.AMUX    Tshcko                0.455   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2
    SLICE_X48Y58.A4      net (fanout=12)       1.222   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2
    SLICE_X48Y58.A       Tilo                  0.205   EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<4>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X47Y57.CE      net (fanout=3)        0.867   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en
    SLICE_X47Y57.CLK     Tceck                 0.363   EtherCATPartition_inst/tx_fifo_dout<7>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11
    -------------------------------------------------  ---------------------------
    Total                                      3.112ns (1.023ns logic, 2.089ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.645ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/TxControl_1/m_Tx_FIFO_Rd_En (FF)
  Destination:          EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.041ns (Levels of Logic = 1)
  Clock Path Skew:      0.021ns (0.319 - 0.298)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/TxControl_1/m_Tx_FIFO_Rd_En to EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y60.AQ      Tcko                  0.391   EtherCATPartition_inst/TxControl_1/m_Tx_FIFO_Rd_En
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_FIFO_Rd_En
    SLICE_X48Y58.A2      net (fanout=12)       1.215   EtherCATPartition_inst/TxControl_1/m_Tx_FIFO_Rd_En
    SLICE_X48Y58.A       Tilo                  0.205   EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<4>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X47Y57.CE      net (fanout=3)        0.867   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en
    SLICE_X47Y57.CLK     Tceck                 0.363   EtherCATPartition_inst/tx_fifo_dout<7>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11
    -------------------------------------------------  ---------------------------
    Total                                      3.041ns (0.959ns logic, 2.082ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_9 (SLICE_X47Y57.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.246ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1 (FF)
  Destination:          EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.429ns (Levels of Logic = 1)
  Clock Path Skew:      0.010ns (0.408 - 0.398)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1 to EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y65.AQ      Tcko                  0.408   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1
    SLICE_X48Y58.A1      net (fanout=12)       1.587   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1
    SLICE_X48Y58.A       Tilo                  0.205   EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<4>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X47Y57.CE      net (fanout=3)        0.867   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en
    SLICE_X47Y57.CLK     Tceck                 0.362   EtherCATPartition_inst/tx_fifo_dout<7>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_9
    -------------------------------------------------  ---------------------------
    Total                                      3.429ns (0.975ns logic, 2.454ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.564ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2 (FF)
  Destination:          EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.111ns (Levels of Logic = 1)
  Clock Path Skew:      0.010ns (0.408 - 0.398)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2 to EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y65.AMUX    Tshcko                0.455   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2
    SLICE_X48Y58.A4      net (fanout=12)       1.222   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2
    SLICE_X48Y58.A       Tilo                  0.205   EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<4>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X47Y57.CE      net (fanout=3)        0.867   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en
    SLICE_X47Y57.CLK     Tceck                 0.362   EtherCATPartition_inst/tx_fifo_dout<7>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_9
    -------------------------------------------------  ---------------------------
    Total                                      3.111ns (1.022ns logic, 2.089ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.646ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/TxControl_1/m_Tx_FIFO_Rd_En (FF)
  Destination:          EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.040ns (Levels of Logic = 1)
  Clock Path Skew:      0.021ns (0.319 - 0.298)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/TxControl_1/m_Tx_FIFO_Rd_En to EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y60.AQ      Tcko                  0.391   EtherCATPartition_inst/TxControl_1/m_Tx_FIFO_Rd_En
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_FIFO_Rd_En
    SLICE_X48Y58.A2      net (fanout=12)       1.215   EtherCATPartition_inst/TxControl_1/m_Tx_FIFO_Rd_En
    SLICE_X48Y58.A       Tilo                  0.205   EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<4>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X47Y57.CE      net (fanout=3)        0.867   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en
    SLICE_X47Y57.CLK     Tceck                 0.362   EtherCATPartition_inst/tx_fifo_dout<7>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_9
    -------------------------------------------------  ---------------------------
    Total                                      3.040ns (0.958ns logic, 2.082ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_10 (SLICE_X47Y57.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.247ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1 (FF)
  Destination:          EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.428ns (Levels of Logic = 1)
  Clock Path Skew:      0.010ns (0.408 - 0.398)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1 to EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y65.AQ      Tcko                  0.408   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1
    SLICE_X48Y58.A1      net (fanout=12)       1.587   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1
    SLICE_X48Y58.A       Tilo                  0.205   EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<4>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X47Y57.CE      net (fanout=3)        0.867   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en
    SLICE_X47Y57.CLK     Tceck                 0.361   EtherCATPartition_inst/tx_fifo_dout<7>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_10
    -------------------------------------------------  ---------------------------
    Total                                      3.428ns (0.974ns logic, 2.454ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.565ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2 (FF)
  Destination:          EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.110ns (Levels of Logic = 1)
  Clock Path Skew:      0.010ns (0.408 - 0.398)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2 to EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y65.AMUX    Tshcko                0.455   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2
    SLICE_X48Y58.A4      net (fanout=12)       1.222   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2
    SLICE_X48Y58.A       Tilo                  0.205   EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<4>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X47Y57.CE      net (fanout=3)        0.867   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en
    SLICE_X47Y57.CLK     Tceck                 0.361   EtherCATPartition_inst/tx_fifo_dout<7>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_10
    -------------------------------------------------  ---------------------------
    Total                                      3.110ns (1.021ns logic, 2.089ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.647ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/TxControl_1/m_Tx_FIFO_Rd_En (FF)
  Destination:          EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.039ns (Levels of Logic = 1)
  Clock Path Skew:      0.021ns (0.319 - 0.298)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/TxControl_1/m_Tx_FIFO_Rd_En to EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y60.AQ      Tcko                  0.391   EtherCATPartition_inst/TxControl_1/m_Tx_FIFO_Rd_En
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_FIFO_Rd_En
    SLICE_X48Y58.A2      net (fanout=12)       1.215   EtherCATPartition_inst/TxControl_1/m_Tx_FIFO_Rd_En
    SLICE_X48Y58.A       Tilo                  0.205   EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<4>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X47Y57.CE      net (fanout=3)        0.867   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en
    SLICE_X47Y57.CLK     Tceck                 0.361   EtherCATPartition_inst/tx_fifo_dout<7>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_10
    -------------------------------------------------  ---------------------------
    Total                                      3.039ns (0.957ns logic, 2.082ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_Tx50MHz_DCM = PERIOD TIMEGRP "CLK_Tx50MHz_DCM" TS_TX_CLK1 / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1 (SLICE_X41Y64.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.392ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg (FF)
  Destination:          EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.394ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.046 - 0.044)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg to EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y64.AQ      Tcko                  0.200   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X41Y64.AX      net (fanout=2)        0.135   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X41Y64.CLK     Tckdi       (-Th)    -0.059   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1
    -------------------------------------------------  ---------------------------
    Total                                      0.394ns (0.259ns logic, 0.135ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2 (SLICE_X45Y64.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.404ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2 (FF)
  Destination:          EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.404ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2 to EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y64.CQ      Tcko                  0.198   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2
    SLICE_X45Y64.C5      net (fanout=1)        0.051   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<2>
    SLICE_X45Y64.CLK     Tah         (-Th)    -0.155   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<2>_rt
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.404ns (0.353ns logic, 0.051ns route)
                                                       (87.4% logic, 12.6% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_9 (SLICE_X40Y67.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_9 (FF)
  Destination:          EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_9 to EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y67.DQ      Tcko                  0.200   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count<9>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_9
    SLICE_X40Y67.D6      net (fanout=2)        0.023   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count<9>
    SLICE_X40Y67.CLK     Tah         (-Th)    -0.190   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count<9>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc1.count[9]_GND_181_o_add_0_OUT_xor<9>11
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_9
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_Tx50MHz_DCM = PERIOD TIMEGRP "CLK_Tx50MHz_DCM" TS_TX_CLK1 / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y28.CLKB
  Clock network: BUFG_Tx_CLK_50MHz
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFG_inst_TxControl/I0
  Logical resource: BUFG_inst_TxControl/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: CLK_Tx50MHz_DCM
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: EtherCATPartition_inst/TxControl_1/m_Tx_Head_Count<3>/CLK
  Logical resource: EtherCATPartition_inst/TxControl_1/m_Tx_Head_Count_0/CK
  Location pin: SLICE_X40Y59.CLK
  Clock network: BUFG_Tx_CLK_50MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_Tx25MHz_DCM = PERIOD TIMEGRP "CLK_Tx25MHz_DCM" 
TS_TX_CLK1 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3240 paths analyzed, 1644 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.785ns.
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/early_deassert (SLICE_X41Y59.A2), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/TxControl_1/m_Mac_Valid (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/early_deassert (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.798ns (Levels of Logic = 2)
  Clock Path Skew:      -0.367ns (1.547 - 1.914)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/TxControl_1/m_Mac_Valid to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/early_deassert
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y62.AQ      Tcko                  0.391   EtherCATPartition_inst/TxControl_1/m_Mac_Valid
                                                       EtherCATPartition_inst/TxControl_1/m_Mac_Valid
    SLICE_X41Y59.B5      net (fanout=17)       0.833   EtherCATPartition_inst/TxControl_1/m_Mac_Valid
    SLICE_X41Y59.B       Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/early_deassert
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid_two_byte_tx_OR_34_o1
    SLICE_X41Y59.A2      net (fanout=1)        0.993   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid_two_byte_tx_OR_34_o
    SLICE_X41Y59.CLK     Tas                   0.322   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/early_deassert
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/early_deassert_glue_set
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/early_deassert
    -------------------------------------------------  ---------------------------
    Total                                      2.798ns (0.972ns logic, 1.826ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.783ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_enable_reg (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/early_deassert (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.070ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.281 - 0.293)
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_enable_reg to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/early_deassert
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y63.AQ      Tcko                  0.391   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_enable_reg
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_enable_reg
    SLICE_X41Y59.B4      net (fanout=121)      1.105   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_enable_reg
    SLICE_X41Y59.B       Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/early_deassert
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid_two_byte_tx_OR_34_o1
    SLICE_X41Y59.A2      net (fanout=1)        0.993   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid_two_byte_tx_OR_34_o
    SLICE_X41Y59.CLK     Tas                   0.322   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/early_deassert
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/early_deassert_glue_set
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/early_deassert
    -------------------------------------------------  ---------------------------
    Total                                      3.070ns (0.972ns logic, 2.098ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.037ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/early_deassert (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.831ns (Levels of Logic = 2)
  Clock Path Skew:      0.003ns (0.281 - 0.278)
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/early_deassert
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y59.BQ      Tcko                  0.408   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid
    SLICE_X41Y59.B2      net (fanout=4)        0.849   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid
    SLICE_X41Y59.B       Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/early_deassert
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid_two_byte_tx_OR_34_o1
    SLICE_X41Y59.A2      net (fanout=1)        0.993   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid_two_byte_tx_OR_34_o
    SLICE_X41Y59.CLK     Tas                   0.322   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/early_deassert
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/early_deassert_glue_set
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/early_deassert
    -------------------------------------------------  ---------------------------
    Total                                      2.831ns (0.989ns logic, 1.842ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid (SLICE_X36Y59.B6), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.446ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/TxControl_1/m_Mac_Valid (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.685ns (Levels of Logic = 3)
  Clock Path Skew:      -0.384ns (1.530 - 1.914)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/TxControl_1/m_Mac_Valid to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y62.AQ      Tcko                  0.391   EtherCATPartition_inst/TxControl_1/m_Mac_Valid
                                                       EtherCATPartition_inst/TxControl_1/m_Mac_Valid
    SLICE_X37Y61.B3      net (fanout=17)       0.730   EtherCATPartition_inst/TxControl_1/m_Mac_Valid
    SLICE_X37Y61.B       Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_burst2
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_tx_state[3]_OR_24_o2_SW0
    SLICE_X36Y59.A1      net (fanout=1)        0.641   EtherCATPartition_inst/MAC100/N180
    SLICE_X36Y59.A       Tilo                  0.205   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_tx_state[3]_OR_24_o4
    SLICE_X36Y59.B6      net (fanout=1)        0.118   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_tx_state[3]_OR_24_o
    SLICE_X36Y59.CLK     Tas                   0.341   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid_glue_set
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid
    -------------------------------------------------  ---------------------------
    Total                                      2.685ns (1.196ns logic, 1.489ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.612ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/TxControl_1/m_Mac_Valid (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.519ns (Levels of Logic = 3)
  Clock Path Skew:      -0.384ns (1.530 - 1.914)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/TxControl_1/m_Mac_Valid to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y62.AQ      Tcko                  0.391   EtherCATPartition_inst/TxControl_1/m_Mac_Valid
                                                       EtherCATPartition_inst/TxControl_1/m_Mac_Valid
    SLICE_X39Y60.B5      net (fanout=17)       0.620   EtherCATPartition_inst/TxControl_1/m_Mac_Valid
    SLICE_X39Y60.B       Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_end
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_tx_state[3]_OR_24_o3
    SLICE_X36Y59.A4      net (fanout=1)        0.585   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_tx_state[3]_OR_24_o3
    SLICE_X36Y59.A       Tilo                  0.205   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_tx_state[3]_OR_24_o4
    SLICE_X36Y59.B6      net (fanout=1)        0.118   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_tx_state[3]_OR_24_o
    SLICE_X36Y59.CLK     Tas                   0.341   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid_glue_set
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid
    -------------------------------------------------  ---------------------------
    Total                                      2.519ns (1.196ns logic, 1.323ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.755ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd2 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.101ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.150 - 0.159)
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd2 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y59.AQ      Tcko                  0.391   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd3
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd2
    SLICE_X37Y61.B2      net (fanout=11)       1.146   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd2
    SLICE_X37Y61.B       Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_burst2
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_tx_state[3]_OR_24_o2_SW0
    SLICE_X36Y59.A1      net (fanout=1)        0.641   EtherCATPartition_inst/MAC100/N180
    SLICE_X36Y59.A       Tilo                  0.205   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_tx_state[3]_OR_24_o4
    SLICE_X36Y59.B6      net (fanout=1)        0.118   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_tx_state[3]_OR_24_o
    SLICE_X36Y59.CLK     Tas                   0.341   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid_glue_set
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid
    -------------------------------------------------  ---------------------------
    Total                                      3.101ns (1.196ns logic, 1.905ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready (SLICE_X39Y62.A6), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.599ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/TxControl_1/m_Mac_Last (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.547ns (Levels of Logic = 3)
  Clock Path Skew:      -0.369ns (1.544 - 1.913)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/TxControl_1/m_Mac_Last to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y61.AQ      Tcko                  0.391   EtherCATPartition_inst/TxControl_1/m_Mac_Last
                                                       EtherCATPartition_inst/TxControl_1/m_Mac_Last
    SLICE_X38Y61.A2      net (fanout=5)        0.635   EtherCATPartition_inst/TxControl_1/m_Mac_Last
    SLICE_X38Y61.A       Tilo                  0.203   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd10
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd4-In11
    SLICE_X38Y59.A6      net (fanout=3)        0.319   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd4-In1
    SLICE_X38Y59.A       Tilo                  0.203   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd6
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd4-In3
    SLICE_X39Y62.A6      net (fanout=2)        0.474   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_PWR_24_o_equal_77_o
    SLICE_X39Y62.CLK     Tas                   0.322   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready_glue_set
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
    -------------------------------------------------  ---------------------------
    Total                                      2.547ns (1.119ns logic, 1.428ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.873ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/TxControl_1/m_Mac_Valid (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.272ns (Levels of Logic = 2)
  Clock Path Skew:      -0.370ns (1.544 - 1.914)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/TxControl_1/m_Mac_Valid to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y62.AQ      Tcko                  0.391   EtherCATPartition_inst/TxControl_1/m_Mac_Valid
                                                       EtherCATPartition_inst/TxControl_1/m_Mac_Valid
    SLICE_X38Y59.A4      net (fanout=17)       0.882   EtherCATPartition_inst/TxControl_1/m_Mac_Valid
    SLICE_X38Y59.A       Tilo                  0.203   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd6
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd4-In3
    SLICE_X39Y62.A6      net (fanout=2)        0.474   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_PWR_24_o_equal_77_o
    SLICE_X39Y62.CLK     Tas                   0.322   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready_glue_set
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
    -------------------------------------------------  ---------------------------
    Total                                      2.272ns (0.916ns logic, 1.356ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.968ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX/ACK_OUT (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.865ns (Levels of Logic = 3)
  Clock Path Skew:      -0.032ns (0.367 - 0.399)
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX/ACK_OUT to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y70.DQ      Tcko                  0.391   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX/ACK_OUT
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX/ACK_OUT
    SLICE_X38Y59.D2      net (fanout=12)       1.955   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX/ACK_OUT
    SLICE_X38Y59.D       Tilo                  0.203   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd6
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_ignore_packet_OR_49_o11
    SLICE_X38Y59.A3      net (fanout=3)        0.317   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_ignore_packet_OR_49_o1
    SLICE_X38Y59.A       Tilo                  0.203   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd6
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd4-In3
    SLICE_X39Y62.A6      net (fanout=2)        0.474   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_PWR_24_o_equal_77_o
    SLICE_X39Y62.CLK     Tas                   0.322   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready_glue_set
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
    -------------------------------------------------  ---------------------------
    Total                                      3.865ns (1.119ns logic, 2.746ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_Tx25MHz_DCM = PERIOD TIMEGRP "CLK_Tx25MHz_DCM" TS_TX_CLK1 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_4 (SLICE_X43Y60.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/TxControl_1/m_Mac_Data_4 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.572ns (Levels of Logic = 0)
  Clock Path Skew:      0.087ns (0.949 - 0.862)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 40.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/TxControl_1/m_Mac_Data_4 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y57.AQ      Tcko                  0.200   EtherCATPartition_inst/TxControl_1/m_Mac_Data<0>
                                                       EtherCATPartition_inst/TxControl_1/m_Mac_Data_4
    SLICE_X43Y60.AX      net (fanout=2)        0.313   EtherCATPartition_inst/TxControl_1/m_Mac_Data<4>
    SLICE_X43Y60.CLK     Tckdi       (-Th)    -0.059   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold<7>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_4
    -------------------------------------------------  ---------------------------
    Total                                      0.572ns (0.259ns logic, 0.313ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/ignore_packet (SLICE_X39Y61.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.022ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/TxControl_1/m_Mac_Valid (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/ignore_packet (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.587ns (Levels of Logic = 1)
  Clock Path Skew:      0.080ns (0.931 - 0.851)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 40.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/TxControl_1/m_Mac_Valid to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/ignore_packet
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y62.AQ      Tcko                  0.198   EtherCATPartition_inst/TxControl_1/m_Mac_Valid
                                                       EtherCATPartition_inst/TxControl_1/m_Mac_Valid
    SLICE_X39Y61.A6      net (fanout=17)       0.174   EtherCATPartition_inst/TxControl_1/m_Mac_Valid
    SLICE_X39Y61.CLK     Tah         (-Th)    -0.215   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/ignore_packet
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/ignore_packet_glue_set
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/ignore_packet
    -------------------------------------------------  ---------------------------
    Total                                      0.587ns (0.413ns logic, 0.174ns route)
                                                       (70.4% logic, 29.6% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_underrun (SLICE_X40Y62.A5), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/TxControl_1/m_Mac_Valid (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_underrun (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.596ns (Levels of Logic = 2)
  Clock Path Skew:      0.088ns (0.939 - 0.851)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 40.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/TxControl_1/m_Mac_Valid to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_underrun
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y62.AQ      Tcko                  0.198   EtherCATPartition_inst/TxControl_1/m_Mac_Valid
                                                       EtherCATPartition_inst/TxControl_1/m_Mac_Valid
    SLICE_X40Y62.B6      net (fanout=17)       0.026   EtherCATPartition_inst/TxControl_1/m_Mac_Valid
    SLICE_X40Y62.B       Tilo                  0.142   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_underrun
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_int_tx_ack_OR_32_o_SW0
    SLICE_X40Y62.A5      net (fanout=1)        0.040   EtherCATPartition_inst/MAC100/N140
    SLICE_X40Y62.CLK     Tah         (-Th)    -0.190   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_underrun
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_underrun_glue_set
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_underrun
    -------------------------------------------------  ---------------------------
    Total                                      0.596ns (0.530ns logic, 0.066ns route)
                                                       (88.9% logic, 11.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.741ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_underrun (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.752ns (Levels of Logic = 2)
  Clock Path Skew:      0.011ns (0.119 - 0.108)
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_underrun
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y62.AQ      Tcko                  0.198   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
    SLICE_X40Y62.B5      net (fanout=3)        0.182   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
    SLICE_X40Y62.B       Tilo                  0.142   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_underrun
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_int_tx_ack_OR_32_o_SW0
    SLICE_X40Y62.A5      net (fanout=1)        0.040   EtherCATPartition_inst/MAC100/N140
    SLICE_X40Y62.CLK     Tah         (-Th)    -0.190   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_underrun
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_underrun_glue_set
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_underrun
    -------------------------------------------------  ---------------------------
    Total                                      0.752ns (0.530ns logic, 0.222ns route)
                                                       (70.5% logic, 29.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.077ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_underrun (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.093ns (Levels of Logic = 2)
  Clock Path Skew:      0.016ns (0.119 - 0.103)
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_underrun
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y59.BQ      Tcko                  0.234   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd6
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg
    SLICE_X40Y62.B3      net (fanout=3)        0.487   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg
    SLICE_X40Y62.B       Tilo                  0.142   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_underrun
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_int_tx_ack_OR_32_o_SW0
    SLICE_X40Y62.A5      net (fanout=1)        0.040   EtherCATPartition_inst/MAC100/N140
    SLICE_X40Y62.CLK     Tah         (-Th)    -0.190   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_underrun
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_underrun_glue_set
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_underrun
    -------------------------------------------------  ---------------------------
    Total                                      1.093ns (0.566ns logic, 0.527ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_Tx25MHz_DCM = PERIOD TIMEGRP "CLK_Tx25MHz_DCM" TS_TX_CLK1 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFG_inst_Tx_FB/I0
  Logical resource: BUFG_inst_Tx_FB/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: CLK_Tx25MHz_DCM
--------------------------------------------------------------------------------
Slack: 39.570ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT<3>/CLK
  Logical resource: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_0/CK
  Location pin: SLICE_X36Y68.CLK
  Clock network: BUFG_Tx_CLK_25MHz_FB
--------------------------------------------------------------------------------
Slack: 39.570ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT<3>/CLK
  Logical resource: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_1/CK
  Location pin: SLICE_X36Y68.CLK
  Clock network: BUFG_Tx_CLK_25MHz_FB
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_Rx50MHz_DCM = PERIOD TIMEGRP "CLK_Rx50MHz_DCM" 
TS_RX_CLK1 / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1161 paths analyzed, 532 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.202ns.
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_0 (SLICE_X27Y39.CE), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.798ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.356ns (Levels of Logic = 2)
  Clock Path Skew:      -0.361ns (1.523 - 1.884)
  Source Clock:         BUFG_Rx_CLK_25MHz_FB rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tvalid to EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y60.BQ      Tcko                  0.391   EtherCATPartition_inst/rx_axis_mac_tvalid
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tvalid
    SLICE_X27Y44.D5      net (fanout=9)        1.784   EtherCATPartition_inst/rx_axis_mac_tvalid
    SLICE_X27Y44.DMUX    Tilo                  0.313   GMPartition_1/GM_RIO_Partition1/m_DIO_DI<7>
                                                       EtherCATPartition_inst/RxControl_1/_n0263_inv_SW0
    SLICE_X27Y44.C4      net (fanout=1)        0.296   N573
    SLICE_X27Y44.C       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_DIO_DI<7>
                                                       EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X27Y39.CE      net (fanout=4)        0.950   EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X27Y39.CLK     Tceck                 0.363   EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count<4>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_0
    -------------------------------------------------  ---------------------------
    Total                                      4.356ns (1.326ns logic, 3.030ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3 (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.643ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.346 - 0.360)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3 to EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y47.BQ      Tcko                  0.447   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
    SLICE_X27Y44.A3      net (fanout=35)       1.930   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
    SLICE_X27Y44.A       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_DIO_DI<7>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2
    SLICE_X27Y44.C2      net (fanout=2)        0.435   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2
    SLICE_X27Y44.C       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_DIO_DI<7>
                                                       EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X27Y39.CE      net (fanout=4)        0.950   EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X27Y39.CLK     Tceck                 0.363   EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count<4>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_0
    -------------------------------------------------  ---------------------------
    Total                                      4.643ns (1.328ns logic, 3.315ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2 (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.304ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.346 - 0.360)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2 to EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y47.AQ      Tcko                  0.447   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2
    SLICE_X27Y44.B3      net (fanout=19)       1.145   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2
    SLICE_X27Y44.B       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_DIO_DI<7>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2_SW0
    SLICE_X27Y44.A5      net (fanout=1)        0.187   N575
    SLICE_X27Y44.A       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_DIO_DI<7>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2
    SLICE_X27Y44.C2      net (fanout=2)        0.435   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2
    SLICE_X27Y44.C       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_DIO_DI<7>
                                                       EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X27Y39.CE      net (fanout=4)        0.950   EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X27Y39.CLK     Tceck                 0.363   EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count<4>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_0
    -------------------------------------------------  ---------------------------
    Total                                      4.304ns (1.587ns logic, 2.717ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_2 (SLICE_X27Y39.CE), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.801ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.353ns (Levels of Logic = 2)
  Clock Path Skew:      -0.361ns (1.523 - 1.884)
  Source Clock:         BUFG_Rx_CLK_25MHz_FB rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tvalid to EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y60.BQ      Tcko                  0.391   EtherCATPartition_inst/rx_axis_mac_tvalid
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tvalid
    SLICE_X27Y44.D5      net (fanout=9)        1.784   EtherCATPartition_inst/rx_axis_mac_tvalid
    SLICE_X27Y44.DMUX    Tilo                  0.313   GMPartition_1/GM_RIO_Partition1/m_DIO_DI<7>
                                                       EtherCATPartition_inst/RxControl_1/_n0263_inv_SW0
    SLICE_X27Y44.C4      net (fanout=1)        0.296   N573
    SLICE_X27Y44.C       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_DIO_DI<7>
                                                       EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X27Y39.CE      net (fanout=4)        0.950   EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X27Y39.CLK     Tceck                 0.360   EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count<4>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_2
    -------------------------------------------------  ---------------------------
    Total                                      4.353ns (1.323ns logic, 3.030ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3 (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.640ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.346 - 0.360)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3 to EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y47.BQ      Tcko                  0.447   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
    SLICE_X27Y44.A3      net (fanout=35)       1.930   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
    SLICE_X27Y44.A       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_DIO_DI<7>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2
    SLICE_X27Y44.C2      net (fanout=2)        0.435   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2
    SLICE_X27Y44.C       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_DIO_DI<7>
                                                       EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X27Y39.CE      net (fanout=4)        0.950   EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X27Y39.CLK     Tceck                 0.360   EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count<4>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_2
    -------------------------------------------------  ---------------------------
    Total                                      4.640ns (1.325ns logic, 3.315ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2 (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.301ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.346 - 0.360)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2 to EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y47.AQ      Tcko                  0.447   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2
    SLICE_X27Y44.B3      net (fanout=19)       1.145   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2
    SLICE_X27Y44.B       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_DIO_DI<7>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2_SW0
    SLICE_X27Y44.A5      net (fanout=1)        0.187   N575
    SLICE_X27Y44.A       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_DIO_DI<7>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2
    SLICE_X27Y44.C2      net (fanout=2)        0.435   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2
    SLICE_X27Y44.C       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_DIO_DI<7>
                                                       EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X27Y39.CE      net (fanout=4)        0.950   EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X27Y39.CLK     Tceck                 0.360   EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count<4>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_2
    -------------------------------------------------  ---------------------------
    Total                                      4.301ns (1.584ns logic, 2.717ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_4 (SLICE_X27Y39.CE), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.821ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.333ns (Levels of Logic = 2)
  Clock Path Skew:      -0.361ns (1.523 - 1.884)
  Source Clock:         BUFG_Rx_CLK_25MHz_FB rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tvalid to EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y60.BQ      Tcko                  0.391   EtherCATPartition_inst/rx_axis_mac_tvalid
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tvalid
    SLICE_X27Y44.D5      net (fanout=9)        1.784   EtherCATPartition_inst/rx_axis_mac_tvalid
    SLICE_X27Y44.DMUX    Tilo                  0.313   GMPartition_1/GM_RIO_Partition1/m_DIO_DI<7>
                                                       EtherCATPartition_inst/RxControl_1/_n0263_inv_SW0
    SLICE_X27Y44.C4      net (fanout=1)        0.296   N573
    SLICE_X27Y44.C       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_DIO_DI<7>
                                                       EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X27Y39.CE      net (fanout=4)        0.950   EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X27Y39.CLK     Tceck                 0.340   EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count<4>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_4
    -------------------------------------------------  ---------------------------
    Total                                      4.333ns (1.303ns logic, 3.030ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3 (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.620ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.346 - 0.360)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3 to EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y47.BQ      Tcko                  0.447   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
    SLICE_X27Y44.A3      net (fanout=35)       1.930   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
    SLICE_X27Y44.A       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_DIO_DI<7>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2
    SLICE_X27Y44.C2      net (fanout=2)        0.435   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2
    SLICE_X27Y44.C       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_DIO_DI<7>
                                                       EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X27Y39.CE      net (fanout=4)        0.950   EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X27Y39.CLK     Tceck                 0.340   EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count<4>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_4
    -------------------------------------------------  ---------------------------
    Total                                      4.620ns (1.305ns logic, 3.315ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.370ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2 (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.281ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.346 - 0.360)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2 to EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y47.AQ      Tcko                  0.447   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2
    SLICE_X27Y44.B3      net (fanout=19)       1.145   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2
    SLICE_X27Y44.B       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_DIO_DI<7>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2_SW0
    SLICE_X27Y44.A5      net (fanout=1)        0.187   N575
    SLICE_X27Y44.A       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_DIO_DI<7>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2
    SLICE_X27Y44.C2      net (fanout=2)        0.435   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2
    SLICE_X27Y44.C       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_DIO_DI<7>
                                                       EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X27Y39.CE      net (fanout=4)        0.950   EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X27Y39.CLK     Tceck                 0.340   EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count<4>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_4
    -------------------------------------------------  ---------------------------
    Total                                      4.281ns (1.564ns logic, 2.717ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_Rx50MHz_DCM = PERIOD TIMEGRP "CLK_Rx50MHz_DCM" TS_RX_CLK1 / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data_1 (SLICE_X28Y44.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.119ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tdata_1 (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.669ns (Levels of Logic = 1)
  Clock Path Skew:      0.065ns (0.915 - 0.850)
  Source Clock:         BUFG_Rx_CLK_25MHz_FB rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 0.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tdata_1 to EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y45.BQ      Tcko                  0.198   EtherCATPartition_inst/rx_axis_mac_tdata<3>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tdata_1
    SLICE_X28Y44.B6      net (fanout=2)        0.281   EtherCATPartition_inst/rx_axis_mac_tdata<1>
    SLICE_X28Y44.CLK     Tah         (-Th)    -0.190   EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data<3>
                                                       EtherCATPartition_inst/RxControl_1/Mmux_m_Next_Rx_FIFO_Data81
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data_1
    -------------------------------------------------  ---------------------------
    Total                                      0.669ns (0.388ns logic, 0.281ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data_10 (SLICE_X29Y44.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.126ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tdata_2 (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.676ns (Levels of Logic = 1)
  Clock Path Skew:      0.065ns (0.915 - 0.850)
  Source Clock:         BUFG_Rx_CLK_25MHz_FB rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 0.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tdata_2 to EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y45.CQ      Tcko                  0.198   EtherCATPartition_inst/rx_axis_mac_tdata<3>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tdata_2
    SLICE_X29Y44.C6      net (fanout=2)        0.263   EtherCATPartition_inst/rx_axis_mac_tdata<2>
    SLICE_X29Y44.CLK     Tah         (-Th)    -0.215   EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data<11>
                                                       EtherCATPartition_inst/RxControl_1/Mmux_m_Next_Rx_FIFO_Data21
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data_10
    -------------------------------------------------  ---------------------------
    Total                                      0.676ns (0.413ns logic, 0.263ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data_0 (SLICE_X28Y44.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.200ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tdata_0 (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.750ns (Levels of Logic = 1)
  Clock Path Skew:      0.065ns (0.915 - 0.850)
  Source Clock:         BUFG_Rx_CLK_25MHz_FB rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 0.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tdata_0 to EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y45.AQ      Tcko                  0.198   EtherCATPartition_inst/rx_axis_mac_tdata<3>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tdata_0
    SLICE_X28Y44.A4      net (fanout=2)        0.362   EtherCATPartition_inst/rx_axis_mac_tdata<0>
    SLICE_X28Y44.CLK     Tah         (-Th)    -0.190   EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data<3>
                                                       EtherCATPartition_inst/RxControl_1/Mmux_m_Next_Rx_FIFO_Data11
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data_0
    -------------------------------------------------  ---------------------------
    Total                                      0.750ns (0.388ns logic, 0.362ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_Rx50MHz_DCM = PERIOD TIMEGRP "CLK_Rx50MHz_DCM" TS_RX_CLK1 / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y22.CLKA
  Clock network: BUFG_Rx_CLK_50MHz
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFG_inst_RxControl/I0
  Logical resource: BUFG_inst_RxControl/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: CLK_Rx50MHz_DCM
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2/CLK
  Logical resource: EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1/CK
  Location pin: SLICE_X20Y44.CLK
  Clock network: BUFG_Rx_CLK_50MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_Rx25MHz_DCM = PERIOD TIMEGRP "CLK_Rx25MHz_DCM" 
TS_RX_CLK1 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4271 paths analyzed, 1547 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.002ns.
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN3 (SLICE_X5Y67.CE), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.499ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.800ns (Levels of Logic = 1)
  Clock Path Skew:      -0.216ns (1.689 - 1.905)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y47.AQ      Tcko                  0.391   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4
    SLICE_X35Y61.A4      net (fanout=31)       2.585   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4
    SLICE_X35Y61.A       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_UartRxData<1>_171
                                                       EtherCATPartition_inst/rx_ready_m_rx_enable_AND_8130_o1
    SLICE_X5Y67.CE       net (fanout=88)       5.225   EtherCATPartition_inst/rx_ready_m_rx_enable_AND_8130_o
    SLICE_X5Y67.CLK      Tceck                 0.340   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN3
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN3
    -------------------------------------------------  ---------------------------
    Total                                      8.800ns (0.990ns logic, 7.810ns route)
                                                       (11.3% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.334ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.991ns (Levels of Logic = 1)
  Clock Path Skew:      -0.190ns (1.689 - 1.879)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y47.BQ      Tcko                  0.447   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
    SLICE_X35Y61.A1      net (fanout=35)       1.720   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
    SLICE_X35Y61.A       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_UartRxData<1>_171
                                                       EtherCATPartition_inst/rx_ready_m_rx_enable_AND_8130_o1
    SLICE_X5Y67.CE       net (fanout=88)       5.225   EtherCATPartition_inst/rx_ready_m_rx_enable_AND_8130_o
    SLICE_X5Y67.CLK      Tceck                 0.340   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN3
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN3
    -------------------------------------------------  ---------------------------
    Total                                      7.991ns (1.046ns logic, 6.945ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.415ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.910ns (Levels of Logic = 1)
  Clock Path Skew:      -0.190ns (1.689 - 1.879)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y47.AQ      Tcko                  0.447   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2
    SLICE_X35Y61.A5      net (fanout=19)       1.639   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2
    SLICE_X35Y61.A       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_UartRxData<1>_171
                                                       EtherCATPartition_inst/rx_ready_m_rx_enable_AND_8130_o1
    SLICE_X5Y67.CE       net (fanout=88)       5.225   EtherCATPartition_inst/rx_ready_m_rx_enable_AND_8130_o
    SLICE_X5Y67.CLK      Tceck                 0.340   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN3
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN3
    -------------------------------------------------  ---------------------------
    Total                                      7.910ns (1.046ns logic, 6.864ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN2 (SLICE_X5Y67.CE), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.515ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.784ns (Levels of Logic = 1)
  Clock Path Skew:      -0.216ns (1.689 - 1.905)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y47.AQ      Tcko                  0.391   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4
    SLICE_X35Y61.A4      net (fanout=31)       2.585   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4
    SLICE_X35Y61.A       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_UartRxData<1>_171
                                                       EtherCATPartition_inst/rx_ready_m_rx_enable_AND_8130_o1
    SLICE_X5Y67.CE       net (fanout=88)       5.225   EtherCATPartition_inst/rx_ready_m_rx_enable_AND_8130_o
    SLICE_X5Y67.CLK      Tceck                 0.324   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN3
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN2
    -------------------------------------------------  ---------------------------
    Total                                      8.784ns (0.974ns logic, 7.810ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.975ns (Levels of Logic = 1)
  Clock Path Skew:      -0.190ns (1.689 - 1.879)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y47.BQ      Tcko                  0.447   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
    SLICE_X35Y61.A1      net (fanout=35)       1.720   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
    SLICE_X35Y61.A       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_UartRxData<1>_171
                                                       EtherCATPartition_inst/rx_ready_m_rx_enable_AND_8130_o1
    SLICE_X5Y67.CE       net (fanout=88)       5.225   EtherCATPartition_inst/rx_ready_m_rx_enable_AND_8130_o
    SLICE_X5Y67.CLK      Tceck                 0.324   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN3
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN2
    -------------------------------------------------  ---------------------------
    Total                                      7.975ns (1.030ns logic, 6.945ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.431ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.894ns (Levels of Logic = 1)
  Clock Path Skew:      -0.190ns (1.689 - 1.879)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y47.AQ      Tcko                  0.447   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2
    SLICE_X35Y61.A5      net (fanout=19)       1.639   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2
    SLICE_X35Y61.A       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_UartRxData<1>_171
                                                       EtherCATPartition_inst/rx_ready_m_rx_enable_AND_8130_o1
    SLICE_X5Y67.CE       net (fanout=88)       5.225   EtherCATPartition_inst/rx_ready_m_rx_enable_AND_8130_o
    SLICE_X5Y67.CLK      Tceck                 0.324   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN3
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN2
    -------------------------------------------------  ---------------------------
    Total                                      7.894ns (1.030ns logic, 6.864ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN1 (SLICE_X5Y67.CE), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.544ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.755ns (Levels of Logic = 1)
  Clock Path Skew:      -0.216ns (1.689 - 1.905)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y47.AQ      Tcko                  0.391   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4
    SLICE_X35Y61.A4      net (fanout=31)       2.585   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4
    SLICE_X35Y61.A       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_UartRxData<1>_171
                                                       EtherCATPartition_inst/rx_ready_m_rx_enable_AND_8130_o1
    SLICE_X5Y67.CE       net (fanout=88)       5.225   EtherCATPartition_inst/rx_ready_m_rx_enable_AND_8130_o
    SLICE_X5Y67.CLK      Tceck                 0.295   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN3
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN1
    -------------------------------------------------  ---------------------------
    Total                                      8.755ns (0.945ns logic, 7.810ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.379ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.946ns (Levels of Logic = 1)
  Clock Path Skew:      -0.190ns (1.689 - 1.879)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y47.BQ      Tcko                  0.447   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
    SLICE_X35Y61.A1      net (fanout=35)       1.720   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
    SLICE_X35Y61.A       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_UartRxData<1>_171
                                                       EtherCATPartition_inst/rx_ready_m_rx_enable_AND_8130_o1
    SLICE_X5Y67.CE       net (fanout=88)       5.225   EtherCATPartition_inst/rx_ready_m_rx_enable_AND_8130_o
    SLICE_X5Y67.CLK      Tceck                 0.295   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN3
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN1
    -------------------------------------------------  ---------------------------
    Total                                      7.946ns (1.001ns logic, 6.945ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.460ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.865ns (Levels of Logic = 1)
  Clock Path Skew:      -0.190ns (1.689 - 1.879)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y47.AQ      Tcko                  0.447   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2
    SLICE_X35Y61.A5      net (fanout=19)       1.639   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2
    SLICE_X35Y61.A       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_UartRxData<1>_171
                                                       EtherCATPartition_inst/rx_ready_m_rx_enable_AND_8130_o1
    SLICE_X5Y67.CE       net (fanout=88)       5.225   EtherCATPartition_inst/rx_ready_m_rx_enable_AND_8130_o
    SLICE_X5Y67.CLK      Tceck                 0.295   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN3
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN1
    -------------------------------------------------  ---------------------------
    Total                                      7.865ns (1.001ns logic, 6.864ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_Rx25MHz_DCM = PERIOD TIMEGRP "CLK_Rx25MHz_DCM" TS_RX_CLK1 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/DP (SLICE_X42Y76.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.288ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count_pipe_1 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.288ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count_pipe_1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y77.BQ      Tcko                  0.198   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count_pipe<2>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count_pipe_1
    SLICE_X42Y76.D2      net (fanout=9)        0.385   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count_pipe<1>
    SLICE_X42Y76.CLK     Tah         (-Th)     0.295   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/expected_pause_data<7>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.288ns (-0.097ns logic, 0.385ns route)
                                                       (-33.7% logic, 133.7% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/DP (SLICE_X42Y76.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.288ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count_pipe_1 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.288ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count_pipe_1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y77.BQ      Tcko                  0.198   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count_pipe<2>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count_pipe_1
    SLICE_X42Y76.D2      net (fanout=9)        0.385   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count_pipe<1>
    SLICE_X42Y76.CLK     Tah         (-Th)     0.295   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/expected_pause_data<7>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.288ns (-0.097ns logic, 0.385ns route)
                                                       (-33.7% logic, 133.7% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP (SLICE_X42Y76.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.288ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count_pipe_1 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.288ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count_pipe_1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y77.BQ      Tcko                  0.198   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count_pipe<2>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count_pipe_1
    SLICE_X42Y76.D2      net (fanout=9)        0.385   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count_pipe<1>
    SLICE_X42Y76.CLK     Tah         (-Th)     0.295   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/expected_pause_data<7>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.288ns (-0.097ns logic, 0.385ns route)
                                                       (-33.7% logic, 133.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_Rx25MHz_DCM = PERIOD TIMEGRP "CLK_Rx25MHz_DCM" TS_RX_CLK1 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFG_inst_Rx_FB/I0
  Logical resource: BUFG_inst_Rx_FB/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: CLK_Rx25MHz_DCM
--------------------------------------------------------------------------------
Slack: 38.962ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RX_ER_REG2/CLK
  Logical resource: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK
  Location pin: SLICE_X38Y76.CLK
  Clock network: BUFG_Rx_CLK_25MHz_FB
--------------------------------------------------------------------------------
Slack: 38.962ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RX_ER_REG2/CLK
  Logical resource: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/DP/CLK
  Location pin: SLICE_X38Y76.CLK
  Clock network: BUFG_Rx_CLK_25MHz_FB
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.463ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X37Y14.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  6.037ns (requirement - data path)
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      6.463ns (Levels of Logic = 2)
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_703_o falling

  Maximum Data Path at Slow Process Corner: g_reset_n to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp113.IMUX.9
    SLICE_X37Y14.A5      net (fanout=10)       4.140   g_reset_n_IBUF
    SLICE_X37Y14.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_704_o1
    SLICE_X37Y14.SR      net (fanout=2)        0.474   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_704_o
    SLICE_X37Y14.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.463ns (1.849ns logic, 4.614ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      3.437ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_703_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y28.AQ      Tcko                  0.447   startup_reset
                                                       startup_reset
    SLICE_X37Y14.A3      net (fanout=10)       1.977   startup_reset
    SLICE_X37Y14.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_704_o1
    SLICE_X37Y14.SR      net (fanout=2)        0.474   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_704_o
    SLICE_X37Y14.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.437ns (0.986ns logic, 2.451ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.491ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_703_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y4.BQ       Tcko                  0.408   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X37Y14.A1      net (fanout=2)        1.070   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X37Y14.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_704_o1
    SLICE_X37Y14.SR      net (fanout=2)        0.474   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_704_o
    SLICE_X37Y14.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.491ns (0.947ns logic, 1.544ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X37Y14.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  6.427ns (requirement - data path)
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      6.073ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: g_reset_n to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp113.IMUX.9
    SLICE_X37Y14.A5      net (fanout=10)       4.140   g_reset_n_IBUF
    SLICE_X37Y14.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_703_o1
    SLICE_X37Y14.CLK     net (fanout=2)        0.310   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_703_o
    -------------------------------------------------  ---------------------------
    Total                                      6.073ns (1.623ns logic, 4.450ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  9.453ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      3.047ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y28.AQ      Tcko                  0.447   startup_reset
                                                       startup_reset
    SLICE_X37Y14.A3      net (fanout=10)       1.977   startup_reset
    SLICE_X37Y14.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_703_o1
    SLICE_X37Y14.CLK     net (fanout=2)        0.310   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_703_o
    -------------------------------------------------  ---------------------------
    Total                                      3.047ns (0.760ns logic, 2.287ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.399ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.101ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y4.BQ       Tcko                  0.408   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X37Y14.A1      net (fanout=2)        1.070   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X37Y14.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_703_o1
    SLICE_X37Y14.CLK     net (fanout=2)        0.310   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_703_o
    -------------------------------------------------  ---------------------------
    Total                                      2.101ns (0.721ns logic, 1.380ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X37Y14.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.427ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.427ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_703_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y4.BQ       Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X37Y14.A1      net (fanout=2)        0.625   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X37Y14.A       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_704_o1
    SLICE_X37Y14.SR      net (fanout=2)        0.291   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_704_o
    SLICE_X37Y14.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.427ns (0.511ns logic, 0.916ns route)
                                                       (35.8% logic, 64.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.060ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.060ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_703_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y28.AQ      Tcko                  0.234   startup_reset
                                                       startup_reset
    SLICE_X37Y14.A3      net (fanout=10)       1.224   startup_reset
    SLICE_X37Y14.A       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_704_o1
    SLICE_X37Y14.SR      net (fanout=2)        0.291   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_704_o
    SLICE_X37Y14.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.060ns (0.545ns logic, 1.515ns route)
                                                       (26.5% logic, 73.5% route)
--------------------------------------------------------------------------------
Delay (fastest path):   4.085ns (data path)
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      4.085ns (Levels of Logic = 2)
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_703_o falling

  Minimum Data Path at Fast Process Corner: g_reset_n to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 0.763   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp113.IMUX.9
    SLICE_X37Y14.A5      net (fanout=10)       2.720   g_reset_n_IBUF
    SLICE_X37Y14.A       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_704_o1
    SLICE_X37Y14.SR      net (fanout=2)        0.291   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_704_o
    SLICE_X37Y14.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.085ns (1.074ns logic, 3.011ns route)
                                                       (26.3% logic, 73.7% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X37Y14.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.195ns (data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      1.195ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y4.BQ       Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X37Y14.A1      net (fanout=2)        0.625   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X37Y14.AMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_703_o1
    SLICE_X37Y14.CLK     net (fanout=2)        0.167   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_703_o
    -------------------------------------------------  ---------------------------
    Total                                      1.195ns (0.403ns logic, 0.792ns route)
                                                       (33.7% logic, 66.3% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X37Y14.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.828ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      1.828ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y28.AQ      Tcko                  0.234   startup_reset
                                                       startup_reset
    SLICE_X37Y14.A3      net (fanout=10)       1.224   startup_reset
    SLICE_X37Y14.AMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_703_o1
    SLICE_X37Y14.CLK     net (fanout=2)        0.167   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_703_o
    -------------------------------------------------  ---------------------------
    Total                                      1.828ns (0.437ns logic, 1.391ns route)
                                                       (23.9% logic, 76.1% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X37Y14.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.853ns (data path)
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      3.853ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: g_reset_n to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 0.763   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp113.IMUX.9
    SLICE_X37Y14.A5      net (fanout=10)       2.720   g_reset_n_IBUF
    SLICE_X37Y14.AMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_703_o1
    SLICE_X37Y14.CLK     net (fanout=2)        0.167   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_703_o
    -------------------------------------------------  ---------------------------
    Total                                      3.853ns (0.966ns logic, 2.887ns route)
                                                       (25.1% logic, 74.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.439ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X41Y13.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  6.061ns (requirement - data path)
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      6.439ns (Levels of Logic = 2)
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_701_o falling

  Maximum Data Path at Slow Process Corner: g_reset_n to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp113.IMUX.9
    SLICE_X40Y13.D5      net (fanout=10)       4.337   g_reset_n_IBUF
    SLICE_X40Y13.D       Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_702_o1
    SLICE_X41Y13.SR      net (fanout=2)        0.307   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_702_o
    SLICE_X41Y13.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.439ns (1.795ns logic, 4.644ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.285ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      3.215ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_701_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y28.AQ      Tcko                  0.447   startup_reset
                                                       startup_reset
    SLICE_X40Y13.D3      net (fanout=10)       1.976   startup_reset
    SLICE_X40Y13.D       Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_702_o1
    SLICE_X41Y13.SR      net (fanout=2)        0.307   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_702_o
    SLICE_X41Y13.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.215ns (0.932ns logic, 2.283ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.469ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_701_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y4.DQ       Tcko                  0.408   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X40Y13.D2      net (fanout=2)        1.269   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X40Y13.D       Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_702_o1
    SLICE_X41Y13.SR      net (fanout=2)        0.307   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_702_o
    SLICE_X41Y13.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.469ns (0.893ns logic, 1.576ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X41Y13.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  6.105ns (requirement - data path)
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      6.395ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: g_reset_n to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp113.IMUX.9
    SLICE_X40Y13.D5      net (fanout=10)       4.337   g_reset_n_IBUF
    SLICE_X40Y13.DMUX    Tilo                  0.251   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_701_o1
    SLICE_X41Y13.CLK     net (fanout=2)        0.497   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_701_o
    -------------------------------------------------  ---------------------------
    Total                                      6.395ns (1.561ns logic, 4.834ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  9.329ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      3.171ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y28.AQ      Tcko                  0.447   startup_reset
                                                       startup_reset
    SLICE_X40Y13.D3      net (fanout=10)       1.976   startup_reset
    SLICE_X40Y13.DMUX    Tilo                  0.251   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_701_o1
    SLICE_X41Y13.CLK     net (fanout=2)        0.497   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_701_o
    -------------------------------------------------  ---------------------------
    Total                                      3.171ns (0.698ns logic, 2.473ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.075ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.425ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y4.DQ       Tcko                  0.408   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X40Y13.D2      net (fanout=2)        1.269   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X40Y13.DMUX    Tilo                  0.251   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_701_o1
    SLICE_X41Y13.CLK     net (fanout=2)        0.497   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_701_o
    -------------------------------------------------  ---------------------------
    Total                                      2.425ns (0.659ns logic, 1.766ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X41Y13.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.402ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.402ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_701_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y4.DQ       Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X40Y13.D2      net (fanout=2)        0.743   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X40Y13.D       Tilo                  0.142   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_702_o1
    SLICE_X41Y13.SR      net (fanout=2)        0.162   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_702_o
    SLICE_X41Y13.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.402ns (0.497ns logic, 0.905ns route)
                                                       (35.4% logic, 64.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.916ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.916ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_701_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y28.AQ      Tcko                  0.234   startup_reset
                                                       startup_reset
    SLICE_X40Y13.D3      net (fanout=10)       1.223   startup_reset
    SLICE_X40Y13.D       Tilo                  0.142   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_702_o1
    SLICE_X41Y13.SR      net (fanout=2)        0.162   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_702_o
    SLICE_X41Y13.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.916ns (0.531ns logic, 1.385ns route)
                                                       (27.7% logic, 72.3% route)
--------------------------------------------------------------------------------
Delay (fastest path):   4.033ns (data path)
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      4.033ns (Levels of Logic = 2)
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_701_o falling

  Minimum Data Path at Fast Process Corner: g_reset_n to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 0.763   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp113.IMUX.9
    SLICE_X40Y13.D5      net (fanout=10)       2.811   g_reset_n_IBUF
    SLICE_X40Y13.D       Tilo                  0.142   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_702_o1
    SLICE_X41Y13.SR      net (fanout=2)        0.162   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_702_o
    SLICE_X41Y13.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.033ns (1.060ns logic, 2.973ns route)
                                                       (26.3% logic, 73.7% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X41Y13.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.422ns (data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      1.422ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y4.DQ       Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X40Y13.D2      net (fanout=2)        0.743   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X40Y13.DMUX    Tilo                  0.183   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_701_o1
    SLICE_X41Y13.CLK     net (fanout=2)        0.296   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_701_o
    -------------------------------------------------  ---------------------------
    Total                                      1.422ns (0.383ns logic, 1.039ns route)
                                                       (26.9% logic, 73.1% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X41Y13.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.936ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      1.936ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y28.AQ      Tcko                  0.234   startup_reset
                                                       startup_reset
    SLICE_X40Y13.D3      net (fanout=10)       1.223   startup_reset
    SLICE_X40Y13.DMUX    Tilo                  0.183   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_701_o1
    SLICE_X41Y13.CLK     net (fanout=2)        0.296   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_701_o
    -------------------------------------------------  ---------------------------
    Total                                      1.936ns (0.417ns logic, 1.519ns route)
                                                       (21.5% logic, 78.5% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X41Y13.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.053ns (data path)
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      4.053ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: g_reset_n to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 0.763   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp113.IMUX.9
    SLICE_X40Y13.D5      net (fanout=10)       2.811   g_reset_n_IBUF
    SLICE_X40Y13.DMUX    Tilo                  0.183   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_701_o1
    SLICE_X41Y13.CLK     net (fanout=2)        0.296   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_701_o
    -------------------------------------------------  ---------------------------
    Total                                      4.053ns (0.946ns logic, 3.107ns route)
                                                       (23.3% logic, 76.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_TO_GMPartition_1SPI_Parition_1SPI_Module_1SPI_base_1m_CLK_LDC = MAXDELAY TO  
       TIMEGRP         
"TO_GMPartition_1SPI_Parition_1SPI_Module_1SPI_base_1m_CLK_LDC"         
TS_g_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   8.909ns.
--------------------------------------------------------------------------------

Paths for end point GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (SLICE_X23Y52.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  16.091ns (requirement - data path)
  Source:               g_reset_n (PAD)
  Destination:          GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (LATCH)
  Requirement:          25.000ns
  Data Path Delay:      8.909ns (Levels of Logic = 2)
  Destination Clock:    GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2791_o_AND_8120_o falling

  Maximum Data Path at Slow Process Corner: g_reset_n to GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp113.IMUX.9
    SLICE_X22Y47.A2      net (fanout=10)       5.995   g_reset_n_IBUF
    SLICE_X22Y47.A       Tilo                  0.203   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N255
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2791_o_AND_8121_o1
    SLICE_X23Y52.SR      net (fanout=2)        1.121   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2791_o_AND_8121_o
    SLICE_X23Y52.CLK     Trck                  0.280   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    -------------------------------------------------  ---------------------------
    Total                                      8.909ns (1.793ns logic, 7.116ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    21.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (LATCH)
  Requirement:          25.000ns
  Data Path Delay:      3.791ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2791_o_AND_8120_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y28.AQ      Tcko                  0.447   startup_reset
                                                       startup_reset
    SLICE_X22Y47.A4      net (fanout=10)       1.740   startup_reset
    SLICE_X22Y47.A       Tilo                  0.203   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N255
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2791_o_AND_8121_o1
    SLICE_X23Y52.SR      net (fanout=2)        1.121   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2791_o_AND_8121_o
    SLICE_X23Y52.CLK     Trck                  0.280   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.791ns (0.930ns logic, 2.861ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    21.579ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup_1 (FF)
  Destination:          GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (LATCH)
  Requirement:          25.000ns
  Data Path Delay:      3.421ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2791_o_AND_8120_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup_1 to GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y54.BQ      Tcko                  0.391   GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup<9>
                                                       GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup_1
    SLICE_X22Y47.A1      net (fanout=7)        1.426   GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup<1>
    SLICE_X22Y47.A       Tilo                  0.203   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N255
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2791_o_AND_8121_o1
    SLICE_X23Y52.SR      net (fanout=2)        1.121   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2791_o_AND_8121_o
    SLICE_X23Y52.CLK     Trck                  0.280   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.421ns (0.874ns logic, 2.547ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------

Paths for end point GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (SLICE_X23Y52.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  16.611ns (requirement - data path)
  Source:               g_reset_n (PAD)
  Destination:          GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (LATCH)
  Requirement:          25.000ns
  Data Path Delay:      8.389ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: g_reset_n to GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp113.IMUX.9
    SLICE_X22Y47.A2      net (fanout=10)       5.995   g_reset_n_IBUF
    SLICE_X22Y47.AMUX    Tilo                  0.261   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N255
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2791_o_AND_8120_o1
    SLICE_X23Y52.CLK     net (fanout=2)        0.823   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2791_o_AND_8120_o
    -------------------------------------------------  ---------------------------
    Total                                      8.389ns (1.571ns logic, 6.818ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  21.729ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (LATCH)
  Requirement:          25.000ns
  Data Path Delay:      3.271ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y28.AQ      Tcko                  0.447   startup_reset
                                                       startup_reset
    SLICE_X22Y47.A4      net (fanout=10)       1.740   startup_reset
    SLICE_X22Y47.AMUX    Tilo                  0.261   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N255
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2791_o_AND_8120_o1
    SLICE_X23Y52.CLK     net (fanout=2)        0.823   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2791_o_AND_8120_o
    -------------------------------------------------  ---------------------------
    Total                                      3.271ns (0.708ns logic, 2.563ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  22.099ns (requirement - data path)
  Source:               GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup_1 (FF)
  Destination:          GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (LATCH)
  Requirement:          25.000ns
  Data Path Delay:      2.901ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup_1 to GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y54.BQ      Tcko                  0.391   GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup<9>
                                                       GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup_1
    SLICE_X22Y47.A1      net (fanout=7)        1.426   GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup<1>
    SLICE_X22Y47.AMUX    Tilo                  0.261   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N255
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2791_o_AND_8120_o1
    SLICE_X23Y52.CLK     net (fanout=2)        0.823   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2791_o_AND_8120_o
    -------------------------------------------------  ---------------------------
    Total                                      2.901ns (0.652ns logic, 2.249ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_GMPartition_1SPI_Parition_1SPI_Module_1SPI_base_1m_CLK_LDC = MAXDELAY TO         TIMEGRP         "TO_GMPartition_1SPI_Parition_1SPI_Module_1SPI_base_1m_CLK_LDC"         TS_g_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (SLICE_X23Y52.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.988ns (requirement - (clock path skew + uncertainty - data path))
  Source:               GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup_1 (FF)
  Destination:          GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.988ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2791_o_AND_8120_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup_1 to GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y54.BQ      Tcko                  0.198   GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup<9>
                                                       GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup_1
    SLICE_X22Y47.A1      net (fanout=7)        0.828   GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup<1>
    SLICE_X22Y47.A       Tilo                  0.156   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N255
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2791_o_AND_8121_o1
    SLICE_X23Y52.SR      net (fanout=2)        0.651   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2791_o_AND_8121_o
    SLICE_X23Y52.CLK     Tremck      (-Th)    -0.155   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.988ns (0.509ns logic, 1.479ns route)
                                                       (25.6% logic, 74.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.195ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.195ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2791_o_AND_8120_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y28.AQ      Tcko                  0.234   startup_reset
                                                       startup_reset
    SLICE_X22Y47.A4      net (fanout=10)       0.999   startup_reset
    SLICE_X22Y47.A       Tilo                  0.156   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N255
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2791_o_AND_8121_o1
    SLICE_X23Y52.SR      net (fanout=2)        0.651   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2791_o_AND_8121_o
    SLICE_X23Y52.CLK     Tremck      (-Th)    -0.155   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.195ns (0.545ns logic, 1.650ns route)
                                                       (24.8% logic, 75.2% route)
--------------------------------------------------------------------------------
Delay (fastest path):   5.517ns (data path)
  Source:               g_reset_n (PAD)
  Destination:          GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (LATCH)
  Data Path Delay:      5.517ns (Levels of Logic = 2)
  Destination Clock:    GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2791_o_AND_8120_o falling

  Minimum Data Path at Fast Process Corner: g_reset_n to GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 0.763   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp113.IMUX.9
    SLICE_X22Y47.A2      net (fanout=10)       3.792   g_reset_n_IBUF
    SLICE_X22Y47.A       Tilo                  0.156   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N255
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2791_o_AND_8121_o1
    SLICE_X23Y52.SR      net (fanout=2)        0.651   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2791_o_AND_8121_o
    SLICE_X23Y52.CLK     Tremck      (-Th)    -0.155   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.517ns (1.074ns logic, 4.443ns route)
                                                       (19.5% logic, 80.5% route)
--------------------------------------------------------------------------------

Paths for end point GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (SLICE_X23Y52.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.646ns (data path)
  Source:               GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup_1 (FF)
  Destination:          GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (LATCH)
  Data Path Delay:      1.646ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup_1 to GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y54.BQ      Tcko                  0.198   GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup<9>
                                                       GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup_1
    SLICE_X22Y47.A1      net (fanout=7)        0.828   GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup<1>
    SLICE_X22Y47.AMUX    Tilo                  0.191   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N255
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2791_o_AND_8120_o1
    SLICE_X23Y52.CLK     net (fanout=2)        0.429   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2791_o_AND_8120_o
    -------------------------------------------------  ---------------------------
    Total                                      1.646ns (0.389ns logic, 1.257ns route)
                                                       (23.6% logic, 76.4% route)
--------------------------------------------------------------------------------

Paths for end point GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (SLICE_X23Y52.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.853ns (data path)
  Source:               startup_reset (FF)
  Destination:          GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (LATCH)
  Data Path Delay:      1.853ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y28.AQ      Tcko                  0.234   startup_reset
                                                       startup_reset
    SLICE_X22Y47.A4      net (fanout=10)       0.999   startup_reset
    SLICE_X22Y47.AMUX    Tilo                  0.191   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N255
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2791_o_AND_8120_o1
    SLICE_X23Y52.CLK     net (fanout=2)        0.429   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2791_o_AND_8120_o
    -------------------------------------------------  ---------------------------
    Total                                      1.853ns (0.425ns logic, 1.428ns route)
                                                       (22.9% logic, 77.1% route)
--------------------------------------------------------------------------------

Paths for end point GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (SLICE_X23Y52.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   5.175ns (data path)
  Source:               g_reset_n (PAD)
  Destination:          GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (LATCH)
  Data Path Delay:      5.175ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: g_reset_n to GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 0.763   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp113.IMUX.9
    SLICE_X22Y47.A2      net (fanout=10)       3.792   g_reset_n_IBUF
    SLICE_X22Y47.AMUX    Tilo                  0.191   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N255
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2791_o_AND_8120_o1
    SLICE_X23Y52.CLK     net (fanout=2)        0.429   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2791_o_AND_8120_o
    -------------------------------------------------  ---------------------------
    Total                                      5.175ns (0.954ns logic, 4.221ns route)
                                                       (18.4% logic, 81.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 3429 paths analyzed, 3427 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is  13.008ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_DI_11 (SLICE_X47Y18.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     11.992ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_DI_11 (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      13.470ns (Levels of Logic = 3)
  Clock Path Delay:     0.862ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_DI_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp113.IMUX.9
    SLICE_X23Y34.D4      net (fanout=10)       4.585   g_reset_n_IBUF
    SLICE_X23Y34.D       Tilo                  0.259   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/iLB_RESET_n_inv
                                                       g_reset1
    SLICE_X20Y6.B4       net (fanout=869)      3.310   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/iLB_RESET_n_inv
    SLICE_X20Y6.B        Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/iResetI_inv1
    SLICE_X47Y18.SR      net (fanout=125)      3.488   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
    SLICE_X47Y18.CLK     Trck                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_DI<11>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_DI_11
    -------------------------------------------------  ---------------------------
    Total                                     13.470ns (2.087ns logic, 11.383ns route)
                                                       (15.5% logic, 84.5% route)

  Minimum Clock Path at Slow Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_DI_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp113.IMUX.13
    BUFIO2_X1Y7.I        net (fanout=2)        1.600   IBUFG_CLK_40MHz
    BUFIO2_X1Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -4.206   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.622   CLK_80MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.197   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X47Y18.CLK     net (fanout=440)      0.856   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.862ns (-2.778ns logic, 3.640ns route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_DI_10 (SLICE_X47Y18.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     12.016ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_DI_10 (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      13.446ns (Levels of Logic = 3)
  Clock Path Delay:     0.862ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_DI_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp113.IMUX.9
    SLICE_X23Y34.D4      net (fanout=10)       4.585   g_reset_n_IBUF
    SLICE_X23Y34.D       Tilo                  0.259   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/iLB_RESET_n_inv
                                                       g_reset1
    SLICE_X20Y6.B4       net (fanout=869)      3.310   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/iLB_RESET_n_inv
    SLICE_X20Y6.B        Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/iResetI_inv1
    SLICE_X47Y18.SR      net (fanout=125)      3.488   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
    SLICE_X47Y18.CLK     Trck                  0.289   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_DI<11>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_DI_10
    -------------------------------------------------  ---------------------------
    Total                                     13.446ns (2.063ns logic, 11.383ns route)
                                                       (15.3% logic, 84.7% route)

  Minimum Clock Path at Slow Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_DI_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp113.IMUX.13
    BUFIO2_X1Y7.I        net (fanout=2)        1.600   IBUFG_CLK_40MHz
    BUFIO2_X1Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -4.206   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.622   CLK_80MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.197   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X47Y18.CLK     net (fanout=440)      0.856   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.862ns (-2.778ns logic, 3.640ns route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_DI_1 (SLICE_X47Y18.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     12.036ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_DI_1 (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      13.426ns (Levels of Logic = 3)
  Clock Path Delay:     0.862ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_DI_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp113.IMUX.9
    SLICE_X23Y34.D4      net (fanout=10)       4.585   g_reset_n_IBUF
    SLICE_X23Y34.D       Tilo                  0.259   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/iLB_RESET_n_inv
                                                       g_reset1
    SLICE_X20Y6.B4       net (fanout=869)      3.310   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/iLB_RESET_n_inv
    SLICE_X20Y6.B        Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/iResetI_inv1
    SLICE_X47Y18.SR      net (fanout=125)      3.488   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
    SLICE_X47Y18.CLK     Trck                  0.269   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_DI<11>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_DI_1
    -------------------------------------------------  ---------------------------
    Total                                     13.426ns (2.043ns logic, 11.383ns route)
                                                       (15.2% logic, 84.8% route)

  Minimum Clock Path at Slow Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_DI_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp113.IMUX.13
    BUFIO2_X1Y7.I        net (fanout=2)        1.600   IBUFG_CLK_40MHz
    BUFIO2_X1Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -4.206   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.622   CLK_80MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.197   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X47Y18.CLK     net (fanout=440)      0.856   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.862ns (-2.778ns logic, 3.640ns route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
--------------------------------------------------------------------------------

Paths for end point GMPartition_1/XY2100_Partition_1/FilterFX_iXY2100_CLK/m_stack_0 (SLICE_X2Y65.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.313ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               XY2100_CLK (PAD)
  Destination:          GMPartition_1/XY2100_Partition_1/FilterFX_iXY2100_CLK/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.766ns (Levels of Logic = 1)
  Clock Path Delay:     3.428ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: XY2100_CLK to GMPartition_1/XY2100_Partition_1/FilterFX_iXY2100_CLK/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D6.I                 Tiopi                 1.126   XY2100_CLK
                                                       XY2100_CLK
                                                       XY2100_CLK_IBUF
                                                       ProtoComp113.IMUX.5
    SLICE_X2Y65.AX       net (fanout=1)        2.590   XY2100_CLK_IBUF
    SLICE_X2Y65.CLK      Tckdi       (-Th)    -0.050   GMPartition_1/XY2100_Partition_1/FilterFX_iXY2100_CLK/m_stack<2>
                                                       GMPartition_1/XY2100_Partition_1/FilterFX_iXY2100_CLK/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      3.766ns (1.176ns logic, 2.590ns route)
                                                       (31.2% logic, 68.8% route)

  Maximum Clock Path at Slow Process Corner: g_clk to GMPartition_1/XY2100_Partition_1/FilterFX_iXY2100_CLK/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp113.IMUX.13
    BUFGMUX_X3Y16.I0     net (fanout=2)        0.655   IBUFG_CLK_40MHz
    BUFGMUX_X3Y16.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X2Y65.CLK      net (fanout=939)      1.254   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.428ns (1.519ns logic, 1.909ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------

Paths for end point GMPartition_1/XY2100_Partition_1/G1.XY2100_Channel[2].FilterFX_iXY2100_CMD/m_stack_0 (SLICE_X3Y63.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.455ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               XY2100_CH<2> (PAD)
  Destination:          GMPartition_1/XY2100_Partition_1/G1.XY2100_Channel[2].FilterFX_iXY2100_CMD/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.641ns (Levels of Logic = 1)
  Clock Path Delay:     2.161ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: XY2100_CH<2> to GMPartition_1/XY2100_Partition_1/G1.XY2100_Channel[2].FilterFX_iXY2100_CMD/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F4.I                 Tiopi                 0.763   XY2100_CH<2>
                                                       XY2100_CH<2>
                                                       XY2100_CH_2_IBUF
                                                       ProtoComp113.IMUX.18
    SLICE_X3Y63.AX       net (fanout=1)        1.819   XY2100_CH_2_IBUF
    SLICE_X3Y63.CLK      Tckdi       (-Th)    -0.059   GMPartition_1/XY2100_Partition_1/G1.XY2100_Channel[2].FilterFX_iXY2100_CMD/m_stack<2>
                                                       GMPartition_1/XY2100_Partition_1/G1.XY2100_Channel[2].FilterFX_iXY2100_CMD/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      2.641ns (0.822ns logic, 1.819ns route)
                                                       (31.1% logic, 68.9% route)

  Maximum Clock Path at Fast Process Corner: g_clk to GMPartition_1/XY2100_Partition_1/G1.XY2100_Channel[2].FilterFX_iXY2100_CMD/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 0.887   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp113.IMUX.13
    BUFGMUX_X3Y16.I0     net (fanout=2)        0.467   IBUFG_CLK_40MHz
    BUFGMUX_X3Y16.O      Tgi0o                 0.063   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X3Y63.CLK      net (fanout=939)      0.744   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.161ns (0.950ns logic, 1.211ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------

Paths for end point GMPartition_1/XY2100_Partition_1/G1.XY2100_Channel[0].FilterFX_iXY2100_CMD/m_stack_0 (SLICE_X23Y63.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.509ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               XY2100_CH<0> (PAD)
  Destination:          GMPartition_1/XY2100_Partition_1/G1.XY2100_Channel[0].FilterFX_iXY2100_CMD/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.812ns (Levels of Logic = 1)
  Clock Path Delay:     3.278ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: XY2100_CH<0> to GMPartition_1/XY2100_Partition_1/G1.XY2100_Channel[0].FilterFX_iXY2100_CMD/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E7.I                 Tiopi                 1.126   XY2100_CH<0>
                                                       XY2100_CH<0>
                                                       XY2100_CH_0_IBUF
                                                       ProtoComp113.IMUX.16
    SLICE_X23Y63.AX      net (fanout=1)        2.638   XY2100_CH_0_IBUF
    SLICE_X23Y63.CLK     Tckdi       (-Th)    -0.048   GMPartition_1/XY2100_Partition_1/G1.XY2100_Channel[0].FilterFX_iXY2100_CMD/m_stack<2>
                                                       GMPartition_1/XY2100_Partition_1/G1.XY2100_Channel[0].FilterFX_iXY2100_CMD/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      3.812ns (1.174ns logic, 2.638ns route)
                                                       (30.8% logic, 69.2% route)

  Maximum Clock Path at Slow Process Corner: g_clk to GMPartition_1/XY2100_Partition_1/G1.XY2100_Channel[0].FilterFX_iXY2100_CMD/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp113.IMUX.13
    BUFGMUX_X3Y16.I0     net (fanout=2)        0.655   IBUFG_CLK_40MHz
    BUFGMUX_X3Y16.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X23Y63.CLK     net (fanout=939)      1.104   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.278ns (1.519ns logic, 1.759ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 25 ns AFTER COMP "g_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 544 paths analyzed, 17 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  17.962ns.
--------------------------------------------------------------------------------

Paths for end point LaserTrigger (A9.PAD), 181 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  7.038ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q_4 (FF)
  Destination:          LaserTrigger (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      14.555ns (Levels of Logic = 6)
  Clock Path Delay:     3.382ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp113.IMUX.13
    BUFGMUX_X3Y16.I0     net (fanout=2)        0.655   IBUFG_CLK_40MHz
    BUFGMUX_X3Y16.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X8Y48.CLK      net (fanout=939)      1.208   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.382ns (1.519ns logic, 1.863ns route)
                                                       (44.9% logic, 55.1% route)

  Maximum Data Path at Slow Process Corner: cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q_4 to LaserTrigger
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y48.AQ       Tcko                  0.408   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q<7>
                                                       cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q_4
    SLICE_X9Y48.C1       net (fanout=2)        0.802   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q<4>
    SLICE_X9Y48.C        Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<7>
                                                       cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X9Y48.A2       net (fanout=1)        0.437   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X9Y48.A        Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<7>
                                                       cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X9Y48.B5       net (fanout=26)       0.374   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X9Y48.B        Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<7>
                                                       cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X3Y61.A4       net (fanout=29)       1.974   cnc2_GalvoMotor_EtherCAT/WD_TimeOut
    SLICE_X3Y61.A        Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyPeriod<15>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X6Y65.CX       net (fanout=39)       0.973   LaserGate_OBUF
    SLICE_X6Y65.CMUX     Tcxc                  0.164   LaserTrigger_OBUF
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser111
    A9.O                 net (fanout=1)        6.006   LaserTrigger_OBUF
    A9.PAD               Tioop                 2.381   LaserTrigger
                                                       LaserTrigger_OBUF
                                                       LaserTrigger
    -------------------------------------------------  ---------------------------
    Total                                     14.555ns (3.989ns logic, 10.566ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.224ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0 (FF)
  Destination:          LaserTrigger (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      14.347ns (Levels of Logic = 6)
  Clock Path Delay:     3.404ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp113.IMUX.13
    BUFGMUX_X3Y16.I0     net (fanout=2)        0.655   IBUFG_CLK_40MHz
    BUFGMUX_X3Y16.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X8Y47.CLK      net (fanout=939)      1.230   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.404ns (1.519ns logic, 1.885ns route)
                                                       (44.6% logic, 55.4% route)

  Maximum Data Path at Slow Process Corner: cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0 to LaserTrigger
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y47.AQ       Tcko                  0.408   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
                                                       cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0
    SLICE_X9Y48.C2       net (fanout=2)        0.594   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q<0>
    SLICE_X9Y48.C        Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<7>
                                                       cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X9Y48.A2       net (fanout=1)        0.437   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X9Y48.A        Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<7>
                                                       cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X9Y48.B5       net (fanout=26)       0.374   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X9Y48.B        Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<7>
                                                       cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X3Y61.A4       net (fanout=29)       1.974   cnc2_GalvoMotor_EtherCAT/WD_TimeOut
    SLICE_X3Y61.A        Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyPeriod<15>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X6Y65.CX       net (fanout=39)       0.973   LaserGate_OBUF
    SLICE_X6Y65.CMUX     Tcxc                  0.164   LaserTrigger_OBUF
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser111
    A9.O                 net (fanout=1)        6.006   LaserTrigger_OBUF
    A9.PAD               Tioop                 2.381   LaserTrigger
                                                       LaserTrigger_OBUF
                                                       LaserTrigger
    -------------------------------------------------  ---------------------------
    Total                                     14.347ns (3.989ns logic, 10.358ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.321ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5 (FF)
  Destination:          LaserTrigger (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      14.272ns (Levels of Logic = 6)
  Clock Path Delay:     3.382ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp113.IMUX.13
    BUFGMUX_X3Y16.I0     net (fanout=2)        0.655   IBUFG_CLK_40MHz
    BUFGMUX_X3Y16.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X8Y48.CLK      net (fanout=939)      1.208   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.382ns (1.519ns logic, 1.863ns route)
                                                       (44.9% logic, 55.1% route)

  Maximum Data Path at Slow Process Corner: cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5 to LaserTrigger
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y48.BQ       Tcko                  0.408   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q<7>
                                                       cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5
    SLICE_X9Y48.C3       net (fanout=2)        0.519   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q<5>
    SLICE_X9Y48.C        Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<7>
                                                       cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X9Y48.A2       net (fanout=1)        0.437   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X9Y48.A        Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<7>
                                                       cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X9Y48.B5       net (fanout=26)       0.374   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X9Y48.B        Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<7>
                                                       cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X3Y61.A4       net (fanout=29)       1.974   cnc2_GalvoMotor_EtherCAT/WD_TimeOut
    SLICE_X3Y61.A        Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyPeriod<15>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X6Y65.CX       net (fanout=39)       0.973   LaserGate_OBUF
    SLICE_X6Y65.CMUX     Tcxc                  0.164   LaserTrigger_OBUF
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser111
    A9.O                 net (fanout=1)        6.006   LaserTrigger_OBUF
    A9.PAD               Tioop                 2.381   LaserTrigger
                                                       LaserTrigger_OBUF
                                                       LaserTrigger
    -------------------------------------------------  ---------------------------
    Total                                     14.272ns (3.989ns logic, 10.283ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------

Paths for end point LaserGate (B8.PAD), 66 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  8.630ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q_4 (FF)
  Destination:          LaserGate (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      12.963ns (Levels of Logic = 5)
  Clock Path Delay:     3.382ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp113.IMUX.13
    BUFGMUX_X3Y16.I0     net (fanout=2)        0.655   IBUFG_CLK_40MHz
    BUFGMUX_X3Y16.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X8Y48.CLK      net (fanout=939)      1.208   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.382ns (1.519ns logic, 1.863ns route)
                                                       (44.9% logic, 55.1% route)

  Maximum Data Path at Slow Process Corner: cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q_4 to LaserGate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y48.AQ       Tcko                  0.408   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q<7>
                                                       cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q_4
    SLICE_X9Y48.C1       net (fanout=2)        0.802   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q<4>
    SLICE_X9Y48.C        Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<7>
                                                       cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X9Y48.A2       net (fanout=1)        0.437   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X9Y48.A        Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<7>
                                                       cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X9Y48.B5       net (fanout=26)       0.374   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X9Y48.B        Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<7>
                                                       cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X3Y61.A4       net (fanout=29)       1.974   cnc2_GalvoMotor_EtherCAT/WD_TimeOut
    SLICE_X3Y61.A        Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyPeriod<15>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    B8.O                 net (fanout=39)       5.551   LaserGate_OBUF
    B8.PAD               Tioop                 2.381   LaserGate
                                                       LaserGate_OBUF
                                                       LaserGate
    -------------------------------------------------  ---------------------------
    Total                                     12.963ns (3.825ns logic, 9.138ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  8.816ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0 (FF)
  Destination:          LaserGate (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      12.755ns (Levels of Logic = 5)
  Clock Path Delay:     3.404ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp113.IMUX.13
    BUFGMUX_X3Y16.I0     net (fanout=2)        0.655   IBUFG_CLK_40MHz
    BUFGMUX_X3Y16.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X8Y47.CLK      net (fanout=939)      1.230   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.404ns (1.519ns logic, 1.885ns route)
                                                       (44.6% logic, 55.4% route)

  Maximum Data Path at Slow Process Corner: cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0 to LaserGate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y47.AQ       Tcko                  0.408   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
                                                       cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0
    SLICE_X9Y48.C2       net (fanout=2)        0.594   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q<0>
    SLICE_X9Y48.C        Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<7>
                                                       cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X9Y48.A2       net (fanout=1)        0.437   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X9Y48.A        Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<7>
                                                       cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X9Y48.B5       net (fanout=26)       0.374   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X9Y48.B        Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<7>
                                                       cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X3Y61.A4       net (fanout=29)       1.974   cnc2_GalvoMotor_EtherCAT/WD_TimeOut
    SLICE_X3Y61.A        Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyPeriod<15>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    B8.O                 net (fanout=39)       5.551   LaserGate_OBUF
    B8.PAD               Tioop                 2.381   LaserGate
                                                       LaserGate_OBUF
                                                       LaserGate
    -------------------------------------------------  ---------------------------
    Total                                     12.755ns (3.825ns logic, 8.930ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  8.913ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5 (FF)
  Destination:          LaserGate (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      12.680ns (Levels of Logic = 5)
  Clock Path Delay:     3.382ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp113.IMUX.13
    BUFGMUX_X3Y16.I0     net (fanout=2)        0.655   IBUFG_CLK_40MHz
    BUFGMUX_X3Y16.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X8Y48.CLK      net (fanout=939)      1.208   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.382ns (1.519ns logic, 1.863ns route)
                                                       (44.9% logic, 55.1% route)

  Maximum Data Path at Slow Process Corner: cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5 to LaserGate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y48.BQ       Tcko                  0.408   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q<7>
                                                       cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5
    SLICE_X9Y48.C3       net (fanout=2)        0.519   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q<5>
    SLICE_X9Y48.C        Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<7>
                                                       cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X9Y48.A2       net (fanout=1)        0.437   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X9Y48.A        Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<7>
                                                       cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X9Y48.B5       net (fanout=26)       0.374   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X9Y48.B        Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<7>
                                                       cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X3Y61.A4       net (fanout=29)       1.974   cnc2_GalvoMotor_EtherCAT/WD_TimeOut
    SLICE_X3Y61.A        Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyPeriod<15>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    B8.O                 net (fanout=39)       5.551   LaserGate_OBUF
    B8.PAD               Tioop                 2.381   LaserGate
                                                       LaserGate_OBUF
                                                       LaserGate
    -------------------------------------------------  ---------------------------
    Total                                     12.680ns (3.825ns logic, 8.855ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------

Paths for end point LaserFPK (B5.PAD), 258 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.433ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q_4 (FF)
  Destination:          LaserFPK (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.160ns (Levels of Logic = 7)
  Clock Path Delay:     3.382ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp113.IMUX.13
    BUFGMUX_X3Y16.I0     net (fanout=2)        0.655   IBUFG_CLK_40MHz
    BUFGMUX_X3Y16.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X8Y48.CLK      net (fanout=939)      1.208   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.382ns (1.519ns logic, 1.863ns route)
                                                       (44.9% logic, 55.1% route)

  Maximum Data Path at Slow Process Corner: cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q_4 to LaserFPK
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y48.AQ       Tcko                  0.408   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q<7>
                                                       cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q_4
    SLICE_X9Y48.C1       net (fanout=2)        0.802   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q<4>
    SLICE_X9Y48.C        Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<7>
                                                       cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X9Y48.A2       net (fanout=1)        0.437   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X9Y48.A        Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<7>
                                                       cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X9Y48.B5       net (fanout=26)       0.374   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X9Y48.B        Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<7>
                                                       cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X3Y61.A4       net (fanout=29)       1.974   cnc2_GalvoMotor_EtherCAT/WD_TimeOut
    SLICE_X3Y61.A        Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyPeriod<15>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X3Y61.D3       net (fanout=39)       0.355   LaserGate_OBUF
    SLICE_X3Y61.D        Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyPeriod<15>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser212
    SLICE_X3Y61.C6       net (fanout=1)        0.118   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
    SLICE_X3Y61.C        Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyPeriod<15>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser213
    B5.O                 net (fanout=1)        2.757   LaserFPK_OBUF
    B5.PAD               Tioop                 2.381   LaserFPK
                                                       LaserFPK_OBUF
                                                       LaserFPK
    -------------------------------------------------  ---------------------------
    Total                                     11.160ns (4.343ns logic, 6.817ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.619ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0 (FF)
  Destination:          LaserFPK (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      10.952ns (Levels of Logic = 7)
  Clock Path Delay:     3.404ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp113.IMUX.13
    BUFGMUX_X3Y16.I0     net (fanout=2)        0.655   IBUFG_CLK_40MHz
    BUFGMUX_X3Y16.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X8Y47.CLK      net (fanout=939)      1.230   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.404ns (1.519ns logic, 1.885ns route)
                                                       (44.6% logic, 55.4% route)

  Maximum Data Path at Slow Process Corner: cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0 to LaserFPK
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y47.AQ       Tcko                  0.408   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
                                                       cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0
    SLICE_X9Y48.C2       net (fanout=2)        0.594   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q<0>
    SLICE_X9Y48.C        Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<7>
                                                       cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X9Y48.A2       net (fanout=1)        0.437   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X9Y48.A        Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<7>
                                                       cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X9Y48.B5       net (fanout=26)       0.374   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X9Y48.B        Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<7>
                                                       cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X3Y61.A4       net (fanout=29)       1.974   cnc2_GalvoMotor_EtherCAT/WD_TimeOut
    SLICE_X3Y61.A        Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyPeriod<15>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X3Y61.D3       net (fanout=39)       0.355   LaserGate_OBUF
    SLICE_X3Y61.D        Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyPeriod<15>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser212
    SLICE_X3Y61.C6       net (fanout=1)        0.118   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
    SLICE_X3Y61.C        Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyPeriod<15>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser213
    B5.O                 net (fanout=1)        2.757   LaserFPK_OBUF
    B5.PAD               Tioop                 2.381   LaserFPK
                                                       LaserFPK_OBUF
                                                       LaserFPK
    -------------------------------------------------  ---------------------------
    Total                                     10.952ns (4.343ns logic, 6.609ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.699ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q_4 (FF)
  Destination:          LaserFPK (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      10.894ns (Levels of Logic = 6)
  Clock Path Delay:     3.382ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp113.IMUX.13
    BUFGMUX_X3Y16.I0     net (fanout=2)        0.655   IBUFG_CLK_40MHz
    BUFGMUX_X3Y16.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X8Y48.CLK      net (fanout=939)      1.208   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.382ns (1.519ns logic, 1.863ns route)
                                                       (44.9% logic, 55.1% route)

  Maximum Data Path at Slow Process Corner: cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q_4 to LaserFPK
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y48.AQ       Tcko                  0.408   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q<7>
                                                       cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q_4
    SLICE_X9Y48.C1       net (fanout=2)        0.802   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q<4>
    SLICE_X9Y48.C        Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<7>
                                                       cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X9Y48.A2       net (fanout=1)        0.437   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X9Y48.A        Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<7>
                                                       cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X9Y48.B5       net (fanout=26)       0.374   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X9Y48.B        Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<7>
                                                       cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X3Y61.A4       net (fanout=29)       1.974   cnc2_GalvoMotor_EtherCAT/WD_TimeOut
    SLICE_X3Y61.A        Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyPeriod<15>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X3Y61.C2       net (fanout=39)       0.466   LaserGate_OBUF
    SLICE_X3Y61.C        Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyPeriod<15>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser213
    B5.O                 net (fanout=1)        2.757   LaserFPK_OBUF
    B5.PAD               Tioop                 2.381   LaserFPK
                                                       LaserFPK_OBUF
                                                       LaserFPK
    -------------------------------------------------  ---------------------------
    Total                                     10.894ns (4.084ns logic, 6.810ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 25 ns AFTER COMP "g_clk";
--------------------------------------------------------------------------------

Paths for end point SRI_TX<0> (T14.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.460ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData (FF)
  Destination:          SRI_TX<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      3.423ns (Levels of Logic = 1)
  Clock Path Delay:     0.437ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp113.IMUX.13
    BUFIO2_X1Y7.I        net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X1Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.828   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.310   CLK_80MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X39Y3.CLK      net (fanout=440)      0.518   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.437ns (-1.884ns logic, 2.321ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData to SRI_TX<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y3.AQ       Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    T14.O                net (fanout=1)        1.829   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    T14.PAD              Tioop                 1.396   SRI_TX<0>
                                                       SRI_TX_0_OBUF
                                                       SRI_TX<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.423ns (1.594ns logic, 1.829ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------

Paths for end point SRI_RTS<0> (R14.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  5.145ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State (FF)
  Destination:          SRI_RTS<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      5.125ns (Levels of Logic = 2)
  Clock Path Delay:     0.420ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp113.IMUX.13
    BUFIO2_X1Y7.I        net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X1Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.828   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.310   CLK_80MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X27Y9.CLK      net (fanout=440)      0.501   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.420ns (-1.884ns logic, 2.304ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State to SRI_RTS<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y9.AQ       Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    SLICE_X49Y8.A4       net (fanout=56)       1.880   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    SLICE_X49Y8.A        Tilo                  0.156   SRI_RTS_0_OBUF
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    R14.O                net (fanout=1)        1.495   SRI_RTS_0_OBUF
    R14.PAD              Tioop                 1.396   SRI_RTS<0>
                                                       SRI_RTS_0_OBUF
                                                       SRI_RTS<0>
    -------------------------------------------------  ---------------------------
    Total                                      5.125ns (1.750ns logic, 3.375ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  4.518ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 (FF)
  Destination:          SRI_RTS<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      4.508ns (Levels of Logic = 2)
  Clock Path Delay:     0.410ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp113.IMUX.13
    BUFIO2_X1Y7.I        net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X1Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.828   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.310   CLK_80MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X32Y4.CLK      net (fanout=440)      0.491   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.410ns (-1.884ns logic, 2.294ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 to SRI_RTS<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y4.CQ       Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X49Y8.A3       net (fanout=74)       1.261   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X49Y8.A        Tilo                  0.156   SRI_RTS_0_OBUF
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    R14.O                net (fanout=1)        1.495   SRI_RTS_0_OBUF
    R14.PAD              Tioop                 1.396   SRI_RTS<0>
                                                       SRI_RTS_0_OBUF
                                                       SRI_RTS<0>
    -------------------------------------------------  ---------------------------
    Total                                      4.508ns (1.752ns logic, 2.756ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point XY2_CLK (F16.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  4.526ns (clock arrival + clock path + data path - uncertainty)
  Source:               cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK (FF)
  Destination:          XY2_CLK (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Data Path Delay:      3.061ns (Levels of Logic = 1)
  Clock Path Delay:     1.490ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: g_clk to cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp113.IMUX.13
    BUFGMUX_X3Y16.I0     net (fanout=2)        0.155   IBUFG_CLK_40MHz
    BUFGMUX_X3Y16.O      Tgi0o                 0.059   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X39Y52.CLK     net (fanout=939)      0.513   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.490ns (0.822ns logic, 0.668ns route)
                                                       (55.2% logic, 44.8% route)

  Minimum Data Path at Fast Process Corner: cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK to XY2_CLK
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y52.DMUX    Tshcko                0.244   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/_n0076_inv
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK
    F16.O                net (fanout=1)        1.421   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK
    F16.PAD              Tioop                 1.396   XY2_CLK
                                                       XY2_CLK_OBUF
                                                       XY2_CLK
    -------------------------------------------------  ---------------------------
    Total                                      3.061ns (1.640ns logic, 1.421ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.149ns.
--------------------------------------------------------------------------------

Paths for end point TXD1T1 (D12.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.851ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_1 (FF)
  Destination:          TXD1T1 (PAD)
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      5.073ns (Levels of Logic = 1)
  Clock Path Delay:     0.801ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C10.I                Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp113.IMUX.4
    BUFIO2_X4Y27.I       net (fanout=1)        1.931   IBUFG_CLK_Tx_25MHz
    BUFIO2_X4Y27.DIVCLK  Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_2
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_2
    DCM_X0Y2.CLKIN       net (fanout=1)        0.646   DCM_SP_inst_Tx_CLK_ML_NEW_DIVCLK
    DCM_X0Y2.CLK0        Tdmcko_CLK           -5.112   DCM_SP_inst_Tx_CLK
                                                       DCM_SP_inst_Tx_CLK
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.608   CLK_Tx25MHz_DCM
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_Tx_FB
                                                       BUFG_inst_Tx_FB
    SLICE_X41Y77.CLK     net (fanout=132)      1.098   BUFG_Tx_CLK_25MHz_FB
    -------------------------------------------------  ---------------------------
    Total                                      0.801ns (-3.482ns logic, 4.283ns route)

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_1 to TXD1T1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y77.AMUX    Tshcko                0.461   TXD1T2_OBUF
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_1
    D12.O                net (fanout=1)        2.231   TXD1T1_OBUF
    D12.PAD              Tioop                 2.381   TXD1T1
                                                       TXD1T1_OBUF
                                                       TXD1T1
    -------------------------------------------------  ---------------------------
    Total                                      5.073ns (2.842ns logic, 2.231ns route)
                                                       (56.0% logic, 44.0% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T3 (D11.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.851ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_3 (FF)
  Destination:          TXD1T3 (PAD)
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      5.073ns (Levels of Logic = 1)
  Clock Path Delay:     0.801ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C10.I                Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp113.IMUX.4
    BUFIO2_X4Y27.I       net (fanout=1)        1.931   IBUFG_CLK_Tx_25MHz
    BUFIO2_X4Y27.DIVCLK  Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_2
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_2
    DCM_X0Y2.CLKIN       net (fanout=1)        0.646   DCM_SP_inst_Tx_CLK_ML_NEW_DIVCLK
    DCM_X0Y2.CLK0        Tdmcko_CLK           -5.112   DCM_SP_inst_Tx_CLK
                                                       DCM_SP_inst_Tx_CLK
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.608   CLK_Tx25MHz_DCM
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_Tx_FB
                                                       BUFG_inst_Tx_FB
    SLICE_X41Y77.CLK     net (fanout=132)      1.098   BUFG_Tx_CLK_25MHz_FB
    -------------------------------------------------  ---------------------------
    Total                                      0.801ns (-3.482ns logic, 4.283ns route)

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_3 to TXD1T3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y77.BMUX    Tshcko                0.461   TXD1T2_OBUF
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_3
    D11.O                net (fanout=1)        2.231   TXD1T3_OBUF
    D11.PAD              Tioop                 2.381   TXD1T3
                                                       TXD1T3_OBUF
                                                       TXD1T3
    -------------------------------------------------  ---------------------------
    Total                                      5.073ns (2.842ns logic, 2.231ns route)
                                                       (56.0% logic, 44.0% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T2 (E11.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.873ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_2 (FF)
  Destination:          TXD1T2 (PAD)
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      5.051ns (Levels of Logic = 1)
  Clock Path Delay:     0.801ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C10.I                Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp113.IMUX.4
    BUFIO2_X4Y27.I       net (fanout=1)        1.931   IBUFG_CLK_Tx_25MHz
    BUFIO2_X4Y27.DIVCLK  Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_2
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_2
    DCM_X0Y2.CLKIN       net (fanout=1)        0.646   DCM_SP_inst_Tx_CLK_ML_NEW_DIVCLK
    DCM_X0Y2.CLK0        Tdmcko_CLK           -5.112   DCM_SP_inst_Tx_CLK
                                                       DCM_SP_inst_Tx_CLK
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.608   CLK_Tx25MHz_DCM
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_Tx_FB
                                                       BUFG_inst_Tx_FB
    SLICE_X41Y77.CLK     net (fanout=132)      1.098   BUFG_Tx_CLK_25MHz_FB
    -------------------------------------------------  ---------------------------
    Total                                      0.801ns (-3.482ns logic, 4.283ns route)

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_2 to TXD1T2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y77.BQ      Tcko                  0.391   TXD1T2_OBUF
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_2
    E11.O                net (fanout=1)        2.279   TXD1T2_OBUF
    E11.PAD              Tioop                 2.381   TXD1T2
                                                       TXD1T2_OBUF
                                                       TXD1T2
    -------------------------------------------------  ---------------------------
    Total                                      5.051ns (2.772ns logic, 2.279ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
--------------------------------------------------------------------------------

Paths for end point TX_EN1 (C11.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  2.889ns (clock arrival + clock path + data path - uncertainty)
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TX_EN_TO_PHY (FF)
  Destination:          TX_EN1 (PAD)
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 0.000ns
  Data Path Delay:      2.658ns (Levels of Logic = 1)
  Clock Path Delay:     0.506ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TX_EN_TO_PHY
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C10.I                Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp113.IMUX.4
    BUFIO2_X4Y27.I       net (fanout=1)        1.255   IBUFG_CLK_Tx_25MHz
    BUFIO2_X4Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_2
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_2
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_Tx_CLK_ML_NEW_DIVCLK
    DCM_X0Y2.CLK0        Tdmcko_CLK           -2.804   DCM_SP_inst_Tx_CLK
                                                       DCM_SP_inst_Tx_CLK
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.265   CLK_Tx25MHz_DCM
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   BUFG_inst_Tx_FB
                                                       BUFG_inst_Tx_FB
    SLICE_X34Y78.CLK     net (fanout=132)      0.504   BUFG_Tx_CLK_25MHz_FB
    -------------------------------------------------  ---------------------------
    Total                                      0.506ns (-1.860ns logic, 2.366ns route)

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TX_EN_TO_PHY to TX_EN1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y78.AQ      Tcko                  0.234   TX_EN1_OBUF
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TX_EN_TO_PHY
    C11.O                net (fanout=1)        1.028   TX_EN1_OBUF
    C11.PAD              Tioop                 1.396   TX_EN1
                                                       TX_EN1_OBUF
                                                       TX_EN1
    -------------------------------------------------  ---------------------------
    Total                                      2.658ns (1.630ns logic, 1.028ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T0 (A11.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.143ns (clock arrival + clock path + data path - uncertainty)
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_0 (FF)
  Destination:          TXD1T0 (PAD)
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 0.000ns
  Data Path Delay:      2.888ns (Levels of Logic = 1)
  Clock Path Delay:     0.530ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C10.I                Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp113.IMUX.4
    BUFIO2_X4Y27.I       net (fanout=1)        1.255   IBUFG_CLK_Tx_25MHz
    BUFIO2_X4Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_2
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_2
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_Tx_CLK_ML_NEW_DIVCLK
    DCM_X0Y2.CLK0        Tdmcko_CLK           -2.804   DCM_SP_inst_Tx_CLK
                                                       DCM_SP_inst_Tx_CLK
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.265   CLK_Tx25MHz_DCM
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   BUFG_inst_Tx_FB
                                                       BUFG_inst_Tx_FB
    SLICE_X41Y77.CLK     net (fanout=132)      0.528   BUFG_Tx_CLK_25MHz_FB
    -------------------------------------------------  ---------------------------
    Total                                      0.530ns (-1.860ns logic, 2.390ns route)

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_0 to TXD1T0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y77.AQ      Tcko                  0.198   TXD1T2_OBUF
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_0
    A11.O                net (fanout=1)        1.294   TXD1T0_OBUF
    A11.PAD              Tioop                 1.396   TXD1T0
                                                       TXD1T0_OBUF
                                                       TXD1T0
    -------------------------------------------------  ---------------------------
    Total                                      2.888ns (1.594ns logic, 1.294ns route)
                                                       (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T2 (E11.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.361ns (clock arrival + clock path + data path - uncertainty)
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_2 (FF)
  Destination:          TXD1T2 (PAD)
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 0.000ns
  Data Path Delay:      3.106ns (Levels of Logic = 1)
  Clock Path Delay:     0.530ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C10.I                Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp113.IMUX.4
    BUFIO2_X4Y27.I       net (fanout=1)        1.255   IBUFG_CLK_Tx_25MHz
    BUFIO2_X4Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_2
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_2
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_Tx_CLK_ML_NEW_DIVCLK
    DCM_X0Y2.CLK0        Tdmcko_CLK           -2.804   DCM_SP_inst_Tx_CLK
                                                       DCM_SP_inst_Tx_CLK
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.265   CLK_Tx25MHz_DCM
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   BUFG_inst_Tx_FB
                                                       BUFG_inst_Tx_FB
    SLICE_X41Y77.CLK     net (fanout=132)      0.528   BUFG_Tx_CLK_25MHz_FB
    -------------------------------------------------  ---------------------------
    Total                                      0.530ns (-1.860ns logic, 2.390ns route)

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_2 to TXD1T2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y77.BQ      Tcko                  0.198   TXD1T2_OBUF
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_2
    E11.O                net (fanout=1)        1.512   TXD1T2_OBUF
    E11.PAD              Tioop                 1.396   TXD1T2
                                                       TXD1T2_OBUF
                                                       TXD1T2
    -------------------------------------------------  ---------------------------
    Total                                      3.106ns (1.594ns logic, 1.512ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 10 ns VALID 40 ns BEFORE COMP "RX_CLK1";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 84 paths analyzed, 67 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   8.552ns.
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1 (SLICE_X30Y48.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.448ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1 (FF)
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      8.896ns (Levels of Logic = 2)
  Clock Path Delay:     0.819ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp113.IMUX.9
    SLICE_X23Y34.D4      net (fanout=10)       4.585   g_reset_n_IBUF
    SLICE_X23Y34.D       Tilo                  0.259   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/iLB_RESET_n_inv
                                                       g_reset1
    SLICE_X30Y48.SR      net (fanout=869)      2.508   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/iLB_RESET_n_inv
    SLICE_X30Y48.CLK     Trck                  0.234   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2-In1
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      8.896ns (1.803ns logic, 7.093ns route)
                                                       (20.3% logic, 79.7% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B10.I                Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp113.IMUX.3
    BUFIO2_X2Y26.I       net (fanout=1)        1.645   IBUFG_CLK_Rx_25MHz
    BUFIO2_X2Y26.DIVCLK  Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y3.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_Rx_CLK_ML_NEW_DIVCLK
    DCM_X0Y3.CLK2X       Tdmcko_CLK2X         -4.127   DCM_SP_inst_Rx_CLK
                                                       DCM_SP_inst_Rx_CLK
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.542   CLK_Rx50MHz_DCM
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   BUFG_inst_RxControl
                                                       BUFG_inst_RxControl
    SLICE_X30Y48.CLK     net (fanout=40)       0.769   BUFG_Rx_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.819ns (-2.699ns logic, 3.518ns route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3 (SLICE_X30Y47.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.608ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3 (FF)
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      8.746ns (Levels of Logic = 2)
  Clock Path Delay:     0.829ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp113.IMUX.9
    SLICE_X23Y34.D4      net (fanout=10)       4.585   g_reset_n_IBUF
    SLICE_X23Y34.D       Tilo                  0.259   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/iLB_RESET_n_inv
                                                       g_reset1
    SLICE_X30Y47.SR      net (fanout=869)      2.347   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/iLB_RESET_n_inv
    SLICE_X30Y47.CLK     Trck                  0.245   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      8.746ns (1.814ns logic, 6.932ns route)
                                                       (20.7% logic, 79.3% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B10.I                Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp113.IMUX.3
    BUFIO2_X2Y26.I       net (fanout=1)        1.645   IBUFG_CLK_Rx_25MHz
    BUFIO2_X2Y26.DIVCLK  Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y3.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_Rx_CLK_ML_NEW_DIVCLK
    DCM_X0Y3.CLK2X       Tdmcko_CLK2X         -4.127   DCM_SP_inst_Rx_CLK
                                                       DCM_SP_inst_Rx_CLK
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.542   CLK_Rx50MHz_DCM
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   BUFG_inst_RxControl
                                                       BUFG_inst_RxControl
    SLICE_X30Y47.CLK     net (fanout=40)       0.779   BUFG_Rx_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.829ns (-2.699ns logic, 3.528ns route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2 (SLICE_X30Y47.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.642ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2 (FF)
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      8.712ns (Levels of Logic = 2)
  Clock Path Delay:     0.829ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp113.IMUX.9
    SLICE_X23Y34.D4      net (fanout=10)       4.585   g_reset_n_IBUF
    SLICE_X23Y34.D       Tilo                  0.259   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/iLB_RESET_n_inv
                                                       g_reset1
    SLICE_X30Y47.SR      net (fanout=869)      2.347   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/iLB_RESET_n_inv
    SLICE_X30Y47.CLK     Trck                  0.211   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      8.712ns (1.780ns logic, 6.932ns route)
                                                       (20.4% logic, 79.6% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B10.I                Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp113.IMUX.3
    BUFIO2_X2Y26.I       net (fanout=1)        1.645   IBUFG_CLK_Rx_25MHz
    BUFIO2_X2Y26.DIVCLK  Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y3.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_Rx_CLK_ML_NEW_DIVCLK
    DCM_X0Y3.CLK2X       Tdmcko_CLK2X         -4.127   DCM_SP_inst_Rx_CLK
                                                       DCM_SP_inst_Rx_CLK
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.542   CLK_Rx50MHz_DCM
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   BUFG_inst_RxControl
                                                       BUFG_inst_RxControl
    SLICE_X30Y47.CLK     net (fanout=40)       0.779   BUFG_Rx_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.829ns (-2.699ns logic, 3.528ns route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 10 ns VALID 40 ns BEFORE COMP "RX_CLK1";
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RX_ER_REG1 (SLICE_X38Y76.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      30.612ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RX_ER1 (PAD)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RX_ER_REG1 (FF)
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 0.000ns
  Requirement:          30.000ns
  Data Path Delay:      1.937ns (Levels of Logic = 1)
  Clock Path Delay:     1.050ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: RX_ER1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RX_ER_REG1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E10.I                Tiopi                 0.763   RX_ER1
                                                       RX_ER1
                                                       RX_ER1_IBUF
                                                       ProtoComp113.IMUX.36
    SLICE_X38Y76.AX      net (fanout=4)        1.133   RX_ER1_IBUF
    SLICE_X38Y76.CLK     Tckdi       (-Th)    -0.041   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RX_ER_REG2
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RX_ER_REG1
    -------------------------------------------------  ---------------------------
    Total                                      1.937ns (0.804ns logic, 1.133ns route)
                                                       (41.5% logic, 58.5% route)

  Maximum Clock Path at Fast Process Corner: RX_CLK1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RX_ER_REG1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B10.I                Tiopi                 0.887   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp113.IMUX.3
    BUFIO2_X2Y26.I       net (fanout=1)        1.244   IBUFG_CLK_Rx_25MHz
    BUFIO2_X2Y26.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y3.CLKIN       net (fanout=1)        0.391   DCM_SP_inst_Rx_CLK_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.534   DCM_SP_inst_Rx_CLK
                                                       DCM_SP_inst_Rx_CLK
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.291   CLK_Rx25MHz_DCM
    BUFGMUX_X2Y2.O       Tgi0o                 0.063   BUFG_inst_Rx_FB
                                                       BUFG_inst_Rx_FB
    SLICE_X38Y76.CLK     net (fanout=136)      0.578   BUFG_Rx_CLK_25MHz_FB
    -------------------------------------------------  ---------------------------
    Total                                      1.050ns (-1.454ns logic, 2.504ns route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_1 (SLICE_X42Y77.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      30.688ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RXD1T1 (PAD)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_1 (FF)
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 0.000ns
  Requirement:          30.000ns
  Data Path Delay:      2.036ns (Levels of Logic = 1)
  Clock Path Delay:     1.073ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: RXD1T1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A13.I                Tiopi                 0.763   RXD1T1
                                                       RXD1T1
                                                       RXD1T1_IBUF
                                                       ProtoComp113.IMUX.33
    SLICE_X42Y77.BX      net (fanout=1)        1.232   RXD1T1_IBUF
    SLICE_X42Y77.CLK     Tckdi       (-Th)    -0.041   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1<3>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_1
    -------------------------------------------------  ---------------------------
    Total                                      2.036ns (0.804ns logic, 1.232ns route)
                                                       (39.5% logic, 60.5% route)

  Maximum Clock Path at Fast Process Corner: RX_CLK1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B10.I                Tiopi                 0.887   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp113.IMUX.3
    BUFIO2_X2Y26.I       net (fanout=1)        1.244   IBUFG_CLK_Rx_25MHz
    BUFIO2_X2Y26.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y3.CLKIN       net (fanout=1)        0.391   DCM_SP_inst_Rx_CLK_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.534   DCM_SP_inst_Rx_CLK
                                                       DCM_SP_inst_Rx_CLK
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.291   CLK_Rx25MHz_DCM
    BUFGMUX_X2Y2.O       Tgi0o                 0.063   BUFG_inst_Rx_FB
                                                       BUFG_inst_Rx_FB
    SLICE_X42Y77.CLK     net (fanout=136)      0.601   BUFG_Rx_CLK_25MHz_FB
    -------------------------------------------------  ---------------------------
    Total                                      1.073ns (-1.454ns logic, 2.527ns route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_0 (SLICE_X42Y77.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      30.716ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RXD1T0 (PAD)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_0 (FF)
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 0.000ns
  Requirement:          30.000ns
  Data Path Delay:      2.064ns (Levels of Logic = 1)
  Clock Path Delay:     1.073ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: RXD1T0 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C13.I                Tiopi                 0.763   RXD1T0
                                                       RXD1T0
                                                       RXD1T0_IBUF
                                                       ProtoComp113.IMUX.32
    SLICE_X42Y77.AX      net (fanout=1)        1.260   RXD1T0_IBUF
    SLICE_X42Y77.CLK     Tckdi       (-Th)    -0.041   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1<3>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_0
    -------------------------------------------------  ---------------------------
    Total                                      2.064ns (0.804ns logic, 1.260ns route)
                                                       (39.0% logic, 61.0% route)

  Maximum Clock Path at Fast Process Corner: RX_CLK1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B10.I                Tiopi                 0.887   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp113.IMUX.3
    BUFIO2_X2Y26.I       net (fanout=1)        1.244   IBUFG_CLK_Rx_25MHz
    BUFIO2_X2Y26.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y3.CLKIN       net (fanout=1)        0.391   DCM_SP_inst_Rx_CLK_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.534   DCM_SP_inst_Rx_CLK
                                                       DCM_SP_inst_Rx_CLK
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.291   CLK_Rx25MHz_DCM
    BUFGMUX_X2Y2.O       Tgi0o                 0.063   BUFG_inst_Rx_FB
                                                       BUFG_inst_Rx_FB
    SLICE_X42Y77.CLK     net (fanout=136)      0.601   BUFG_Rx_CLK_25MHz_FB
    -------------------------------------------------  ---------------------------
    Total                                      1.073ns (-1.454ns logic, 2.527ns route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_g_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_g_clk                       |     25.000ns|     24.992ns|     23.052ns|            0|            0|    156958884|       314907|
| TS_CLK_80MHz                  |     12.500ns|     11.526ns|      6.463ns|            0|            0|       314889|           12|
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      6.463ns|          N/A|            0|            0|            6|            0|
|  0SRIComPartition_1m_WEB1_0_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      6.439ns|          N/A|            0|            0|            6|            0|
|  0SRIComPartition_1m_WEB1_1_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
| TS_TO_GMPartition_1SPI_Paritio|     25.000ns|      8.909ns|          N/A|            0|            0|            6|            0|
| n_1SPI_Module_1SPI_base_1m_CLK|             |             |             |             |             |             |             |
| _LDC                          |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_TX_CLK1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_TX_CLK1                     |     40.000ns|     16.000ns|      8.785ns|            0|            0|            0|         4097|
| TS_CLK_Tx50MHz_DCM            |     20.000ns|      3.755ns|          N/A|            0|            0|          857|            0|
| TS_CLK_Tx25MHz_DCM            |     40.000ns|      8.785ns|          N/A|            0|            0|         3240|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_RX_CLK1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_RX_CLK1                     |     40.000ns|     16.000ns|     19.002ns|            0|            0|            0|         5432|
| TS_CLK_Rx50MHz_DCM            |     20.000ns|      5.202ns|          N/A|            0|            0|         1161|            0|
| TS_CLK_Rx25MHz_DCM            |     40.000ns|     19.002ns|          N/A|            0|            0|         4271|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock RX_CLK1
------------+------------+------------+------------+------------+--------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                    | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)   | Phase  |
------------+------------+------------+------------+------------+--------------------+--------+
RXD1T0      |    2.781(R)|      SLOW  |   -0.716(R)|      FAST  |BUFG_Rx_CLK_25MHz_FB|   0.000|
RXD1T1      |    2.728(R)|      SLOW  |   -0.688(R)|      FAST  |BUFG_Rx_CLK_25MHz_FB|   0.000|
RXD1T2      |    2.784(R)|      SLOW  |   -0.745(R)|      FAST  |BUFG_Rx_CLK_25MHz_FB|   0.000|
RXD1T3      |    3.024(R)|      SLOW  |   -0.877(R)|      FAST  |BUFG_Rx_CLK_25MHz_FB|   0.000|
RX_DV1      |    7.761(R)|      SLOW  |   -1.185(R)|      FAST  |BUFG_Rx_CLK_25MHz_FB|   0.000|
            |    7.393(R)|      SLOW  |   -2.187(R)|      FAST  |BUFG_Rx_CLK_50MHz   |   0.000|
RX_ER1      |    7.413(R)|      SLOW  |   -0.612(R)|      FAST  |BUFG_Rx_CLK_25MHz_FB|   0.000|
            |    6.634(R)|      SLOW  |   -2.012(R)|      FAST  |BUFG_Rx_CLK_50MHz   |   0.000|
------------+------------+------------+------------+------------+--------------------+--------+

Setup/Hold to clock g_clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
FPGA_GP36   |    4.223(R)|      SLOW  |   -2.139(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
RX_DV1      |    8.175(R)|      SLOW  |   -3.946(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
RX_ER1      |    7.416(R)|      SLOW  |   -3.416(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RX<0>   |    4.289(R)|      SLOW  |   -1.575(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
XY2100_CH<0>|    1.774(R)|      SLOW  |   -0.509(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
XY2100_CH<1>|    1.875(R)|      SLOW  |   -0.600(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
XY2100_CH<2>|    1.771(R)|      SLOW  |   -0.455(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
XY2100_CH<3>|    1.843(R)|      SLOW  |   -0.565(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
XY2100_CLK  |    1.600(R)|      SLOW  |   -0.313(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
XY2100_FS   |    1.872(R)|      SLOW  |   -0.591(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iRIO_Rx     |    2.767(R)|      SLOW  |   -1.151(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
lb_cs_n     |    3.740(R)|      SLOW  |   -1.128(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_rd_n     |    3.263(R)|      SLOW  |   -0.853(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_wr_n     |    3.360(R)|      SLOW  |   -0.914(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock TX_CLK1 to Pad
------------+-----------------+------------+-----------------+------------+--------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                    | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)   | Phase  |
------------+-----------------+------------+-----------------+------------+--------------------+--------+
TXD1T0      |         5.818(R)|      SLOW  |         3.143(R)|      FAST  |BUFG_Tx_CLK_25MHz_FB|   0.000|
TXD1T1      |         6.149(R)|      SLOW  |         3.367(R)|      FAST  |BUFG_Tx_CLK_25MHz_FB|   0.000|
TXD1T2      |         6.127(R)|      SLOW  |         3.361(R)|      FAST  |BUFG_Tx_CLK_25MHz_FB|   0.000|
TXD1T3      |         6.149(R)|      SLOW  |         3.367(R)|      FAST  |BUFG_Tx_CLK_25MHz_FB|   0.000|
TX_EN1      |         5.405(R)|      SLOW  |         2.889(R)|      FAST  |BUFG_Tx_CLK_25MHz_FB|   0.000|
------------+-----------------+------------+-----------------+------------+--------------------+--------+

Clock g_clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
FPGA_GP33   |         9.895(R)|      SLOW  |         5.549(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
FPGA_GP34   |        11.204(R)|      SLOW  |         6.108(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
FPGA_GP35   |         9.666(R)|      SLOW  |         5.397(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
FPGA_GP37   |         9.671(R)|      SLOW  |         5.410(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
LaserFPK    |        14.567(R)|      SLOW  |         5.547(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
LaserGate   |        16.370(R)|      SLOW  |         7.308(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
LaserTrigger|        17.962(R)|      SLOW  |         8.160(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
SRI_RTS<0>  |         9.570(R)|      SLOW  |         4.518(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<0>   |         6.800(R)|      SLOW  |         3.460(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
XY2_CLK     |         8.316(R)|      SLOW  |         4.526(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
XY2_SYNC    |        12.452(R)|      SLOW  |         7.190(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
XY2_X       |         9.296(R)|      SLOW  |         5.123(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
XY2_Y       |         9.162(R)|      SLOW  |         5.023(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
XY2_Z       |         8.548(R)|      SLOW  |         4.702(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
lb_int      |         9.075(R)|      SLOW  |         5.040(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
led_1       |        10.945(R)|      SLOW  |         5.383(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oRIO_Tx     |         9.760(R)|      SLOW  |         5.427(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock RX_CLK1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RX_CLK1        |    9.501|         |         |         |
g_reset_n      |    8.552|    8.552|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock TX_CLK1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TX_CLK1        |    8.785|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock g_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
g_clk          |   19.548|         |         |         |
g_reset_n      |   13.008|   13.008|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock g_reset_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
g_clk          |         |         |    3.791|         |
g_reset_n      |         |         |    1.075|    1.075|
---------------+---------+---------+---------+---------+

OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
Worst Case Data Window 12.695; Ideal Clock Offset To Actual Clock -5.840; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
FPGA_GP36         |    4.223(R)|      SLOW  |   -2.139(R)|      FAST  |   20.777|    2.139|        9.319|
RX_DV1            |    8.175(R)|      SLOW  |   -3.946(R)|      FAST  |   16.825|    3.946|        6.440|
RX_ER1            |    7.416(R)|      SLOW  |   -3.416(R)|      FAST  |   17.584|    3.416|        7.084|
SRI_RX<0>         |    4.289(R)|      SLOW  |   -1.575(R)|      FAST  |   20.711|    1.575|        9.568|
XY2100_CH<0>      |    1.774(R)|      SLOW  |   -0.509(R)|      SLOW  |   23.226|    0.509|       11.359|
XY2100_CH<1>      |    1.875(R)|      SLOW  |   -0.600(R)|      SLOW  |   23.125|    0.600|       11.263|
XY2100_CH<2>      |    1.771(R)|      SLOW  |   -0.455(R)|      FAST  |   23.229|    0.455|       11.387|
XY2100_CH<3>      |    1.843(R)|      SLOW  |   -0.565(R)|      SLOW  |   23.157|    0.565|       11.296|
XY2100_CLK        |    1.600(R)|      SLOW  |   -0.313(R)|      SLOW  |   23.400|    0.313|       11.544|
XY2100_FS         |    1.872(R)|      SLOW  |   -0.591(R)|      FAST  |   23.128|    0.591|       11.269|
g_reset_n         |    9.857(R)|      SLOW  |   -1.984(R)|      FAST  |   15.143|    1.984|        6.580|
                  |   13.008(R)|      SLOW  |   -2.347(R)|      FAST  |   11.992|    2.347|        4.823|
iRIO_Rx           |    2.767(R)|      SLOW  |   -1.151(R)|      FAST  |   22.233|    1.151|       10.541|
lb_cs_n           |    3.740(R)|      SLOW  |   -1.128(R)|      FAST  |   21.260|    1.128|       10.066|
lb_rd_n           |    3.263(R)|      SLOW  |   -0.853(R)|      FAST  |   21.737|    0.853|       10.442|
lb_wr_n           |    3.360(R)|      SLOW  |   -0.914(R)|      FAST  |   21.640|    0.914|       10.363|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      13.008|         -  |      -0.313|         -  |   11.992|    0.313|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = IN 10 ns VALID 40 ns BEFORE COMP "RX_CLK1";
Worst Case Data Window 7.940; Ideal Clock Offset To Actual Clock 14.582; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
RXD1T0            |    2.781(R)|      SLOW  |   -0.716(R)|      FAST  |    7.219|   30.716|      -11.749|
RXD1T1            |    2.728(R)|      SLOW  |   -0.688(R)|      FAST  |    7.272|   30.688|      -11.708|
RXD1T2            |    2.784(R)|      SLOW  |   -0.745(R)|      FAST  |    7.216|   30.745|      -11.765|
RXD1T3            |    3.024(R)|      SLOW  |   -0.877(R)|      FAST  |    6.976|   30.877|      -11.951|
RX_DV1            |    7.761(R)|      SLOW  |   -1.185(R)|      FAST  |    2.239|   31.185|      -14.473|
                  |    7.393(R)|      SLOW  |   -2.187(R)|      FAST  |    2.607|   32.187|      -14.790|
RX_ER1            |    7.413(R)|      SLOW  |   -0.612(R)|      FAST  |    2.587|   30.612|      -14.013|
                  |    6.634(R)|      SLOW  |   -2.012(R)|      FAST  |    3.366|   32.012|      -14.323|
g_reset_n         |    7.643(R)|      SLOW  |   -3.661(R)|      FAST  |    2.357|   33.661|      -15.652|
                  |    8.552(R)|      SLOW  |   -3.067(R)|      FAST  |    1.448|   33.067|      -15.810|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       8.552|         -  |      -0.612|         -  |    1.448|   30.612|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = OUT 25 ns AFTER COMP "g_clk";
Bus Skew: 11.162 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
FPGA_GP33                                      |        9.895|      SLOW  |        5.549|      FAST  |         3.095|
FPGA_GP34                                      |       11.204|      SLOW  |        6.108|      FAST  |         4.404|
FPGA_GP35                                      |        9.666|      SLOW  |        5.397|      FAST  |         2.866|
FPGA_GP37                                      |        9.671|      SLOW  |        5.410|      FAST  |         2.871|
LaserFPK                                       |       14.567|      SLOW  |        5.547|      FAST  |         7.767|
LaserGate                                      |       16.370|      SLOW  |        7.308|      FAST  |         9.570|
LaserTrigger                                   |       17.962|      SLOW  |        8.160|      FAST  |        11.162|
SRI_RTS<0>                                     |        9.570|      SLOW  |        4.518|      FAST  |         2.770|
SRI_TX<0>                                      |        6.800|      SLOW  |        3.460|      FAST  |         0.000|
XY2_CLK                                        |        8.316|      SLOW  |        4.526|      FAST  |         1.516|
XY2_SYNC                                       |       12.452|      SLOW  |        7.190|      FAST  |         5.652|
XY2_X                                          |        9.296|      SLOW  |        5.123|      FAST  |         2.496|
XY2_Y                                          |        9.162|      SLOW  |        5.023|      FAST  |         2.362|
XY2_Z                                          |        8.548|      SLOW  |        4.702|      FAST  |         1.748|
lb_int                                         |        9.075|      SLOW  |        5.040|      FAST  |         2.275|
led_1                                          |       10.945|      SLOW  |        5.383|      FAST  |         4.145|
oRIO_Tx                                        |        9.760|      SLOW  |        5.427|      FAST  |         2.960|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
Bus Skew: 0.744 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
TXD1T0                                         |        5.818|      SLOW  |        3.143|      FAST  |         0.413|
TXD1T1                                         |        6.149|      SLOW  |        3.367|      FAST  |         0.744|
TXD1T2                                         |        6.127|      SLOW  |        3.361|      FAST  |         0.722|
TXD1T3                                         |        6.149|      SLOW  |        3.367|      FAST  |         0.744|
TX_EN1                                         |        5.405|      SLOW  |        2.889|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 157287382 paths, 2 nets, and 36565 connections

Design statistics:
   Minimum period:  24.992ns{1}   (Maximum frequency:  40.013MHz)
   Maximum path delay from/to any node:   8.909ns
   Maximum net skew:   0.230ns
   Minimum input required time before clock:  13.008ns
   Minimum output required time after clock:  17.962ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Nov 17 13:44:51 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 283 MB



