-- Catapult University Version: Report                                              
-- ---------------------------- ---------------------------------------------------
-- Version:                     10.0a/269363 Production Release                     
-- Build Date:                  Wed Nov  9 17:38:00 PST 2016                        
                                                                                    
-- Generated by:                xph3sle509@ocaepc57                                 
-- Generated date:              Mon Jan 29 11:55:56 CET 2018                        

Solution Settings: conv.v1
  Current state: extract
  Project: Catapult_1
  
  Design Input Files Specified
    $PROJECT_HOME/conv.cpp
      $PROJECT_HOME/var.h
    $PROJECT_HOME/var.h
  
  Processes/Blocks in Design
    Process       Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------- ----------------------- ------- ---------- ------------ -- --------
    /conv/core                         15  200846     200851            0  0          
    Design Total:                      15  200846     200851            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                      Area Score Area(DSP48E1s) Area(DSP48Es) Area(LUTs) Area(MUX_CARRYs) Delay Post Alloc Post Assign 
    ----------------------------------- ---------- -------------- ------------- ---------- ---------------- ----- ---------- -----------
    [Lib: Xilinx_RAMS]                                                                                                                   
    BLOCK_1R1W_RBW_rport(32,17,66880,1)      1.000          0.000         0.000      0.000            0.000 1.850          1           0 
    BLOCK_1R1W_RBW_wport(32,17,66880,2)      1.000          0.000         0.000      0.000            0.000 0.100          1           0 
    [Lib: mgc_Xilinx-ARTIX-7-3_beh_xv]                                                                                                   
    mgc_add(17,0,8,0,17)                    17.000          0.000         0.000      0.000           16.000 1.520          1           1 
    mgc_add(24,0,2,1,24)                    24.000          0.000         0.000      0.000           23.000 1.695          1           1 
    mgc_add(4,0,3,0,4)                       4.000          0.000         0.000      0.000            3.000 1.195          1           1 
    mgc_add(8,0,2,1,8)                       8.000          0.000         0.000      0.000            7.000 1.295          1           1 
    mgc_add(9,0,2,1,9)                       9.000          0.000         0.000      0.000            8.000 1.320          1           1 
    mgc_add(9,0,8,0,9)                       9.000          0.000         0.000      0.000            8.000 1.320          1           1 
    mgc_and(1,2)                             1.000          0.000         0.000      0.000            0.000 0.600          0           1 
    mgc_and(17,2)                           17.000          0.000         0.000      0.000            0.000 0.600          0           2 
    mgc_and(24,2)                           24.000          0.000         0.000      0.000            0.000 0.600          0           1 
    mgc_and(8,2)                             8.000          0.000         0.000      0.000            0.000 0.600          0           1 
    mgc_and(9,2)                             9.000          0.000         0.000      0.000            0.000 0.600          0           1 
    mgc_mul(8,0,9,0,17)                    692.000          0.967         1.000      0.000            0.000 2.573          1           1 
    mgc_nor(8,2)                             8.000          0.000         0.000      0.000            0.000 0.600          0           1 
    mgc_not(1)                               0.000          0.000         0.000      0.000            0.000 0.000          0           3 
    mgc_not(24)                              0.000          0.000         0.000      0.000            0.000 0.000          0           1 
    mgc_or(1,2)                              1.000          0.000         0.000      0.000            0.000 0.600          0           1 
    mgc_reg_pos(1,0,0,1,1,0,0)               0.000          0.000         0.000      0.000            0.000 0.470          0           1 
    mgc_reg_pos(1,0,0,1,1,1,1)               0.000          0.000         0.000      0.000            0.000 0.470          0           1 
    mgc_reg_pos(17,0,0,1,1,0,0)              0.000          0.000         0.000      0.000            0.000 0.470          0           1 
    mgc_reg_pos(8,0,0,1,1,1,1)               0.000          0.000         0.000      0.000            0.000 0.470          0           1 
    mgc_reg_pos(9,0,0,1,1,0,0)               0.000          0.000         0.000      0.000            0.000 0.470          0           1 
    mgc_reg_pos(9,0,0,1,1,1,1)               0.000          0.000         0.000      0.000            0.000 0.470          0           1 
    [Lib: mgc_ioport]                                                                                                                    
    mgc_io_sync(0)                           0.000          0.000         0.000      0.000            0.000 0.000          2           2 
                                                                                                                                         
    TOTAL AREA (After Assignment):         848.000          1.000         1.000      0.000           65.000                              
    
  C++ to RTL Interface Mappings
    C++ Field RTL Range RTL Range Expression Expression Limits 
    --------- --------- -------------------- -----------------
    
  Area Scores
                      Post-Scheduling  Post-DP & FSM Post-Assignment 
    ----------------- --------------- -------------- ---------------
    Total Area Score:    765.0          868.8           850.0        
    Total Reg:             0.0            0.0             0.0        
                                                                     
    DataPath:            765.0 (100%)   866.8 (100%)    848.0 (100%) 
      MUX:                 0.0           25.8   (3%)      0.0        
      FUNC:              763.0 (100%)   763.0  (88%)    763.0  (90%) 
      LOGIC:               0.0           78.0   (9%)     85.0  (10%) 
      BUFFER:              0.0            0.0             0.0        
      MEM:                 2.0   (0%)     0.0             0.0        
      ROM:                 0.0            0.0             0.0        
      REG:                 0.0            0.0             0.0        
                                                                     
    
    FSM:                   0.0            2.0   (0%)      2.0   (0%) 
      FSM-REG:             0.0            0.0             0.0        
      FSM-COMB:            0.0            2.0 (100%)      2.0 (100%) 
                                                                     
    
  Register-to-Variable Mappings
    Register                             Size(bits) Gated Register CG Opt Done Variables                                             
    ------------------------------------ ---------- -------------- ----------- -----------------------------------------------------
    for:for:for:for:acc#1.cse.sva                17                            for:for:for:for:acc#1.cse.sva                         
    for:for:j(8:0).sva#3                          9                            for:for:j(8:0).sva#3                                  
    for:for:j(8:0).sva#4                          9         Y           Y      for:for:j(8:0).sva#4                                  
    for:i(7:0).sva#3                              8         Y           Y      for:i(7:0).sva#3                                      
    for:for:slc(for:for:acc)(3).itm               1         Y           Y      for:for:slc(for:for:acc)(3).itm                       
    reg(image_out:rsc.triosy:obj.ld).cse          1                            reg(image_out:rsc.triosy:obj.ld).cse                  
                                                                                                                                     
    Total:                                       45             18          18 (Total Gating Ratio: 0.40, CG Opt Gating Ratio: 0.40) 
    
  Timing Report
    Critical Path
      Max Delay:  5.162903
      Slack:      44.837097
      
      Path                                                 Startpoint                        Endpoint                                           Delay  Slack   
      ---------------------------------------------------- --------------------------------- -------------------------------------------------- ------ -------
      1                                                    conv:core/reg(for:for:j(8:0))     conv:core/image_in:rsci.radr_d                     5.1629 44.8371 
                                                                                                                                                               
        Instance                                           Component                                                                            Delta  Delay   
        --------                                           ---------                                                                            -----  -----   
        conv:core/reg(for:for:j(8:0))                      mgc_reg_pos_9_0_0_1_1_0_0                                                            0.4700 0.4700  
        conv:core/for:for:j(8:0).sva#3                                                                                                          0.0000 0.4700  
        conv:core/for:for:asn#1                                                                                                                 0.0000 0.4700  
        conv:core/for:for:mul#1                            mgc_mul_8_0_9_0_17                                                                   2.5729 3.0429  
        conv:core/for:for:for:for:acc#1                    mgc_addc_17_0_8_0_17                                                                 1.5200 4.5629  
        conv:core/for:for:for:for:acc#1.cse.sva:mx0w1                                                                                           0.0000 4.5629  
        conv:core/for:for:for:for:and#2                    mgc_and_17_2                                                                         0.6000 5.1629  
        conv:core/image_in:rsci.radr_d                                                                                                          0.0000 5.1629  
                                                                                                                                                               
      2                                                    conv:core/reg(for:for:j(8:0))     conv:core/reg(for:for:for:for:acc#1)               4.5629 45.4371 
                                                                                                                                                               
        Instance                                           Component                                                                            Delta  Delay   
        --------                                           ---------                                                                            -----  -----   
        conv:core/reg(for:for:j(8:0))                      mgc_reg_pos_9_0_0_1_1_0_0                                                            0.4700 0.4700  
        conv:core/for:for:j(8:0).sva#3                                                                                                          0.0000 0.4700  
        conv:core/for:for:asn#1                                                                                                                 0.0000 0.4700  
        conv:core/for:for:mul#1                            mgc_mul_8_0_9_0_17                                                                   2.5729 3.0429  
        conv:core/for:for:for:for:acc#1                    mgc_addc_17_0_8_0_17                                                                 1.5200 4.5629  
        conv:core/for:for:for:for:acc#1.cse.sva:mx0w1                                                                                           0.0000 4.5629  
        conv:core/reg(for:for:for:for:acc#1)               mgc_reg_pos_17_0_0_1_1_0_0                                                           0.0000 4.5629  
                                                                                                                                                               
      3                                                    conv:core/reg(for:i(7:0))         conv:core/reg(image_out:rsc.triosy:obj.ld)         3.6850 46.3150 
                                                                                                                                                               
        Instance                                           Component                                                                            Delta  Delay   
        --------                                           ---------                                                                            -----  -----   
        conv:core/reg(for:i(7:0))                          mgc_reg_pos_8_0_0_1_1_1_1                                                            0.4700 0.4700  
        conv:core/for:i(7:0).sva#3                                                                                                              0.0000 0.4700  
        conv:core/for:acc#1                                mgc_addc_8_0_2_1_8                                                                   1.2950 1.7650  
        conv:core/for:i(7:0).sva#1                                                                                                              0.0000 1.7650  
        conv:core/for:acc                                  mgc_addc_9_0_8_0_9                                                                   1.3200 3.0850  
        conv:core/for:slc(for:acc)(8)                                                                                                           0.0000 3.0850  
        conv:core/for:acc.itm(8)                                                                                                                0.0000 3.0850  
        conv:core/for:not#1                                mgc_not_1                                                                            0.0000 3.0850  
        conv:core/and#13                                   mgc_and_1_2                                                                          0.6000 3.6850  
        conv:core/reg(image_out:rsc.triosy:obj.ld)         mgc_reg_pos_1_0_0_1_1_0_0                                                            0.0000 3.6850  
                                                                                                                                                               
      4                                                    conv:core/reg(for:i(7:0))         conv:core_core:fsm                                 3.0850 46.9150 
                                                                                                                                                               
        Instance                                           Component                                                                            Delta  Delay   
        --------                                           ---------                                                                            -----  -----   
        conv:core/reg(for:i(7:0))                          mgc_reg_pos_8_0_0_1_1_1_1                                                            0.4700 0.4700  
        conv:core/for:i(7:0).sva#3                                                                                                              0.0000 0.4700  
        conv:core/for:acc#1                                mgc_addc_8_0_2_1_8                                                                   1.2950 1.7650  
        conv:core/for:i(7:0).sva#1                                                                                                              0.0000 1.7650  
        conv:core/for:acc                                  mgc_addc_9_0_8_0_9                                                                   1.3200 3.0850  
        conv:core/for:slc(for:acc)(8)                                                                                                           0.0000 3.0850  
        conv:core/for:acc.itm(8)                                                                                                                0.0000 3.0850  
        conv:core/for:not                                  mgc_not_1                                                                            0.0000 3.0850  
        conv:core_core:fsm/for.C#0_tr0                                                                                                          0.0000 3.0850  
                                                                                                                                                               
      5                                                    conv:core/reg(for:i(7:0))         conv:core/for:not                                  3.0850 46.9150 
                                                                                                                                                               
        Instance                                           Component                                                                            Delta  Delay   
        --------                                           ---------                                                                            -----  -----   
        conv:core/reg(for:i(7:0))                          mgc_reg_pos_8_0_0_1_1_1_1                                                            0.4700 0.4700  
        conv:core/for:i(7:0).sva#3                                                                                                              0.0000 0.4700  
        conv:core/for:acc#1                                mgc_addc_8_0_2_1_8                                                                   1.2950 1.7650  
        conv:core/for:i(7:0).sva#1                                                                                                              0.0000 1.7650  
        conv:core/for:acc                                  mgc_addc_9_0_8_0_9                                                                   1.3200 3.0850  
        conv:core/for:slc(for:acc)(8)                                                                                                           0.0000 3.0850  
        conv:core/for:acc.itm(8)                                                                                                                0.0000 3.0850  
        conv:core/for:not                                  mgc_not_1                                                                            0.0000 3.0850  
                                                                                                                                                               
      6                                                    conv:core/reg(for:for:j(8:0))     conv:core/reg(for:for:slc(for:for:acc)(3))         2.9850 47.0150 
                                                                                                                                                               
        Instance                                           Component                                                                            Delta  Delay   
        --------                                           ---------                                                                            -----  -----   
        conv:core/reg(for:for:j(8:0))                      mgc_reg_pos_9_0_0_1_1_0_0                                                            0.4700 0.4700  
        conv:core/for:for:j(8:0).sva#3                                                                                                          0.0000 0.4700  
        conv:core/for:for:acc#3                            mgc_addc_9_0_2_1_9                                                                   1.3200 1.7900  
        conv:core/for:for:j(8:0).sva#1                                                                                                          0.0000 1.7900  
        conv:core/for:for:j:slc(for:for:j(8:0).sva#1)(8-6)                                                                                      0.0000 1.7900  
        conv:core/for:for:acc                              mgc_addc_4_0_3_0_4                                                                   1.1950 2.9850  
        conv:core/for:for:slc(for:for:acc)(3)                                                                                                   0.0000 2.9850  
        conv:core/reg(for:for:slc(for:for:acc)(3))         mgc_reg_pos_1_0_0_1_1_1_1                                                            0.0000 2.9850  
                                                                                                                                                               
      7                                                    conv:core/reg(for:i(7:0))         conv:core/for:i:for:i:for:i:and                    2.3650 47.6350 
                                                                                                                                                               
        Instance                                           Component                                                                            Delta  Delay   
        --------                                           ---------                                                                            -----  -----   
        conv:core/reg(for:i(7:0))                          mgc_reg_pos_8_0_0_1_1_1_1                                                            0.4700 0.4700  
        conv:core/for:i(7:0).sva#3                                                                                                              0.0000 0.4700  
        conv:core/for:acc#1                                mgc_addc_8_0_2_1_8                                                                   1.2950 1.7650  
        conv:core/for:i(7:0).sva#1                                                                                                              0.0000 1.7650  
        conv:core/for:i:for:i:for:i:and                    mgc_and_8_2                                                                          0.6000 2.3650  
                                                                                                                                                               
      8                                                    conv:core/reg(for:i(7:0))         conv:core/reg(for:for:for:for:acc#1)               1.9900 48.0100 
                                                                                                                                                               
        Instance                                           Component                                                                            Delta  Delay   
        --------                                           ---------                                                                            -----  -----   
        conv:core/reg(for:i(7:0))                          mgc_reg_pos_8_0_0_1_1_1_1                                                            0.4700 0.4700  
        conv:core/for:i(7:0).sva#3                                                                                                              0.0000 0.4700  
        conv:core/for:for:asn                                                                                                                   0.0000 0.4700  
        conv:core/for:for:for:for:acc#1                    mgc_addc_17_0_8_0_17                                                                 1.5200 1.9900  
        conv:core/for:for:for:for:acc#1.cse.sva:mx0w1                                                                                           0.0000 1.9900  
        conv:core/reg(for:for:for:for:acc#1)               mgc_reg_pos_17_0_0_1_1_0_0                                                           0.0000 1.9900  
                                                                                                                                                               
      9                                                    conv:core/reg(for:for:j(8:0))     conv:core/for:for:j:slc(for:for:j(8:0).sva#1)(8-6) 1.7900 48.2100 
                                                                                                                                                               
        Instance                                           Component                                                                            Delta  Delay   
        --------                                           ---------                                                                            -----  -----   
        conv:core/reg(for:for:j(8:0))                      mgc_reg_pos_9_0_0_1_1_0_0                                                            0.4700 0.4700  
        conv:core/for:for:j(8:0).sva#3                                                                                                          0.0000 0.4700  
        conv:core/for:for:acc#3                            mgc_addc_9_0_2_1_9                                                                   1.3200 1.7900  
        conv:core/for:for:j(8:0).sva#1                                                                                                          0.0000 1.7900  
        conv:core/for:for:j:slc(for:for:j(8:0).sva#1)(8-6)                                                                                      0.0000 1.7900  
                                                                                                                                                               
      10                                                   conv:core/conv:core_core:fsm:inst conv:core/reg(for:for:j(8:0))                      1.2000 48.8000 
                                                                                                                                                               
        Instance                                           Component                                                                            Delta  Delay   
        --------                                           ---------                                                                            -----  -----   
        conv:core/conv:core_core:fsm:inst                  conv:core_core:fsm                                                                   0.0000 0.0000  
        conv:core/fsm_output                                                                                                                    0.0000 0.0000  
        conv:core/slc(fsm_output)(0)#1                                                                                                          0.0000 0.0000  
        conv:core/or#2                                     mgc_or_1_2                                                                           0.6000 0.6000  
        conv:core/or#2.cse                                                                                                                      0.0000 0.6000  
        conv:core/not                                      mgc_not_1                                                                            0.0000 0.6000  
        conv:core/for:for:j:exs                                                                                                                 0.0000 0.6000  
        conv:core/for:for:j:for:for:j:and                  mgc_and_9_2                                                                          0.6000 1.2000  
        conv:core/reg(for:for:j(8:0))                      mgc_reg_pos_9_0_0_1_1_0_0                                                            0.0000 1.2000  
                                                                                                                                                               
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 50.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                   Port                                  Slack (Delay) Messages                
      ------------------------------------------ ----------------------------------- ------- ------- -----------------------
      conv:core/reg(for:i(7:0))                  for:i:for:i:for:i:and               -2.3650  2.3650 (clock period exceeded) 
      conv:core/reg(for:for:j(8:0))              for:for:j:for:for:j:and             -1.2000  1.2000 (clock period exceeded) 
      conv:core/reg(image_out:rsc.triosy:obj.ld) and#13                              -3.6850  3.6850 (clock period exceeded) 
      conv:core/reg(for:for:slc(for:for:acc)(3)) for:for:slc(for:for:acc)(3)         -2.9850  2.9850 (clock period exceeded) 
      conv:core/reg(for:for:for:for:acc#1)       for:for:for:for:acc#1.cse.sva:mx0w1 -5.1629  5.1629 (clock period exceeded) 
      conv:core/reg(for:for:j(8:0))#1            for:for:j(8:0).sva#1                -2.9850  2.9850 (clock period exceeded) 
      conv                                       image_in:rsc.radr                   50.0000  0.0000                         
      conv                                       image_in:rsc.re                     50.0000  0.0000                         
      conv                                       image_in:rsc.triosy.lz              49.5300  0.4700                         
      conv                                       image_out:rsc.wadr                  50.0000  0.0000                         
      conv                                       image_out:rsc.d                     50.0000  0.0000                         
      conv                                       image_out:rsc.we                    50.0000  0.0000                         
      conv                                       image_out:rsc.triosy.lz             49.5300  0.4700                         
      
  Operator Bitwidth Summary
    Operation Size (bits) Count 
    --------- ----------- -----
    add                         
    -                   9     2 
    -                   8     1 
    -                   4     1 
    -                  24     1 
    -                  17     1 
    and                         
    -                   9     1 
    -                   8     1 
    -                  24     1 
    -                  17     2 
    -                   1     1 
    mul                         
    -                  17     1 
    nor                         
    -                   8     1 
    not                         
    -                  24     1 
    -                   1     3 
    or                          
    -                   1     1 
    read_sync                   
    -                   0     2 
    reg                         
    -                   9     2 
    -                   8     1 
    -                  17     1 
    -                   1     2 
    
  End of Report
