$date
	Sat Oct 22 23:30:46 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#472693
b11 !
1"
#472694
b11 &
b11 %
1$
#472695
0"
#472698
b1010 &
b1010 %
#472702
b101 &
b101 %
#472706
b10000 &
b10000 %
#472710
b1000 &
b1000 %
#472714
b100 &
b100 %
#472718
b10 &
b10 %
#472722
b1 &
b1 %
1#
#472726
b0 &
0#
b0 %
0$
#1387152
b1 !
1"
#1387154
b1 &
b1 %
1$
#1387155
0"
#1387158
1#
#1387162
b0 &
b0 %
0#
0$
#2385434
b100 &
b100 %
1$
b100 !
1"
#2385435
0"
#2385438
b10 &
b10 %
#2385442
b1 &
b1 %
1#
#2385446
b0 &
0#
b0 %
0$
#4500012
