Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module data_memory_sim.uram.ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
h called at time : 22 ns : File "D:/computer_organization/Minisys_CPU/Minisys_CPU.srcs/sim_1/new/prgrom_sim.v" Line 34
