<stg><name>mvt_Pipeline_lpwr</name>


<trans_list>

<trans id="53" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="50" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x2_out, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x1_out, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:3 %store_ln6 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln6"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %for.inc86

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc86:0 %i_1 = load i7 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
for.inc86:1 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %i_1, i32 6

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc86:2 %br_ln35 = br i1 %tmp, void %for.inc86.split, void %for.end88.exitStub

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc86.split:3 %lshr_ln6_4 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %i_1, i32 1, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln6_4"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="5">
<![CDATA[
for.inc86.split:4 %zext_ln6 = zext i5 %lshr_ln6_4

]]></Node>
<StgValue><ssdm name="zext_ln6"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc86.split:5 %buff_x1_addr = getelementptr i32 %buff_x1, i64 0, i64 %zext_ln6

]]></Node>
<StgValue><ssdm name="buff_x1_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="5">
<![CDATA[
for.inc86.split:6 %buff_x1_load = load i5 %buff_x1_addr

]]></Node>
<StgValue><ssdm name="buff_x1_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc86.split:9 %buff_x2_addr = getelementptr i32 %buff_x2, i64 0, i64 %zext_ln6

]]></Node>
<StgValue><ssdm name="buff_x2_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="5">
<![CDATA[
for.inc86.split:10 %buff_x2_load = load i5 %buff_x2_addr

]]></Node>
<StgValue><ssdm name="buff_x2_load"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc86.split:13 %buff_x1_1_addr = getelementptr i32 %buff_x1_1, i64 0, i64 %zext_ln6

]]></Node>
<StgValue><ssdm name="buff_x1_1_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="5">
<![CDATA[
for.inc86.split:14 %buff_x1_1_load = load i5 %buff_x1_1_addr

]]></Node>
<StgValue><ssdm name="buff_x1_1_load"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc86.split:17 %buff_x2_1_addr = getelementptr i32 %buff_x2_1, i64 0, i64 %zext_ln6

]]></Node>
<StgValue><ssdm name="buff_x2_1_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="5">
<![CDATA[
for.inc86.split:18 %buff_x2_1_load = load i5 %buff_x2_1_addr

]]></Node>
<StgValue><ssdm name="buff_x2_1_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc86.split:21 %add_ln35 = add i7 %i_1, i7 2

]]></Node>
<StgValue><ssdm name="add_ln35"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc86.split:22 %store_ln6 = store i7 %add_ln35, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln6"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0">
<![CDATA[
for.end88.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="26" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="5">
<![CDATA[
for.inc86.split:6 %buff_x1_load = load i5 %buff_x1_addr

]]></Node>
<StgValue><ssdm name="buff_x1_load"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32">
<![CDATA[
for.inc86.split:7 %bitcast_ln36 = bitcast i32 %buff_x1_load

]]></Node>
<StgValue><ssdm name="bitcast_ln36"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc86.split:8 %write_ln36 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %x1_out, i32 %bitcast_ln36

]]></Node>
<StgValue><ssdm name="write_ln36"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="5">
<![CDATA[
for.inc86.split:10 %buff_x2_load = load i5 %buff_x2_addr

]]></Node>
<StgValue><ssdm name="buff_x2_load"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32">
<![CDATA[
for.inc86.split:11 %bitcast_ln37 = bitcast i32 %buff_x2_load

]]></Node>
<StgValue><ssdm name="bitcast_ln37"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc86.split:12 %write_ln37 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %x2_out, i32 %bitcast_ln37

]]></Node>
<StgValue><ssdm name="write_ln37"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="5">
<![CDATA[
for.inc86.split:14 %buff_x1_1_load = load i5 %buff_x1_1_addr

]]></Node>
<StgValue><ssdm name="buff_x1_1_load"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="5">
<![CDATA[
for.inc86.split:18 %buff_x2_1_load = load i5 %buff_x2_1_addr

]]></Node>
<StgValue><ssdm name="buff_x2_1_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc86.split:0 %specpipeline_ln9 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln9"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc86.split:1 %speclooptripcount_ln6 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln6"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc86.split:2 %specloopname_ln35 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln35"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32">
<![CDATA[
for.inc86.split:15 %bitcast_ln36_1 = bitcast i32 %buff_x1_1_load

]]></Node>
<StgValue><ssdm name="bitcast_ln36_1"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc86.split:16 %write_ln36 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %x1_out, i32 %bitcast_ln36_1

]]></Node>
<StgValue><ssdm name="write_ln36"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32">
<![CDATA[
for.inc86.split:19 %bitcast_ln37_1 = bitcast i32 %buff_x2_1_load

]]></Node>
<StgValue><ssdm name="bitcast_ln37_1"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc86.split:20 %write_ln37 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %x2_out, i32 %bitcast_ln37_1

]]></Node>
<StgValue><ssdm name="write_ln37"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
for.inc86.split:23 %br_ln35 = br void %for.inc86

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="54" name="buff_x1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="buff_x1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="55" name="x1_out" dir="1" iftype="3">
<core>FIFO</core><StgValue><ssdm name="x1_out"/></StgValue>
</port>
<port id="56" name="buff_x2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="buff_x2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="57" name="x2_out" dir="1" iftype="3">
<core>FIFO</core><StgValue><ssdm name="x2_out"/></StgValue>
</port>
<port id="58" name="buff_x1_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="buff_x1_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="59" name="buff_x2_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="buff_x2_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="61" from="StgValue_60" to="i" fromId="60" toId="6">
</dataflow>
<dataflow id="63" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="62" toId="7">
</dataflow>
<dataflow id="64" from="x2_out" to="specinterface_ln0" fromId="57" toId="7">
</dataflow>
<dataflow id="66" from="empty_1" to="specinterface_ln0" fromId="65" toId="7">
</dataflow>
<dataflow id="68" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="7">
</dataflow>
<dataflow id="69" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="7">
</dataflow>
<dataflow id="71" from="empty_0" to="specinterface_ln0" fromId="70" toId="7">
</dataflow>
<dataflow id="72" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="7">
</dataflow>
<dataflow id="73" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="7">
</dataflow>
<dataflow id="74" from="empty_0" to="specinterface_ln0" fromId="70" toId="7">
</dataflow>
<dataflow id="75" from="empty_0" to="specinterface_ln0" fromId="70" toId="7">
</dataflow>
<dataflow id="76" from="empty_0" to="specinterface_ln0" fromId="70" toId="7">
</dataflow>
<dataflow id="77" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="7">
</dataflow>
<dataflow id="78" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="7">
</dataflow>
<dataflow id="79" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="7">
</dataflow>
<dataflow id="80" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="7">
</dataflow>
<dataflow id="81" from="empty_0" to="specinterface_ln0" fromId="70" toId="7">
</dataflow>
<dataflow id="82" from="empty_0" to="specinterface_ln0" fromId="70" toId="7">
</dataflow>
<dataflow id="84" from="StgValue_83" to="specinterface_ln0" fromId="83" toId="7">
</dataflow>
<dataflow id="85" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="7">
</dataflow>
<dataflow id="86" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="62" toId="8">
</dataflow>
<dataflow id="87" from="x1_out" to="specinterface_ln0" fromId="55" toId="8">
</dataflow>
<dataflow id="88" from="empty_1" to="specinterface_ln0" fromId="65" toId="8">
</dataflow>
<dataflow id="89" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="8">
</dataflow>
<dataflow id="90" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="8">
</dataflow>
<dataflow id="91" from="empty_0" to="specinterface_ln0" fromId="70" toId="8">
</dataflow>
<dataflow id="92" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="8">
</dataflow>
<dataflow id="93" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="8">
</dataflow>
<dataflow id="94" from="empty_0" to="specinterface_ln0" fromId="70" toId="8">
</dataflow>
<dataflow id="95" from="empty_0" to="specinterface_ln0" fromId="70" toId="8">
</dataflow>
<dataflow id="96" from="empty_0" to="specinterface_ln0" fromId="70" toId="8">
</dataflow>
<dataflow id="97" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="8">
</dataflow>
<dataflow id="98" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="8">
</dataflow>
<dataflow id="99" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="8">
</dataflow>
<dataflow id="100" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="8">
</dataflow>
<dataflow id="101" from="empty_0" to="specinterface_ln0" fromId="70" toId="8">
</dataflow>
<dataflow id="102" from="empty_0" to="specinterface_ln0" fromId="70" toId="8">
</dataflow>
<dataflow id="103" from="StgValue_83" to="specinterface_ln0" fromId="83" toId="8">
</dataflow>
<dataflow id="104" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="8">
</dataflow>
<dataflow id="106" from="StgValue_105" to="store_ln6" fromId="105" toId="9">
</dataflow>
<dataflow id="107" from="i" to="store_ln6" fromId="6" toId="9">
</dataflow>
<dataflow id="108" from="i" to="i_1" fromId="6" toId="11">
</dataflow>
<dataflow id="110" from="_ssdm_op_BitSelect.i1.i7.i32" to="tmp" fromId="109" toId="12">
</dataflow>
<dataflow id="111" from="i_1" to="tmp" fromId="11" toId="12">
</dataflow>
<dataflow id="113" from="StgValue_112" to="tmp" fromId="112" toId="12">
</dataflow>
<dataflow id="114" from="tmp" to="br_ln35" fromId="12" toId="13">
</dataflow>
<dataflow id="116" from="_ssdm_op_PartSelect.i5.i7.i32.i32" to="lshr_ln6_4" fromId="115" toId="14">
</dataflow>
<dataflow id="117" from="i_1" to="lshr_ln6_4" fromId="11" toId="14">
</dataflow>
<dataflow id="118" from="StgValue_60" to="lshr_ln6_4" fromId="60" toId="14">
</dataflow>
<dataflow id="120" from="StgValue_119" to="lshr_ln6_4" fromId="119" toId="14">
</dataflow>
<dataflow id="121" from="lshr_ln6_4" to="zext_ln6" fromId="14" toId="15">
</dataflow>
<dataflow id="122" from="buff_x1" to="buff_x1_addr" fromId="54" toId="16">
</dataflow>
<dataflow id="124" from="StgValue_123" to="buff_x1_addr" fromId="123" toId="16">
</dataflow>
<dataflow id="125" from="zext_ln6" to="buff_x1_addr" fromId="15" toId="16">
</dataflow>
<dataflow id="126" from="buff_x1_addr" to="buff_x1_load" fromId="16" toId="17">
</dataflow>
<dataflow id="127" from="buff_x2" to="buff_x2_addr" fromId="56" toId="18">
</dataflow>
<dataflow id="128" from="StgValue_123" to="buff_x2_addr" fromId="123" toId="18">
</dataflow>
<dataflow id="129" from="zext_ln6" to="buff_x2_addr" fromId="15" toId="18">
</dataflow>
<dataflow id="130" from="buff_x2_addr" to="buff_x2_load" fromId="18" toId="19">
</dataflow>
<dataflow id="131" from="buff_x1_1" to="buff_x1_1_addr" fromId="58" toId="20">
</dataflow>
<dataflow id="132" from="StgValue_123" to="buff_x1_1_addr" fromId="123" toId="20">
</dataflow>
<dataflow id="133" from="zext_ln6" to="buff_x1_1_addr" fromId="15" toId="20">
</dataflow>
<dataflow id="134" from="buff_x1_1_addr" to="buff_x1_1_load" fromId="20" toId="21">
</dataflow>
<dataflow id="135" from="buff_x2_1" to="buff_x2_1_addr" fromId="59" toId="22">
</dataflow>
<dataflow id="136" from="StgValue_123" to="buff_x2_1_addr" fromId="123" toId="22">
</dataflow>
<dataflow id="137" from="zext_ln6" to="buff_x2_1_addr" fromId="15" toId="22">
</dataflow>
<dataflow id="138" from="buff_x2_1_addr" to="buff_x2_1_load" fromId="22" toId="23">
</dataflow>
<dataflow id="139" from="i_1" to="add_ln35" fromId="11" toId="24">
</dataflow>
<dataflow id="141" from="StgValue_140" to="add_ln35" fromId="140" toId="24">
</dataflow>
<dataflow id="142" from="add_ln35" to="store_ln6" fromId="24" toId="25">
</dataflow>
<dataflow id="143" from="i" to="store_ln6" fromId="6" toId="25">
</dataflow>
<dataflow id="144" from="buff_x1_addr" to="buff_x1_load" fromId="16" toId="26">
</dataflow>
<dataflow id="145" from="buff_x1_load" to="bitcast_ln36" fromId="26" toId="27">
</dataflow>
<dataflow id="147" from="_ssdm_op_Write.ap_fifo.volatile.i32P0A" to="write_ln36" fromId="146" toId="28">
</dataflow>
<dataflow id="148" from="x1_out" to="write_ln36" fromId="55" toId="28">
</dataflow>
<dataflow id="149" from="bitcast_ln36" to="write_ln36" fromId="27" toId="28">
</dataflow>
<dataflow id="150" from="buff_x2_addr" to="buff_x2_load" fromId="18" toId="29">
</dataflow>
<dataflow id="151" from="buff_x2_load" to="bitcast_ln37" fromId="29" toId="30">
</dataflow>
<dataflow id="152" from="_ssdm_op_Write.ap_fifo.volatile.i32P0A" to="write_ln37" fromId="146" toId="31">
</dataflow>
<dataflow id="153" from="x2_out" to="write_ln37" fromId="57" toId="31">
</dataflow>
<dataflow id="154" from="bitcast_ln37" to="write_ln37" fromId="30" toId="31">
</dataflow>
<dataflow id="155" from="buff_x1_1_addr" to="buff_x1_1_load" fromId="20" toId="32">
</dataflow>
<dataflow id="156" from="buff_x2_1_addr" to="buff_x2_1_load" fromId="22" toId="33">
</dataflow>
<dataflow id="158" from="_ssdm_op_SpecPipeline" to="specpipeline_ln9" fromId="157" toId="34">
</dataflow>
<dataflow id="159" from="StgValue_83" to="specpipeline_ln9" fromId="83" toId="34">
</dataflow>
<dataflow id="160" from="StgValue_67" to="specpipeline_ln9" fromId="67" toId="34">
</dataflow>
<dataflow id="161" from="StgValue_67" to="specpipeline_ln9" fromId="67" toId="34">
</dataflow>
<dataflow id="162" from="StgValue_67" to="specpipeline_ln9" fromId="67" toId="34">
</dataflow>
<dataflow id="163" from="empty_0" to="specpipeline_ln9" fromId="70" toId="34">
</dataflow>
<dataflow id="165" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln6" fromId="164" toId="35">
</dataflow>
<dataflow id="167" from="StgValue_166" to="speclooptripcount_ln6" fromId="166" toId="35">
</dataflow>
<dataflow id="168" from="StgValue_166" to="speclooptripcount_ln6" fromId="166" toId="35">
</dataflow>
<dataflow id="169" from="StgValue_166" to="speclooptripcount_ln6" fromId="166" toId="35">
</dataflow>
<dataflow id="171" from="_ssdm_op_SpecLoopName" to="specloopname_ln35" fromId="170" toId="36">
</dataflow>
<dataflow id="173" from="empty_3" to="specloopname_ln35" fromId="172" toId="36">
</dataflow>
<dataflow id="174" from="buff_x1_1_load" to="bitcast_ln36_1" fromId="32" toId="37">
</dataflow>
<dataflow id="175" from="_ssdm_op_Write.ap_fifo.volatile.i32P0A" to="write_ln36" fromId="146" toId="38">
</dataflow>
<dataflow id="176" from="x1_out" to="write_ln36" fromId="55" toId="38">
</dataflow>
<dataflow id="177" from="bitcast_ln36_1" to="write_ln36" fromId="37" toId="38">
</dataflow>
<dataflow id="178" from="buff_x2_1_load" to="bitcast_ln37_1" fromId="33" toId="39">
</dataflow>
<dataflow id="179" from="_ssdm_op_Write.ap_fifo.volatile.i32P0A" to="write_ln37" fromId="146" toId="40">
</dataflow>
<dataflow id="180" from="x2_out" to="write_ln37" fromId="57" toId="40">
</dataflow>
<dataflow id="181" from="bitcast_ln37_1" to="write_ln37" fromId="39" toId="40">
</dataflow>
<dataflow id="182" from="tmp" to="StgValue_2" fromId="12" toId="2">
</dataflow>
<dataflow id="183" from="tmp" to="StgValue_3" fromId="12" toId="3">
</dataflow>
</dataflows>


</stg>
