# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../Lab_10.srcs/sources_1/ip/clk_wiz_0" \
"../../../../Lab_10.srcs/sources_1/ip/Picture_B_Rom/sim/Picture_B_Rom.v" \
"../../../../Lab_10.srcs/sources_1/ip/Picture_G_Rom/sim/Picture_G_Rom.v" \
"../../../../Lab_10.srcs/sources_1/ip/Picture_R_Rom/sim/Picture_R_Rom.v" \
"../../../../Lab_10.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../../Lab_10.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" \
"../../../../Lab_10.srcs/sources_1/new/Driver_HDMI.v" \
"../../../../Lab_10.srcs/sources_1/new/Video_Generator.v" \
"../../../../Lab_10.srcs/sources_1/new/Lab_10.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
