#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xe2dac0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xe2dc50 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0xe202d0 .functor NOT 1, L_0xe7d7d0, C4<0>, C4<0>, C4<0>;
L_0xe7d5b0 .functor XOR 2, L_0xe7d450, L_0xe7d510, C4<00>, C4<00>;
L_0xe7d6c0 .functor XOR 2, L_0xe7d5b0, L_0xe7d620, C4<00>, C4<00>;
v0xe78990_0 .net *"_ivl_10", 1 0, L_0xe7d620;  1 drivers
v0xe78a90_0 .net *"_ivl_12", 1 0, L_0xe7d6c0;  1 drivers
v0xe78b70_0 .net *"_ivl_2", 1 0, L_0xe7bd50;  1 drivers
v0xe78c30_0 .net *"_ivl_4", 1 0, L_0xe7d450;  1 drivers
v0xe78d10_0 .net *"_ivl_6", 1 0, L_0xe7d510;  1 drivers
v0xe78e40_0 .net *"_ivl_8", 1 0, L_0xe7d5b0;  1 drivers
v0xe78f20_0 .net "a", 0 0, v0xe75660_0;  1 drivers
v0xe78fc0_0 .net "b", 0 0, v0xe75700_0;  1 drivers
v0xe79060_0 .net "c", 0 0, v0xe757a0_0;  1 drivers
v0xe79100_0 .var "clk", 0 0;
v0xe791a0_0 .net "d", 0 0, v0xe758e0_0;  1 drivers
v0xe79240_0 .net "out_pos_dut", 0 0, L_0xe7d1a0;  1 drivers
v0xe792e0_0 .net "out_pos_ref", 0 0, L_0xe7a810;  1 drivers
v0xe79380_0 .net "out_sop_dut", 0 0, L_0xe7b8a0;  1 drivers
v0xe79420_0 .net "out_sop_ref", 0 0, L_0xe4fe10;  1 drivers
v0xe794c0_0 .var/2u "stats1", 223 0;
v0xe79560_0 .var/2u "strobe", 0 0;
v0xe79600_0 .net "tb_match", 0 0, L_0xe7d7d0;  1 drivers
v0xe796d0_0 .net "tb_mismatch", 0 0, L_0xe202d0;  1 drivers
v0xe79770_0 .net "wavedrom_enable", 0 0, v0xe75bb0_0;  1 drivers
v0xe79840_0 .net "wavedrom_title", 511 0, v0xe75c50_0;  1 drivers
L_0xe7bd50 .concat [ 1 1 0 0], L_0xe7a810, L_0xe4fe10;
L_0xe7d450 .concat [ 1 1 0 0], L_0xe7a810, L_0xe4fe10;
L_0xe7d510 .concat [ 1 1 0 0], L_0xe7d1a0, L_0xe7b8a0;
L_0xe7d620 .concat [ 1 1 0 0], L_0xe7a810, L_0xe4fe10;
L_0xe7d7d0 .cmp/eeq 2, L_0xe7bd50, L_0xe7d6c0;
S_0xe2dde0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0xe2dc50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xe206b0 .functor AND 1, v0xe757a0_0, v0xe758e0_0, C4<1>, C4<1>;
L_0xe20a90 .functor NOT 1, v0xe75660_0, C4<0>, C4<0>, C4<0>;
L_0xe20e70 .functor NOT 1, v0xe75700_0, C4<0>, C4<0>, C4<0>;
L_0xe210f0 .functor AND 1, L_0xe20a90, L_0xe20e70, C4<1>, C4<1>;
L_0xe38760 .functor AND 1, L_0xe210f0, v0xe757a0_0, C4<1>, C4<1>;
L_0xe4fe10 .functor OR 1, L_0xe206b0, L_0xe38760, C4<0>, C4<0>;
L_0xe79c90 .functor NOT 1, v0xe75700_0, C4<0>, C4<0>, C4<0>;
L_0xe79d00 .functor OR 1, L_0xe79c90, v0xe758e0_0, C4<0>, C4<0>;
L_0xe79e10 .functor AND 1, v0xe757a0_0, L_0xe79d00, C4<1>, C4<1>;
L_0xe79ed0 .functor NOT 1, v0xe75660_0, C4<0>, C4<0>, C4<0>;
L_0xe79fa0 .functor OR 1, L_0xe79ed0, v0xe75700_0, C4<0>, C4<0>;
L_0xe7a010 .functor AND 1, L_0xe79e10, L_0xe79fa0, C4<1>, C4<1>;
L_0xe7a190 .functor NOT 1, v0xe75700_0, C4<0>, C4<0>, C4<0>;
L_0xe7a200 .functor OR 1, L_0xe7a190, v0xe758e0_0, C4<0>, C4<0>;
L_0xe7a120 .functor AND 1, v0xe757a0_0, L_0xe7a200, C4<1>, C4<1>;
L_0xe7a390 .functor NOT 1, v0xe75660_0, C4<0>, C4<0>, C4<0>;
L_0xe7a490 .functor OR 1, L_0xe7a390, v0xe758e0_0, C4<0>, C4<0>;
L_0xe7a550 .functor AND 1, L_0xe7a120, L_0xe7a490, C4<1>, C4<1>;
L_0xe7a700 .functor XNOR 1, L_0xe7a010, L_0xe7a550, C4<0>, C4<0>;
v0xe1fc00_0 .net *"_ivl_0", 0 0, L_0xe206b0;  1 drivers
v0xe20000_0 .net *"_ivl_12", 0 0, L_0xe79c90;  1 drivers
v0xe203e0_0 .net *"_ivl_14", 0 0, L_0xe79d00;  1 drivers
v0xe207c0_0 .net *"_ivl_16", 0 0, L_0xe79e10;  1 drivers
v0xe20ba0_0 .net *"_ivl_18", 0 0, L_0xe79ed0;  1 drivers
v0xe20f80_0 .net *"_ivl_2", 0 0, L_0xe20a90;  1 drivers
v0xe21200_0 .net *"_ivl_20", 0 0, L_0xe79fa0;  1 drivers
v0xe73bd0_0 .net *"_ivl_24", 0 0, L_0xe7a190;  1 drivers
v0xe73cb0_0 .net *"_ivl_26", 0 0, L_0xe7a200;  1 drivers
v0xe73d90_0 .net *"_ivl_28", 0 0, L_0xe7a120;  1 drivers
v0xe73e70_0 .net *"_ivl_30", 0 0, L_0xe7a390;  1 drivers
v0xe73f50_0 .net *"_ivl_32", 0 0, L_0xe7a490;  1 drivers
v0xe74030_0 .net *"_ivl_36", 0 0, L_0xe7a700;  1 drivers
L_0x7efe2241b018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xe740f0_0 .net *"_ivl_38", 0 0, L_0x7efe2241b018;  1 drivers
v0xe741d0_0 .net *"_ivl_4", 0 0, L_0xe20e70;  1 drivers
v0xe742b0_0 .net *"_ivl_6", 0 0, L_0xe210f0;  1 drivers
v0xe74390_0 .net *"_ivl_8", 0 0, L_0xe38760;  1 drivers
v0xe74470_0 .net "a", 0 0, v0xe75660_0;  alias, 1 drivers
v0xe74530_0 .net "b", 0 0, v0xe75700_0;  alias, 1 drivers
v0xe745f0_0 .net "c", 0 0, v0xe757a0_0;  alias, 1 drivers
v0xe746b0_0 .net "d", 0 0, v0xe758e0_0;  alias, 1 drivers
v0xe74770_0 .net "out_pos", 0 0, L_0xe7a810;  alias, 1 drivers
v0xe74830_0 .net "out_sop", 0 0, L_0xe4fe10;  alias, 1 drivers
v0xe748f0_0 .net "pos0", 0 0, L_0xe7a010;  1 drivers
v0xe749b0_0 .net "pos1", 0 0, L_0xe7a550;  1 drivers
L_0xe7a810 .functor MUXZ 1, L_0x7efe2241b018, L_0xe7a010, L_0xe7a700, C4<>;
S_0xe74b30 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0xe2dc50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0xe75660_0 .var "a", 0 0;
v0xe75700_0 .var "b", 0 0;
v0xe757a0_0 .var "c", 0 0;
v0xe75840_0 .net "clk", 0 0, v0xe79100_0;  1 drivers
v0xe758e0_0 .var "d", 0 0;
v0xe759d0_0 .var/2u "fail", 0 0;
v0xe75a70_0 .var/2u "fail1", 0 0;
v0xe75b10_0 .net "tb_match", 0 0, L_0xe7d7d0;  alias, 1 drivers
v0xe75bb0_0 .var "wavedrom_enable", 0 0;
v0xe75c50_0 .var "wavedrom_title", 511 0;
E_0xe2c430/0 .event negedge, v0xe75840_0;
E_0xe2c430/1 .event posedge, v0xe75840_0;
E_0xe2c430 .event/or E_0xe2c430/0, E_0xe2c430/1;
S_0xe74e60 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0xe74b30;
 .timescale -12 -12;
v0xe750a0_0 .var/2s "i", 31 0;
E_0xe2c2d0 .event posedge, v0xe75840_0;
S_0xe751a0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0xe74b30;
 .timescale -12 -12;
v0xe753a0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xe75480 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0xe74b30;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xe75e30 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0xe2dc50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xe7a9c0 .functor NOT 1, v0xe75660_0, C4<0>, C4<0>, C4<0>;
L_0xe7aa50 .functor NOT 1, v0xe75700_0, C4<0>, C4<0>, C4<0>;
L_0xe7abf0 .functor AND 1, L_0xe7a9c0, L_0xe7aa50, C4<1>, C4<1>;
L_0xe7ad00 .functor AND 1, L_0xe7abf0, v0xe757a0_0, C4<1>, C4<1>;
L_0xe7af00 .functor AND 1, L_0xe7ad00, v0xe758e0_0, C4<1>, C4<1>;
L_0xe7b0d0 .functor AND 1, v0xe75660_0, v0xe75700_0, C4<1>, C4<1>;
L_0xe7b290 .functor AND 1, L_0xe7b0d0, v0xe757a0_0, C4<1>, C4<1>;
L_0xe7b350 .functor NOT 1, v0xe758e0_0, C4<0>, C4<0>, C4<0>;
L_0xe7b410 .functor AND 1, L_0xe7b290, L_0xe7b350, C4<1>, C4<1>;
L_0xe7b520 .functor OR 1, L_0xe7af00, L_0xe7b410, C4<0>, C4<0>;
L_0xe7b690 .functor AND 1, v0xe75660_0, v0xe75700_0, C4<1>, C4<1>;
L_0xe7b700 .functor AND 1, L_0xe7b690, v0xe757a0_0, C4<1>, C4<1>;
L_0xe7b7e0 .functor AND 1, L_0xe7b700, v0xe758e0_0, C4<1>, C4<1>;
L_0xe7b8a0 .functor OR 1, L_0xe7b520, L_0xe7b7e0, C4<0>, C4<0>;
L_0xe7b770 .functor NOT 1, v0xe75700_0, C4<0>, C4<0>, C4<0>;
L_0xe7ba80 .functor OR 1, v0xe75660_0, L_0xe7b770, C4<0>, C4<0>;
L_0xe7bbd0 .functor NOT 1, v0xe757a0_0, C4<0>, C4<0>, C4<0>;
L_0xe7bc40 .functor OR 1, L_0xe7ba80, L_0xe7bbd0, C4<0>, C4<0>;
L_0xe7bdf0 .functor NOT 1, v0xe758e0_0, C4<0>, C4<0>, C4<0>;
L_0xe7be60 .functor OR 1, L_0xe7bc40, L_0xe7bdf0, C4<0>, C4<0>;
L_0xe7c020 .functor NOT 1, v0xe75700_0, C4<0>, C4<0>, C4<0>;
L_0xe7c090 .functor OR 1, v0xe75660_0, L_0xe7c020, C4<0>, C4<0>;
L_0xe7c210 .functor NOT 1, v0xe757a0_0, C4<0>, C4<0>, C4<0>;
L_0xe7c280 .functor OR 1, L_0xe7c090, L_0xe7c210, C4<0>, C4<0>;
L_0xe7c460 .functor OR 1, L_0xe7c280, v0xe758e0_0, C4<0>, C4<0>;
L_0xe7c520 .functor AND 1, L_0xe7be60, L_0xe7c460, C4<1>, C4<1>;
L_0xe7c710 .functor NOT 1, v0xe75700_0, C4<0>, C4<0>, C4<0>;
L_0xe7c780 .functor OR 1, v0xe75660_0, L_0xe7c710, C4<0>, C4<0>;
L_0xe7c930 .functor OR 1, L_0xe7c780, v0xe757a0_0, C4<0>, C4<0>;
L_0xe7c9f0 .functor NOT 1, v0xe758e0_0, C4<0>, C4<0>, C4<0>;
L_0xe7cb60 .functor OR 1, L_0xe7c930, L_0xe7c9f0, C4<0>, C4<0>;
L_0xe7cc70 .functor AND 1, L_0xe7c520, L_0xe7cb60, C4<1>, C4<1>;
L_0xe7ce90 .functor OR 1, v0xe75660_0, v0xe75700_0, C4<0>, C4<0>;
L_0xe7cf00 .functor OR 1, L_0xe7ce90, v0xe757a0_0, C4<0>, C4<0>;
L_0xe7d0e0 .functor OR 1, L_0xe7cf00, v0xe758e0_0, C4<0>, C4<0>;
L_0xe7d1a0 .functor AND 1, L_0xe7cc70, L_0xe7d0e0, C4<1>, C4<1>;
v0xe75ff0_0 .net *"_ivl_0", 0 0, L_0xe7a9c0;  1 drivers
v0xe760d0_0 .net *"_ivl_10", 0 0, L_0xe7b0d0;  1 drivers
v0xe761b0_0 .net *"_ivl_12", 0 0, L_0xe7b290;  1 drivers
v0xe762a0_0 .net *"_ivl_14", 0 0, L_0xe7b350;  1 drivers
v0xe76380_0 .net *"_ivl_16", 0 0, L_0xe7b410;  1 drivers
v0xe764b0_0 .net *"_ivl_18", 0 0, L_0xe7b520;  1 drivers
v0xe76590_0 .net *"_ivl_2", 0 0, L_0xe7aa50;  1 drivers
v0xe76670_0 .net *"_ivl_20", 0 0, L_0xe7b690;  1 drivers
v0xe76750_0 .net *"_ivl_22", 0 0, L_0xe7b700;  1 drivers
v0xe768c0_0 .net *"_ivl_24", 0 0, L_0xe7b7e0;  1 drivers
v0xe769a0_0 .net *"_ivl_28", 0 0, L_0xe7b770;  1 drivers
v0xe76a80_0 .net *"_ivl_30", 0 0, L_0xe7ba80;  1 drivers
v0xe76b60_0 .net *"_ivl_32", 0 0, L_0xe7bbd0;  1 drivers
v0xe76c40_0 .net *"_ivl_34", 0 0, L_0xe7bc40;  1 drivers
v0xe76d20_0 .net *"_ivl_36", 0 0, L_0xe7bdf0;  1 drivers
v0xe76e00_0 .net *"_ivl_38", 0 0, L_0xe7be60;  1 drivers
v0xe76ee0_0 .net *"_ivl_4", 0 0, L_0xe7abf0;  1 drivers
v0xe770d0_0 .net *"_ivl_40", 0 0, L_0xe7c020;  1 drivers
v0xe771b0_0 .net *"_ivl_42", 0 0, L_0xe7c090;  1 drivers
v0xe77290_0 .net *"_ivl_44", 0 0, L_0xe7c210;  1 drivers
v0xe77370_0 .net *"_ivl_46", 0 0, L_0xe7c280;  1 drivers
v0xe77450_0 .net *"_ivl_48", 0 0, L_0xe7c460;  1 drivers
v0xe77530_0 .net *"_ivl_50", 0 0, L_0xe7c520;  1 drivers
v0xe77610_0 .net *"_ivl_52", 0 0, L_0xe7c710;  1 drivers
v0xe776f0_0 .net *"_ivl_54", 0 0, L_0xe7c780;  1 drivers
v0xe777d0_0 .net *"_ivl_56", 0 0, L_0xe7c930;  1 drivers
v0xe778b0_0 .net *"_ivl_58", 0 0, L_0xe7c9f0;  1 drivers
v0xe77990_0 .net *"_ivl_6", 0 0, L_0xe7ad00;  1 drivers
v0xe77a70_0 .net *"_ivl_60", 0 0, L_0xe7cb60;  1 drivers
v0xe77b50_0 .net *"_ivl_62", 0 0, L_0xe7cc70;  1 drivers
v0xe77c30_0 .net *"_ivl_64", 0 0, L_0xe7ce90;  1 drivers
v0xe77d10_0 .net *"_ivl_66", 0 0, L_0xe7cf00;  1 drivers
v0xe77df0_0 .net *"_ivl_68", 0 0, L_0xe7d0e0;  1 drivers
v0xe780e0_0 .net *"_ivl_8", 0 0, L_0xe7af00;  1 drivers
v0xe781c0_0 .net "a", 0 0, v0xe75660_0;  alias, 1 drivers
v0xe78260_0 .net "b", 0 0, v0xe75700_0;  alias, 1 drivers
v0xe78350_0 .net "c", 0 0, v0xe757a0_0;  alias, 1 drivers
v0xe78440_0 .net "d", 0 0, v0xe758e0_0;  alias, 1 drivers
v0xe78530_0 .net "out_pos", 0 0, L_0xe7d1a0;  alias, 1 drivers
v0xe785f0_0 .net "out_sop", 0 0, L_0xe7b8a0;  alias, 1 drivers
S_0xe78770 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0xe2dc50;
 .timescale -12 -12;
E_0xe159f0 .event anyedge, v0xe79560_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xe79560_0;
    %nor/r;
    %assign/vec4 v0xe79560_0, 0;
    %wait E_0xe159f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xe74b30;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe759d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe75a70_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xe74b30;
T_4 ;
    %wait E_0xe2c430;
    %load/vec4 v0xe75b10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xe759d0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xe74b30;
T_5 ;
    %wait E_0xe2c2d0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe758e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe757a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe75700_0, 0;
    %assign/vec4 v0xe75660_0, 0;
    %wait E_0xe2c2d0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe758e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe757a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe75700_0, 0;
    %assign/vec4 v0xe75660_0, 0;
    %wait E_0xe2c2d0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe758e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe757a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe75700_0, 0;
    %assign/vec4 v0xe75660_0, 0;
    %wait E_0xe2c2d0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe758e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe757a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe75700_0, 0;
    %assign/vec4 v0xe75660_0, 0;
    %wait E_0xe2c2d0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe758e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe757a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe75700_0, 0;
    %assign/vec4 v0xe75660_0, 0;
    %wait E_0xe2c2d0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe758e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe757a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe75700_0, 0;
    %assign/vec4 v0xe75660_0, 0;
    %wait E_0xe2c2d0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe758e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe757a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe75700_0, 0;
    %assign/vec4 v0xe75660_0, 0;
    %wait E_0xe2c2d0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe758e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe757a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe75700_0, 0;
    %assign/vec4 v0xe75660_0, 0;
    %wait E_0xe2c2d0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe758e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe757a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe75700_0, 0;
    %assign/vec4 v0xe75660_0, 0;
    %wait E_0xe2c2d0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe758e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe757a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe75700_0, 0;
    %assign/vec4 v0xe75660_0, 0;
    %wait E_0xe2c2d0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe758e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe757a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe75700_0, 0;
    %assign/vec4 v0xe75660_0, 0;
    %wait E_0xe2c2d0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe758e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe757a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe75700_0, 0;
    %assign/vec4 v0xe75660_0, 0;
    %wait E_0xe2c2d0;
    %load/vec4 v0xe759d0_0;
    %store/vec4 v0xe75a70_0, 0, 1;
    %fork t_1, S_0xe74e60;
    %jmp t_0;
    .scope S_0xe74e60;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xe750a0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0xe750a0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0xe2c2d0;
    %load/vec4 v0xe750a0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xe758e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe757a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe75700_0, 0;
    %assign/vec4 v0xe75660_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe750a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xe750a0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0xe74b30;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xe2c430;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xe758e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe757a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe75700_0, 0;
    %assign/vec4 v0xe75660_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xe759d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0xe75a70_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xe2dc50;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe79100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe79560_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xe2dc50;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xe79100_0;
    %inv;
    %store/vec4 v0xe79100_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xe2dc50;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0xe75840_0, v0xe796d0_0, v0xe78f20_0, v0xe78fc0_0, v0xe79060_0, v0xe791a0_0, v0xe79420_0, v0xe79380_0, v0xe792e0_0, v0xe79240_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xe2dc50;
T_9 ;
    %load/vec4 v0xe794c0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xe794c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xe794c0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0xe794c0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xe794c0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xe794c0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0xe794c0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xe794c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xe794c0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xe794c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xe2dc50;
T_10 ;
    %wait E_0xe2c430;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe794c0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe794c0_0, 4, 32;
    %load/vec4 v0xe79600_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xe794c0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe794c0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe794c0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe794c0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xe79420_0;
    %load/vec4 v0xe79420_0;
    %load/vec4 v0xe79380_0;
    %xor;
    %load/vec4 v0xe79420_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xe794c0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe794c0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xe794c0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe794c0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xe792e0_0;
    %load/vec4 v0xe792e0_0;
    %load/vec4 v0xe79240_0;
    %xor;
    %load/vec4 v0xe792e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xe794c0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe794c0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xe794c0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe794c0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth10/machine/ece241_2013_q2/iter0/response4/top_module.sv";
