INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Project/Pipeline/oel.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Project/Pipeline/oel.srcs/sources_1/new/ALU_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Project/Pipeline/oel.srcs/sources_1/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Project/Pipeline/oel.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Project/Pipeline/oel.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Project/Pipeline/oel.srcs/sources_1/new/Main_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Project/Pipeline/oel.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Project/Pipeline/oel.srcs/sources_1/new/PC_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Project/Pipeline/oel.srcs/sources_1/new/PC_Module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_Module
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Project/Pipeline/oel.srcs/sources_1/new/Pipeline_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Project/Pipeline/oel.srcs/sources_1/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Project/Pipeline/oel.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Project/Pipeline/oel.srcs/sources_1/new/decode_cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Project/Pipeline/oel.srcs/sources_1/new/execute_cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Project/Pipeline/oel.srcs/sources_1/new/fetch_cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Project/Pipeline/oel.srcs/sources_1/new/hazard_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Project/Pipeline/oel.srcs/sources_1/new/memory_cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Project/Pipeline/oel.srcs/sources_1/new/writeback_cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Project/Pipeline/oel.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Project/Pipeline/oel.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
