VCD info: dumpfile wave.vcd opened for output.
/Users/samidhm/cs329a/project/VerilogAgent/dataset_spec-to-rtl/Prob152_lemmings3_test.sv:94: $finish called at 2216 (1ps)
Hint: Output 'walk_left' has 56 mismatches. First mismatch occurred at time 280.
Hint: Output 'walk_right' has 56 mismatches. First mismatch occurred at time 280.
Hint: Output 'aaah' has no mismatches.
Hint: Output 'digging' has no mismatches.
Hint: Total mismatched samples is 56 out of 443 samples

Simulation finished at 2216 ps
Mismatches: 56 in 443 samples
