// Seed: 1684964671
module module_0;
  supply0 id_2;
  reg id_3, id_4;
  id_5(
      id_2, -1, 1'b0 - id_4
  );
  always id_4 <= id_1;
  assign module_1.type_1 = 0;
  wire id_6;
  always id_4 = id_4;
  assign id_3 = id_4;
  bit id_7 = id_3;
endmodule
program module_1 (
    output wor   id_0,
    input  tri0  id_1,
    output uwire id_2,
    input  tri1  id_3,
    output uwire id_4,
    id_7,
    output uwire id_5
);
  wire id_8;
  module_0 modCall_1 ();
endmodule
module module_2;
  assign id_1 = id_1;
  module_0 modCall_1 ();
endmodule : SymbolIdentifier
