{
   ExpandedHierarchyInLayout: "",
   guistr: "# # String gsaved with Nlview 6.8.5  2018-01-30 bk=1.4354 VDI=40 GEI=35 GUI=JA:1.6 TLS
#  -string -flagsOSRD
preplace port Clk_in -pg 1 -y 710 -defaultsOSRD
preplace port load_data_out -pg 1 -y 1640 -defaultsOSRD
preplace port display_reset -pg 1 -y 450 -defaultsOSRD
preplace port DDR -pg 1 -y 670 -defaultsOSRD -left
preplace port control_rdy_II -pg 1 -y 1540 -defaultsOSRD
preplace port MZ_Happy -pg 1 -y 1840 -defaultsOSRD
preplace port sync24 -pg 1 -y 420 -defaultsOSRD
preplace port sync -pg 1 -y 400 -defaultsOSRD
preplace port Outtt -pg 1 -y 630 -defaultsOSRD
preplace port reset_clk -pg 1 -y 1090 -defaultsOSRD
preplace port backup_clk_in_use -pg 1 -y 610 -defaultsOSRD
preplace port gt_in -pg 1 -y 370 -defaultsOSRD
preplace port read_data_in -pg 1 -y 690 -defaultsOSRD
preplace port read_clk_out -pg 1 -y 1660 -defaultsOSRD
preplace port mtcamimic_rdy -pg 1 -y 1580 -defaultsOSRD
preplace port tellie_delay_in -pg 1 -y 1620 -defaultsOSRD
preplace port generic_delay_in -pg 1 -y 1590 -defaultsOSRD
preplace port tellie_delay_out -pg 1 -y 230 -defaultsOSRD
preplace port caen_rdy -pg 1 -y 1560 -defaultsOSRD
preplace port clocks_rdy -pg 1 -y 1600 -defaultsOSRD
preplace port control_rdy -pg 1 -y 1520 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 630 -defaultsOSRD -left
preplace port load_clk_out -pg 1 -y 1620 -defaultsOSRD
preplace port smellie_delay_in -pg 1 -y 1650 -defaultsOSRD
preplace port display_latch -pg 1 -y 540 -defaultsOSRD
preplace port generic_delay_out -pg 1 -y 1700 -defaultsOSRD
preplace port enablemux -pg 1 -y 1500 -defaultsOSRD
preplace port Outt -pg 1 -y 170 -defaultsOSRD
preplace port delay_gt -pg 1 -y 1070 -defaultsOSRD
preplace port smellie_delay_out -pg 1 -y 1740 -defaultsOSRD
preplace port display_count -pg 1 -y 560 -defaultsOSRD
preplace port trig_out -pg 1 -y 140 -defaultsOSRD
preplace portBus muxer -pg 1 -y 1480 -defaultsOSRD
preplace portBus mtca_mimic_in -pg 1 -y 330 -defaultsOSRD
preplace portBus speaker -pg 1 -y 320 -defaultsOSRD
preplace portBus ext_trig_in -pg 1 -y 350 -defaultsOSRD
preplace portBus generic_pulser_out -pg 1 -y 1680 -defaultsOSRD
preplace portBus smellie_pulser_out -pg 1 -y 1760 -defaultsOSRD
preplace portBus tellie_pulser_out -pg 1 -y 1720 -defaultsOSRD
preplace inst util_vector_logic_8 -pg 1 -lvl 4 -y 280 -defaultsOSRD
preplace inst util_reduced_logic_6 -pg 1 -lvl 7 -y 320 -defaultsOSRD
preplace inst tellieDelay -pg 1 -lvl 8 -y 1460 -defaultsOSRD
preplace inst prescaleSignal_0 -pg 1 -lvl 14 -y 310 -defaultsOSRD
preplace inst util_vector_logic_9 -pg 1 -lvl 8 -y 440 -defaultsOSRD
preplace inst util_vector_logic_10 -pg 1 -lvl 5 -y 1720 -defaultsOSRD
preplace inst gtDelay -pg 1 -lvl 13 -y 1070 -defaultsOSRD
preplace inst genericPulser -pg 1 -lvl 4 -y 1320 -defaultsOSRD
preplace inst MZ_Happy -pg 1 -lvl 4 -y 2010 -defaultsOSRD
preplace inst prescaleSignal_1 -pg 1 -lvl 7 -y 1280 -defaultsOSRD
preplace inst comboTrigger_0 -pg 1 -lvl 6 -y 540 -defaultsOSRD
preplace inst util_vector_logic_11 -pg 1 -lvl 6 -y 1860 -defaultsOSRD
preplace inst triggers_0 -pg 1 -lvl 11 -y 910 -defaultsOSRD
preplace inst util_vector_logic_12 -pg 1 -lvl 5 -y 1870 -defaultsOSRD
preplace inst smellieDelay -pg 1 -lvl 8 -y 1710 -defaultsOSRD
preplace inst genericDelay -pg 1 -lvl 11 -y 1660 -defaultsOSRD
preplace inst telliePulser -pg 1 -lvl 4 -y 1480 -defaultsOSRD
preplace inst oneshot_pulse_0 -pg 1 -lvl 12 -y 1490 -defaultsOSRD
preplace inst util_vector_logic_13 -pg 1 -lvl 7 -y 1740 -defaultsOSRD
preplace inst smelliePulser -pg 1 -lvl 4 -y 1640 -defaultsOSRD
preplace inst oneshot_pulse_1 -pg 1 -lvl 14 -y 500 -defaultsOSRD
preplace inst countDisplay_0 -pg 1 -lvl 15 -y 470 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 9 -y 380 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 12 -y 110 -defaultsOSRD
preplace inst prescaleTrigger_0 -pg 1 -lvl 6 -y 870 -defaultsOSRD
preplace inst xlconcat_1 -pg 1 -lvl 11 -y 60 -defaultsOSRD
preplace inst util_vector_logic_1 -pg 1 -lvl 12 -y 350 -defaultsOSRD
preplace inst trigwordfifo_0 -pg 1 -lvl 10 -y 420 -defaultsOSRD
preplace inst clockLogic_0 -pg 1 -lvl 12 -y 1180 -defaultsOSRD
preplace inst ShiftRegisters_0 -pg 1 -lvl 13 -y 1680 -defaultsOSRD
preplace inst util_vector_logic_2 -pg 1 -lvl 12 -y 490 -defaultsOSRD
preplace inst util_reduced_logic_0 -pg 1 -lvl 13 -y 110 -defaultsOSRD
preplace inst util_vector_logic_3 -pg 1 -lvl 15 -y 320 -defaultsOSRD
preplace inst util_reduced_logic_1 -pg 1 -lvl 13 -y 350 -defaultsOSRD
preplace inst testPulser_0 -pg 1 -lvl 6 -y 1250 -defaultsOSRD
preplace inst util_vector_logic_4 -pg 1 -lvl 12 -y 230 -defaultsOSRD
preplace inst util_reduced_logic_2 -pg 1 -lvl 13 -y 490 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 2 -y 1020 -defaultsOSRD
preplace inst burstTrigger_0 -pg 1 -lvl 6 -y 150 -defaultsOSRD
preplace inst util_vector_logic_5 -pg 1 -lvl 7 -y 850 -defaultsOSRD
preplace inst util_reduced_logic_3 -pg 1 -lvl 13 -y 220 -defaultsOSRD
preplace inst fifo_generator_0 -pg 1 -lvl 14 -y 1230 -defaultsOSRD
preplace inst ellie_control_0 -pg 1 -lvl 4 -y 1870 -defaultsOSRD
preplace inst implement_gtid_0 -pg 1 -lvl 13 -y 700 -defaultsOSRD
preplace inst util_vector_logic_6 -pg 1 -lvl 9 -y 780 -defaultsOSRD
preplace inst util_reduced_logic_4 -pg 1 -lvl 8 -y 880 -defaultsOSRD
preplace inst fifo_generator_1 -pg 1 -lvl 11 -y 250 -defaultsOSRD
preplace inst util_vector_logic_7 -pg 1 -lvl 3 -y 170 -defaultsOSRD
preplace inst util_reduced_logic_5 -pg 1 -lvl 4 -y 150 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 1 -y 550 -defaultsOSRD
preplace inst fifo_readout_0 -pg 1 -lvl 13 -y 1370 -defaultsOSRD
preplace netloc axi_interconnect_0_M13_AXI 1 2 10 1290 1100 NJ 1100 NJ 1100 NJ 1100 NJ 1100 NJ 1100 NJ 1100 NJ 1100 NJ 1100 4860J
preplace netloc axi_interconnect_0_M08_AXI 1 2 11 1280 700 NJ 700 NJ 700 NJ 700 NJ 700 NJ 700 NJ 700 NJ 700 NJ 700 4950J 960 5380J
preplace netloc util_vector_logic_8_Res 1 4 3 NJ 280 NJ 280 3020
preplace netloc triggers_0_trigger_async_mask 1 11 1 4930
preplace netloc util_reduced_logic_3_Res 1 13 4 NJ 220 NJ 220 NJ 220 6560
preplace netloc triggers_0_gtid_out 1 11 2 NJ 940 5340
preplace netloc MZ_Happy_pulser_out 1 4 13 NJ 2010 NJ 2010 NJ 2010 NJ 2010 NJ 2010 NJ 2010 NJ 2010 NJ 2010 NJ 2010 NJ 2010 NJ 2010 NJ 2010 6610
preplace netloc triggerOut_0_trig_out 1 13 4 NJ 110 NJ 110 NJ 110 6560
preplace netloc clockLogic_0_reset_clk 1 12 5 NJ 1180 5700J 1070 NJ 1070 NJ 1070 6540
preplace netloc axi_interconnect_0_M07_AXI 1 2 12 1210 0 NJ 0 NJ 0 NJ 0 NJ 0 NJ 0 NJ 0 NJ 0 4480J 420 NJ 420 NJ 420 5720J
preplace netloc backup_clk_in_use_1 1 0 12 190J 430 NJ 430 NJ 430 NJ 430 NJ 430 NJ 430 NJ 430 3340J 510 NJ 510 NJ 510 NJ 510 4940
preplace netloc trigwordfifo_0_wr_enable 1 10 1 4390
preplace netloc prescaleSignal_0_output 1 14 1 N
preplace netloc util_vector_logic_0_Res 1 12 1 N
preplace netloc processing_system7_0_FIXED_IO 1 0 2 170J 670 620
preplace netloc countDisplay_0_display_latch 1 15 2 6500 540 NJ
preplace netloc gt_in_1 1 0 11 160J 30 NJ 30 NJ 30 NJ 30 NJ 30 NJ 30 NJ 30 NJ 30 NJ 30 NJ 30 4450
preplace netloc triggers_0_counter_mask 1 11 1 4980
preplace netloc prescaleTrigger_0_s00_axi_trigout 1 8 2 3760 250 4060
preplace netloc axi_interconnect_0_M04_AXI 1 2 9 1270 780 NJ 780 NJ 780 NJ 780 NJ 780 NJ 780 3710J 850 4100J 840 NJ
preplace netloc util_reduced_logic_6_Res 1 7 1 3390
preplace netloc prescaleTrigger_0_prescale_rate 1 6 1 3000
preplace netloc fifo_generator_0_empty 1 12 2 5380 1230 NJ
preplace netloc axi_interconnect_0_M22_AXI 1 2 4 N 1230 NJ 1230 NJ 1230 NJ
preplace netloc axi_interconnect_0_M18_AXI 1 2 2 1230 1200 1730J
preplace netloc util_vector_logic_5_Res 1 7 1 3350
preplace netloc xlconcat_1_dout 1 11 1 4980
preplace netloc axi_interconnect_0_M12_AXI 1 2 2 1300 1090 1820J
preplace netloc fifo_generator_1_dout 1 9 2 4100 260 NJ
preplace netloc prescaleTrigger_0_prescale_mask 1 6 1 N
preplace netloc triggers_0_speaker 1 1 14 690 60 NJ 60 NJ 60 NJ 60 NJ 60 NJ 60 NJ 60 NJ 60 NJ 60 4470J 410 4860J 10 NJ 10 5690 210 6160
preplace netloc testPulser_0_pulser_out 1 4 13 NJ 1320 2470J 1370 NJ 1370 NJ 1370 NJ 1370 NJ 1370 NJ 1370 NJ 1370 5300J 1520 NJ 1520 NJ 1520 NJ 1520 6540
preplace netloc xlconcat_0_dout 1 9 3 4070 330 4500 390 4890
preplace netloc fifo_readout_0_renable 1 13 1 5690
preplace netloc burstTrigger_0_burst_slave_mask 1 3 4 1800 350 NJ 350 NJ 350 2940
preplace netloc util_reduced_logic_4_Res 1 1 8 690 1610 1280J 1150 NJ 1150 NJ 1150 NJ 1150 3020 920 3400J 820 3740
preplace netloc ShiftRegs_0_mtcamimic_rdy 1 13 4 5770J 1590 NJ 1590 NJ 1590 6570
preplace netloc axi_interconnect_0_M16_AXI 1 2 6 1210 1130 NJ 1130 NJ 1130 NJ 1130 NJ 1130 3370J
preplace netloc triggers_0_speaker_scale 1 11 3 4900J 20 NJ 20 5710
preplace netloc s00_axi_userin_2_1 1 0 6 NJ 1620 NJ 1620 NJ 1620 1740J 1780 2140J 1800 2490
preplace netloc processing_system7_0_DDR 1 0 2 160J 680 630
preplace netloc axi_interconnect_0_M23_AXI 1 2 5 1300 1220 1790J 1170 NJ 1170 NJ 1170 2990J
preplace netloc util_vector_logic_7_Res 1 3 1 1800
preplace netloc axi_interconnect_0_M01_AXI 1 2 4 1220 510 NJ 510 NJ 510 NJ
preplace netloc axi_interconnect_0_M02_AXI 1 2 4 1300 850 NJ 850 NJ 850 NJ
preplace netloc testDelay_2_s00_axi_userout 1 8 1 3730
preplace netloc testDelay_0_s00_axi_userout1 1 13 4 5690J 1060 NJ 1060 NJ 1060 6560
preplace netloc sync_1 1 0 11 170J 40 NJ 40 NJ 40 NJ 40 NJ 40 NJ 40 NJ 40 NJ 40 NJ 40 NJ 40 4410
preplace netloc util_vector_logic_13_Res 1 7 1 3390
preplace netloc fifo_generator_0_dout 1 12 2 5390 1250 NJ
preplace netloc oneshot_pulse_1_pulse_o 1 14 1 6170
preplace netloc testDelay_3_s00_axi_userout 1 8 9 3760 1820 NJ 1820 NJ 1820 NJ 1820 NJ 1820 NJ 1820 NJ 1820 NJ 1820 6590
preplace netloc axi_interconnect_0_M20_AXI 1 2 8 1250 20 NJ 20 NJ 20 NJ 20 NJ 20 NJ 20 NJ 20 4090J
preplace netloc triggers_0_speaker_mask 1 11 1 4960
preplace netloc axi_interconnect_0_M05_AXI 1 2 11 1260 690 NJ 690 NJ 690 NJ 690 NJ 690 NJ 690 NJ 690 NJ 690 NJ 690 4970J 950 5340J
preplace netloc axi_interconnect_0_M19_AXI 1 2 2 1210 1210 1770J
preplace netloc trigwordfifo_0_wordout 1 10 1 4390
preplace netloc burstTrigger_0_burst_master_mask 1 2 5 1290 80 NJ 80 2150J 250 NJ 250 2950
preplace netloc testPulser_0_pulser_out1 1 4 13 2140 1570 NJ 1570 NJ 1570 NJ 1570 NJ 1570 NJ 1570 4460J 1560 4910J 1590 5300J 1830 5740J 1810 NJ 1810 NJ 1810 6580
preplace netloc util_vector_logic_12_Res 1 5 1 N
preplace netloc testPulser_0_pulser_out2 1 6 3 2980J 260 NJ 260 3730
preplace netloc ShiftRegs_0_control_rdy 1 13 4 5750 1550 NJ 1550 NJ 1550 6550
preplace netloc axi_interconnect_0_M09_AXI 1 2 13 1230 10 NJ 10 NJ 10 NJ 10 NJ 10 NJ 10 NJ 10 NJ 10 4490J 380 4870J 40 NJ 40 NJ 40 6190J
preplace netloc oneshot_pulse_0_pulse_o 1 12 5 NJ 1490 5710J 1510 NJ 1510 NJ 1510 6560
preplace netloc s00_axi_userin_1 1 0 11 NJ 1590 620J 1600 NJ 1600 1810J 1560 NJ 1560 NJ 1560 NJ 1560 NJ 1560 NJ 1560 NJ 1560 4380
preplace netloc axi_interconnect_0_M10_AXI 1 2 10 N 990 NJ 990 NJ 990 NJ 990 NJ 990 NJ 990 NJ 990 NJ 990 4490J 780 4890J
preplace netloc ShiftRegs_0_muxer 1 13 4 5730 1480 NJ 1480 NJ 1480 NJ
preplace netloc triggerOut_0_counter 1 13 1 N
preplace netloc mtca_mimic_in_1 1 0 9 NJ 330 NJ 330 NJ 330 1750J 380 NJ 380 NJ 380 NJ 380 3340J 360 3710
preplace netloc processing_system7_0_FCLK_CLK0 1 0 15 200 690 650 1640 NJ 1640 1800 1120 NJ 1120 2470 1120 NJ 1120 NJ 1120 NJ 1120 NJ 1120 NJ 1120 4980 1090 5350 430 5730 410 6160
preplace netloc implement_gtid_0_gtid 1 10 4 4500 600 NJ 600 NJ 600 5700
preplace netloc sync24_1 1 0 11 NJ 420 620J 440 NJ 440 NJ 440 NJ 440 2500J 420 2960J 250 3370J 240 NJ 240 NJ 240 4380
preplace netloc axi_interconnect_0_M06_AXI 1 2 2 1300 980 1780J
preplace netloc triggerOut_0_tubii_word 1 11 3 N 980 NJ 980 5720J
preplace netloc ShiftRegs_0_caen_rdy 1 13 4 5760 1560 NJ 1560 NJ 1560 NJ
preplace netloc axi_interconnect_0_M17_AXI 1 2 6 1190 1140 NJ 1140 NJ 1140 NJ 1140 NJ 1140 3350J
preplace netloc readShift_0_clk_out 1 13 4 NJ 1760 NJ 1760 NJ 1760 6570
preplace netloc fifo_generator_0_full 1 12 2 5370 1160 5710J
preplace netloc ShiftRegs_0_clk_out 1 13 4 5790 1620 NJ 1620 NJ 1620 NJ
preplace netloc ext_trig_in_1 1 0 9 NJ 350 NJ 350 1280 360 NJ 360 NJ 360 2510 450 3020 440 3360J 310 NJ
preplace netloc util_vector_logic_10_Res 1 5 2 2490 1730 NJ
preplace netloc util_vector_logic_1_Res 1 12 1 N
preplace netloc util_vector_logic_11_Res 1 6 1 3000
preplace netloc util_vector_logic_3_Res 1 15 2 NJ 320 N
preplace netloc axi_interconnect_0_M14_AXI 1 2 2 1280 1110 1760J
preplace netloc ShiftRegs_0_enablemux 1 13 4 5740 1500 NJ 1500 NJ 1500 NJ
preplace netloc countDisplay_0_display_pulse_o 1 15 2 6490 560 NJ
preplace netloc trigwordfifo_0_rd_enable 1 10 1 4400
preplace netloc M00_ARESETN_1 1 1 14 660 420 NJ 420 1750 420 NJ 420 2490 1160 3010 1160 3400 980 NJ 980 4080 980 4410 1210 4900 1270 5360 550 5710 400 6180
preplace netloc axi_interconnect_0_M15_AXI 1 2 9 1230 1120 1770J 1110 NJ 1110 NJ 1110 NJ 1110 NJ 1110 NJ 1110 NJ 1110 4390J
preplace netloc fifo_readout_0_read 1 13 1 5710
preplace netloc ellie_control_0_tellie_control 1 4 1 2150
preplace netloc util_vector_logic_2_Res 1 12 1 N
preplace netloc ShiftRegs_0_data_out 1 13 4 5800 1640 NJ 1640 NJ 1640 NJ
preplace netloc axi_interconnect_0_M21_AXI 1 2 11 1200 670 NJ 670 NJ 670 NJ 670 NJ 670 NJ 670 NJ 670 NJ 670 NJ 670 NJ 670 NJ
preplace netloc processing_system7_0_M_AXI_GP0 1 1 1 640
preplace netloc util_reduced_logic_5_Res 1 4 2 2140 140 NJ
preplace netloc testDelay_0_s00_axi_userout 1 11 1 4960
preplace netloc fifo_readout_0_reset 1 13 1 5700
preplace netloc trigwordfifo_0_reset 1 10 1 4420
preplace netloc comboTrigger_0_s00_axi_trigout 1 6 3 2970 390 3370J 370 NJ
preplace netloc triggers_0_trigger_mask 1 11 1 4910
preplace netloc util_vector_logic_4_Res 1 12 1 5320
preplace netloc burstTrigger_0_s00_axi_trigout1 1 6 2 2960 230 3350J
preplace netloc util_vector_logic_9_Res 1 8 1 3720
preplace netloc data_in_1 1 0 13 180J 240 NJ 240 NJ 240 1750J 210 NJ 210 2480J 240 NJ 240 3360J 230 NJ 230 NJ 230 4460J 400 4880J 30 5330
preplace netloc ShiftRegs_0_clocks_rdy 1 13 4 5780 1600 NJ 1600 NJ 1600 NJ
preplace netloc prescaleSignal_1_output 1 7 2 3390J 810 3750
preplace netloc testPulser_1_pulser_out 1 4 13 2150J 1580 NJ 1580 NJ 1580 NJ 1580 NJ 1580 NJ 1580 4490J 1570 4870J 1580 5310J 1840 NJ 1840 NJ 1840 NJ 1840 6600
preplace netloc axi_interconnect_0_M03_AXI 1 2 12 1240 630 NJ 630 NJ 630 NJ 630 3000J 570 NJ 570 NJ 570 NJ 570 NJ 570 NJ 570 NJ 570 5700J
preplace netloc axi_interconnect_0_M11_AXI 1 2 11 1290 710 NJ 710 NJ 710 NJ 710 NJ 710 NJ 710 NJ 710 NJ 710 NJ 710 4920J 970 5320J
preplace netloc axi_interconnect_0_M00_AXI 1 2 4 1190 90 NJ 90 NJ 90 2470J
preplace netloc countDisplay_0_display_clr 1 15 2 N 450 NJ
preplace netloc triggerOut_0_gtrigout 1 1 16 680 50 NJ 50 NJ 50 NJ 50 NJ 50 NJ 50 NJ 50 NJ 50 NJ 50 4440J 430 4870 610 5390 610 5730 630 NJ 630 NJ 630 N
preplace netloc clk_in 1 0 14 NJ 710 670 1630 NJ 1630 1820 1400 NJ 1400 2480 970 NJ 970 3380 220 NJ 220 4080 300 4430 1400 NJ 1400 5390 1480 5720J
preplace netloc s00_axi_userin_3_1 1 0 8 NJ 1650 NJ 1650 NJ 1650 1720J 1790 NJ 1790 NJ 1790 2950J 1810 3410
levelinfo -pg 1 140 410 1040 1560 1980 2320 2760 3180 3560 3910 4240 4680 5140 5540 5980 6340 6520 6630 -top -10 -bot 2090
",
}
{
   da_axi4_cnt: "2",
}
