PROJECT:
    dt:                 50e-9
    ila_depth:          16384
CPU_TARGET:
    sim:
        tstop:          100e-6
FPGA_TARGET:
    fpga:
        fpga_sim_ctrl: 'VIVADO_VIO'