{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 09 11:04:50 2018 " "Info: Processing started: Tue Jan 09 11:04:50 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Rad_Base -c Rad_Base " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Rad_Base -c Rad_Base" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "SW_Count_Coder:Coder\|Form_word:Form_word\|OUT_WORD " "Warning: Node \"SW_Count_Coder:Coder\|Form_word:Form_word\|OUT_WORD\" is a latch" {  } { { "../Form_word.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Form_word.vhd" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "../Base_SW_Rad.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Base_SW_Rad.vhd" 7 -1 0 } } { "d:/program files/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "5 " "Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "SW_Count_Coder:Coder\|Form_word:Form_word\|OUT_WORD~24 " "Info: Detected gated clock \"SW_Count_Coder:Coder\|Form_word:Form_word\|OUT_WORD~24\" as buffer" {  } { { "../Form_word.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Form_word.vhd" 11 -1 0 } } { "d:/program files/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW_Count_Coder:Coder\|Form_word:Form_word\|OUT_WORD~24" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SW_Count_Coder:Coder\|DIV_F2M:DIV\|counter\[0\] " "Info: Detected ripple clock \"SW_Count_Coder:Coder\|DIV_F2M:DIV\|counter\[0\]\" as buffer" {  } { { "../Div_F2M.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Div_F2M.vhd" 22 -1 0 } } { "d:/program files/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW_Count_Coder:Coder\|DIV_F2M:DIV\|counter\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SW_Count_Coder:Coder\|DIV_F2M:DIV\|counter\[1\] " "Info: Detected ripple clock \"SW_Count_Coder:Coder\|DIV_F2M:DIV\|counter\[1\]\" as buffer" {  } { { "../Div_F2M.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Div_F2M.vhd" 22 -1 0 } } { "d:/program files/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW_Count_Coder:Coder\|DIV_F2M:DIV\|counter\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SW_Count_Coder:Coder\|DIV_F2M:DIV\|counter\[2\] " "Info: Detected ripple clock \"SW_Count_Coder:Coder\|DIV_F2M:DIV\|counter\[2\]\" as buffer" {  } { { "../Div_F2M.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Div_F2M.vhd" 22 -1 0 } } { "d:/program files/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW_Count_Coder:Coder\|DIV_F2M:DIV\|counter\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SW_Count_Coder:Coder\|DIV_F2M:DIV\|F2M " "Info: Detected ripple clock \"SW_Count_Coder:Coder\|DIV_F2M:DIV\|F2M\" as buffer" {  } { { "../Div_F2M.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Div_F2M.vhd" 11 -1 0 } } { "d:/program files/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW_Count_Coder:Coder\|DIV_F2M:DIV\|F2M" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register SW_Count_Coder:Coder\|Form_word:Form_word\|OUT_WORD register SW_Count_Decoder:DEecoder\|Decoder_Reader:READ_WORD\|sync_inner 48.08 MHz 20.8 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 48.08 MHz between source register \"SW_Count_Coder:Coder\|Form_word:Form_word\|OUT_WORD\" and destination register \"SW_Count_Decoder:DEecoder\|Decoder_Reader:READ_WORD\|sync_inner\" (period= 20.8 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.800 ns + Longest register register " "Info: + Longest register to register delay is 4.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SW_Count_Coder:Coder\|Form_word:Form_word\|OUT_WORD 1 REG LC5_B1 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC5_B1; Fanout = 8; REG Node = 'SW_Count_Coder:Coder\|Form_word:Form_word\|OUT_WORD'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD } "NODE_NAME" } } { "../Form_word.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Form_word.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.600 ns) 3.500 ns SW_Count_Decoder:DEecoder\|Decoder_Reader:READ_WORD\|sync_inner~2 2 COMB LC6_C1 1 " "Info: 2: + IC(1.900 ns) + CELL(1.600 ns) = 3.500 ns; Loc. = LC6_C1; Fanout = 1; COMB Node = 'SW_Count_Decoder:DEecoder\|Decoder_Reader:READ_WORD\|sync_inner~2'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD SW_Count_Decoder:DEecoder|Decoder_Reader:READ_WORD|sync_inner~2 } "NODE_NAME" } } { "Decoder_Read_Word.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Quartus_proj_2/Decoder_Read_Word.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.000 ns) 4.800 ns SW_Count_Decoder:DEecoder\|Decoder_Reader:READ_WORD\|sync_inner 3 REG LC1_C1 6 " "Info: 3: + IC(0.300 ns) + CELL(1.000 ns) = 4.800 ns; Loc. = LC1_C1; Fanout = 6; REG Node = 'SW_Count_Decoder:DEecoder\|Decoder_Reader:READ_WORD\|sync_inner'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { SW_Count_Decoder:DEecoder|Decoder_Reader:READ_WORD|sync_inner~2 SW_Count_Decoder:DEecoder|Decoder_Reader:READ_WORD|sync_inner } "NODE_NAME" } } { "Decoder_Read_Word.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Quartus_proj_2/Decoder_Read_Word.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.600 ns ( 54.17 % ) " "Info: Total cell delay = 2.600 ns ( 54.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.200 ns ( 45.83 % ) " "Info: Total interconnect delay = 2.200 ns ( 45.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.800 ns" { SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD SW_Count_Decoder:DEecoder|Decoder_Reader:READ_WORD|sync_inner~2 SW_Count_Decoder:DEecoder|Decoder_Reader:READ_WORD|sync_inner } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "4.800 ns" { SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD {} SW_Count_Decoder:DEecoder|Decoder_Reader:READ_WORD|sync_inner~2 {} SW_Count_Decoder:DEecoder|Decoder_Reader:READ_WORD|sync_inner {} } { 0.000ns 1.900ns 0.300ns } { 0.000ns 1.600ns 1.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.000 ns - Smallest " "Info: - Smallest clock skew is -5.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.400 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns CLK 1 CLK PIN_L8 20 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_L8; Fanout = 20; CLK Node = 'CLK'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "../Base_SW_Rad.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Base_SW_Rad.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.000 ns) 2.400 ns SW_Count_Decoder:DEecoder\|Decoder_Reader:READ_WORD\|sync_inner 2 REG LC1_C1 6 " "Info: 2: + IC(0.400 ns) + CELL(0.000 ns) = 2.400 ns; Loc. = LC1_C1; Fanout = 6; REG Node = 'SW_Count_Decoder:DEecoder\|Decoder_Reader:READ_WORD\|sync_inner'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { CLK SW_Count_Decoder:DEecoder|Decoder_Reader:READ_WORD|sync_inner } "NODE_NAME" } } { "Decoder_Read_Word.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Quartus_proj_2/Decoder_Read_Word.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.000 ns ( 83.33 % ) " "Info: Total cell delay = 2.000 ns ( 83.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.400 ns ( 16.67 % ) " "Info: Total interconnect delay = 0.400 ns ( 16.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { CLK SW_Count_Decoder:DEecoder|Decoder_Reader:READ_WORD|sync_inner } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { CLK {} CLK~out {} SW_Count_Decoder:DEecoder|Decoder_Reader:READ_WORD|sync_inner {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 7.400 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 7.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns CLK 1 CLK PIN_L8 20 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_L8; Fanout = 20; CLK Node = 'CLK'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "../Base_SW_Rad.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Base_SW_Rad.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.500 ns) 2.900 ns SW_Count_Coder:Coder\|DIV_F2M:DIV\|counter\[2\] 2 REG LC8_B2 5 " "Info: 2: + IC(0.400 ns) + CELL(0.500 ns) = 2.900 ns; Loc. = LC8_B2; Fanout = 5; REG Node = 'SW_Count_Coder:Coder\|DIV_F2M:DIV\|counter\[2\]'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { CLK SW_Count_Coder:Coder|DIV_F2M:DIV|counter[2] } "NODE_NAME" } } { "../Div_F2M.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Div_F2M.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.600 ns) 4.800 ns SW_Count_Coder:Coder\|Form_word:Form_word\|OUT_WORD~24 3 COMB LC4_B2 1 " "Info: 3: + IC(0.300 ns) + CELL(1.600 ns) = 4.800 ns; Loc. = LC4_B2; Fanout = 1; COMB Node = 'SW_Count_Coder:Coder\|Form_word:Form_word\|OUT_WORD~24'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { SW_Count_Coder:Coder|DIV_F2M:DIV|counter[2] SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~24 } "NODE_NAME" } } { "../Form_word.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Form_word.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(1.400 ns) 7.400 ns SW_Count_Coder:Coder\|Form_word:Form_word\|OUT_WORD 4 REG LC5_B1 8 " "Info: 4: + IC(1.200 ns) + CELL(1.400 ns) = 7.400 ns; Loc. = LC5_B1; Fanout = 8; REG Node = 'SW_Count_Coder:Coder\|Form_word:Form_word\|OUT_WORD'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~24 SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD } "NODE_NAME" } } { "../Form_word.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Form_word.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.500 ns ( 74.32 % ) " "Info: Total cell delay = 5.500 ns ( 74.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.900 ns ( 25.68 % ) " "Info: Total interconnect delay = 1.900 ns ( 25.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.400 ns" { CLK SW_Count_Coder:Coder|DIV_F2M:DIV|counter[2] SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~24 SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "7.400 ns" { CLK {} CLK~out {} SW_Count_Coder:Coder|DIV_F2M:DIV|counter[2] {} SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~24 {} SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD {} } { 0.000ns 0.000ns 0.400ns 0.300ns 1.200ns } { 0.000ns 2.000ns 0.500ns 1.600ns 1.400ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { CLK SW_Count_Decoder:DEecoder|Decoder_Reader:READ_WORD|sync_inner } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { CLK {} CLK~out {} SW_Count_Decoder:DEecoder|Decoder_Reader:READ_WORD|sync_inner {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.400 ns" { CLK SW_Count_Coder:Coder|DIV_F2M:DIV|counter[2] SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~24 SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "7.400 ns" { CLK {} CLK~out {} SW_Count_Coder:Coder|DIV_F2M:DIV|counter[2] {} SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~24 {} SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD {} } { 0.000ns 0.000ns 0.400ns 0.300ns 1.200ns } { 0.000ns 2.000ns 0.500ns 1.600ns 1.400ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "../Form_word.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Form_word.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.600 ns + " "Info: + Micro setup delay of destination is 0.600 ns" {  } { { "Decoder_Read_Word.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Quartus_proj_2/Decoder_Read_Word.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../Form_word.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Form_word.vhd" 11 -1 0 } } { "Decoder_Read_Word.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Quartus_proj_2/Decoder_Read_Word.vhd" 16 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.800 ns" { SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD SW_Count_Decoder:DEecoder|Decoder_Reader:READ_WORD|sync_inner~2 SW_Count_Decoder:DEecoder|Decoder_Reader:READ_WORD|sync_inner } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "4.800 ns" { SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD {} SW_Count_Decoder:DEecoder|Decoder_Reader:READ_WORD|sync_inner~2 {} SW_Count_Decoder:DEecoder|Decoder_Reader:READ_WORD|sync_inner {} } { 0.000ns 1.900ns 0.300ns } { 0.000ns 1.600ns 1.000ns } "" } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { CLK SW_Count_Decoder:DEecoder|Decoder_Reader:READ_WORD|sync_inner } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { CLK {} CLK~out {} SW_Count_Decoder:DEecoder|Decoder_Reader:READ_WORD|sync_inner {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.400 ns" { CLK SW_Count_Coder:Coder|DIV_F2M:DIV|counter[2] SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~24 SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "7.400 ns" { CLK {} CLK~out {} SW_Count_Coder:Coder|DIV_F2M:DIV|counter[2] {} SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~24 {} SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD {} } { 0.000ns 0.000ns 0.400ns 0.300ns 1.200ns } { 0.000ns 2.000ns 0.500ns 1.600ns 1.400ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "SW_Count_Coder:Coder\|Form_word:Form_word\|OUT_WORD ERROR_WORD\[1\] CLK 13.100 ns register " "Info: tsu for register \"SW_Count_Coder:Coder\|Form_word:Form_word\|OUT_WORD\" (data pin = \"ERROR_WORD\[1\]\", clock pin = \"CLK\") is 13.100 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.000 ns + Longest pin register " "Info: + Longest pin to register delay is 17.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.900 ns) 4.900 ns ERROR_WORD\[1\] 1 PIN PIN_T3 3 " "Info: 1: + IC(0.000 ns) + CELL(4.900 ns) = 4.900 ns; Loc. = PIN_T3; Fanout = 3; PIN Node = 'ERROR_WORD\[1\]'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ERROR_WORD[1] } "NODE_NAME" } } { "../Base_SW_Rad.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Base_SW_Rad.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(1.700 ns) 8.900 ns SW_Count_Coder:Coder\|Form_word:Form_word\|OUT_WORD~20 2 COMB LC1_B4 1 " "Info: 2: + IC(2.300 ns) + CELL(1.700 ns) = 8.900 ns; Loc. = LC1_B4; Fanout = 1; COMB Node = 'SW_Count_Coder:Coder\|Form_word:Form_word\|OUT_WORD~20'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { ERROR_WORD[1] SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~20 } "NODE_NAME" } } { "../Form_word.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Form_word.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(1.600 ns) 11.500 ns SW_Count_Coder:Coder\|Form_word:Form_word\|OUT_WORD~21 3 COMB LC4_B1 1 " "Info: 3: + IC(1.000 ns) + CELL(1.600 ns) = 11.500 ns; Loc. = LC4_B1; Fanout = 1; COMB Node = 'SW_Count_Coder:Coder\|Form_word:Form_word\|OUT_WORD~21'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~20 SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~21 } "NODE_NAME" } } { "../Form_word.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Form_word.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.400 ns) 13.200 ns SW_Count_Coder:Coder\|Form_word:Form_word\|OUT_WORD~22 4 COMB LC6_B1 1 " "Info: 4: + IC(0.300 ns) + CELL(1.400 ns) = 13.200 ns; Loc. = LC6_B1; Fanout = 1; COMB Node = 'SW_Count_Coder:Coder\|Form_word:Form_word\|OUT_WORD~22'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~21 SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~22 } "NODE_NAME" } } { "../Form_word.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Form_word.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.600 ns) 15.100 ns SW_Count_Coder:Coder\|Form_word:Form_word\|OUT_WORD~23 5 COMB LC8_B1 1 " "Info: 5: + IC(0.300 ns) + CELL(1.600 ns) = 15.100 ns; Loc. = LC8_B1; Fanout = 1; COMB Node = 'SW_Count_Coder:Coder\|Form_word:Form_word\|OUT_WORD~23'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~22 SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~23 } "NODE_NAME" } } { "../Form_word.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Form_word.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.600 ns) 17.000 ns SW_Count_Coder:Coder\|Form_word:Form_word\|OUT_WORD 6 REG LC5_B1 8 " "Info: 6: + IC(0.300 ns) + CELL(1.600 ns) = 17.000 ns; Loc. = LC5_B1; Fanout = 8; REG Node = 'SW_Count_Coder:Coder\|Form_word:Form_word\|OUT_WORD'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~23 SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD } "NODE_NAME" } } { "../Form_word.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Form_word.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.800 ns ( 75.29 % ) " "Info: Total cell delay = 12.800 ns ( 75.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.200 ns ( 24.71 % ) " "Info: Total interconnect delay = 4.200 ns ( 24.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "17.000 ns" { ERROR_WORD[1] SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~20 SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~21 SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~22 SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~23 SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "17.000 ns" { ERROR_WORD[1] {} ERROR_WORD[1]~out {} SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~20 {} SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~21 {} SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~22 {} SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~23 {} SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD {} } { 0.000ns 0.000ns 2.300ns 1.000ns 0.300ns 0.300ns 0.300ns } { 0.000ns 4.900ns 1.700ns 1.600ns 1.400ns 1.600ns 1.600ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "3.300 ns + " "Info: + Micro setup delay of destination is 3.300 ns" {  } { { "../Form_word.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Form_word.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 7.200 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 7.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns CLK 1 CLK PIN_L8 20 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_L8; Fanout = 20; CLK Node = 'CLK'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "../Base_SW_Rad.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Base_SW_Rad.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.500 ns) 2.900 ns SW_Count_Coder:Coder\|DIV_F2M:DIV\|counter\[1\] 2 REG LC5_B2 6 " "Info: 2: + IC(0.400 ns) + CELL(0.500 ns) = 2.900 ns; Loc. = LC5_B2; Fanout = 6; REG Node = 'SW_Count_Coder:Coder\|DIV_F2M:DIV\|counter\[1\]'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { CLK SW_Count_Coder:Coder|DIV_F2M:DIV|counter[1] } "NODE_NAME" } } { "../Div_F2M.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Div_F2M.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.400 ns) 4.600 ns SW_Count_Coder:Coder\|Form_word:Form_word\|OUT_WORD~24 3 COMB LC4_B2 1 " "Info: 3: + IC(0.300 ns) + CELL(1.400 ns) = 4.600 ns; Loc. = LC4_B2; Fanout = 1; COMB Node = 'SW_Count_Coder:Coder\|Form_word:Form_word\|OUT_WORD~24'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { SW_Count_Coder:Coder|DIV_F2M:DIV|counter[1] SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~24 } "NODE_NAME" } } { "../Form_word.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Form_word.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(1.400 ns) 7.200 ns SW_Count_Coder:Coder\|Form_word:Form_word\|OUT_WORD 4 REG LC5_B1 8 " "Info: 4: + IC(1.200 ns) + CELL(1.400 ns) = 7.200 ns; Loc. = LC5_B1; Fanout = 8; REG Node = 'SW_Count_Coder:Coder\|Form_word:Form_word\|OUT_WORD'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~24 SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD } "NODE_NAME" } } { "../Form_word.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Form_word.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.300 ns ( 73.61 % ) " "Info: Total cell delay = 5.300 ns ( 73.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.900 ns ( 26.39 % ) " "Info: Total interconnect delay = 1.900 ns ( 26.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.200 ns" { CLK SW_Count_Coder:Coder|DIV_F2M:DIV|counter[1] SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~24 SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "7.200 ns" { CLK {} CLK~out {} SW_Count_Coder:Coder|DIV_F2M:DIV|counter[1] {} SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~24 {} SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD {} } { 0.000ns 0.000ns 0.400ns 0.300ns 1.200ns } { 0.000ns 2.000ns 0.500ns 1.400ns 1.400ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "17.000 ns" { ERROR_WORD[1] SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~20 SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~21 SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~22 SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~23 SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "17.000 ns" { ERROR_WORD[1] {} ERROR_WORD[1]~out {} SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~20 {} SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~21 {} SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~22 {} SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~23 {} SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD {} } { 0.000ns 0.000ns 2.300ns 1.000ns 0.300ns 0.300ns 0.300ns } { 0.000ns 4.900ns 1.700ns 1.600ns 1.400ns 1.600ns 1.600ns } "" } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.200 ns" { CLK SW_Count_Coder:Coder|DIV_F2M:DIV|counter[1] SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~24 SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "7.200 ns" { CLK {} CLK~out {} SW_Count_Coder:Coder|DIV_F2M:DIV|counter[1] {} SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~24 {} SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD {} } { 0.000ns 0.000ns 0.400ns 0.300ns 1.200ns } { 0.000ns 2.000ns 0.500ns 1.400ns 1.400ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK TEST_CODER_OUTPUT SW_Count_Coder:Coder\|Form_word:Form_word\|OUT_WORD 15.600 ns register " "Info: tco from clock \"CLK\" to destination pin \"TEST_CODER_OUTPUT\" through register \"SW_Count_Coder:Coder\|Form_word:Form_word\|OUT_WORD\" is 15.600 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 7.400 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 7.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns CLK 1 CLK PIN_L8 20 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_L8; Fanout = 20; CLK Node = 'CLK'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "../Base_SW_Rad.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Base_SW_Rad.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.500 ns) 2.900 ns SW_Count_Coder:Coder\|DIV_F2M:DIV\|counter\[2\] 2 REG LC8_B2 5 " "Info: 2: + IC(0.400 ns) + CELL(0.500 ns) = 2.900 ns; Loc. = LC8_B2; Fanout = 5; REG Node = 'SW_Count_Coder:Coder\|DIV_F2M:DIV\|counter\[2\]'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { CLK SW_Count_Coder:Coder|DIV_F2M:DIV|counter[2] } "NODE_NAME" } } { "../Div_F2M.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Div_F2M.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.600 ns) 4.800 ns SW_Count_Coder:Coder\|Form_word:Form_word\|OUT_WORD~24 3 COMB LC4_B2 1 " "Info: 3: + IC(0.300 ns) + CELL(1.600 ns) = 4.800 ns; Loc. = LC4_B2; Fanout = 1; COMB Node = 'SW_Count_Coder:Coder\|Form_word:Form_word\|OUT_WORD~24'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { SW_Count_Coder:Coder|DIV_F2M:DIV|counter[2] SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~24 } "NODE_NAME" } } { "../Form_word.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Form_word.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(1.400 ns) 7.400 ns SW_Count_Coder:Coder\|Form_word:Form_word\|OUT_WORD 4 REG LC5_B1 8 " "Info: 4: + IC(1.200 ns) + CELL(1.400 ns) = 7.400 ns; Loc. = LC5_B1; Fanout = 8; REG Node = 'SW_Count_Coder:Coder\|Form_word:Form_word\|OUT_WORD'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~24 SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD } "NODE_NAME" } } { "../Form_word.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Form_word.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.500 ns ( 74.32 % ) " "Info: Total cell delay = 5.500 ns ( 74.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.900 ns ( 25.68 % ) " "Info: Total interconnect delay = 1.900 ns ( 25.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.400 ns" { CLK SW_Count_Coder:Coder|DIV_F2M:DIV|counter[2] SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~24 SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "7.400 ns" { CLK {} CLK~out {} SW_Count_Coder:Coder|DIV_F2M:DIV|counter[2] {} SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~24 {} SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD {} } { 0.000ns 0.000ns 0.400ns 0.300ns 1.200ns } { 0.000ns 2.000ns 0.500ns 1.600ns 1.400ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "../Form_word.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Form_word.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.200 ns + Longest register pin " "Info: + Longest register to pin delay is 8.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SW_Count_Coder:Coder\|Form_word:Form_word\|OUT_WORD 1 REG LC5_B1 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC5_B1; Fanout = 8; REG Node = 'SW_Count_Coder:Coder\|Form_word:Form_word\|OUT_WORD'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD } "NODE_NAME" } } { "../Form_word.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Form_word.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(6.300 ns) 8.200 ns TEST_CODER_OUTPUT 2 PIN PIN_H3 0 " "Info: 2: + IC(1.900 ns) + CELL(6.300 ns) = 8.200 ns; Loc. = PIN_H3; Fanout = 0; PIN Node = 'TEST_CODER_OUTPUT'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.200 ns" { SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD TEST_CODER_OUTPUT } "NODE_NAME" } } { "../Base_SW_Rad.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Base_SW_Rad.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.300 ns ( 76.83 % ) " "Info: Total cell delay = 6.300 ns ( 76.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.900 ns ( 23.17 % ) " "Info: Total interconnect delay = 1.900 ns ( 23.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.200 ns" { SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD TEST_CODER_OUTPUT } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "8.200 ns" { SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD {} TEST_CODER_OUTPUT {} } { 0.000ns 1.900ns } { 0.000ns 6.300ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.400 ns" { CLK SW_Count_Coder:Coder|DIV_F2M:DIV|counter[2] SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~24 SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "7.400 ns" { CLK {} CLK~out {} SW_Count_Coder:Coder|DIV_F2M:DIV|counter[2] {} SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~24 {} SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD {} } { 0.000ns 0.000ns 0.400ns 0.300ns 1.200ns } { 0.000ns 2.000ns 0.500ns 1.600ns 1.400ns } "" } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.200 ns" { SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD TEST_CODER_OUTPUT } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "8.200 ns" { SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD {} TEST_CODER_OUTPUT {} } { 0.000ns 1.900ns } { 0.000ns 6.300ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "SW_Count_Coder:Coder\|Form_buffer:Form_buffer\|buffer_temp_1\[1\] ERROR_BUFFER\[1\] CLK 3.900 ns register " "Info: th for register \"SW_Count_Coder:Coder\|Form_buffer:Form_buffer\|buffer_temp_1\[1\]\" (data pin = \"ERROR_BUFFER\[1\]\", clock pin = \"CLK\") is 3.900 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 5.500 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 5.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns CLK 1 CLK PIN_L8 20 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_L8; Fanout = 20; CLK Node = 'CLK'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "../Base_SW_Rad.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Base_SW_Rad.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.500 ns) 2.900 ns SW_Count_Coder:Coder\|DIV_F2M:DIV\|F2M 2 REG LC1_B1 12 " "Info: 2: + IC(0.400 ns) + CELL(0.500 ns) = 2.900 ns; Loc. = LC1_B1; Fanout = 12; REG Node = 'SW_Count_Coder:Coder\|DIV_F2M:DIV\|F2M'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { CLK SW_Count_Coder:Coder|DIV_F2M:DIV|F2M } "NODE_NAME" } } { "../Div_F2M.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Div_F2M.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(0.000 ns) 5.500 ns SW_Count_Coder:Coder\|Form_buffer:Form_buffer\|buffer_temp_1\[1\] 3 REG LC4_B6 4 " "Info: 3: + IC(2.600 ns) + CELL(0.000 ns) = 5.500 ns; Loc. = LC4_B6; Fanout = 4; REG Node = 'SW_Count_Coder:Coder\|Form_buffer:Form_buffer\|buffer_temp_1\[1\]'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { SW_Count_Coder:Coder|DIV_F2M:DIV|F2M SW_Count_Coder:Coder|Form_buffer:Form_buffer|buffer_temp_1[1] } "NODE_NAME" } } { "../Form_buffer.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Form_buffer.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.500 ns ( 45.45 % ) " "Info: Total cell delay = 2.500 ns ( 45.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.000 ns ( 54.55 % ) " "Info: Total interconnect delay = 3.000 ns ( 54.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { CLK SW_Count_Coder:Coder|DIV_F2M:DIV|F2M SW_Count_Coder:Coder|Form_buffer:Form_buffer|buffer_temp_1[1] } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "5.500 ns" { CLK {} CLK~out {} SW_Count_Coder:Coder|DIV_F2M:DIV|F2M {} SW_Count_Coder:Coder|Form_buffer:Form_buffer|buffer_temp_1[1] {} } { 0.000ns 0.000ns 0.400ns 2.600ns } { 0.000ns 2.000ns 0.500ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "1.300 ns + " "Info: + Micro hold delay of destination is 1.300 ns" {  } { { "../Form_buffer.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Form_buffer.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.900 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns ERROR_BUFFER\[1\] 1 PIN PIN_R8 4 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_R8; Fanout = 4; PIN Node = 'ERROR_BUFFER\[1\]'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ERROR_BUFFER[1] } "NODE_NAME" } } { "../Base_SW_Rad.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Base_SW_Rad.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 2.900 ns SW_Count_Coder:Coder\|Form_buffer:Form_buffer\|buffer_temp_1\[1\] 2 REG LC4_B6 4 " "Info: 2: + IC(0.100 ns) + CELL(0.800 ns) = 2.900 ns; Loc. = LC4_B6; Fanout = 4; REG Node = 'SW_Count_Coder:Coder\|Form_buffer:Form_buffer\|buffer_temp_1\[1\]'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { ERROR_BUFFER[1] SW_Count_Coder:Coder|Form_buffer:Form_buffer|buffer_temp_1[1] } "NODE_NAME" } } { "../Form_buffer.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Form_buffer.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 96.55 % ) " "Info: Total cell delay = 2.800 ns ( 96.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.100 ns ( 3.45 % ) " "Info: Total interconnect delay = 0.100 ns ( 3.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { ERROR_BUFFER[1] SW_Count_Coder:Coder|Form_buffer:Form_buffer|buffer_temp_1[1] } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.900 ns" { ERROR_BUFFER[1] {} ERROR_BUFFER[1]~out {} SW_Count_Coder:Coder|Form_buffer:Form_buffer|buffer_temp_1[1] {} } { 0.000ns 0.000ns 0.100ns } { 0.000ns 2.000ns 0.800ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { CLK SW_Count_Coder:Coder|DIV_F2M:DIV|F2M SW_Count_Coder:Coder|Form_buffer:Form_buffer|buffer_temp_1[1] } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "5.500 ns" { CLK {} CLK~out {} SW_Count_Coder:Coder|DIV_F2M:DIV|F2M {} SW_Count_Coder:Coder|Form_buffer:Form_buffer|buffer_temp_1[1] {} } { 0.000ns 0.000ns 0.400ns 2.600ns } { 0.000ns 2.000ns 0.500ns 0.000ns } "" } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { ERROR_BUFFER[1] SW_Count_Coder:Coder|Form_buffer:Form_buffer|buffer_temp_1[1] } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.900 ns" { ERROR_BUFFER[1] {} ERROR_BUFFER[1]~out {} SW_Count_Coder:Coder|Form_buffer:Form_buffer|buffer_temp_1[1] {} } { 0.000ns 0.000ns 0.100ns } { 0.000ns 2.000ns 0.800ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "185 " "Info: Peak virtual memory: 185 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 09 11:04:50 2018 " "Info: Processing ended: Tue Jan 09 11:04:50 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
