yaml_version: 6

project:
  title: "Sensor Hub (UART stream demo)"
  author: "Tran Tan Tai"
  description: "1x2 tile: fake 8-bit samples -> UART TX @115200"
  language: "verilog"
  top_module: "tt_um_sensor_hub_top"
  tiles: "1x2"
  clock_hz: 50000000
  source_files:
    - "src/tt_um_sensor_hub_top.v"
    - "src/uart_tx.v"
    - "src/adc8_fake.v"

pinout:
  ui[0]: ""; ui[1]: ""; ui[2]: ""; ui[3]: ""
  ui[4]: ""; ui[5]: ""; ui[6]: ""; ui[7]: ""
  uo[0]: "UART_TX"; uo[1]: ""; uo[2]: ""; uo[3]: ""
  uo[4]: ""; uo[5]: ""; uo[6]: ""; uo[7]: ""
  uio[0]: ""; uio[1]: ""; uio[2]: ""; uio[3]: ""
  uio[4]: ""; uio[5]: ""; uio[6]: ""; uio[7]: ""
