Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Sep 26 19:52:54 2023
| Host         : LAPTOP-9G4PBER8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     18          
LUTAR-1    Warning           LUT drives async reset alert    3           
TIMING-18  Warning           Missing input or output delay   26          
TIMING-20  Warning           Non-clocked latch               8           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (40)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (58)
5. checking no_input_delay (4)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (1)

1. checking no_clock (40)
-------------------------
 There are 18 register/latch pins with no clock driven by root clock pin: BLINKER/rCount_reg[23]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: CONTROL/FSM_sequential_rState_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: CONTROL/FSM_sequential_rState_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: CONTROL/FSM_sequential_rState_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DBC_OFF/out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DBC_PEDESTRIAN/out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (58)
-------------------------------------------------
 There are 58 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (1)
----------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.049        0.000                      0                  254        0.107        0.000                      0                  254        4.500        0.000                       0                   128  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.049        0.000                      0                  254        0.107        0.000                      0                  254        4.500        0.000                       0                   128  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.049ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.049ns  (required time - arrival time)
  Source:                 SOUND/rCount_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SOUND/rCount_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.465ns  (logic 0.952ns (21.321%)  route 3.513ns (78.679%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 14.867 - 10.000 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.611     5.162    SOUND/CLK
    SLICE_X0Y79          FDRE                                         r  SOUND/rCount_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.456     5.618 r  SOUND/rCount_reg[11]/Q
                         net (fo=2, routed)           1.138     6.757    SOUND/rCount_reg[11]
    SLICE_X1Y79          LUT4 (Prop_lut4_I1_O)        0.124     6.881 f  SOUND/rCount[0]_i_7/O
                         net (fo=1, routed)           0.151     7.032    SOUND/rCount[0]_i_7_n_0
    SLICE_X1Y79          LUT6 (Prop_lut6_I4_O)        0.124     7.156 f  SOUND/rCount[0]_i_6/O
                         net (fo=1, routed)           0.433     7.589    SOUND/rCount[0]_i_6_n_0
    SLICE_X1Y79          LUT6 (Prop_lut6_I5_O)        0.124     7.713 r  SOUND/rCount[0]_i_3/O
                         net (fo=2, routed)           0.562     8.275    SOUND/rCount[0]_i_3_n_0
    SLICE_X1Y75          LUT3 (Prop_lut3_I0_O)        0.124     8.399 r  SOUND/rCount[0]_i_1/O
                         net (fo=20, routed)          1.229     9.628    SOUND/rCount[0]_i_1_n_0
    SLICE_X0Y81          FDRE                                         r  SOUND/rCount_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sysClk (IN)
                         net (fo=0)                   0.000    10.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.496    14.867    SOUND/CLK
    SLICE_X0Y81          FDRE                                         r  SOUND/rCount_reg[16]/C
                         clock pessimism              0.273    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X0Y81          FDRE (Setup_fdre_C_R)       -0.429    14.676    SOUND/rCount_reg[16]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -9.628    
  -------------------------------------------------------------------
                         slack                                  5.049    

Slack (MET) :             5.049ns  (required time - arrival time)
  Source:                 SOUND/rCount_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SOUND/rCount_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.465ns  (logic 0.952ns (21.321%)  route 3.513ns (78.679%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 14.867 - 10.000 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.611     5.162    SOUND/CLK
    SLICE_X0Y79          FDRE                                         r  SOUND/rCount_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.456     5.618 r  SOUND/rCount_reg[11]/Q
                         net (fo=2, routed)           1.138     6.757    SOUND/rCount_reg[11]
    SLICE_X1Y79          LUT4 (Prop_lut4_I1_O)        0.124     6.881 f  SOUND/rCount[0]_i_7/O
                         net (fo=1, routed)           0.151     7.032    SOUND/rCount[0]_i_7_n_0
    SLICE_X1Y79          LUT6 (Prop_lut6_I4_O)        0.124     7.156 f  SOUND/rCount[0]_i_6/O
                         net (fo=1, routed)           0.433     7.589    SOUND/rCount[0]_i_6_n_0
    SLICE_X1Y79          LUT6 (Prop_lut6_I5_O)        0.124     7.713 r  SOUND/rCount[0]_i_3/O
                         net (fo=2, routed)           0.562     8.275    SOUND/rCount[0]_i_3_n_0
    SLICE_X1Y75          LUT3 (Prop_lut3_I0_O)        0.124     8.399 r  SOUND/rCount[0]_i_1/O
                         net (fo=20, routed)          1.229     9.628    SOUND/rCount[0]_i_1_n_0
    SLICE_X0Y81          FDRE                                         r  SOUND/rCount_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sysClk (IN)
                         net (fo=0)                   0.000    10.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.496    14.867    SOUND/CLK
    SLICE_X0Y81          FDRE                                         r  SOUND/rCount_reg[17]/C
                         clock pessimism              0.273    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X0Y81          FDRE (Setup_fdre_C_R)       -0.429    14.676    SOUND/rCount_reg[17]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -9.628    
  -------------------------------------------------------------------
                         slack                                  5.049    

Slack (MET) :             5.049ns  (required time - arrival time)
  Source:                 SOUND/rCount_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SOUND/rCount_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.465ns  (logic 0.952ns (21.321%)  route 3.513ns (78.679%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 14.867 - 10.000 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.611     5.162    SOUND/CLK
    SLICE_X0Y79          FDRE                                         r  SOUND/rCount_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.456     5.618 r  SOUND/rCount_reg[11]/Q
                         net (fo=2, routed)           1.138     6.757    SOUND/rCount_reg[11]
    SLICE_X1Y79          LUT4 (Prop_lut4_I1_O)        0.124     6.881 f  SOUND/rCount[0]_i_7/O
                         net (fo=1, routed)           0.151     7.032    SOUND/rCount[0]_i_7_n_0
    SLICE_X1Y79          LUT6 (Prop_lut6_I4_O)        0.124     7.156 f  SOUND/rCount[0]_i_6/O
                         net (fo=1, routed)           0.433     7.589    SOUND/rCount[0]_i_6_n_0
    SLICE_X1Y79          LUT6 (Prop_lut6_I5_O)        0.124     7.713 r  SOUND/rCount[0]_i_3/O
                         net (fo=2, routed)           0.562     8.275    SOUND/rCount[0]_i_3_n_0
    SLICE_X1Y75          LUT3 (Prop_lut3_I0_O)        0.124     8.399 r  SOUND/rCount[0]_i_1/O
                         net (fo=20, routed)          1.229     9.628    SOUND/rCount[0]_i_1_n_0
    SLICE_X0Y81          FDRE                                         r  SOUND/rCount_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sysClk (IN)
                         net (fo=0)                   0.000    10.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.496    14.867    SOUND/CLK
    SLICE_X0Y81          FDRE                                         r  SOUND/rCount_reg[18]/C
                         clock pessimism              0.273    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X0Y81          FDRE (Setup_fdre_C_R)       -0.429    14.676    SOUND/rCount_reg[18]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -9.628    
  -------------------------------------------------------------------
                         slack                                  5.049    

Slack (MET) :             5.049ns  (required time - arrival time)
  Source:                 SOUND/rCount_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SOUND/rCount_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.465ns  (logic 0.952ns (21.321%)  route 3.513ns (78.679%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 14.867 - 10.000 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.611     5.162    SOUND/CLK
    SLICE_X0Y79          FDRE                                         r  SOUND/rCount_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.456     5.618 r  SOUND/rCount_reg[11]/Q
                         net (fo=2, routed)           1.138     6.757    SOUND/rCount_reg[11]
    SLICE_X1Y79          LUT4 (Prop_lut4_I1_O)        0.124     6.881 f  SOUND/rCount[0]_i_7/O
                         net (fo=1, routed)           0.151     7.032    SOUND/rCount[0]_i_7_n_0
    SLICE_X1Y79          LUT6 (Prop_lut6_I4_O)        0.124     7.156 f  SOUND/rCount[0]_i_6/O
                         net (fo=1, routed)           0.433     7.589    SOUND/rCount[0]_i_6_n_0
    SLICE_X1Y79          LUT6 (Prop_lut6_I5_O)        0.124     7.713 r  SOUND/rCount[0]_i_3/O
                         net (fo=2, routed)           0.562     8.275    SOUND/rCount[0]_i_3_n_0
    SLICE_X1Y75          LUT3 (Prop_lut3_I0_O)        0.124     8.399 r  SOUND/rCount[0]_i_1/O
                         net (fo=20, routed)          1.229     9.628    SOUND/rCount[0]_i_1_n_0
    SLICE_X0Y81          FDRE                                         r  SOUND/rCount_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sysClk (IN)
                         net (fo=0)                   0.000    10.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.496    14.867    SOUND/CLK
    SLICE_X0Y81          FDRE                                         r  SOUND/rCount_reg[19]/C
                         clock pessimism              0.273    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X0Y81          FDRE (Setup_fdre_C_R)       -0.429    14.676    SOUND/rCount_reg[19]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -9.628    
  -------------------------------------------------------------------
                         slack                                  5.049    

Slack (MET) :             5.189ns  (required time - arrival time)
  Source:                 SOUND/rCount_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SOUND/rCount_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 0.952ns (22.020%)  route 3.371ns (77.980%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 14.866 - 10.000 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.611     5.162    SOUND/CLK
    SLICE_X0Y79          FDRE                                         r  SOUND/rCount_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.456     5.618 r  SOUND/rCount_reg[11]/Q
                         net (fo=2, routed)           1.138     6.757    SOUND/rCount_reg[11]
    SLICE_X1Y79          LUT4 (Prop_lut4_I1_O)        0.124     6.881 f  SOUND/rCount[0]_i_7/O
                         net (fo=1, routed)           0.151     7.032    SOUND/rCount[0]_i_7_n_0
    SLICE_X1Y79          LUT6 (Prop_lut6_I4_O)        0.124     7.156 f  SOUND/rCount[0]_i_6/O
                         net (fo=1, routed)           0.433     7.589    SOUND/rCount[0]_i_6_n_0
    SLICE_X1Y79          LUT6 (Prop_lut6_I5_O)        0.124     7.713 r  SOUND/rCount[0]_i_3/O
                         net (fo=2, routed)           0.562     8.275    SOUND/rCount[0]_i_3_n_0
    SLICE_X1Y75          LUT3 (Prop_lut3_I0_O)        0.124     8.399 r  SOUND/rCount[0]_i_1/O
                         net (fo=20, routed)          1.087     9.486    SOUND/rCount[0]_i_1_n_0
    SLICE_X0Y80          FDRE                                         r  SOUND/rCount_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sysClk (IN)
                         net (fo=0)                   0.000    10.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.495    14.866    SOUND/CLK
    SLICE_X0Y80          FDRE                                         r  SOUND/rCount_reg[12]/C
                         clock pessimism              0.273    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X0Y80          FDRE (Setup_fdre_C_R)       -0.429    14.675    SOUND/rCount_reg[12]
  -------------------------------------------------------------------
                         required time                         14.675    
                         arrival time                          -9.486    
  -------------------------------------------------------------------
                         slack                                  5.189    

Slack (MET) :             5.189ns  (required time - arrival time)
  Source:                 SOUND/rCount_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SOUND/rCount_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 0.952ns (22.020%)  route 3.371ns (77.980%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 14.866 - 10.000 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.611     5.162    SOUND/CLK
    SLICE_X0Y79          FDRE                                         r  SOUND/rCount_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.456     5.618 r  SOUND/rCount_reg[11]/Q
                         net (fo=2, routed)           1.138     6.757    SOUND/rCount_reg[11]
    SLICE_X1Y79          LUT4 (Prop_lut4_I1_O)        0.124     6.881 f  SOUND/rCount[0]_i_7/O
                         net (fo=1, routed)           0.151     7.032    SOUND/rCount[0]_i_7_n_0
    SLICE_X1Y79          LUT6 (Prop_lut6_I4_O)        0.124     7.156 f  SOUND/rCount[0]_i_6/O
                         net (fo=1, routed)           0.433     7.589    SOUND/rCount[0]_i_6_n_0
    SLICE_X1Y79          LUT6 (Prop_lut6_I5_O)        0.124     7.713 r  SOUND/rCount[0]_i_3/O
                         net (fo=2, routed)           0.562     8.275    SOUND/rCount[0]_i_3_n_0
    SLICE_X1Y75          LUT3 (Prop_lut3_I0_O)        0.124     8.399 r  SOUND/rCount[0]_i_1/O
                         net (fo=20, routed)          1.087     9.486    SOUND/rCount[0]_i_1_n_0
    SLICE_X0Y80          FDRE                                         r  SOUND/rCount_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sysClk (IN)
                         net (fo=0)                   0.000    10.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.495    14.866    SOUND/CLK
    SLICE_X0Y80          FDRE                                         r  SOUND/rCount_reg[13]/C
                         clock pessimism              0.273    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X0Y80          FDRE (Setup_fdre_C_R)       -0.429    14.675    SOUND/rCount_reg[13]
  -------------------------------------------------------------------
                         required time                         14.675    
                         arrival time                          -9.486    
  -------------------------------------------------------------------
                         slack                                  5.189    

Slack (MET) :             5.189ns  (required time - arrival time)
  Source:                 SOUND/rCount_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SOUND/rCount_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 0.952ns (22.020%)  route 3.371ns (77.980%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 14.866 - 10.000 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.611     5.162    SOUND/CLK
    SLICE_X0Y79          FDRE                                         r  SOUND/rCount_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.456     5.618 r  SOUND/rCount_reg[11]/Q
                         net (fo=2, routed)           1.138     6.757    SOUND/rCount_reg[11]
    SLICE_X1Y79          LUT4 (Prop_lut4_I1_O)        0.124     6.881 f  SOUND/rCount[0]_i_7/O
                         net (fo=1, routed)           0.151     7.032    SOUND/rCount[0]_i_7_n_0
    SLICE_X1Y79          LUT6 (Prop_lut6_I4_O)        0.124     7.156 f  SOUND/rCount[0]_i_6/O
                         net (fo=1, routed)           0.433     7.589    SOUND/rCount[0]_i_6_n_0
    SLICE_X1Y79          LUT6 (Prop_lut6_I5_O)        0.124     7.713 r  SOUND/rCount[0]_i_3/O
                         net (fo=2, routed)           0.562     8.275    SOUND/rCount[0]_i_3_n_0
    SLICE_X1Y75          LUT3 (Prop_lut3_I0_O)        0.124     8.399 r  SOUND/rCount[0]_i_1/O
                         net (fo=20, routed)          1.087     9.486    SOUND/rCount[0]_i_1_n_0
    SLICE_X0Y80          FDRE                                         r  SOUND/rCount_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sysClk (IN)
                         net (fo=0)                   0.000    10.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.495    14.866    SOUND/CLK
    SLICE_X0Y80          FDRE                                         r  SOUND/rCount_reg[14]/C
                         clock pessimism              0.273    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X0Y80          FDRE (Setup_fdre_C_R)       -0.429    14.675    SOUND/rCount_reg[14]
  -------------------------------------------------------------------
                         required time                         14.675    
                         arrival time                          -9.486    
  -------------------------------------------------------------------
                         slack                                  5.189    

Slack (MET) :             5.189ns  (required time - arrival time)
  Source:                 SOUND/rCount_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SOUND/rCount_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 0.952ns (22.020%)  route 3.371ns (77.980%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 14.866 - 10.000 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.611     5.162    SOUND/CLK
    SLICE_X0Y79          FDRE                                         r  SOUND/rCount_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.456     5.618 r  SOUND/rCount_reg[11]/Q
                         net (fo=2, routed)           1.138     6.757    SOUND/rCount_reg[11]
    SLICE_X1Y79          LUT4 (Prop_lut4_I1_O)        0.124     6.881 f  SOUND/rCount[0]_i_7/O
                         net (fo=1, routed)           0.151     7.032    SOUND/rCount[0]_i_7_n_0
    SLICE_X1Y79          LUT6 (Prop_lut6_I4_O)        0.124     7.156 f  SOUND/rCount[0]_i_6/O
                         net (fo=1, routed)           0.433     7.589    SOUND/rCount[0]_i_6_n_0
    SLICE_X1Y79          LUT6 (Prop_lut6_I5_O)        0.124     7.713 r  SOUND/rCount[0]_i_3/O
                         net (fo=2, routed)           0.562     8.275    SOUND/rCount[0]_i_3_n_0
    SLICE_X1Y75          LUT3 (Prop_lut3_I0_O)        0.124     8.399 r  SOUND/rCount[0]_i_1/O
                         net (fo=20, routed)          1.087     9.486    SOUND/rCount[0]_i_1_n_0
    SLICE_X0Y80          FDRE                                         r  SOUND/rCount_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sysClk (IN)
                         net (fo=0)                   0.000    10.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.495    14.866    SOUND/CLK
    SLICE_X0Y80          FDRE                                         r  SOUND/rCount_reg[15]/C
                         clock pessimism              0.273    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X0Y80          FDRE (Setup_fdre_C_R)       -0.429    14.675    SOUND/rCount_reg[15]
  -------------------------------------------------------------------
                         required time                         14.675    
                         arrival time                          -9.486    
  -------------------------------------------------------------------
                         slack                                  5.189    

Slack (MET) :             5.364ns  (required time - arrival time)
  Source:                 SOUND/rCount_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SOUND/rCount_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.172ns  (logic 0.952ns (22.821%)  route 3.220ns (77.179%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 14.866 - 10.000 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.611     5.162    SOUND/CLK
    SLICE_X0Y79          FDRE                                         r  SOUND/rCount_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.456     5.618 r  SOUND/rCount_reg[11]/Q
                         net (fo=2, routed)           1.138     6.757    SOUND/rCount_reg[11]
    SLICE_X1Y79          LUT4 (Prop_lut4_I1_O)        0.124     6.881 f  SOUND/rCount[0]_i_7/O
                         net (fo=1, routed)           0.151     7.032    SOUND/rCount[0]_i_7_n_0
    SLICE_X1Y79          LUT6 (Prop_lut6_I4_O)        0.124     7.156 f  SOUND/rCount[0]_i_6/O
                         net (fo=1, routed)           0.433     7.589    SOUND/rCount[0]_i_6_n_0
    SLICE_X1Y79          LUT6 (Prop_lut6_I5_O)        0.124     7.713 r  SOUND/rCount[0]_i_3/O
                         net (fo=2, routed)           0.562     8.275    SOUND/rCount[0]_i_3_n_0
    SLICE_X1Y75          LUT3 (Prop_lut3_I0_O)        0.124     8.399 r  SOUND/rCount[0]_i_1/O
                         net (fo=20, routed)          0.935     9.334    SOUND/rCount[0]_i_1_n_0
    SLICE_X0Y79          FDRE                                         r  SOUND/rCount_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sysClk (IN)
                         net (fo=0)                   0.000    10.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.495    14.866    SOUND/CLK
    SLICE_X0Y79          FDRE                                         r  SOUND/rCount_reg[10]/C
                         clock pessimism              0.296    15.162    
                         clock uncertainty           -0.035    15.127    
    SLICE_X0Y79          FDRE (Setup_fdre_C_R)       -0.429    14.698    SOUND/rCount_reg[10]
  -------------------------------------------------------------------
                         required time                         14.698    
                         arrival time                          -9.334    
  -------------------------------------------------------------------
                         slack                                  5.364    

Slack (MET) :             5.364ns  (required time - arrival time)
  Source:                 SOUND/rCount_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SOUND/rCount_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.172ns  (logic 0.952ns (22.821%)  route 3.220ns (77.179%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 14.866 - 10.000 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.611     5.162    SOUND/CLK
    SLICE_X0Y79          FDRE                                         r  SOUND/rCount_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.456     5.618 r  SOUND/rCount_reg[11]/Q
                         net (fo=2, routed)           1.138     6.757    SOUND/rCount_reg[11]
    SLICE_X1Y79          LUT4 (Prop_lut4_I1_O)        0.124     6.881 f  SOUND/rCount[0]_i_7/O
                         net (fo=1, routed)           0.151     7.032    SOUND/rCount[0]_i_7_n_0
    SLICE_X1Y79          LUT6 (Prop_lut6_I4_O)        0.124     7.156 f  SOUND/rCount[0]_i_6/O
                         net (fo=1, routed)           0.433     7.589    SOUND/rCount[0]_i_6_n_0
    SLICE_X1Y79          LUT6 (Prop_lut6_I5_O)        0.124     7.713 r  SOUND/rCount[0]_i_3/O
                         net (fo=2, routed)           0.562     8.275    SOUND/rCount[0]_i_3_n_0
    SLICE_X1Y75          LUT3 (Prop_lut3_I0_O)        0.124     8.399 r  SOUND/rCount[0]_i_1/O
                         net (fo=20, routed)          0.935     9.334    SOUND/rCount[0]_i_1_n_0
    SLICE_X0Y79          FDRE                                         r  SOUND/rCount_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sysClk (IN)
                         net (fo=0)                   0.000    10.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.495    14.866    SOUND/CLK
    SLICE_X0Y79          FDRE                                         r  SOUND/rCount_reg[11]/C
                         clock pessimism              0.296    15.162    
                         clock uncertainty           -0.035    15.127    
    SLICE_X0Y79          FDRE (Setup_fdre_C_R)       -0.429    14.698    SOUND/rCount_reg[11]
  -------------------------------------------------------------------
                         required time                         14.698    
                         arrival time                          -9.334    
  -------------------------------------------------------------------
                         slack                                  5.364    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 BLINKER/rCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLINKER/rCount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.355ns (74.400%)  route 0.122ns (25.600%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.598     1.511    BLINKER/CLK
    SLICE_X0Y49          FDRE                                         r  BLINKER/rCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  BLINKER/rCount_reg[2]/Q
                         net (fo=1, routed)           0.121     1.774    BLINKER/rCount_reg_n_0_[2]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.934 r  BLINKER/rCount_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.935    BLINKER/rCount_reg[0]_i_1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.989 r  BLINKER/rCount_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.989    BLINKER/rCount_reg[4]_i_1_n_7
    SLICE_X0Y50          FDRE                                         r  BLINKER/rCount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.863     2.021    BLINKER/CLK
    SLICE_X0Y50          FDRE                                         r  BLINKER/rCount_reg[4]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.105     1.881    BLINKER/rCount_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 DBC_OFF/rCount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DBC_OFF/rCount_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.355ns (74.400%)  route 0.122ns (25.600%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.596     1.509    DBC_OFF/CLK
    SLICE_X4Y49          FDRE                                         r  DBC_OFF/rCount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  DBC_OFF/rCount_reg[10]/Q
                         net (fo=1, routed)           0.121     1.772    DBC_OFF/rCount_reg_n_0_[10]
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.932 r  DBC_OFF/rCount_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.933    DBC_OFF/rCount_reg[8]_i_1__2_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.987 r  DBC_OFF/rCount_reg[12]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     1.987    DBC_OFF/rCount_reg[12]_i_1__2_n_7
    SLICE_X4Y50          FDRE                                         r  DBC_OFF/rCount_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.861     2.019    DBC_OFF/CLK
    SLICE_X4Y50          FDRE                                         r  DBC_OFF/rCount_reg[12]/C
                         clock pessimism             -0.245     1.774    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.105     1.879    DBC_OFF/rCount_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 BLINKER/rCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLINKER/rCount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.366ns (74.977%)  route 0.122ns (25.023%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.598     1.511    BLINKER/CLK
    SLICE_X0Y49          FDRE                                         r  BLINKER/rCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  BLINKER/rCount_reg[2]/Q
                         net (fo=1, routed)           0.121     1.774    BLINKER/rCount_reg_n_0_[2]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.934 r  BLINKER/rCount_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.935    BLINKER/rCount_reg[0]_i_1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.000 r  BLINKER/rCount_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.000    BLINKER/rCount_reg[4]_i_1_n_5
    SLICE_X0Y50          FDRE                                         r  BLINKER/rCount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.863     2.021    BLINKER/CLK
    SLICE_X0Y50          FDRE                                         r  BLINKER/rCount_reg[6]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.105     1.881    BLINKER/rCount_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 DBC_OFF/rCount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DBC_OFF/rCount_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.366ns (74.977%)  route 0.122ns (25.023%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.596     1.509    DBC_OFF/CLK
    SLICE_X4Y49          FDRE                                         r  DBC_OFF/rCount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  DBC_OFF/rCount_reg[10]/Q
                         net (fo=1, routed)           0.121     1.772    DBC_OFF/rCount_reg_n_0_[10]
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.932 r  DBC_OFF/rCount_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.933    DBC_OFF/rCount_reg[8]_i_1__2_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.998 r  DBC_OFF/rCount_reg[12]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     1.998    DBC_OFF/rCount_reg[12]_i_1__2_n_5
    SLICE_X4Y50          FDRE                                         r  DBC_OFF/rCount_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.861     2.019    DBC_OFF/CLK
    SLICE_X4Y50          FDRE                                         r  DBC_OFF/rCount_reg[14]/C
                         clock pessimism             -0.245     1.774    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.105     1.879    DBC_OFF/rCount_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 BLINKER/rCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLINKER/rCount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.196%)  route 0.122ns (23.804%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.598     1.511    BLINKER/CLK
    SLICE_X0Y49          FDRE                                         r  BLINKER/rCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  BLINKER/rCount_reg[2]/Q
                         net (fo=1, routed)           0.121     1.774    BLINKER/rCount_reg_n_0_[2]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.934 r  BLINKER/rCount_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.935    BLINKER/rCount_reg[0]_i_1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.025 r  BLINKER/rCount_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.025    BLINKER/rCount_reg[4]_i_1_n_6
    SLICE_X0Y50          FDRE                                         r  BLINKER/rCount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.863     2.021    BLINKER/CLK
    SLICE_X0Y50          FDRE                                         r  BLINKER/rCount_reg[5]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.105     1.881    BLINKER/rCount_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 BLINKER/rCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLINKER/rCount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.196%)  route 0.122ns (23.804%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.598     1.511    BLINKER/CLK
    SLICE_X0Y49          FDRE                                         r  BLINKER/rCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  BLINKER/rCount_reg[2]/Q
                         net (fo=1, routed)           0.121     1.774    BLINKER/rCount_reg_n_0_[2]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.934 r  BLINKER/rCount_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.935    BLINKER/rCount_reg[0]_i_1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.025 r  BLINKER/rCount_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.025    BLINKER/rCount_reg[4]_i_1_n_4
    SLICE_X0Y50          FDRE                                         r  BLINKER/rCount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.863     2.021    BLINKER/CLK
    SLICE_X0Y50          FDRE                                         r  BLINKER/rCount_reg[7]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.105     1.881    BLINKER/rCount_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 DBC_OFF/rCount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DBC_OFF/rCount_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.196%)  route 0.122ns (23.804%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.596     1.509    DBC_OFF/CLK
    SLICE_X4Y49          FDRE                                         r  DBC_OFF/rCount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  DBC_OFF/rCount_reg[10]/Q
                         net (fo=1, routed)           0.121     1.772    DBC_OFF/rCount_reg_n_0_[10]
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.932 r  DBC_OFF/rCount_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.933    DBC_OFF/rCount_reg[8]_i_1__2_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.023 r  DBC_OFF/rCount_reg[12]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     2.023    DBC_OFF/rCount_reg[12]_i_1__2_n_6
    SLICE_X4Y50          FDRE                                         r  DBC_OFF/rCount_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.861     2.019    DBC_OFF/CLK
    SLICE_X4Y50          FDRE                                         r  DBC_OFF/rCount_reg[13]/C
                         clock pessimism             -0.245     1.774    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.105     1.879    DBC_OFF/rCount_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 DBC_OFF/rCount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DBC_OFF/rCount_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.196%)  route 0.122ns (23.804%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.596     1.509    DBC_OFF/CLK
    SLICE_X4Y49          FDRE                                         r  DBC_OFF/rCount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  DBC_OFF/rCount_reg[10]/Q
                         net (fo=1, routed)           0.121     1.772    DBC_OFF/rCount_reg_n_0_[10]
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.932 r  DBC_OFF/rCount_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.933    DBC_OFF/rCount_reg[8]_i_1__2_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.023 r  DBC_OFF/rCount_reg[12]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     2.023    DBC_OFF/rCount_reg[12]_i_1__2_n_4
    SLICE_X4Y50          FDRE                                         r  DBC_OFF/rCount_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.861     2.019    DBC_OFF/CLK
    SLICE_X4Y50          FDRE                                         r  DBC_OFF/rCount_reg[15]/C
                         clock pessimism             -0.245     1.774    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.105     1.879    DBC_OFF/rCount_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 BLINKER/rCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLINKER/rCount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.394ns (76.334%)  route 0.122ns (23.666%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.598     1.511    BLINKER/CLK
    SLICE_X0Y49          FDRE                                         r  BLINKER/rCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  BLINKER/rCount_reg[2]/Q
                         net (fo=1, routed)           0.121     1.774    BLINKER/rCount_reg_n_0_[2]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.934 r  BLINKER/rCount_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.935    BLINKER/rCount_reg[0]_i_1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.974 r  BLINKER/rCount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.974    BLINKER/rCount_reg[4]_i_1_n_0
    SLICE_X0Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.028 r  BLINKER/rCount_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.028    BLINKER/rCount_reg[8]_i_1_n_7
    SLICE_X0Y51          FDRE                                         r  BLINKER/rCount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.863     2.021    BLINKER/CLK
    SLICE_X0Y51          FDRE                                         r  BLINKER/rCount_reg[8]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X0Y51          FDRE (Hold_fdre_C_D)         0.105     1.881    BLINKER/rCount_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 DBC_OFF/rCount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DBC_OFF/rCount_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.394ns (76.334%)  route 0.122ns (23.666%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.596     1.509    DBC_OFF/CLK
    SLICE_X4Y49          FDRE                                         r  DBC_OFF/rCount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  DBC_OFF/rCount_reg[10]/Q
                         net (fo=1, routed)           0.121     1.772    DBC_OFF/rCount_reg_n_0_[10]
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.932 r  DBC_OFF/rCount_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.933    DBC_OFF/rCount_reg[8]_i_1__2_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.972 r  DBC_OFF/rCount_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     1.972    DBC_OFF/rCount_reg[12]_i_1__2_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.026 r  DBC_OFF/rCount_reg[16]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     2.026    DBC_OFF/rCount_reg[16]_i_1__2_n_7
    SLICE_X4Y51          FDRE                                         r  DBC_OFF/rCount_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.861     2.019    DBC_OFF/CLK
    SLICE_X4Y51          FDRE                                         r  DBC_OFF/rCount_reg[16]/C
                         clock pessimism             -0.245     1.774    
    SLICE_X4Y51          FDRE (Hold_fdre_C_D)         0.105     1.879    DBC_OFF/rCount_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.146    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysClk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  sysClk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y49     BLINKER/rCount_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y51     BLINKER/rCount_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y51     BLINKER/rCount_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y52     BLINKER/rCount_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y52     BLINKER/rCount_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y52     BLINKER/rCount_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y52     BLINKER/rCount_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y53     BLINKER/rCount_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y53     BLINKER/rCount_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y49     BLINKER/rCount_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y49     BLINKER/rCount_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y51     BLINKER/rCount_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y51     BLINKER/rCount_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y51     BLINKER/rCount_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y51     BLINKER/rCount_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y52     BLINKER/rCount_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y52     BLINKER/rCount_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y52     BLINKER/rCount_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y52     BLINKER/rCount_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y49     BLINKER/rCount_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y49     BLINKER/rCount_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y51     BLINKER/rCount_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y51     BLINKER/rCount_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y51     BLINKER/rCount_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y51     BLINKER/rCount_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y52     BLINKER/rCount_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y52     BLINKER/rCount_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y52     BLINKER/rCount_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y52     BLINKER/rCount_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CONTROL/rPedestrian_reg/G
                            (positive level-sensitive latch)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.111ns  (logic 4.098ns (57.639%)  route 3.012ns (42.361%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          LDCE                         0.000     0.000 r  CONTROL/rPedestrian_reg/G
    SLICE_X3Y51          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  CONTROL/rPedestrian_reg/Q
                         net (fo=4, routed)           3.012     3.571    led_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         3.539     7.111 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.111    led[3]
    T10                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sysRstb
                            (input port)
  Destination:            CONTROL/rTimer2_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.065ns  (logic 1.667ns (23.590%)  route 5.398ns (76.410%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  sysRstb (IN)
                         net (fo=0)                   0.000     0.000    sysRstb
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  sysRstb_IBUF_inst/O
                         net (fo=9, routed)           3.773     5.286    BLINKER/sysRstb_IBUF
    SLICE_X2Y53          LUT1 (Prop_lut1_I0_O)        0.153     5.439 f  BLINKER/outLight_reg[2]_i_3/O
                         net (fo=48, routed)          1.626     7.065    CONTROL/rPedestrian1
    SLICE_X4Y56          FDCE                                         f  CONTROL/rTimer2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sysRstb
                            (input port)
  Destination:            CONTROL/rTimer2_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.894ns  (logic 1.667ns (24.174%)  route 5.228ns (75.826%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  sysRstb (IN)
                         net (fo=0)                   0.000     0.000    sysRstb
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  sysRstb_IBUF_inst/O
                         net (fo=9, routed)           3.773     5.286    BLINKER/sysRstb_IBUF
    SLICE_X2Y53          LUT1 (Prop_lut1_I0_O)        0.153     5.439 f  BLINKER/outLight_reg[2]_i_3/O
                         net (fo=48, routed)          1.455     6.894    CONTROL/rPedestrian1
    SLICE_X4Y55          FDCE                                         f  CONTROL/rTimer2_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sysRstb
                            (input port)
  Destination:            CONTROL/rTimer2_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.894ns  (logic 1.667ns (24.174%)  route 5.228ns (75.826%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  sysRstb (IN)
                         net (fo=0)                   0.000     0.000    sysRstb
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  sysRstb_IBUF_inst/O
                         net (fo=9, routed)           3.773     5.286    BLINKER/sysRstb_IBUF
    SLICE_X2Y53          LUT1 (Prop_lut1_I0_O)        0.153     5.439 f  BLINKER/outLight_reg[2]_i_3/O
                         net (fo=48, routed)          1.455     6.894    CONTROL/rPedestrian1
    SLICE_X4Y55          FDCE                                         f  CONTROL/rTimer2_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sysRstb
                            (input port)
  Destination:            CONTROL/rTimer2_reg[8]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.894ns  (logic 1.667ns (24.174%)  route 5.228ns (75.826%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  sysRstb (IN)
                         net (fo=0)                   0.000     0.000    sysRstb
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  sysRstb_IBUF_inst/O
                         net (fo=9, routed)           3.773     5.286    BLINKER/sysRstb_IBUF
    SLICE_X2Y53          LUT1 (Prop_lut1_I0_O)        0.153     5.439 f  BLINKER/outLight_reg[2]_i_3/O
                         net (fo=48, routed)          1.455     6.894    CONTROL/rPedestrian1
    SLICE_X4Y55          FDCE                                         f  CONTROL/rTimer2_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sysRstb
                            (input port)
  Destination:            CONTROL/rTimer2_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.740ns  (logic 1.667ns (24.726%)  route 5.074ns (75.274%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  sysRstb (IN)
                         net (fo=0)                   0.000     0.000    sysRstb
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  sysRstb_IBUF_inst/O
                         net (fo=9, routed)           3.773     5.286    BLINKER/sysRstb_IBUF
    SLICE_X2Y53          LUT1 (Prop_lut1_I0_O)        0.153     5.439 f  BLINKER/outLight_reg[2]_i_3/O
                         net (fo=48, routed)          1.301     6.740    CONTROL/rPedestrian1
    SLICE_X2Y56          FDCE                                         f  CONTROL/rTimer2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sysRstb
                            (input port)
  Destination:            CONTROL/rTimer2_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.740ns  (logic 1.667ns (24.726%)  route 5.074ns (75.274%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  sysRstb (IN)
                         net (fo=0)                   0.000     0.000    sysRstb
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  sysRstb_IBUF_inst/O
                         net (fo=9, routed)           3.773     5.286    BLINKER/sysRstb_IBUF
    SLICE_X2Y53          LUT1 (Prop_lut1_I0_O)        0.153     5.439 f  BLINKER/outLight_reg[2]_i_3/O
                         net (fo=48, routed)          1.301     6.740    CONTROL/rPedestrian1
    SLICE_X2Y56          FDCE                                         f  CONTROL/rTimer2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sysRstb
                            (input port)
  Destination:            CONTROL/rTimer2_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.740ns  (logic 1.667ns (24.726%)  route 5.074ns (75.274%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  sysRstb (IN)
                         net (fo=0)                   0.000     0.000    sysRstb
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  sysRstb_IBUF_inst/O
                         net (fo=9, routed)           3.773     5.286    BLINKER/sysRstb_IBUF
    SLICE_X2Y53          LUT1 (Prop_lut1_I0_O)        0.153     5.439 f  BLINKER/outLight_reg[2]_i_3/O
                         net (fo=48, routed)          1.301     6.740    CONTROL/rPedestrian1
    SLICE_X2Y56          FDCE                                         f  CONTROL/rTimer2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sysRstb
                            (input port)
  Destination:            CONTROL/outLight_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.604ns  (logic 1.667ns (25.237%)  route 4.937ns (74.763%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  sysRstb (IN)
                         net (fo=0)                   0.000     0.000    sysRstb
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  sysRstb_IBUF_inst/O
                         net (fo=9, routed)           3.773     5.286    BLINKER/sysRstb_IBUF
    SLICE_X2Y53          LUT1 (Prop_lut1_I0_O)        0.153     5.439 f  BLINKER/outLight_reg[2]_i_3/O
                         net (fo=48, routed)          1.164     6.604    CONTROL/rPedestrian1
    SLICE_X4Y54          LDCE                                         f  CONTROL/outLight_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sysRstb
                            (input port)
  Destination:            CONTROL/outLight_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.604ns  (logic 1.667ns (25.237%)  route 4.937ns (74.763%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  sysRstb (IN)
                         net (fo=0)                   0.000     0.000    sysRstb
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  sysRstb_IBUF_inst/O
                         net (fo=9, routed)           3.773     5.286    BLINKER/sysRstb_IBUF
    SLICE_X2Y53          LUT1 (Prop_lut1_I0_O)        0.153     5.439 f  BLINKER/outLight_reg[2]_i_3/O
                         net (fo=48, routed)          1.164     6.604    CONTROL/rPedestrian1
    SLICE_X4Y54          LDCE                                         f  CONTROL/outLight_reg[1]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CONTROL/rTimer_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CONTROL/rTimer_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.186ns (64.964%)  route 0.100ns (35.036%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDCE                         0.000     0.000 r  CONTROL/rTimer_reg[5]/C
    SLICE_X3Y49          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CONTROL/rTimer_reg[5]/Q
                         net (fo=7, routed)           0.100     0.241    CONTROL/rTimer_reg[5]
    SLICE_X2Y49          LUT6 (Prop_lut6_I1_O)        0.045     0.286 r  CONTROL/rTimer[7]_i_1/O
                         net (fo=1, routed)           0.000     0.286    CONTROL/p_0_in[7]
    SLICE_X2Y49          FDCE                                         r  CONTROL/rTimer_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONTROL/rTimer2_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CONTROL/rTimer2_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.246ns (70.287%)  route 0.104ns (29.713%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDCE                         0.000     0.000 r  CONTROL/rTimer2_reg[2]/C
    SLICE_X2Y56          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  CONTROL/rTimer2_reg[2]/Q
                         net (fo=8, routed)           0.104     0.252    CONTROL/rTimer2_reg_n_0_[2]
    SLICE_X2Y56          LUT6 (Prop_lut6_I1_O)        0.098     0.350 r  CONTROL/rTimer2[4]_i_1/O
                         net (fo=1, routed)           0.000     0.350    CONTROL/p_1_in[4]
    SLICE_X2Y56          FDCE                                         r  CONTROL/rTimer2_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONTROL/rTimer_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CONTROL/rTimer_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.186ns (52.950%)  route 0.165ns (47.050%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDCE                         0.000     0.000 r  CONTROL/rTimer_reg[5]/C
    SLICE_X3Y49          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CONTROL/rTimer_reg[5]/Q
                         net (fo=7, routed)           0.165     0.306    CONTROL/rTimer_reg[5]
    SLICE_X3Y49          LUT6 (Prop_lut6_I0_O)        0.045     0.351 r  CONTROL/rTimer[5]_i_1/O
                         net (fo=1, routed)           0.000     0.351    CONTROL/p_0_in[5]
    SLICE_X3Y49          FDCE                                         r  CONTROL/rTimer_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONTROL/rTimer_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CONTROL/rTimer_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.186ns (49.971%)  route 0.186ns (50.029%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDCE                         0.000     0.000 r  CONTROL/rTimer_reg[4]/C
    SLICE_X3Y49          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CONTROL/rTimer_reg[4]/Q
                         net (fo=8, routed)           0.186     0.327    CONTROL/rTimer_reg[4]
    SLICE_X3Y49          LUT5 (Prop_lut5_I1_O)        0.045     0.372 r  CONTROL/rTimer[6]_i_1/O
                         net (fo=1, routed)           0.000     0.372    CONTROL/p_0_in[6]
    SLICE_X3Y49          FDCE                                         r  CONTROL/rTimer_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONTROL/rTimer2_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CONTROL/rTimer2_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.186ns (47.081%)  route 0.209ns (52.919%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDCE                         0.000     0.000 r  CONTROL/rTimer2_reg[3]/C
    SLICE_X4Y56          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CONTROL/rTimer2_reg[3]/Q
                         net (fo=7, routed)           0.209     0.350    CONTROL/rTimer2_reg_n_0_[3]
    SLICE_X4Y56          LUT6 (Prop_lut6_I5_O)        0.045     0.395 r  CONTROL/rTimer2[3]_i_1/O
                         net (fo=1, routed)           0.000     0.395    CONTROL/p_1_in[3]
    SLICE_X4Y56          FDCE                                         r  CONTROL/rTimer2_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONTROL/rTimer2_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CONTROL/rTimer2_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.186ns (47.059%)  route 0.209ns (52.941%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDCE                         0.000     0.000 r  CONTROL/rTimer2_reg[6]/C
    SLICE_X4Y55          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CONTROL/rTimer2_reg[6]/Q
                         net (fo=9, routed)           0.209     0.350    CONTROL/rTimer2_reg_n_0_[6]
    SLICE_X4Y55          LUT6 (Prop_lut6_I3_O)        0.045     0.395 r  CONTROL/rTimer2[8]_i_1/O
                         net (fo=1, routed)           0.000     0.395    CONTROL/p_1_in[8]
    SLICE_X4Y55          FDCE                                         r  CONTROL/rTimer2_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONTROL/rTimer2_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CONTROL/rTimer2_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.403ns  (logic 0.183ns (45.390%)  route 0.220ns (54.610%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDCE                         0.000     0.000 r  CONTROL/rTimer2_reg[6]/C
    SLICE_X4Y55          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CONTROL/rTimer2_reg[6]/Q
                         net (fo=9, routed)           0.220     0.361    CONTROL/rTimer2_reg_n_0_[6]
    SLICE_X4Y55          LUT5 (Prop_lut5_I2_O)        0.042     0.403 r  CONTROL/rTimer2[7]_i_1/O
                         net (fo=1, routed)           0.000     0.403    CONTROL/p_1_in[7]
    SLICE_X4Y55          FDCE                                         r  CONTROL/rTimer2_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONTROL/rTimer_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CONTROL/rTimer_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.405ns  (logic 0.207ns (51.061%)  route 0.198ns (48.939%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDCE                         0.000     0.000 r  CONTROL/rTimer_reg[2]/C
    SLICE_X2Y50          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  CONTROL/rTimer_reg[2]/Q
                         net (fo=8, routed)           0.198     0.362    CONTROL/rTimer_reg[2]
    SLICE_X2Y50          LUT4 (Prop_lut4_I2_O)        0.043     0.405 r  CONTROL/rTimer[3]_i_1/O
                         net (fo=1, routed)           0.000     0.405    CONTROL/p_0_in[3]
    SLICE_X2Y50          FDCE                                         r  CONTROL/rTimer_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONTROL/rTimer2_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CONTROL/rTimer2_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.405ns  (logic 0.207ns (51.051%)  route 0.198ns (48.949%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDCE                         0.000     0.000 r  CONTROL/rTimer2_reg[1]/C
    SLICE_X2Y56          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  CONTROL/rTimer2_reg[1]/Q
                         net (fo=9, routed)           0.198     0.362    CONTROL/rTimer2_reg_n_0_[1]
    SLICE_X2Y56          LUT5 (Prop_lut5_I2_O)        0.043     0.405 r  CONTROL/rTimer2[2]_i_1/O
                         net (fo=1, routed)           0.000     0.405    CONTROL/p_1_in[2]
    SLICE_X2Y56          FDCE                                         r  CONTROL/rTimer2_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONTROL/rTimer2_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CONTROL/rTimer2_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.186ns (45.794%)  route 0.220ns (54.206%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDCE                         0.000     0.000 r  CONTROL/rTimer2_reg[6]/C
    SLICE_X4Y55          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CONTROL/rTimer2_reg[6]/Q
                         net (fo=9, routed)           0.220     0.361    CONTROL/rTimer2_reg_n_0_[6]
    SLICE_X4Y55          LUT4 (Prop_lut4_I3_O)        0.045     0.406 r  CONTROL/rTimer2[6]_i_1/O
                         net (fo=1, routed)           0.000     0.406    CONTROL/p_1_in[6]
    SLICE_X4Y55          FDCE                                         r  CONTROL/rTimer2_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LIGHT/rMask_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledRGB[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.685ns  (logic 4.177ns (54.358%)  route 3.508ns (45.642%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.621     5.172    LIGHT/CLK
    SLICE_X6Y54          FDRE                                         r  LIGHT/rMask_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y54          FDRE (Prop_fdre_C_Q)         0.478     5.650 r  LIGHT/rMask_reg[4]/Q
                         net (fo=1, routed)           3.508     9.158    ledRGB_OBUF[4]
    J4                   OBUF (Prop_obuf_I_O)         3.699    12.857 r  ledRGB_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.857    ledRGB[4]
    J4                                                                r  ledRGB[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LIGHT/rMask_reg[2]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledRGB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.665ns  (logic 3.991ns (52.075%)  route 3.673ns (47.925%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.621     5.172    LIGHT/CLK
    SLICE_X7Y54          FDRE                                         r  LIGHT/rMask_reg[2]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y54          FDRE (Prop_fdre_C_Q)         0.456     5.628 r  LIGHT/rMask_reg[2]_lopt_replica_2/Q
                         net (fo=1, routed)           3.673     9.302    lopt_1
    F6                   OBUF (Prop_obuf_I_O)         3.535    12.837 r  ledRGB_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.837    ledRGB[1]
    F6                                                                r  ledRGB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LIGHT/rMask_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledRGB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.561ns  (logic 3.995ns (52.834%)  route 3.566ns (47.166%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.621     5.172    LIGHT/CLK
    SLICE_X7Y54          FDRE                                         r  LIGHT/rMask_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y54          FDRE (Prop_fdre_C_Q)         0.456     5.628 r  LIGHT/rMask_reg[2]/Q
                         net (fo=1, routed)           3.566     9.194    ledRGB_OBUF[0]
    G6                   OBUF (Prop_obuf_I_O)         3.539    12.733 r  ledRGB_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.733    ledRGB[2]
    G6                                                                r  ledRGB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DBC_MODE/out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.550ns  (logic 4.064ns (53.827%)  route 3.486ns (46.173%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.625     5.176    DBC_MODE/CLK
    SLICE_X2Y52          FDRE                                         r  DBC_MODE/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.518     5.694 r  DBC_MODE/out_reg/Q
                         net (fo=3, routed)           3.486     9.180    led_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.546    12.726 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.726    led[2]
    T9                                                                r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LIGHT/rMask_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledRGB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.438ns  (logic 4.001ns (53.788%)  route 3.437ns (46.212%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.621     5.172    LIGHT/CLK
    SLICE_X7Y54          FDRE                                         r  LIGHT/rMask_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y54          FDRE (Prop_fdre_C_Q)         0.456     5.628 r  LIGHT/rMask_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.437     9.066    lopt
    E1                   OBUF (Prop_obuf_I_O)         3.545    12.610 r  ledRGB_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.610    ledRGB[0]
    E1                                                                r  ledRGB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DBC_PEDESTRIAN/out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.409ns  (logic 4.025ns (54.330%)  route 3.384ns (45.670%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.622     5.173    DBC_PEDESTRIAN/CLK
    SLICE_X6Y51          FDRE                                         r  DBC_PEDESTRIAN/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDRE (Prop_fdre_C_Q)         0.518     5.691 r  DBC_PEDESTRIAN/out_reg/Q
                         net (fo=4, routed)           3.384     9.075    led_OBUF[1]
    J5                   OBUF (Prop_obuf_I_O)         3.507    12.583 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.583    led[1]
    J5                                                                r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LIGHT/rMask_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledRGB[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.400ns  (logic 4.036ns (54.539%)  route 3.364ns (45.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.621     5.172    LIGHT/CLK
    SLICE_X6Y54          FDRE                                         r  LIGHT/rMask_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y54          FDRE (Prop_fdre_C_Q)         0.518     5.690 r  LIGHT/rMask_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           3.364     9.055    lopt_3
    J2                   OBUF (Prop_obuf_I_O)         3.518    12.573 r  ledRGB_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.573    ledRGB[7]
    J2                                                                r  ledRGB[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LIGHT/rMask_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledRGB[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.380ns  (logic 4.044ns (54.796%)  route 3.336ns (45.204%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.621     5.172    LIGHT/CLK
    SLICE_X6Y54          FDRE                                         r  LIGHT/rMask_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y54          FDRE (Prop_fdre_C_Q)         0.518     5.690 r  LIGHT/rMask_reg[11]/Q
                         net (fo=1, routed)           3.336     9.026    ledRGB_OBUF[11]
    K1                   OBUF (Prop_obuf_I_O)         3.526    12.552 r  ledRGB_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.552    ledRGB[11]
    K1                                                                r  ledRGB[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LIGHT/rMask_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledRGB[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.248ns  (logic 4.038ns (55.712%)  route 3.210ns (44.288%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.621     5.172    LIGHT/CLK
    SLICE_X6Y54          FDRE                                         r  LIGHT/rMask_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y54          FDRE (Prop_fdre_C_Q)         0.518     5.690 r  LIGHT/rMask_reg[8]/Q
                         net (fo=1, routed)           3.210     8.901    ledRGB_OBUF[7]
    J3                   OBUF (Prop_obuf_I_O)         3.520    12.421 r  ledRGB_OBUF[8]_inst/O
                         net (fo=0)                   0.000    12.421    ledRGB[8]
    J3                                                                r  ledRGB[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BLINKER/rCount_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 3.981ns (57.107%)  route 2.990ns (42.893%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.624     5.175    BLINKER/CLK
    SLICE_X0Y54          FDRE                                         r  BLINKER/rCount_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.456     5.631 r  BLINKER/rCount_reg[23]/Q
                         net (fo=20, routed)          2.990     8.622    led_OBUF[0]
    H5                   OBUF (Prop_obuf_I_O)         3.525    12.147 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.147    led[0]
    H5                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CONTROL/FSM_sequential_rState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONTROL/rTimer2_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.552ns  (logic 0.209ns (37.839%)  route 0.343ns (62.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.589     1.502    CONTROL/CLK
    SLICE_X6Y53          FDCE                                         r  CONTROL/FSM_sequential_rState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDCE (Prop_fdce_C_Q)         0.164     1.666 f  CONTROL/FSM_sequential_rState_reg[0]/Q
                         net (fo=23, routed)          0.343     2.010    CONTROL/rState[0]
    SLICE_X4Y56          LUT6 (Prop_lut6_I0_O)        0.045     2.055 r  CONTROL/rTimer2[3]_i_1/O
                         net (fo=1, routed)           0.000     2.055    CONTROL/p_1_in[3]
    SLICE_X4Y56          FDCE                                         r  CONTROL/rTimer2_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONTROL/FSM_sequential_rState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONTROL/outLight_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.556ns  (logic 0.209ns (37.579%)  route 0.347ns (62.421%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.590     1.503    CONTROL/CLK
    SLICE_X6Y52          FDCE                                         r  CONTROL/FSM_sequential_rState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDCE (Prop_fdce_C_Q)         0.164     1.667 r  CONTROL/FSM_sequential_rState_reg[1]/Q
                         net (fo=15, routed)          0.163     1.830    CONTROL/rState[1]
    SLICE_X4Y52          LUT2 (Prop_lut2_I0_O)        0.045     1.875 r  CONTROL/outLight_reg[0]_i_1/O
                         net (fo=2, routed)           0.184     2.060    CONTROL/rState_reg[0]
    SLICE_X4Y54          LDCE                                         r  CONTROL/outLight_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONTROL/FSM_sequential_rState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONTROL/rTimer2_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.581ns  (logic 0.209ns (35.958%)  route 0.372ns (64.042%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.589     1.502    CONTROL/CLK
    SLICE_X6Y53          FDCE                                         r  CONTROL/FSM_sequential_rState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDCE (Prop_fdce_C_Q)         0.164     1.666 f  CONTROL/FSM_sequential_rState_reg[2]/Q
                         net (fo=22, routed)          0.372     2.039    CONTROL/rState[2]
    SLICE_X4Y55          LUT6 (Prop_lut6_I1_O)        0.045     2.084 r  CONTROL/rTimer2[8]_i_1/O
                         net (fo=1, routed)           0.000     2.084    CONTROL/p_1_in[8]
    SLICE_X4Y55          FDCE                                         r  CONTROL/rTimer2_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONTROL/FSM_sequential_rState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONTROL/Soundctrl_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.583ns  (logic 0.209ns (35.857%)  route 0.374ns (64.143%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.589     1.502    CONTROL/CLK
    SLICE_X6Y53          FDCE                                         r  CONTROL/FSM_sequential_rState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDCE (Prop_fdce_C_Q)         0.164     1.666 r  CONTROL/FSM_sequential_rState_reg[2]/Q
                         net (fo=22, routed)          0.259     1.925    CONTROL/rState[2]
    SLICE_X2Y53          LUT5 (Prop_lut5_I2_O)        0.045     1.970 f  CONTROL/Soundctrl_reg_i_3/O
                         net (fo=1, routed)           0.115     2.085    CONTROL/Soundctrl_reg_i_3_n_0
    SLICE_X2Y54          LDCE                                         f  CONTROL/Soundctrl_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONTROL/FSM_sequential_rState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONTROL/rTimer2_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.589ns  (logic 0.208ns (35.338%)  route 0.381ns (64.662%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.589     1.502    CONTROL/CLK
    SLICE_X6Y53          FDCE                                         r  CONTROL/FSM_sequential_rState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDCE (Prop_fdce_C_Q)         0.164     1.666 f  CONTROL/FSM_sequential_rState_reg[0]/Q
                         net (fo=23, routed)          0.381     2.047    CONTROL/rState[0]
    SLICE_X4Y55          LUT5 (Prop_lut5_I0_O)        0.044     2.091 r  CONTROL/rTimer2[7]_i_1/O
                         net (fo=1, routed)           0.000     2.091    CONTROL/p_1_in[7]
    SLICE_X4Y55          FDCE                                         r  CONTROL/rTimer2_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONTROL/FSM_sequential_rState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONTROL/rTimer2_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.590ns  (logic 0.209ns (35.448%)  route 0.381ns (64.552%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.589     1.502    CONTROL/CLK
    SLICE_X6Y53          FDCE                                         r  CONTROL/FSM_sequential_rState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDCE (Prop_fdce_C_Q)         0.164     1.666 f  CONTROL/FSM_sequential_rState_reg[0]/Q
                         net (fo=23, routed)          0.381     2.047    CONTROL/rState[0]
    SLICE_X4Y55          LUT4 (Prop_lut4_I0_O)        0.045     2.092 r  CONTROL/rTimer2[6]_i_1/O
                         net (fo=1, routed)           0.000     2.092    CONTROL/p_1_in[6]
    SLICE_X4Y55          FDCE                                         r  CONTROL/rTimer2_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONTROL/FSM_sequential_rState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONTROL/FSM_sequential_lStateNext_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.599ns  (logic 0.209ns (34.914%)  route 0.390ns (65.086%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.590     1.503    CONTROL/CLK
    SLICE_X6Y52          FDCE                                         r  CONTROL/FSM_sequential_rState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDCE (Prop_fdce_C_Q)         0.164     1.667 r  CONTROL/FSM_sequential_rState_reg[1]/Q
                         net (fo=15, routed)          0.271     1.939    CONTROL/rState[1]
    SLICE_X2Y52          LUT6 (Prop_lut6_I3_O)        0.045     1.984 r  CONTROL/FSM_sequential_lStateNext_reg[1]_i_1/O
                         net (fo=1, routed)           0.119     2.102    CONTROL/FSM_sequential_lStateNext_reg[1]_i_1_n_0
    SLICE_X4Y52          LDCE                                         r  CONTROL/FSM_sequential_lStateNext_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONTROL/FSM_sequential_rState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONTROL/rTimer2_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.608ns  (logic 0.212ns (34.886%)  route 0.396ns (65.114%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.590     1.503    CONTROL/CLK
    SLICE_X6Y52          FDCE                                         r  CONTROL/FSM_sequential_rState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDCE (Prop_fdce_C_Q)         0.164     1.667 f  CONTROL/FSM_sequential_rState_reg[1]/Q
                         net (fo=15, routed)          0.163     1.830    CONTROL/rState[1]
    SLICE_X4Y52          LUT3 (Prop_lut3_I1_O)        0.048     1.878 r  CONTROL/outLight_reg[2]_i_2/O
                         net (fo=15, routed)          0.233     2.111    CONTROL/outLight_reg[2]_i_2_n_0
    SLICE_X1Y54          FDCE                                         r  CONTROL/rTimer2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONTROL/FSM_sequential_rState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONTROL/rTimer2_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.608ns  (logic 0.212ns (34.886%)  route 0.396ns (65.114%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.590     1.503    CONTROL/CLK
    SLICE_X6Y52          FDCE                                         r  CONTROL/FSM_sequential_rState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDCE (Prop_fdce_C_Q)         0.164     1.667 f  CONTROL/FSM_sequential_rState_reg[1]/Q
                         net (fo=15, routed)          0.163     1.830    CONTROL/rState[1]
    SLICE_X4Y52          LUT3 (Prop_lut3_I1_O)        0.048     1.878 r  CONTROL/outLight_reg[2]_i_2/O
                         net (fo=15, routed)          0.233     2.111    CONTROL/outLight_reg[2]_i_2_n_0
    SLICE_X1Y54          FDCE                                         r  CONTROL/rTimer2_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONTROL/FSM_sequential_rState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONTROL/rTimer2_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.621ns  (logic 0.212ns (34.120%)  route 0.409ns (65.880%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.590     1.503    CONTROL/CLK
    SLICE_X6Y52          FDCE                                         r  CONTROL/FSM_sequential_rState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDCE (Prop_fdce_C_Q)         0.164     1.667 f  CONTROL/FSM_sequential_rState_reg[1]/Q
                         net (fo=15, routed)          0.163     1.830    CONTROL/rState[1]
    SLICE_X4Y52          LUT3 (Prop_lut3_I1_O)        0.048     1.878 r  CONTROL/outLight_reg[2]_i_2/O
                         net (fo=15, routed)          0.246     2.125    CONTROL/outLight_reg[2]_i_2_n_0
    SLICE_X4Y55          FDCE                                         r  CONTROL/rTimer2_reg[6]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           137 Endpoints
Min Delay           137 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sysRstb
                            (input port)
  Destination:            BLINKER/rCount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.730ns  (logic 1.667ns (24.764%)  route 5.063ns (75.236%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.895ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  sysRstb (IN)
                         net (fo=0)                   0.000     0.000    sysRstb
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  sysRstb_IBUF_inst/O
                         net (fo=9, routed)           3.773     5.286    BLINKER/sysRstb_IBUF
    SLICE_X2Y53          LUT1 (Prop_lut1_I0_O)        0.153     5.439 r  BLINKER/outLight_reg[2]_i_3/O
                         net (fo=48, routed)          1.291     6.730    BLINKER/rPedestrian1
    SLICE_X0Y49          FDRE                                         r  BLINKER/rCount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.523     4.895    BLINKER/CLK
    SLICE_X0Y49          FDRE                                         r  BLINKER/rCount_reg[0]/C

Slack:                    inf
  Source:                 sysRstb
                            (input port)
  Destination:            BLINKER/rCount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.730ns  (logic 1.667ns (24.764%)  route 5.063ns (75.236%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.895ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  sysRstb (IN)
                         net (fo=0)                   0.000     0.000    sysRstb
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  sysRstb_IBUF_inst/O
                         net (fo=9, routed)           3.773     5.286    BLINKER/sysRstb_IBUF
    SLICE_X2Y53          LUT1 (Prop_lut1_I0_O)        0.153     5.439 r  BLINKER/outLight_reg[2]_i_3/O
                         net (fo=48, routed)          1.291     6.730    BLINKER/rPedestrian1
    SLICE_X0Y49          FDRE                                         r  BLINKER/rCount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.523     4.895    BLINKER/CLK
    SLICE_X0Y49          FDRE                                         r  BLINKER/rCount_reg[1]/C

Slack:                    inf
  Source:                 sysRstb
                            (input port)
  Destination:            BLINKER/rCount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.730ns  (logic 1.667ns (24.764%)  route 5.063ns (75.236%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.895ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  sysRstb (IN)
                         net (fo=0)                   0.000     0.000    sysRstb
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  sysRstb_IBUF_inst/O
                         net (fo=9, routed)           3.773     5.286    BLINKER/sysRstb_IBUF
    SLICE_X2Y53          LUT1 (Prop_lut1_I0_O)        0.153     5.439 r  BLINKER/outLight_reg[2]_i_3/O
                         net (fo=48, routed)          1.291     6.730    BLINKER/rPedestrian1
    SLICE_X0Y49          FDRE                                         r  BLINKER/rCount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.523     4.895    BLINKER/CLK
    SLICE_X0Y49          FDRE                                         r  BLINKER/rCount_reg[2]/C

Slack:                    inf
  Source:                 sysRstb
                            (input port)
  Destination:            BLINKER/rCount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.730ns  (logic 1.667ns (24.764%)  route 5.063ns (75.236%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.895ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  sysRstb (IN)
                         net (fo=0)                   0.000     0.000    sysRstb
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  sysRstb_IBUF_inst/O
                         net (fo=9, routed)           3.773     5.286    BLINKER/sysRstb_IBUF
    SLICE_X2Y53          LUT1 (Prop_lut1_I0_O)        0.153     5.439 r  BLINKER/outLight_reg[2]_i_3/O
                         net (fo=48, routed)          1.291     6.730    BLINKER/rPedestrian1
    SLICE_X0Y49          FDRE                                         r  BLINKER/rCount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.523     4.895    BLINKER/CLK
    SLICE_X0Y49          FDRE                                         r  BLINKER/rCount_reg[3]/C

Slack:                    inf
  Source:                 sysRstb
                            (input port)
  Destination:            BLINKER/rCount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.725ns  (logic 1.667ns (24.780%)  route 5.059ns (75.220%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.878ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  sysRstb (IN)
                         net (fo=0)                   0.000     0.000    sysRstb
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  sysRstb_IBUF_inst/O
                         net (fo=9, routed)           3.773     5.286    BLINKER/sysRstb_IBUF
    SLICE_X2Y53          LUT1 (Prop_lut1_I0_O)        0.153     5.439 r  BLINKER/outLight_reg[2]_i_3/O
                         net (fo=48, routed)          1.286     6.725    BLINKER/rPedestrian1
    SLICE_X0Y50          FDRE                                         r  BLINKER/rCount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.507     4.878    BLINKER/CLK
    SLICE_X0Y50          FDRE                                         r  BLINKER/rCount_reg[4]/C

Slack:                    inf
  Source:                 sysRstb
                            (input port)
  Destination:            BLINKER/rCount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.725ns  (logic 1.667ns (24.780%)  route 5.059ns (75.220%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.878ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  sysRstb (IN)
                         net (fo=0)                   0.000     0.000    sysRstb
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  sysRstb_IBUF_inst/O
                         net (fo=9, routed)           3.773     5.286    BLINKER/sysRstb_IBUF
    SLICE_X2Y53          LUT1 (Prop_lut1_I0_O)        0.153     5.439 r  BLINKER/outLight_reg[2]_i_3/O
                         net (fo=48, routed)          1.286     6.725    BLINKER/rPedestrian1
    SLICE_X0Y50          FDRE                                         r  BLINKER/rCount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.507     4.878    BLINKER/CLK
    SLICE_X0Y50          FDRE                                         r  BLINKER/rCount_reg[5]/C

Slack:                    inf
  Source:                 sysRstb
                            (input port)
  Destination:            BLINKER/rCount_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.725ns  (logic 1.667ns (24.780%)  route 5.059ns (75.220%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.878ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  sysRstb (IN)
                         net (fo=0)                   0.000     0.000    sysRstb
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  sysRstb_IBUF_inst/O
                         net (fo=9, routed)           3.773     5.286    BLINKER/sysRstb_IBUF
    SLICE_X2Y53          LUT1 (Prop_lut1_I0_O)        0.153     5.439 r  BLINKER/outLight_reg[2]_i_3/O
                         net (fo=48, routed)          1.286     6.725    BLINKER/rPedestrian1
    SLICE_X0Y50          FDRE                                         r  BLINKER/rCount_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.507     4.878    BLINKER/CLK
    SLICE_X0Y50          FDRE                                         r  BLINKER/rCount_reg[6]/C

Slack:                    inf
  Source:                 sysRstb
                            (input port)
  Destination:            BLINKER/rCount_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.725ns  (logic 1.667ns (24.780%)  route 5.059ns (75.220%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.878ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  sysRstb (IN)
                         net (fo=0)                   0.000     0.000    sysRstb
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  sysRstb_IBUF_inst/O
                         net (fo=9, routed)           3.773     5.286    BLINKER/sysRstb_IBUF
    SLICE_X2Y53          LUT1 (Prop_lut1_I0_O)        0.153     5.439 r  BLINKER/outLight_reg[2]_i_3/O
                         net (fo=48, routed)          1.286     6.725    BLINKER/rPedestrian1
    SLICE_X0Y50          FDRE                                         r  BLINKER/rCount_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.507     4.878    BLINKER/CLK
    SLICE_X0Y50          FDRE                                         r  BLINKER/rCount_reg[7]/C

Slack:                    inf
  Source:                 sysRstb
                            (input port)
  Destination:            BLINKER/rCount_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.595ns  (logic 1.667ns (25.270%)  route 4.928ns (74.730%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.878ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  sysRstb (IN)
                         net (fo=0)                   0.000     0.000    sysRstb
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  sysRstb_IBUF_inst/O
                         net (fo=9, routed)           3.773     5.286    BLINKER/sysRstb_IBUF
    SLICE_X2Y53          LUT1 (Prop_lut1_I0_O)        0.153     5.439 r  BLINKER/outLight_reg[2]_i_3/O
                         net (fo=48, routed)          1.156     6.595    BLINKER/rPedestrian1
    SLICE_X0Y51          FDRE                                         r  BLINKER/rCount_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.507     4.878    BLINKER/CLK
    SLICE_X0Y51          FDRE                                         r  BLINKER/rCount_reg[10]/C

Slack:                    inf
  Source:                 sysRstb
                            (input port)
  Destination:            BLINKER/rCount_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.595ns  (logic 1.667ns (25.270%)  route 4.928ns (74.730%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.878ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  sysRstb (IN)
                         net (fo=0)                   0.000     0.000    sysRstb
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  sysRstb_IBUF_inst/O
                         net (fo=9, routed)           3.773     5.286    BLINKER/sysRstb_IBUF
    SLICE_X2Y53          LUT1 (Prop_lut1_I0_O)        0.153     5.439 r  BLINKER/outLight_reg[2]_i_3/O
                         net (fo=48, routed)          1.156     6.595    BLINKER/rPedestrian1
    SLICE_X0Y51          FDRE                                         r  BLINKER/rCount_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.507     4.878    BLINKER/CLK
    SLICE_X0Y51          FDRE                                         r  BLINKER/rCount_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CONTROL/FSM_sequential_lStateNext_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            CONTROL/FSM_sequential_rState_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.375ns  (logic 0.220ns (58.672%)  route 0.155ns (41.328%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          LDCE                         0.000     0.000 r  CONTROL/FSM_sequential_lStateNext_reg[2]/G
    SLICE_X4Y53          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  CONTROL/FSM_sequential_lStateNext_reg[2]/Q
                         net (fo=1, routed)           0.155     0.375    CONTROL/lStateNext__0[2]
    SLICE_X6Y53          FDCE                                         r  CONTROL/FSM_sequential_rState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.860     2.018    CONTROL/CLK
    SLICE_X6Y53          FDCE                                         r  CONTROL/FSM_sequential_rState_reg[2]/C

Slack:                    inf
  Source:                 CONTROL/outLight_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            LIGHT/rMask_reg[8]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.387ns  (logic 0.265ns (68.507%)  route 0.122ns (31.493%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          LDCE                         0.000     0.000 r  CONTROL/outLight_reg[0]/G
    SLICE_X4Y54          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 f  CONTROL/outLight_reg[0]/Q
                         net (fo=5, routed)           0.122     0.342    LIGHT/rMask_reg[2]_0[0]
    SLICE_X6Y54          LUT2 (Prop_lut2_I1_O)        0.045     0.387 r  LIGHT/rMask[8]_i_1/O
                         net (fo=2, routed)           0.000     0.387    LIGHT/rMask[8]_i_1_n_0
    SLICE_X6Y54          FDRE                                         r  LIGHT/rMask_reg[8]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.860     2.018    LIGHT/CLK
    SLICE_X6Y54          FDRE                                         r  LIGHT/rMask_reg[8]_lopt_replica/C

Slack:                    inf
  Source:                 CONTROL/outLight_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            LIGHT/rMask_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.473ns  (logic 0.265ns (56.046%)  route 0.208ns (43.954%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          LDCE                         0.000     0.000 r  CONTROL/outLight_reg[0]/G
    SLICE_X4Y54          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  CONTROL/outLight_reg[0]/Q
                         net (fo=5, routed)           0.208     0.428    LIGHT/rMask_reg[2]_0[0]
    SLICE_X6Y54          LUT3 (Prop_lut3_I2_O)        0.045     0.473 r  LIGHT/rMask[11]_i_1/O
                         net (fo=1, routed)           0.000     0.473    LIGHT/rMask[11]_i_1_n_0
    SLICE_X6Y54          FDRE                                         r  LIGHT/rMask_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.860     2.018    LIGHT/CLK
    SLICE_X6Y54          FDRE                                         r  LIGHT/rMask_reg[11]/C

Slack:                    inf
  Source:                 CONTROL/outLight_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            LIGHT/rMask_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.474ns  (logic 0.266ns (56.139%)  route 0.208ns (43.861%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          LDCE                         0.000     0.000 r  CONTROL/outLight_reg[0]/G
    SLICE_X4Y54          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  CONTROL/outLight_reg[0]/Q
                         net (fo=5, routed)           0.208     0.428    LIGHT/rMask_reg[2]_0[0]
    SLICE_X6Y54          LUT2 (Prop_lut2_I0_O)        0.046     0.474 r  LIGHT/rMask[4]_i_1/O
                         net (fo=1, routed)           0.000     0.474    LIGHT/rMask[4]_i_1_n_0
    SLICE_X6Y54          FDRE                                         r  LIGHT/rMask_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.860     2.018    LIGHT/CLK
    SLICE_X6Y54          FDRE                                         r  LIGHT/rMask_reg[4]/C

Slack:                    inf
  Source:                 CONTROL/outLight_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            LIGHT/rMask_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.477ns  (logic 0.265ns (55.577%)  route 0.212ns (44.423%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          LDCE                         0.000     0.000 r  CONTROL/outLight_reg[1]/G
    SLICE_X4Y54          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  CONTROL/outLight_reg[1]/Q
                         net (fo=5, routed)           0.156     0.376    CONTROL/Q[1]
    SLICE_X6Y54          LUT2 (Prop_lut2_I1_O)        0.045     0.421 r  CONTROL/rMask[2]_i_1/O
                         net (fo=3, routed)           0.056     0.477    LIGHT/D[0]
    SLICE_X7Y54          FDRE                                         r  LIGHT/rMask_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.860     2.018    LIGHT/CLK
    SLICE_X7Y54          FDRE                                         r  LIGHT/rMask_reg[2]_lopt_replica/C

Slack:                    inf
  Source:                 CONTROL/outLight_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            LIGHT/rMask_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.544ns  (logic 0.268ns (49.280%)  route 0.276ns (50.720%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          LDCE                         0.000     0.000 r  CONTROL/outLight_reg[1]/G
    SLICE_X4Y54          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 f  CONTROL/outLight_reg[1]/Q
                         net (fo=5, routed)           0.156     0.376    LIGHT/rMask_reg[2]_0[1]
    SLICE_X6Y54          LUT3 (Prop_lut3_I1_O)        0.048     0.424 r  LIGHT/rMask/O
                         net (fo=7, routed)           0.120     0.544    LIGHT/rMask_n_0
    SLICE_X6Y54          FDRE                                         r  LIGHT/rMask_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.860     2.018    LIGHT/CLK
    SLICE_X6Y54          FDRE                                         r  LIGHT/rMask_reg[11]/C

Slack:                    inf
  Source:                 CONTROL/outLight_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            LIGHT/rMask_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.544ns  (logic 0.268ns (49.280%)  route 0.276ns (50.720%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          LDCE                         0.000     0.000 r  CONTROL/outLight_reg[1]/G
    SLICE_X4Y54          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 f  CONTROL/outLight_reg[1]/Q
                         net (fo=5, routed)           0.156     0.376    LIGHT/rMask_reg[2]_0[1]
    SLICE_X6Y54          LUT3 (Prop_lut3_I1_O)        0.048     0.424 r  LIGHT/rMask/O
                         net (fo=7, routed)           0.120     0.544    LIGHT/rMask_n_0
    SLICE_X6Y54          FDRE                                         r  LIGHT/rMask_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.860     2.018    LIGHT/CLK
    SLICE_X6Y54          FDRE                                         r  LIGHT/rMask_reg[4]/C

Slack:                    inf
  Source:                 CONTROL/outLight_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            LIGHT/rMask_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.544ns  (logic 0.268ns (49.280%)  route 0.276ns (50.720%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          LDCE                         0.000     0.000 r  CONTROL/outLight_reg[1]/G
    SLICE_X4Y54          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 f  CONTROL/outLight_reg[1]/Q
                         net (fo=5, routed)           0.156     0.376    LIGHT/rMask_reg[2]_0[1]
    SLICE_X6Y54          LUT3 (Prop_lut3_I1_O)        0.048     0.424 r  LIGHT/rMask/O
                         net (fo=7, routed)           0.120     0.544    LIGHT/rMask_n_0
    SLICE_X6Y54          FDRE                                         r  LIGHT/rMask_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.860     2.018    LIGHT/CLK
    SLICE_X6Y54          FDRE                                         r  LIGHT/rMask_reg[8]/C

Slack:                    inf
  Source:                 CONTROL/outLight_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            LIGHT/rMask_reg[8]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.544ns  (logic 0.268ns (49.280%)  route 0.276ns (50.720%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          LDCE                         0.000     0.000 r  CONTROL/outLight_reg[1]/G
    SLICE_X4Y54          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 f  CONTROL/outLight_reg[1]/Q
                         net (fo=5, routed)           0.156     0.376    LIGHT/rMask_reg[2]_0[1]
    SLICE_X6Y54          LUT3 (Prop_lut3_I1_O)        0.048     0.424 r  LIGHT/rMask/O
                         net (fo=7, routed)           0.120     0.544    LIGHT/rMask_n_0
    SLICE_X6Y54          FDRE                                         r  LIGHT/rMask_reg[8]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.860     2.018    LIGHT/CLK
    SLICE_X6Y54          FDRE                                         r  LIGHT/rMask_reg[8]_lopt_replica/C

Slack:                    inf
  Source:                 CONTROL/outLight_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            LIGHT/rMask_reg[2]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.548ns  (logic 0.265ns (48.326%)  route 0.283ns (51.674%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          LDCE                         0.000     0.000 r  CONTROL/outLight_reg[1]/G
    SLICE_X4Y54          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  CONTROL/outLight_reg[1]/Q
                         net (fo=5, routed)           0.156     0.376    CONTROL/Q[1]
    SLICE_X6Y54          LUT2 (Prop_lut2_I1_O)        0.045     0.421 r  CONTROL/rMask[2]_i_1/O
                         net (fo=3, routed)           0.127     0.548    LIGHT/D[0]
    SLICE_X7Y54          FDRE                                         r  LIGHT/rMask_reg[2]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.860     2.018    LIGHT/CLK
    SLICE_X7Y54          FDRE                                         r  LIGHT/rMask_reg[2]_lopt_replica_2/C





