=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f

WARNING:EDK - IPNAME: processing_system7, INSTANCE: ps7_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 48 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi4_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 193 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi4_1 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 200 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi4_lite - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 207 
WARNING:EDK - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 215 
WARNING:EDK - IPNAME: proc_sys_reset, INSTANCE: proc_sys_reset_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 231 
WARNING:EDK - IPNAME: v_tpg, INSTANCE: TPG_0 - Pre-Production version not
   verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 356 
WARNING:EDK - IPNAME: axi_vdma, INSTANCE: TPG_VDMA - Pre-Production version not
   verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 422 
WARNING:EDK - IPNAME: axi_vdma, INSTANCE: FILTER_VDMA - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 477 
WARNING:EDK - IPNAME: axi_perf_mon, INSTANCE: PERF_MON_HP0_HP2 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 594 
Copied /ise_local2/umair_temp/14.5/ISE_DS/EDK/data/xflow/bitgen_zynq.ut to etc
directory
Copied file
/ise_local2/umair_temp/14.5/ISE_DS/EDK/data/xflow/fast_runtime_zynq.opt to etc
directory
WARNING:EDK - IPNAME: processing_system7, INSTANCE: ps7_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 48 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi4_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 193 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi4_1 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 200 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi4_lite - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 207 
WARNING:EDK - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 215 
WARNING:EDK - IPNAME: proc_sys_reset, INSTANCE: proc_sys_reset_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 231 
WARNING:EDK - IPNAME: v_tpg, INSTANCE: TPG_0 - Pre-Production version not
   verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 356 
WARNING:EDK - IPNAME: axi_vdma, INSTANCE: TPG_VDMA - Pre-Production version not
   verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 422 
WARNING:EDK - IPNAME: axi_vdma, INSTANCE: FILTER_VDMA - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 477 
WARNING:EDK - IPNAME: axi_perf_mon, INSTANCE: PERF_MON_HP0_HP2 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 594 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_NUM_F2P_INTR_INPUTS value to 5 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/process
   ing_system7_v4_02_a/data/processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_int
   erconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_1 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_int
   erconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_lite - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_int
   erconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: v_vid_in_axi4s, INSTANCE:VID_IN_AXI4S - tcl is overriding
   PARAMETER VID_IN_DATA_WIDTH value to 16 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_vid_i
   n_axi4s_v2_01_a/data/v_vid_in_axi4s_v2_1_0.mpd line 79 
INFO:EDK - IPNAME: v_vid_in_axi4s, INSTANCE:VID_IN_AXI4S - tcl is overriding
   PARAMETER C_M_AXIS_VIDEO_TDATA_WIDTH value to 16 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_vid_i
   n_axi4s_v2_01_a/data/v_vid_in_axi4s_v2_1_0.mpd line 80 
INFO:EDK - IPNAME: v_cresample, INSTANCE:CRESAMPLE_0 - tcl is overriding
   PARAMETER C_M_AXIS_VIDEO_TDATA_WIDTH value to 24 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_cresa
   mple_v3_01_a/data/v_cresample_v2_1_0.mpd line 86 
INFO:EDK - IPNAME: v_ycrcb2rgb, INSTANCE:YUV2RGB_0 - tcl is overriding PARAMETER
   C_MWIDTH value to 25 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_ycrcb
   2rgb_v6_01_a/data/v_ycrcb2rgb_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: v_ycrcb2rgb, INSTANCE:YUV2RGB_0 - tcl is overriding PARAMETER
   C_ROFFSET value to -6965504 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_ycrcb
   2rgb_v6_01_a/data/v_ycrcb2rgb_v2_1_0.mpd line 101 
INFO:EDK - IPNAME: v_ycrcb2rgb, INSTANCE:YUV2RGB_0 - tcl is overriding PARAMETER
   C_GOFFSET value to 1666816 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_ycrcb
   2rgb_v6_01_a/data/v_ycrcb2rgb_v2_1_0.mpd line 102 
INFO:EDK - IPNAME: v_ycrcb2rgb, INSTANCE:YUV2RGB_0 - tcl is overriding PARAMETER
   C_BOFFSET value to -8117248 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_ycrcb
   2rgb_v6_01_a/data/v_ycrcb2rgb_v2_1_0.mpd line 103 
INFO:EDK - IPNAME: v_ycrcb2rgb, INSTANCE:YUV2RGB_0 - tcl is overriding PARAMETER
   C_ACOEF value to 25225 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_ycrcb
   2rgb_v6_01_a/data/v_ycrcb2rgb_v2_1_0.mpd line 108 
INFO:EDK - IPNAME: v_ycrcb2rgb, INSTANCE:YUV2RGB_0 - tcl is overriding PARAMETER
   C_BCOEF value to -6067 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_ycrcb
   2rgb_v6_01_a/data/v_ycrcb2rgb_v2_1_0.mpd line 109 
INFO:EDK - IPNAME: v_ycrcb2rgb, INSTANCE:YUV2RGB_0 - tcl is overriding PARAMETER
   C_CCOEF value to -2428 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_ycrcb
   2rgb_v6_01_a/data/v_ycrcb2rgb_v2_1_0.mpd line 110 
INFO:EDK - IPNAME: v_ycrcb2rgb, INSTANCE:YUV2RGB_0 - tcl is overriding PARAMETER
   C_DCOEF value to 29724 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_ycrcb
   2rgb_v6_01_a/data/v_ycrcb2rgb_v2_1_0.mpd line 111 
INFO:EDK - IPNAME: axi_perf_mon, INSTANCE:PERF_MON_HP0_HP2 - tcl is overriding
   PARAMETER C_FIFO_AXIS_TDATA_WIDTH value to 80 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_per
   f_mon_v3_00_a/data/axi_perf_mon_v2_1_0.mpd line 192 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'fmc_imageon_hdmi_in_0_clk_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock 'ps7_0_PS_CLK_pin' is not
   specified. Clock DRCs will not be performed for IPs connected to that clock
   port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   VIDEO_MUX_0:video_clk. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   VIDEO_MUX_0:video_clk. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x3FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x20000000; High Address = 0x3FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor ps7_0
  (0x40030000-0x4003ffff) LOGICVC_0	axi4_lite
  (0x40040000-0x4004ffff) CRESAMPLE_0	axi4_lite
  (0x40050000-0x4005ffff) YUV2RGB_0	axi4_lite
  (0x40060000-0x4006ffff) CLK_DETECT_0	axi4_lite
  (0x40070000-0x4007ffff) VTC_0	axi4_lite
  (0x40080000-0x4008ffff) TPG_0	axi4_lite
  (0x40090000-0x4009ffff) TPG_VDMA	axi4_lite
  (0x400b0000-0x400bffff) FILTER_VDMA	axi4_lite
  (0x400d0000-0x400dffff) FILTER_ENGINE	axi4_lite
  (0x400f0000-0x400fffff) PERF_MON_HP0_HP2	axi4_lite

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_NUM_F2P_INTR_INPUTS value to 5 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/process
   ing_system7_v4_02_a/data/processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_int
   erconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_1 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_int
   erconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_lite - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_int
   erconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: v_vid_in_axi4s, INSTANCE:VID_IN_AXI4S - tcl is overriding
   PARAMETER VID_IN_DATA_WIDTH value to 16 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_vid_i
   n_axi4s_v2_01_a/data/v_vid_in_axi4s_v2_1_0.mpd line 79 
INFO:EDK - IPNAME: v_vid_in_axi4s, INSTANCE:VID_IN_AXI4S - tcl is overriding
   PARAMETER C_M_AXIS_VIDEO_TDATA_WIDTH value to 16 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_vid_i
   n_axi4s_v2_01_a/data/v_vid_in_axi4s_v2_1_0.mpd line 80 
INFO:EDK - IPNAME: v_cresample, INSTANCE:CRESAMPLE_0 - tcl is overriding
   PARAMETER C_M_AXIS_VIDEO_TDATA_WIDTH value to 24 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_cresa
   mple_v3_01_a/data/v_cresample_v2_1_0.mpd line 86 
INFO:EDK - IPNAME: v_ycrcb2rgb, INSTANCE:YUV2RGB_0 - tcl is overriding PARAMETER
   C_MWIDTH value to 25 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_ycrcb
   2rgb_v6_01_a/data/v_ycrcb2rgb_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: v_ycrcb2rgb, INSTANCE:YUV2RGB_0 - tcl is overriding PARAMETER
   C_ROFFSET value to -6965504 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_ycrcb
   2rgb_v6_01_a/data/v_ycrcb2rgb_v2_1_0.mpd line 101 
INFO:EDK - IPNAME: v_ycrcb2rgb, INSTANCE:YUV2RGB_0 - tcl is overriding PARAMETER
   C_GOFFSET value to 1666816 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_ycrcb
   2rgb_v6_01_a/data/v_ycrcb2rgb_v2_1_0.mpd line 102 
INFO:EDK - IPNAME: v_ycrcb2rgb, INSTANCE:YUV2RGB_0 - tcl is overriding PARAMETER
   C_BOFFSET value to -8117248 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_ycrcb
   2rgb_v6_01_a/data/v_ycrcb2rgb_v2_1_0.mpd line 103 
INFO:EDK - IPNAME: v_ycrcb2rgb, INSTANCE:YUV2RGB_0 - tcl is overriding PARAMETER
   C_ACOEF value to 25225 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_ycrcb
   2rgb_v6_01_a/data/v_ycrcb2rgb_v2_1_0.mpd line 108 
INFO:EDK - IPNAME: v_ycrcb2rgb, INSTANCE:YUV2RGB_0 - tcl is overriding PARAMETER
   C_BCOEF value to -6067 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_ycrcb
   2rgb_v6_01_a/data/v_ycrcb2rgb_v2_1_0.mpd line 109 
INFO:EDK - IPNAME: v_ycrcb2rgb, INSTANCE:YUV2RGB_0 - tcl is overriding PARAMETER
   C_CCOEF value to -2428 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_ycrcb
   2rgb_v6_01_a/data/v_ycrcb2rgb_v2_1_0.mpd line 110 
INFO:EDK - IPNAME: v_ycrcb2rgb, INSTANCE:YUV2RGB_0 - tcl is overriding PARAMETER
   C_DCOEF value to 29724 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_ycrcb
   2rgb_v6_01_a/data/v_ycrcb2rgb_v2_1_0.mpd line 111 
INFO:EDK - IPNAME: axi_perf_mon, INSTANCE:PERF_MON_HP0_HP2 - tcl is overriding
   PARAMETER C_FIFO_AXIS_TDATA_WIDTH value to 80 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_per
   f_mon_v3_00_a/data/axi_perf_mon_v2_1_0.mpd line 192 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'fmc_imageon_hdmi_in_0_clk_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock 'ps7_0_PS_CLK_pin' is not
   specified. Clock DRCs will not be performed for IPs connected to that clock
   port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   VIDEO_MUX_0:video_clk. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   VIDEO_MUX_0:video_clk. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x3FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x20000000; High Address = 0x3FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor ps7_0
  (0x40030000-0x4003ffff) LOGICVC_0	axi4_lite
  (0x40040000-0x4004ffff) CRESAMPLE_0	axi4_lite
  (0x40050000-0x4005ffff) YUV2RGB_0	axi4_lite
  (0x40060000-0x4006ffff) CLK_DETECT_0	axi4_lite
  (0x40070000-0x4007ffff) VTC_0	axi4_lite
  (0x40080000-0x4008ffff) TPG_0	axi4_lite
  (0x40090000-0x4009ffff) TPG_VDMA	axi4_lite
  (0x400b0000-0x400bffff) FILTER_VDMA	axi4_lite
  (0x400d0000-0x400dffff) FILTER_ENGINE	axi4_lite
  (0x400f0000-0x400fffff) PERF_MON_HP0_HP2	axi4_lite

Checking platform address map ...

XPS% ERROR:EDK -  
   Error while running "gmake -f system.make bits".
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f

WARNING:EDK - IPNAME: processing_system7, INSTANCE: ps7_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 48 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi4_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 193 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi4_1 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 200 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi4_lite - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 207 
WARNING:EDK - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 215 
WARNING:EDK - IPNAME: proc_sys_reset, INSTANCE: proc_sys_reset_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 231 
WARNING:EDK - IPNAME: v_tpg, INSTANCE: TPG_0 - Pre-Production version not
   verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 356 
WARNING:EDK - IPNAME: axi_vdma, INSTANCE: TPG_VDMA - Pre-Production version not
   verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 422 
WARNING:EDK - IPNAME: axi_vdma, INSTANCE: FILTER_VDMA - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 477 
WARNING:EDK - IPNAME: axi_perf_mon, INSTANCE: PERF_MON_HP0_HP2 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 594 
WARNING:EDK - IPNAME: processing_system7, INSTANCE: ps7_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 48 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi4_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 193 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi4_1 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 200 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi4_lite - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 207 
WARNING:EDK - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 215 
WARNING:EDK - IPNAME: proc_sys_reset, INSTANCE: proc_sys_reset_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 231 
WARNING:EDK - IPNAME: v_tpg, INSTANCE: TPG_0 - Pre-Production version not
   verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 356 
WARNING:EDK - IPNAME: axi_vdma, INSTANCE: TPG_VDMA - Pre-Production version not
   verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 422 
WARNING:EDK - IPNAME: axi_vdma, INSTANCE: FILTER_VDMA - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 477 
WARNING:EDK - IPNAME: axi_perf_mon, INSTANCE: PERF_MON_HP0_HP2 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 594 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_NUM_F2P_INTR_INPUTS value to 5 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/process
   ing_system7_v4_02_a/data/processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_int
   erconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_1 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_int
   erconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_lite - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_int
   erconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: v_vid_in_axi4s, INSTANCE:VID_IN_AXI4S - tcl is overriding
   PARAMETER VID_IN_DATA_WIDTH value to 16 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_vid_i
   n_axi4s_v2_01_a/data/v_vid_in_axi4s_v2_1_0.mpd line 79 
INFO:EDK - IPNAME: v_vid_in_axi4s, INSTANCE:VID_IN_AXI4S - tcl is overriding
   PARAMETER C_M_AXIS_VIDEO_TDATA_WIDTH value to 16 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_vid_i
   n_axi4s_v2_01_a/data/v_vid_in_axi4s_v2_1_0.mpd line 80 
INFO:EDK - IPNAME: v_cresample, INSTANCE:CRESAMPLE_0 - tcl is overriding
   PARAMETER C_M_AXIS_VIDEO_TDATA_WIDTH value to 24 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_cresa
   mple_v3_01_a/data/v_cresample_v2_1_0.mpd line 86 
INFO:EDK - IPNAME: v_ycrcb2rgb, INSTANCE:YUV2RGB_0 - tcl is overriding PARAMETER
   C_MWIDTH value to 25 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_ycrcb
   2rgb_v6_01_a/data/v_ycrcb2rgb_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: v_ycrcb2rgb, INSTANCE:YUV2RGB_0 - tcl is overriding PARAMETER
   C_ROFFSET value to -6965504 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_ycrcb
   2rgb_v6_01_a/data/v_ycrcb2rgb_v2_1_0.mpd line 101 
INFO:EDK - IPNAME: v_ycrcb2rgb, INSTANCE:YUV2RGB_0 - tcl is overriding PARAMETER
   C_GOFFSET value to 1666816 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_ycrcb
   2rgb_v6_01_a/data/v_ycrcb2rgb_v2_1_0.mpd line 102 
INFO:EDK - IPNAME: v_ycrcb2rgb, INSTANCE:YUV2RGB_0 - tcl is overriding PARAMETER
   C_BOFFSET value to -8117248 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_ycrcb
   2rgb_v6_01_a/data/v_ycrcb2rgb_v2_1_0.mpd line 103 
INFO:EDK - IPNAME: v_ycrcb2rgb, INSTANCE:YUV2RGB_0 - tcl is overriding PARAMETER
   C_ACOEF value to 25225 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_ycrcb
   2rgb_v6_01_a/data/v_ycrcb2rgb_v2_1_0.mpd line 108 
INFO:EDK - IPNAME: v_ycrcb2rgb, INSTANCE:YUV2RGB_0 - tcl is overriding PARAMETER
   C_BCOEF value to -6067 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_ycrcb
   2rgb_v6_01_a/data/v_ycrcb2rgb_v2_1_0.mpd line 109 
INFO:EDK - IPNAME: v_ycrcb2rgb, INSTANCE:YUV2RGB_0 - tcl is overriding PARAMETER
   C_CCOEF value to -2428 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_ycrcb
   2rgb_v6_01_a/data/v_ycrcb2rgb_v2_1_0.mpd line 110 
INFO:EDK - IPNAME: v_ycrcb2rgb, INSTANCE:YUV2RGB_0 - tcl is overriding PARAMETER
   C_DCOEF value to 29724 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_ycrcb
   2rgb_v6_01_a/data/v_ycrcb2rgb_v2_1_0.mpd line 111 
INFO:EDK - IPNAME: axi_perf_mon, INSTANCE:PERF_MON_HP0_HP2 - tcl is overriding
   PARAMETER C_FIFO_AXIS_TDATA_WIDTH value to 80 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_per
   f_mon_v3_00_a/data/axi_perf_mon_v2_1_0.mpd line 192 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'fmc_imageon_hdmi_in_0_clk_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock 'ps7_0_PS_CLK_pin' is not
   specified. Clock DRCs will not be performed for IPs connected to that clock
   port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   VIDEO_MUX_0:video_clk. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   VIDEO_MUX_0:video_clk. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x3FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x20000000; High Address = 0x3FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor ps7_0
  (0x40030000-0x4003ffff) LOGICVC_0	axi4_lite
  (0x40040000-0x4004ffff) CRESAMPLE_0	axi4_lite
  (0x40050000-0x4005ffff) YUV2RGB_0	axi4_lite
  (0x40060000-0x4006ffff) CLK_DETECT_0	axi4_lite
  (0x40070000-0x4007ffff) VTC_0	axi4_lite
  (0x40080000-0x4008ffff) TPG_0	axi4_lite
  (0x40090000-0x4009ffff) TPG_VDMA	axi4_lite
  (0x400b0000-0x400bffff) FILTER_VDMA	axi4_lite
  (0x400d0000-0x400dffff) FILTER_ENGINE	axi4_lite
  (0x400f0000-0x400fffff) PERF_MON_HP0_HP2	axi4_lite

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_NUM_F2P_INTR_INPUTS value to 5 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/process
   ing_system7_v4_02_a/data/processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_int
   erconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_1 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_int
   erconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_lite - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_int
   erconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: v_vid_in_axi4s, INSTANCE:VID_IN_AXI4S - tcl is overriding
   PARAMETER VID_IN_DATA_WIDTH value to 16 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_vid_i
   n_axi4s_v2_01_a/data/v_vid_in_axi4s_v2_1_0.mpd line 79 
INFO:EDK - IPNAME: v_vid_in_axi4s, INSTANCE:VID_IN_AXI4S - tcl is overriding
   PARAMETER C_M_AXIS_VIDEO_TDATA_WIDTH value to 16 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_vid_i
   n_axi4s_v2_01_a/data/v_vid_in_axi4s_v2_1_0.mpd line 80 
INFO:EDK - IPNAME: v_cresample, INSTANCE:CRESAMPLE_0 - tcl is overriding
   PARAMETER C_M_AXIS_VIDEO_TDATA_WIDTH value to 24 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_cresa
   mple_v3_01_a/data/v_cresample_v2_1_0.mpd line 86 
INFO:EDK - IPNAME: v_ycrcb2rgb, INSTANCE:YUV2RGB_0 - tcl is overriding PARAMETER
   C_MWIDTH value to 25 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_ycrcb
   2rgb_v6_01_a/data/v_ycrcb2rgb_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: v_ycrcb2rgb, INSTANCE:YUV2RGB_0 - tcl is overriding PARAMETER
   C_ROFFSET value to -6965504 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_ycrcb
   2rgb_v6_01_a/data/v_ycrcb2rgb_v2_1_0.mpd line 101 
INFO:EDK - IPNAME: v_ycrcb2rgb, INSTANCE:YUV2RGB_0 - tcl is overriding PARAMETER
   C_GOFFSET value to 1666816 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_ycrcb
   2rgb_v6_01_a/data/v_ycrcb2rgb_v2_1_0.mpd line 102 
INFO:EDK - IPNAME: v_ycrcb2rgb, INSTANCE:YUV2RGB_0 - tcl is overriding PARAMETER
   C_BOFFSET value to -8117248 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_ycrcb
   2rgb_v6_01_a/data/v_ycrcb2rgb_v2_1_0.mpd line 103 
INFO:EDK - IPNAME: v_ycrcb2rgb, INSTANCE:YUV2RGB_0 - tcl is overriding PARAMETER
   C_ACOEF value to 25225 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_ycrcb
   2rgb_v6_01_a/data/v_ycrcb2rgb_v2_1_0.mpd line 108 
INFO:EDK - IPNAME: v_ycrcb2rgb, INSTANCE:YUV2RGB_0 - tcl is overriding PARAMETER
   C_BCOEF value to -6067 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_ycrcb
   2rgb_v6_01_a/data/v_ycrcb2rgb_v2_1_0.mpd line 109 
INFO:EDK - IPNAME: v_ycrcb2rgb, INSTANCE:YUV2RGB_0 - tcl is overriding PARAMETER
   C_CCOEF value to -2428 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_ycrcb
   2rgb_v6_01_a/data/v_ycrcb2rgb_v2_1_0.mpd line 110 
INFO:EDK - IPNAME: v_ycrcb2rgb, INSTANCE:YUV2RGB_0 - tcl is overriding PARAMETER
   C_DCOEF value to 29724 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_ycrcb
   2rgb_v6_01_a/data/v_ycrcb2rgb_v2_1_0.mpd line 111 
INFO:EDK - IPNAME: axi_perf_mon, INSTANCE:PERF_MON_HP0_HP2 - tcl is overriding
   PARAMETER C_FIFO_AXIS_TDATA_WIDTH value to 80 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_per
   f_mon_v3_00_a/data/axi_perf_mon_v2_1_0.mpd line 192 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'fmc_imageon_hdmi_in_0_clk_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock 'ps7_0_PS_CLK_pin' is not
   specified. Clock DRCs will not be performed for IPs connected to that clock
   port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   VIDEO_MUX_0:video_clk. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   VIDEO_MUX_0:video_clk. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x3FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x20000000; High Address = 0x3FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor ps7_0
  (0x40030000-0x4003ffff) LOGICVC_0	axi4_lite
  (0x40040000-0x4004ffff) CRESAMPLE_0	axi4_lite
  (0x40050000-0x4005ffff) YUV2RGB_0	axi4_lite
  (0x40060000-0x4006ffff) CLK_DETECT_0	axi4_lite
  (0x40070000-0x4007ffff) VTC_0	axi4_lite
  (0x40080000-0x4008ffff) TPG_0	axi4_lite
  (0x40090000-0x4009ffff) TPG_VDMA	axi4_lite
  (0x400b0000-0x400bffff) FILTER_VDMA	axi4_lite
  (0x400d0000-0x400dffff) FILTER_ENGINE	axi4_lite
  (0x400f0000-0x400fffff) PERF_MON_HP0_HP2	axi4_lite

Checking platform address map ...

XPS% ERROR:EDK -  
   Error while running "gmake -f system.make bits".
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f

WARNING:EDK - IPNAME: processing_system7, INSTANCE: ps7_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 48 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi4_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 193 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi4_1 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 200 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi4_lite - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 207 
WARNING:EDK - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 215 
WARNING:EDK - IPNAME: proc_sys_reset, INSTANCE: proc_sys_reset_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 231 
WARNING:EDK - IPNAME: v_tpg, INSTANCE: TPG_0 - Pre-Production version not
   verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 356 
WARNING:EDK - IPNAME: axi_vdma, INSTANCE: TPG_VDMA - Pre-Production version not
   verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 422 
WARNING:EDK - IPNAME: axi_vdma, INSTANCE: FILTER_VDMA - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 477 
WARNING:EDK - IPNAME: axi_perf_mon, INSTANCE: PERF_MON_HP0_HP2 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 594 
WARNING:EDK - IPNAME: processing_system7, INSTANCE: ps7_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 48 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi4_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 193 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi4_1 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 200 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi4_lite - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 207 
WARNING:EDK - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 215 
WARNING:EDK - IPNAME: proc_sys_reset, INSTANCE: proc_sys_reset_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 231 
WARNING:EDK - IPNAME: v_tpg, INSTANCE: TPG_0 - Pre-Production version not
   verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 356 
WARNING:EDK - IPNAME: axi_vdma, INSTANCE: TPG_VDMA - Pre-Production version not
   verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 422 
WARNING:EDK - IPNAME: axi_vdma, INSTANCE: FILTER_VDMA - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 477 
WARNING:EDK - IPNAME: axi_perf_mon, INSTANCE: PERF_MON_HP0_HP2 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 594 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_NUM_F2P_INTR_INPUTS value to 5 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/process
   ing_system7_v4_02_a/data/processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_int
   erconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_1 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_int
   erconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_lite - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_int
   erconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: v_vid_in_axi4s, INSTANCE:VID_IN_AXI4S - tcl is overriding
   PARAMETER VID_IN_DATA_WIDTH value to 16 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_vid_i
   n_axi4s_v2_01_a/data/v_vid_in_axi4s_v2_1_0.mpd line 79 
INFO:EDK - IPNAME: v_vid_in_axi4s, INSTANCE:VID_IN_AXI4S - tcl is overriding
   PARAMETER C_M_AXIS_VIDEO_TDATA_WIDTH value to 16 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_vid_i
   n_axi4s_v2_01_a/data/v_vid_in_axi4s_v2_1_0.mpd line 80 
INFO:EDK - IPNAME: v_cresample, INSTANCE:CRESAMPLE_0 - tcl is overriding
   PARAMETER C_M_AXIS_VIDEO_TDATA_WIDTH value to 24 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_cresa
   mple_v3_01_a/data/v_cresample_v2_1_0.mpd line 86 
INFO:EDK - IPNAME: v_ycrcb2rgb, INSTANCE:YUV2RGB_0 - tcl is overriding PARAMETER
   C_MWIDTH value to 25 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_ycrcb
   2rgb_v6_01_a/data/v_ycrcb2rgb_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: v_ycrcb2rgb, INSTANCE:YUV2RGB_0 - tcl is overriding PARAMETER
   C_ROFFSET value to -6965504 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_ycrcb
   2rgb_v6_01_a/data/v_ycrcb2rgb_v2_1_0.mpd line 101 
INFO:EDK - IPNAME: v_ycrcb2rgb, INSTANCE:YUV2RGB_0 - tcl is overriding PARAMETER
   C_GOFFSET value to 1666816 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_ycrcb
   2rgb_v6_01_a/data/v_ycrcb2rgb_v2_1_0.mpd line 102 
INFO:EDK - IPNAME: v_ycrcb2rgb, INSTANCE:YUV2RGB_0 - tcl is overriding PARAMETER
   C_BOFFSET value to -8117248 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_ycrcb
   2rgb_v6_01_a/data/v_ycrcb2rgb_v2_1_0.mpd line 103 
INFO:EDK - IPNAME: v_ycrcb2rgb, INSTANCE:YUV2RGB_0 - tcl is overriding PARAMETER
   C_ACOEF value to 25225 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_ycrcb
   2rgb_v6_01_a/data/v_ycrcb2rgb_v2_1_0.mpd line 108 
INFO:EDK - IPNAME: v_ycrcb2rgb, INSTANCE:YUV2RGB_0 - tcl is overriding PARAMETER
   C_BCOEF value to -6067 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_ycrcb
   2rgb_v6_01_a/data/v_ycrcb2rgb_v2_1_0.mpd line 109 
INFO:EDK - IPNAME: v_ycrcb2rgb, INSTANCE:YUV2RGB_0 - tcl is overriding PARAMETER
   C_CCOEF value to -2428 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_ycrcb
   2rgb_v6_01_a/data/v_ycrcb2rgb_v2_1_0.mpd line 110 
INFO:EDK - IPNAME: v_ycrcb2rgb, INSTANCE:YUV2RGB_0 - tcl is overriding PARAMETER
   C_DCOEF value to 29724 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_ycrcb
   2rgb_v6_01_a/data/v_ycrcb2rgb_v2_1_0.mpd line 111 
INFO:EDK - IPNAME: axi_perf_mon, INSTANCE:PERF_MON_HP0_HP2 - tcl is overriding
   PARAMETER C_FIFO_AXIS_TDATA_WIDTH value to 80 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_per
   f_mon_v3_00_a/data/axi_perf_mon_v2_1_0.mpd line 192 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'fmc_imageon_hdmi_in_0_clk_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock 'ps7_0_PS_CLK_pin' is not
   specified. Clock DRCs will not be performed for IPs connected to that clock
   port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   VIDEO_MUX_0:video_clk. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   VIDEO_MUX_0:video_clk. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x3FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x20000000; High Address = 0x3FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor ps7_0
  (0x40030000-0x4003ffff) LOGICVC_0	axi4_lite
  (0x40040000-0x4004ffff) CRESAMPLE_0	axi4_lite
  (0x40050000-0x4005ffff) YUV2RGB_0	axi4_lite
  (0x40060000-0x4006ffff) CLK_DETECT_0	axi4_lite
  (0x40070000-0x4007ffff) VTC_0	axi4_lite
  (0x40080000-0x4008ffff) TPG_0	axi4_lite
  (0x40090000-0x4009ffff) TPG_VDMA	axi4_lite
  (0x400b0000-0x400bffff) FILTER_VDMA	axi4_lite
  (0x400d0000-0x400dffff) FILTER_ENGINE	axi4_lite
  (0x400f0000-0x400fffff) PERF_MON_HP0_HP2	axi4_lite

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_NUM_F2P_INTR_INPUTS value to 5 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/process
   ing_system7_v4_02_a/data/processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_int
   erconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_1 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_int
   erconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_lite - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_int
   erconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: v_vid_in_axi4s, INSTANCE:VID_IN_AXI4S - tcl is overriding
   PARAMETER VID_IN_DATA_WIDTH value to 16 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_vid_i
   n_axi4s_v2_01_a/data/v_vid_in_axi4s_v2_1_0.mpd line 79 
INFO:EDK - IPNAME: v_vid_in_axi4s, INSTANCE:VID_IN_AXI4S - tcl is overriding
   PARAMETER C_M_AXIS_VIDEO_TDATA_WIDTH value to 16 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_vid_i
   n_axi4s_v2_01_a/data/v_vid_in_axi4s_v2_1_0.mpd line 80 
INFO:EDK - IPNAME: v_cresample, INSTANCE:CRESAMPLE_0 - tcl is overriding
   PARAMETER C_M_AXIS_VIDEO_TDATA_WIDTH value to 24 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_cresa
   mple_v3_01_a/data/v_cresample_v2_1_0.mpd line 86 
INFO:EDK - IPNAME: v_ycrcb2rgb, INSTANCE:YUV2RGB_0 - tcl is overriding PARAMETER
   C_MWIDTH value to 25 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_ycrcb
   2rgb_v6_01_a/data/v_ycrcb2rgb_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: v_ycrcb2rgb, INSTANCE:YUV2RGB_0 - tcl is overriding PARAMETER
   C_ROFFSET value to -6965504 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_ycrcb
   2rgb_v6_01_a/data/v_ycrcb2rgb_v2_1_0.mpd line 101 
INFO:EDK - IPNAME: v_ycrcb2rgb, INSTANCE:YUV2RGB_0 - tcl is overriding PARAMETER
   C_GOFFSET value to 1666816 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_ycrcb
   2rgb_v6_01_a/data/v_ycrcb2rgb_v2_1_0.mpd line 102 
INFO:EDK - IPNAME: v_ycrcb2rgb, INSTANCE:YUV2RGB_0 - tcl is overriding PARAMETER
   C_BOFFSET value to -8117248 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_ycrcb
   2rgb_v6_01_a/data/v_ycrcb2rgb_v2_1_0.mpd line 103 
INFO:EDK - IPNAME: v_ycrcb2rgb, INSTANCE:YUV2RGB_0 - tcl is overriding PARAMETER
   C_ACOEF value to 25225 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_ycrcb
   2rgb_v6_01_a/data/v_ycrcb2rgb_v2_1_0.mpd line 108 
INFO:EDK - IPNAME: v_ycrcb2rgb, INSTANCE:YUV2RGB_0 - tcl is overriding PARAMETER
   C_BCOEF value to -6067 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_ycrcb
   2rgb_v6_01_a/data/v_ycrcb2rgb_v2_1_0.mpd line 109 
INFO:EDK - IPNAME: v_ycrcb2rgb, INSTANCE:YUV2RGB_0 - tcl is overriding PARAMETER
   C_CCOEF value to -2428 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_ycrcb
   2rgb_v6_01_a/data/v_ycrcb2rgb_v2_1_0.mpd line 110 
INFO:EDK - IPNAME: v_ycrcb2rgb, INSTANCE:YUV2RGB_0 - tcl is overriding PARAMETER
   C_DCOEF value to 29724 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_ycrcb
   2rgb_v6_01_a/data/v_ycrcb2rgb_v2_1_0.mpd line 111 
INFO:EDK - IPNAME: axi_perf_mon, INSTANCE:PERF_MON_HP0_HP2 - tcl is overriding
   PARAMETER C_FIFO_AXIS_TDATA_WIDTH value to 80 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_per
   f_mon_v3_00_a/data/axi_perf_mon_v2_1_0.mpd line 192 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'fmc_imageon_hdmi_in_0_clk_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock 'ps7_0_PS_CLK_pin' is not
   specified. Clock DRCs will not be performed for IPs connected to that clock
   port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   VIDEO_MUX_0:video_clk. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   VIDEO_MUX_0:video_clk. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x3FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x20000000; High Address = 0x3FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor ps7_0
  (0x40030000-0x4003ffff) LOGICVC_0	axi4_lite
  (0x40040000-0x4004ffff) CRESAMPLE_0	axi4_lite
  (0x40050000-0x4005ffff) YUV2RGB_0	axi4_lite
  (0x40060000-0x4006ffff) CLK_DETECT_0	axi4_lite
  (0x40070000-0x4007ffff) VTC_0	axi4_lite
  (0x40080000-0x4008ffff) TPG_0	axi4_lite
  (0x40090000-0x4009ffff) TPG_VDMA	axi4_lite
  (0x400b0000-0x400bffff) FILTER_VDMA	axi4_lite
  (0x400d0000-0x400dffff) FILTER_ENGINE	axi4_lite
  (0x400f0000-0x400fffff) PERF_MON_HP0_HP2	axi4_lite

Checking platform address map ...

XPS% ERROR:EDK -  
   Error while running "gmake -f system.make bits".
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f

WARNING:EDK - IPNAME: processing_system7, INSTANCE: ps7_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 48 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi4_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 193 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi4_1 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 200 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi4_lite - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 207 
WARNING:EDK - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 215 
WARNING:EDK - IPNAME: proc_sys_reset, INSTANCE: proc_sys_reset_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 231 
WARNING:EDK - IPNAME: v_tpg, INSTANCE: TPG_0 - Pre-Production version not
   verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 356 
WARNING:EDK - IPNAME: axi_vdma, INSTANCE: TPG_VDMA - Pre-Production version not
   verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 422 
WARNING:EDK - IPNAME: axi_vdma, INSTANCE: FILTER_VDMA - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 477 
WARNING:EDK - IPNAME: axi_perf_mon, INSTANCE: PERF_MON_HP0_HP2 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 594 
WARNING:EDK - IPNAME: processing_system7, INSTANCE: ps7_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 48 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi4_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 193 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi4_1 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 200 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi4_lite - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 207 
WARNING:EDK - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 215 
WARNING:EDK - IPNAME: proc_sys_reset, INSTANCE: proc_sys_reset_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 231 
WARNING:EDK - IPNAME: v_tpg, INSTANCE: TPG_0 - Pre-Production version not
   verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 356 
WARNING:EDK - IPNAME: axi_vdma, INSTANCE: TPG_VDMA - Pre-Production version not
   verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 422 
WARNING:EDK - IPNAME: axi_vdma, INSTANCE: FILTER_VDMA - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 477 
WARNING:EDK - IPNAME: axi_perf_mon, INSTANCE: PERF_MON_HP0_HP2 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 594 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_NUM_F2P_INTR_INPUTS value to 5 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/process
   ing_system7_v4_02_a/data/processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_int
   erconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_1 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_int
   erconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_lite - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_int
   erconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: v_vid_in_axi4s, INSTANCE:VID_IN_AXI4S - tcl is overriding
   PARAMETER VID_IN_DATA_WIDTH value to 16 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_vid_i
   n_axi4s_v2_01_a/data/v_vid_in_axi4s_v2_1_0.mpd line 79 
INFO:EDK - IPNAME: v_vid_in_axi4s, INSTANCE:VID_IN_AXI4S - tcl is overriding
   PARAMETER C_M_AXIS_VIDEO_TDATA_WIDTH value to 16 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_vid_i
   n_axi4s_v2_01_a/data/v_vid_in_axi4s_v2_1_0.mpd line 80 
INFO:EDK - IPNAME: v_cresample, INSTANCE:CRESAMPLE_0 - tcl is overriding
   PARAMETER C_M_AXIS_VIDEO_TDATA_WIDTH value to 24 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_cresa
   mple_v3_01_a/data/v_cresample_v2_1_0.mpd line 86 
INFO:EDK - IPNAME: v_ycrcb2rgb, INSTANCE:YUV2RGB_0 - tcl is overriding PARAMETER
   C_MWIDTH value to 25 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_ycrcb
   2rgb_v6_01_a/data/v_ycrcb2rgb_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: v_ycrcb2rgb, INSTANCE:YUV2RGB_0 - tcl is overriding PARAMETER
   C_ROFFSET value to -6965504 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_ycrcb
   2rgb_v6_01_a/data/v_ycrcb2rgb_v2_1_0.mpd line 101 
INFO:EDK - IPNAME: v_ycrcb2rgb, INSTANCE:YUV2RGB_0 - tcl is overriding PARAMETER
   C_GOFFSET value to 1666816 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_ycrcb
   2rgb_v6_01_a/data/v_ycrcb2rgb_v2_1_0.mpd line 102 
INFO:EDK - IPNAME: v_ycrcb2rgb, INSTANCE:YUV2RGB_0 - tcl is overriding PARAMETER
   C_BOFFSET value to -8117248 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_ycrcb
   2rgb_v6_01_a/data/v_ycrcb2rgb_v2_1_0.mpd line 103 
INFO:EDK - IPNAME: v_ycrcb2rgb, INSTANCE:YUV2RGB_0 - tcl is overriding PARAMETER
   C_ACOEF value to 25225 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_ycrcb
   2rgb_v6_01_a/data/v_ycrcb2rgb_v2_1_0.mpd line 108 
INFO:EDK - IPNAME: v_ycrcb2rgb, INSTANCE:YUV2RGB_0 - tcl is overriding PARAMETER
   C_BCOEF value to -6067 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_ycrcb
   2rgb_v6_01_a/data/v_ycrcb2rgb_v2_1_0.mpd line 109 
INFO:EDK - IPNAME: v_ycrcb2rgb, INSTANCE:YUV2RGB_0 - tcl is overriding PARAMETER
   C_CCOEF value to -2428 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_ycrcb
   2rgb_v6_01_a/data/v_ycrcb2rgb_v2_1_0.mpd line 110 
INFO:EDK - IPNAME: v_ycrcb2rgb, INSTANCE:YUV2RGB_0 - tcl is overriding PARAMETER
   C_DCOEF value to 29724 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_ycrcb
   2rgb_v6_01_a/data/v_ycrcb2rgb_v2_1_0.mpd line 111 
INFO:EDK - IPNAME: axi_perf_mon, INSTANCE:PERF_MON_HP0_HP2 - tcl is overriding
   PARAMETER C_FIFO_AXIS_TDATA_WIDTH value to 80 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_per
   f_mon_v3_00_a/data/axi_perf_mon_v2_1_0.mpd line 192 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'fmc_imageon_hdmi_in_0_clk_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock 'ps7_0_PS_CLK_pin' is not
   specified. Clock DRCs will not be performed for IPs connected to that clock
   port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   VIDEO_MUX_0:video_clk. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   VIDEO_MUX_0:video_clk. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x3FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x20000000; High Address = 0x3FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor ps7_0
  (0x40030000-0x4003ffff) LOGICVC_0	axi4_lite
  (0x40040000-0x4004ffff) CRESAMPLE_0	axi4_lite
  (0x40050000-0x4005ffff) YUV2RGB_0	axi4_lite
  (0x40060000-0x4006ffff) CLK_DETECT_0	axi4_lite
  (0x40070000-0x4007ffff) VTC_0	axi4_lite
  (0x40080000-0x4008ffff) TPG_0	axi4_lite
  (0x40090000-0x4009ffff) TPG_VDMA	axi4_lite
  (0x400b0000-0x400bffff) FILTER_VDMA	axi4_lite
  (0x400d0000-0x400dffff) FILTER_ENGINE	axi4_lite
  (0x400f0000-0x400fffff) PERF_MON_HP0_HP2	axi4_lite

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_NUM_F2P_INTR_INPUTS value to 5 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/process
   ing_system7_v4_02_a/data/processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_int
   erconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_1 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_int
   erconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_lite - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_int
   erconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: v_vid_in_axi4s, INSTANCE:VID_IN_AXI4S - tcl is overriding
   PARAMETER VID_IN_DATA_WIDTH value to 16 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_vid_i
   n_axi4s_v2_01_a/data/v_vid_in_axi4s_v2_1_0.mpd line 79 
INFO:EDK - IPNAME: v_vid_in_axi4s, INSTANCE:VID_IN_AXI4S - tcl is overriding
   PARAMETER C_M_AXIS_VIDEO_TDATA_WIDTH value to 16 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_vid_i
   n_axi4s_v2_01_a/data/v_vid_in_axi4s_v2_1_0.mpd line 80 
INFO:EDK - IPNAME: v_cresample, INSTANCE:CRESAMPLE_0 - tcl is overriding
   PARAMETER C_M_AXIS_VIDEO_TDATA_WIDTH value to 24 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_cresa
   mple_v3_01_a/data/v_cresample_v2_1_0.mpd line 86 
INFO:EDK - IPNAME: v_ycrcb2rgb, INSTANCE:YUV2RGB_0 - tcl is overriding PARAMETER
   C_MWIDTH value to 25 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_ycrcb
   2rgb_v6_01_a/data/v_ycrcb2rgb_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: v_ycrcb2rgb, INSTANCE:YUV2RGB_0 - tcl is overriding PARAMETER
   C_ROFFSET value to -6965504 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_ycrcb
   2rgb_v6_01_a/data/v_ycrcb2rgb_v2_1_0.mpd line 101 
INFO:EDK - IPNAME: v_ycrcb2rgb, INSTANCE:YUV2RGB_0 - tcl is overriding PARAMETER
   C_GOFFSET value to 1666816 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_ycrcb
   2rgb_v6_01_a/data/v_ycrcb2rgb_v2_1_0.mpd line 102 
INFO:EDK - IPNAME: v_ycrcb2rgb, INSTANCE:YUV2RGB_0 - tcl is overriding PARAMETER
   C_BOFFSET value to -8117248 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_ycrcb
   2rgb_v6_01_a/data/v_ycrcb2rgb_v2_1_0.mpd line 103 
INFO:EDK - IPNAME: v_ycrcb2rgb, INSTANCE:YUV2RGB_0 - tcl is overriding PARAMETER
   C_ACOEF value to 25225 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_ycrcb
   2rgb_v6_01_a/data/v_ycrcb2rgb_v2_1_0.mpd line 108 
INFO:EDK - IPNAME: v_ycrcb2rgb, INSTANCE:YUV2RGB_0 - tcl is overriding PARAMETER
   C_BCOEF value to -6067 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_ycrcb
   2rgb_v6_01_a/data/v_ycrcb2rgb_v2_1_0.mpd line 109 
INFO:EDK - IPNAME: v_ycrcb2rgb, INSTANCE:YUV2RGB_0 - tcl is overriding PARAMETER
   C_CCOEF value to -2428 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_ycrcb
   2rgb_v6_01_a/data/v_ycrcb2rgb_v2_1_0.mpd line 110 
INFO:EDK - IPNAME: v_ycrcb2rgb, INSTANCE:YUV2RGB_0 - tcl is overriding PARAMETER
   C_DCOEF value to 29724 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_ycrcb
   2rgb_v6_01_a/data/v_ycrcb2rgb_v2_1_0.mpd line 111 
INFO:EDK - IPNAME: axi_perf_mon, INSTANCE:PERF_MON_HP0_HP2 - tcl is overriding
   PARAMETER C_FIFO_AXIS_TDATA_WIDTH value to 80 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_per
   f_mon_v3_00_a/data/axi_perf_mon_v2_1_0.mpd line 192 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'fmc_imageon_hdmi_in_0_clk_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock 'ps7_0_PS_CLK_pin' is not
   specified. Clock DRCs will not be performed for IPs connected to that clock
   port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   VIDEO_MUX_0:video_clk. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   VIDEO_MUX_0:video_clk. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x3FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x20000000; High Address = 0x3FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor ps7_0
  (0x40030000-0x4003ffff) LOGICVC_0	axi4_lite
  (0x40040000-0x4004ffff) CRESAMPLE_0	axi4_lite
  (0x40050000-0x4005ffff) YUV2RGB_0	axi4_lite
  (0x40060000-0x4006ffff) CLK_DETECT_0	axi4_lite
  (0x40070000-0x4007ffff) VTC_0	axi4_lite
  (0x40080000-0x4008ffff) TPG_0	axi4_lite
  (0x40090000-0x4009ffff) TPG_VDMA	axi4_lite
  (0x400b0000-0x400bffff) FILTER_VDMA	axi4_lite
  (0x400d0000-0x400dffff) FILTER_ENGINE	axi4_lite
  (0x400f0000-0x400fffff) PERF_MON_HP0_HP2	axi4_lite

Checking platform address map ...

XPS% ERROR:EDK -  
   Error while running "gmake -f system.make bits".
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f

WARNING:EDK - IPNAME: processing_system7, INSTANCE: ps7_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 48 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi4_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 193 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi4_1 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 200 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi4_lite - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 207 
WARNING:EDK - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 215 
WARNING:EDK - IPNAME: proc_sys_reset, INSTANCE: proc_sys_reset_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 231 
WARNING:EDK - IPNAME: v_tpg, INSTANCE: TPG_0 - Pre-Production version not
   verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 356 
WARNING:EDK - IPNAME: axi_vdma, INSTANCE: TPG_VDMA - Pre-Production version not
   verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 422 
WARNING:EDK - IPNAME: axi_vdma, INSTANCE: FILTER_VDMA - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 477 
WARNING:EDK - IPNAME: axi_perf_mon, INSTANCE: PERF_MON_HP0_HP2 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 594 
WARNING:EDK - IPNAME: processing_system7, INSTANCE: ps7_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 48 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi4_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 193 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi4_1 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 200 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi4_lite - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 207 
WARNING:EDK - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 215 
WARNING:EDK - IPNAME: proc_sys_reset, INSTANCE: proc_sys_reset_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 231 
WARNING:EDK - IPNAME: v_tpg, INSTANCE: TPG_0 - Pre-Production version not
   verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 356 
WARNING:EDK - IPNAME: axi_vdma, INSTANCE: TPG_VDMA - Pre-Production version not
   verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 422 
WARNING:EDK - IPNAME: axi_vdma, INSTANCE: FILTER_VDMA - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 477 
WARNING:EDK - IPNAME: axi_perf_mon, INSTANCE: PERF_MON_HP0_HP2 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 594 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_NUM_F2P_INTR_INPUTS value to 5 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/process
   ing_system7_v4_02_a/data/processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_int
   erconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_1 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_int
   erconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_lite - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_int
   erconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: v_vid_in_axi4s, INSTANCE:VID_IN_AXI4S - tcl is overriding
   PARAMETER VID_IN_DATA_WIDTH value to 16 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_vid_i
   n_axi4s_v2_01_a/data/v_vid_in_axi4s_v2_1_0.mpd line 79 
INFO:EDK - IPNAME: v_vid_in_axi4s, INSTANCE:VID_IN_AXI4S - tcl is overriding
   PARAMETER C_M_AXIS_VIDEO_TDATA_WIDTH value to 16 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_vid_i
   n_axi4s_v2_01_a/data/v_vid_in_axi4s_v2_1_0.mpd line 80 
INFO:EDK - IPNAME: v_cresample, INSTANCE:CRESAMPLE_0 - tcl is overriding
   PARAMETER C_M_AXIS_VIDEO_TDATA_WIDTH value to 24 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_cresa
   mple_v3_01_a/data/v_cresample_v2_1_0.mpd line 86 
INFO:EDK - IPNAME: v_ycrcb2rgb, INSTANCE:YUV2RGB_0 - tcl is overriding PARAMETER
   C_MWIDTH value to 25 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_ycrcb
   2rgb_v6_01_a/data/v_ycrcb2rgb_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: v_ycrcb2rgb, INSTANCE:YUV2RGB_0 - tcl is overriding PARAMETER
   C_ROFFSET value to -6965504 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_ycrcb
   2rgb_v6_01_a/data/v_ycrcb2rgb_v2_1_0.mpd line 101 
INFO:EDK - IPNAME: v_ycrcb2rgb, INSTANCE:YUV2RGB_0 - tcl is overriding PARAMETER
   C_GOFFSET value to 1666816 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_ycrcb
   2rgb_v6_01_a/data/v_ycrcb2rgb_v2_1_0.mpd line 102 
INFO:EDK - IPNAME: v_ycrcb2rgb, INSTANCE:YUV2RGB_0 - tcl is overriding PARAMETER
   C_BOFFSET value to -8117248 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_ycrcb
   2rgb_v6_01_a/data/v_ycrcb2rgb_v2_1_0.mpd line 103 
INFO:EDK - IPNAME: v_ycrcb2rgb, INSTANCE:YUV2RGB_0 - tcl is overriding PARAMETER
   C_ACOEF value to 25225 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_ycrcb
   2rgb_v6_01_a/data/v_ycrcb2rgb_v2_1_0.mpd line 108 
INFO:EDK - IPNAME: v_ycrcb2rgb, INSTANCE:YUV2RGB_0 - tcl is overriding PARAMETER
   C_BCOEF value to -6067 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_ycrcb
   2rgb_v6_01_a/data/v_ycrcb2rgb_v2_1_0.mpd line 109 
INFO:EDK - IPNAME: v_ycrcb2rgb, INSTANCE:YUV2RGB_0 - tcl is overriding PARAMETER
   C_CCOEF value to -2428 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_ycrcb
   2rgb_v6_01_a/data/v_ycrcb2rgb_v2_1_0.mpd line 110 
INFO:EDK - IPNAME: v_ycrcb2rgb, INSTANCE:YUV2RGB_0 - tcl is overriding PARAMETER
   C_DCOEF value to 29724 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_ycrcb
   2rgb_v6_01_a/data/v_ycrcb2rgb_v2_1_0.mpd line 111 
INFO:EDK - IPNAME: axi_perf_mon, INSTANCE:PERF_MON_HP0_HP2 - tcl is overriding
   PARAMETER C_FIFO_AXIS_TDATA_WIDTH value to 80 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_per
   f_mon_v3_00_a/data/axi_perf_mon_v2_1_0.mpd line 192 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'fmc_imageon_hdmi_in_0_clk_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock 'ps7_0_PS_CLK_pin' is not
   specified. Clock DRCs will not be performed for IPs connected to that clock
   port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   VIDEO_MUX_0:video_clk. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   VIDEO_MUX_0:video_clk. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x3FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x20000000; High Address = 0x3FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor ps7_0
  (0x40030000-0x4003ffff) LOGICVC_0	axi4_lite
  (0x40040000-0x4004ffff) CRESAMPLE_0	axi4_lite
  (0x40050000-0x4005ffff) YUV2RGB_0	axi4_lite
  (0x40060000-0x4006ffff) CLK_DETECT_0	axi4_lite
  (0x40070000-0x4007ffff) VTC_0	axi4_lite
  (0x40080000-0x4008ffff) TPG_0	axi4_lite
  (0x40090000-0x4009ffff) TPG_VDMA	axi4_lite
  (0x400b0000-0x400bffff) FILTER_VDMA	axi4_lite
  (0x400d0000-0x400dffff) FILTER_ENGINE	axi4_lite
  (0x400f0000-0x400fffff) PERF_MON_HP0_HP2	axi4_lite

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_NUM_F2P_INTR_INPUTS value to 5 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/process
   ing_system7_v4_02_a/data/processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_int
   erconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_1 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_int
   erconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_lite - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_int
   erconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: v_vid_in_axi4s, INSTANCE:VID_IN_AXI4S - tcl is overriding
   PARAMETER VID_IN_DATA_WIDTH value to 16 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_vid_i
   n_axi4s_v2_01_a/data/v_vid_in_axi4s_v2_1_0.mpd line 79 
INFO:EDK - IPNAME: v_vid_in_axi4s, INSTANCE:VID_IN_AXI4S - tcl is overriding
   PARAMETER C_M_AXIS_VIDEO_TDATA_WIDTH value to 16 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_vid_i
   n_axi4s_v2_01_a/data/v_vid_in_axi4s_v2_1_0.mpd line 80 
INFO:EDK - IPNAME: v_cresample, INSTANCE:CRESAMPLE_0 - tcl is overriding
   PARAMETER C_M_AXIS_VIDEO_TDATA_WIDTH value to 24 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_cresa
   mple_v3_01_a/data/v_cresample_v2_1_0.mpd line 86 
INFO:EDK - IPNAME: v_ycrcb2rgb, INSTANCE:YUV2RGB_0 - tcl is overriding PARAMETER
   C_MWIDTH value to 25 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_ycrcb
   2rgb_v6_01_a/data/v_ycrcb2rgb_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: v_ycrcb2rgb, INSTANCE:YUV2RGB_0 - tcl is overriding PARAMETER
   C_ROFFSET value to -6965504 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_ycrcb
   2rgb_v6_01_a/data/v_ycrcb2rgb_v2_1_0.mpd line 101 
INFO:EDK - IPNAME: v_ycrcb2rgb, INSTANCE:YUV2RGB_0 - tcl is overriding PARAMETER
   C_GOFFSET value to 1666816 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_ycrcb
   2rgb_v6_01_a/data/v_ycrcb2rgb_v2_1_0.mpd line 102 
INFO:EDK - IPNAME: v_ycrcb2rgb, INSTANCE:YUV2RGB_0 - tcl is overriding PARAMETER
   C_BOFFSET value to -8117248 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_ycrcb
   2rgb_v6_01_a/data/v_ycrcb2rgb_v2_1_0.mpd line 103 
INFO:EDK - IPNAME: v_ycrcb2rgb, INSTANCE:YUV2RGB_0 - tcl is overriding PARAMETER
   C_ACOEF value to 25225 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_ycrcb
   2rgb_v6_01_a/data/v_ycrcb2rgb_v2_1_0.mpd line 108 
INFO:EDK - IPNAME: v_ycrcb2rgb, INSTANCE:YUV2RGB_0 - tcl is overriding PARAMETER
   C_BCOEF value to -6067 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_ycrcb
   2rgb_v6_01_a/data/v_ycrcb2rgb_v2_1_0.mpd line 109 
INFO:EDK - IPNAME: v_ycrcb2rgb, INSTANCE:YUV2RGB_0 - tcl is overriding PARAMETER
   C_CCOEF value to -2428 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_ycrcb
   2rgb_v6_01_a/data/v_ycrcb2rgb_v2_1_0.mpd line 110 
INFO:EDK - IPNAME: v_ycrcb2rgb, INSTANCE:YUV2RGB_0 - tcl is overriding PARAMETER
   C_DCOEF value to 29724 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_ycrcb
   2rgb_v6_01_a/data/v_ycrcb2rgb_v2_1_0.mpd line 111 
INFO:EDK - IPNAME: axi_perf_mon, INSTANCE:PERF_MON_HP0_HP2 - tcl is overriding
   PARAMETER C_FIFO_AXIS_TDATA_WIDTH value to 80 -
   /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_per
   f_mon_v3_00_a/data/axi_perf_mon_v2_1_0.mpd line 192 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'fmc_imageon_hdmi_in_0_clk_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock 'ps7_0_PS_CLK_pin' is not
   specified. Clock DRCs will not be performed for IPs connected to that clock
   port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   VIDEO_MUX_0:video_clk. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   VIDEO_MUX_0:video_clk. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x3FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x20000000; High Address = 0x3FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor ps7_0
  (0x40030000-0x4003ffff) LOGICVC_0	axi4_lite
  (0x40040000-0x4004ffff) CRESAMPLE_0	axi4_lite
  (0x40050000-0x4005ffff) YUV2RGB_0	axi4_lite
  (0x40060000-0x4006ffff) CLK_DETECT_0	axi4_lite
  (0x40070000-0x4007ffff) VTC_0	axi4_lite
  (0x40080000-0x4008ffff) TPG_0	axi4_lite
  (0x40090000-0x4009ffff) TPG_VDMA	axi4_lite
  (0x400b0000-0x400bffff) FILTER_VDMA	axi4_lite
  (0x400d0000-0x400dffff) FILTER_ENGINE	axi4_lite
  (0x400f0000-0x400fffff) PERF_MON_HP0_HP2	axi4_lite

Checking platform address map ...

XPS% Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for umair0722@hotmail.com on 05/17/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - No license for component <v_cresample> found. You may use the customization GUI for this component but you will not be able to generate any implementation or simulation files.

For license installation help, please visit:
www.xilinx.com/ipcenter/ip_license/ip_licensing_help.htm

For ordering information, please refer to the product page for this component on: www.xilinx.com FLEXlm Error: No such feature exists. (-5,21)
ERROR:EDK:1596 - IPNAME:v_cresample INSTANCE:CRESAMPLE_0 - /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/_xps_tempmhsfilename.mhs line 372 - invalid license or no license found!
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for umair0722@hotmail.com on 05/17/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - No license for component <v_cresample> found. You may use the customization GUI for this component but you will not be able to generate any implementation or simulation files.

For license installation help, please visit:
www.xilinx.com/ipcenter/ip_license/ip_licensing_help.htm

For ordering information, please refer to the product page for this component on: www.xilinx.com FLEXlm Error: No such feature exists. (-5,21)
ERROR:EDK:1596 - IPNAME:v_cresample INSTANCE:CRESAMPLE_0 - /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/_xps_tempmhsfilename.mhs line 372 - invalid license or no license found!

Running DRCs...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ps7_0
  (0x40030000-0x4003ffff) LOGICVC_0	axi4_lite
  (0x40040000-0x4004ffff) CRESAMPLE_0	axi4_lite
  (0x40050000-0x4005ffff) YUV2RGB_0	axi4_lite
  (0x40060000-0x4006ffff) CLK_DETECT_0	axi4_lite
  (0x40070000-0x4007ffff) VTC_0	axi4_lite
  (0x40080000-0x4008ffff) TPG_0	axi4_lite
  (0x40090000-0x4009ffff) TPG_VDMA	axi4_lite
  (0x400b0000-0x400bffff) FILTER_VDMA	axi4_lite
  (0x400d0000-0x400dffff) FILTER_ENGINE	axi4_lite
  (0x400f0000-0x400fffff) PERF_MON_HP0_HP2	axi4_lite

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 2 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_1 - 2 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_lite - 1 master(s) : 10 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: s_axis_s2mm_tkeep, CONNECTOR: v_ycrcb2rgb_0_M_AXIS_VIDEO_TKEEP - No driver found. Port will be driven to VCC - /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 231 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TSTRB, CONNECTOR: FILTER_DMA_MM2S_TSTRB - No driver found. Port will be driven to GND - /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/pcores/image_filter_top_v1_04_a/data/image_filter_top_v2_1_0.mpd line 67 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TID, CONNECTOR: FILTER_DMA_MM2S_TID - No driver found. Port will be driven to GND - /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/pcores/image_filter_top_v1_04_a/data/image_filter_top_v2_1_0.mpd line 70 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TDEST, CONNECTOR: FILTER_DMA_MM2S_TDEST - No driver found. Port will be driven to GND - /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/pcores/image_filter_top_v1_04_a/data/image_filter_top_v2_1_0.mpd line 71 
WARNING:EDK:4181 - PORT: audio_spdif, CONNECTOR: fmc_imageon_hdmi_in_0_audio_spdif - floating connection - /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 347 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TSTRB, CONNECTOR: FILTER_DMA_S2MM_TSTRB - floating connection - /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/pcores/image_filter_top_v1_04_a/data/image_filter_top_v2_1_0.mpd line 85 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TID, CONNECTOR: FILTER_DMA_S2MM_TID - floating connection - /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/pcores/image_filter_top_v1_04_a/data/image_filter_top_v2_1_0.mpd line 88 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TDEST, CONNECTOR: FILTER_DMA_S2MM_TDEST - floating connection - /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/pcores/image_filter_top_v1_04_a/data/image_filter_top_v2_1_0.mpd line 89 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE - /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_02_a/data/processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE - /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_02_a/data/processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE - /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_02_a/data/processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_1; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_1 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4_lite.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_lite - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - /ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK -  ****************************************************************
WARNING:EDK -  Optimization Alert: axi_interconnect axi4_lite: Port 
WARNING:EDK -  INTERCONNECT_ACLK is connected to a clock source slower than (or 
WARNING:EDK -  asynchronous to) the fastest MI slot (connected slave). 
WARNING:EDK -  Throughput may often be improved by connecting INTERCONNECT_ACLK 
WARNING:EDK -  to the same clock source as the fastest performance-critical MI 
WARNING:EDK -  slot.

WARNING:EDK:4059 - INSTANCE: TPG_0, Overriding connection of PORT: s_axis_video_tdata, VALUE: tdata[7:0]&tdata[15:8] - which is part of the connected BUSIF: S_AXIS_VIDEO - /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 356
WARNING:EDK:4059 - INSTANCE: VID_IN_AXI4S, Overriding connection of PORT: m_axis_video_tdata, VALUE: tdata - which is part of the connected BUSIF: M_AXIS_VIDEO - /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 370
WARNING:EDK:4059 - INSTANCE: YUV2RGB_0, Overriding connection of PORT: m_axis_video_tdata, VALUE: ycrcb2rgb_axis_tdata - which is part of the connected BUSIF: M_AXIS_VIDEO - /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 406
WARNING:EDK:4059 - INSTANCE: TPG_VDMA, Overriding connection of PORT: s_axis_s2mm_tdata, VALUE: 0xff&ycrcb2rgb_axis_tdata[23:16]&ycrcb2rgb_axis_tdata[7:0]&ycrcb2rgb_axis_tdata[15:8] - which is part of the connected BUSIF: S_AXIS_S2MM - /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 422
WARNING:EDK:4059 - INSTANCE: FILTER_ENGINE, Overriding connection of PORT: aresetn, VALUE: FILTER_RST_O - which is part of the connected BUSIF: S_AXI_CONTROL_BUS - /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/system.mhs line 464
Done!
Writing filter settings....
Done writing filter settings to:
	/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/etc/system.filters
Done writing Tab View settings to:
	/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/etc/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for umair0722@hotmail.com on 05/17/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - No license for component <v_cresample> found. You may use the customization GUI for this component but you will not be able to generate any implementation or simulation files.

For license installation help, please visit:
www.xilinx.com/ipcenter/ip_license/ip_licensing_help.htm

For ordering information, please refer to the product page for this component on: www.xilinx.com FLEXlm Error: No such feature exists. (-5,21)
ERROR:EDK:1596 - IPNAME:v_cresample INSTANCE:CRESAMPLE_0 - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/umair-razzaq/xapp1167/sw/erode/xps_proj/_xps_tempmhsfilename.mhs line 372 - invalid license or no license found!
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for umair0722@hotmail.com on 05/17/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - No license for component <v_cresample> found. You may use the customization GUI for this component but you will not be able to generate any implementation or simulation files.

For license installation help, please visit:
www.xilinx.com/ipcenter/ip_license/ip_licensing_help.htm

For ordering information, please refer to the product page for this component on: www.xilinx.com FLEXlm Error: No such feature exists. (-5,21)
ERROR:EDK:1596 - IPNAME:v_cresample INSTANCE:CRESAMPLE_0 - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/umair-razzaq/xapp1167/sw/erode/xps_proj/_xps_tempmhsfilename.mhs line 372 - invalid license or no license found!
Writing filter settings....
Done writing filter settings to:
	/nfs/TUEIEDAprojects/SystemDesign/work/zynq/umair-razzaq/xapp1167/sw/erode/xps_proj/etc/system.filters
Done writing Tab View settings to:
	/nfs/TUEIEDAprojects/SystemDesign/work/zynq/umair-razzaq/xapp1167/sw/erode/xps_proj/etc/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for umair0722@hotmail.com on 05/17/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - No license for component <v_cresample> found. You may use the customization GUI for this component but you will not be able to generate any implementation or simulation files.

For license installation help, please visit:
www.xilinx.com/ipcenter/ip_license/ip_licensing_help.htm

For ordering information, please refer to the product page for this component on: www.xilinx.com FLEXlm Error: No such feature exists. (-5,21)
ERROR:EDK:1596 - IPNAME:v_cresample INSTANCE:CRESAMPLE_0 - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/umair-razzaq/xapp1167/sw/erode/xps_proj/_xps_tempmhsfilename.mhs line 372 - invalid license or no license found!
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for umair0722@hotmail.com on 05/17/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - No license for component <v_cresample> found. You may use the customization GUI for this component but you will not be able to generate any implementation or simulation files.

For license installation help, please visit:
www.xilinx.com/ipcenter/ip_license/ip_licensing_help.htm

For ordering information, please refer to the product page for this component on: www.xilinx.com FLEXlm Error: No such feature exists. (-5,21)
ERROR:EDK:1596 - IPNAME:v_cresample INSTANCE:CRESAMPLE_0 - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/umair-razzaq/xapp1167/sw/erode/xps_proj/_xps_tempmhsfilename.mhs line 372 - invalid license or no license found!
Writing filter settings....
Done writing filter settings to:
	/nfs/TUEIEDAprojects/SystemDesign/work/zynq/umair-razzaq/xapp1167/sw/erode/xps_proj/etc/system.filters
Done writing Tab View settings to:
	/nfs/TUEIEDAprojects/SystemDesign/work/zynq/umair-razzaq/xapp1167/sw/erode/xps_proj/etc/system.gui
