// Seed: 3485682642
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  tri0  id_4;
  uwire id_5 = id_3;
  id_6(
      id_5, 1, (id_4)
  );
  wire id_7, id_8;
endmodule
module module_1 (
    input uwire id_0
);
  always id_2 = id_2;
  always id_3 = id_3;
  initial @(posedge (-1)) id_2 <= id_2;
  wire id_5, id_6;
  always id_3 = 1;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6
  );
  assign modCall_1.id_4 = 0;
  wire id_7;
endmodule
