{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574880739110 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574880739111 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 27 15:52:18 2019 " "Processing started: Wed Nov 27 15:52:18 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574880739111 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1574880739111 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta transm_completo_2 -c transm_completo_2 " "Command: quartus_sta transm_completo_2 -c transm_completo_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1574880739111 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1574880739151 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1574880739242 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1574880739243 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1574880739320 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1574880739321 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "The Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1574880739495 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "transm_completo_2.sdc " "Synopsys Design Constraints File file not found: 'transm_completo_2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1574880739504 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1574880739505 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_50Mhz clk_50Mhz " "create_clock -period 1.000 -name clk_50Mhz clk_50Mhz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1574880739508 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name msj_y_salida_apart:d2\|msj_y_mem:d1\|mea_mem:d1\|stac.asign msj_y_salida_apart:d2\|msj_y_mem:d1\|mea_mem:d1\|stac.asign " "create_clock -period 1.000 -name msj_y_salida_apart:d2\|msj_y_mem:d1\|mea_mem:d1\|stac.asign msj_y_salida_apart:d2\|msj_y_mem:d1\|mea_mem:d1\|stac.asign" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1574880739508 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name generador:d1\|divfrecuencias:divisor\|clk_1 generador:d1\|divfrecuencias:divisor\|clk_1 " "create_clock -period 1.000 -name generador:d1\|divfrecuencias:divisor\|clk_1 generador:d1\|divfrecuencias:divisor\|clk_1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1574880739508 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name generador:d1\|sincX3:entradas\|sincronizador:\\sinc_xx:0:buss\|divisorx2:div1\|ffd:ffd1\|dd generador:d1\|sincX3:entradas\|sincronizador:\\sinc_xx:0:buss\|divisorx2:div1\|ffd:ffd1\|dd " "create_clock -period 1.000 -name generador:d1\|sincX3:entradas\|sincronizador:\\sinc_xx:0:buss\|divisorx2:div1\|ffd:ffd1\|dd generador:d1\|sincX3:entradas\|sincronizador:\\sinc_xx:0:buss\|divisorx2:div1\|ffd:ffd1\|dd" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1574880739508 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name generador:d1\|sincX3:entradas\|sincronizador:\\sinc_xx:1:buss\|divisorx2:div1\|ffd:ffd1\|dd generador:d1\|sincX3:entradas\|sincronizador:\\sinc_xx:1:buss\|divisorx2:div1\|ffd:ffd1\|dd " "create_clock -period 1.000 -name generador:d1\|sincX3:entradas\|sincronizador:\\sinc_xx:1:buss\|divisorx2:div1\|ffd:ffd1\|dd generador:d1\|sincX3:entradas\|sincronizador:\\sinc_xx:1:buss\|divisorx2:div1\|ffd:ffd1\|dd" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1574880739508 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574880739508 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: d1\|seleccionador\|Mux0  from: datad  to: combout " "Cell: d1\|seleccionador\|Mux0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574880739510 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1574880739510 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1574880739511 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574880739513 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1574880739514 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1574880739521 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1574880739573 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1574880739573 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.849 " "Worst-case setup slack is -3.849" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574880739574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574880739574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.849             -41.360 generador:d1\|divfrecuencias:divisor\|clk_1  " "   -3.849             -41.360 generador:d1\|divfrecuencias:divisor\|clk_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574880739574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.660             -18.563 msj_y_salida_apart:d2\|msj_y_mem:d1\|mea_mem:d1\|stac.asign  " "   -2.660             -18.563 msj_y_salida_apart:d2\|msj_y_mem:d1\|mea_mem:d1\|stac.asign " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574880739574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.009             -65.728 clk_50Mhz  " "   -2.009             -65.728 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574880739574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.174              -0.174 generador:d1\|sincX3:entradas\|sincronizador:\\sinc_xx:0:buss\|divisorx2:div1\|ffd:ffd1\|dd  " "   -0.174              -0.174 generador:d1\|sincX3:entradas\|sincronizador:\\sinc_xx:0:buss\|divisorx2:div1\|ffd:ffd1\|dd " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574880739574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.173              -0.173 generador:d1\|sincX3:entradas\|sincronizador:\\sinc_xx:1:buss\|divisorx2:div1\|ffd:ffd1\|dd  " "   -0.173              -0.173 generador:d1\|sincX3:entradas\|sincronizador:\\sinc_xx:1:buss\|divisorx2:div1\|ffd:ffd1\|dd " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574880739574 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574880739574 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.323 " "Worst-case hold slack is 0.323" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574880739576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574880739576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 generador:d1\|divfrecuencias:divisor\|clk_1  " "    0.323               0.000 generador:d1\|divfrecuencias:divisor\|clk_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574880739576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 clk_50Mhz  " "    0.347               0.000 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574880739576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.766               0.000 generador:d1\|sincX3:entradas\|sincronizador:\\sinc_xx:1:buss\|divisorx2:div1\|ffd:ffd1\|dd  " "    0.766               0.000 generador:d1\|sincX3:entradas\|sincronizador:\\sinc_xx:1:buss\|divisorx2:div1\|ffd:ffd1\|dd " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574880739576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.769               0.000 generador:d1\|sincX3:entradas\|sincronizador:\\sinc_xx:0:buss\|divisorx2:div1\|ffd:ffd1\|dd  " "    0.769               0.000 generador:d1\|sincX3:entradas\|sincronizador:\\sinc_xx:0:buss\|divisorx2:div1\|ffd:ffd1\|dd " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574880739576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.172               0.000 msj_y_salida_apart:d2\|msj_y_mem:d1\|mea_mem:d1\|stac.asign  " "    1.172               0.000 msj_y_salida_apart:d2\|msj_y_mem:d1\|mea_mem:d1\|stac.asign " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574880739576 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574880739576 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574880739577 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574880739578 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574880739579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574880739579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -55.000 clk_50Mhz  " "   -3.000             -55.000 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574880739579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -22.174 generador:d1\|divfrecuencias:divisor\|clk_1  " "   -2.174             -22.174 generador:d1\|divfrecuencias:divisor\|clk_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574880739579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 generador:d1\|sincX3:entradas\|sincronizador:\\sinc_xx:0:buss\|divisorx2:div1\|ffd:ffd1\|dd  " "   -1.000              -2.000 generador:d1\|sincX3:entradas\|sincronizador:\\sinc_xx:0:buss\|divisorx2:div1\|ffd:ffd1\|dd " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574880739579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 generador:d1\|sincX3:entradas\|sincronizador:\\sinc_xx:1:buss\|divisorx2:div1\|ffd:ffd1\|dd  " "   -1.000              -2.000 generador:d1\|sincX3:entradas\|sincronizador:\\sinc_xx:1:buss\|divisorx2:div1\|ffd:ffd1\|dd " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574880739579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.421               0.000 msj_y_salida_apart:d2\|msj_y_mem:d1\|mea_mem:d1\|stac.asign  " "    0.421               0.000 msj_y_salida_apart:d2\|msj_y_mem:d1\|mea_mem:d1\|stac.asign " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574880739579 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574880739579 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574880739636 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574880739636 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1574880739639 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1574880739663 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1574880740200 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: d1\|seleccionador\|Mux0  from: datad  to: combout " "Cell: d1\|seleccionador\|Mux0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574880740226 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1574880740226 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574880740227 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1574880740233 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1574880740233 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.418 " "Worst-case setup slack is -3.418" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574880740235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574880740235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.418             -35.352 generador:d1\|divfrecuencias:divisor\|clk_1  " "   -3.418             -35.352 generador:d1\|divfrecuencias:divisor\|clk_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574880740235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.288             -16.288 msj_y_salida_apart:d2\|msj_y_mem:d1\|mea_mem:d1\|stac.asign  " "   -2.288             -16.288 msj_y_salida_apart:d2\|msj_y_mem:d1\|mea_mem:d1\|stac.asign " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574880740235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.687             -54.253 clk_50Mhz  " "   -1.687             -54.253 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574880740235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.118              -0.118 generador:d1\|sincX3:entradas\|sincronizador:\\sinc_xx:0:buss\|divisorx2:div1\|ffd:ffd1\|dd  " "   -0.118              -0.118 generador:d1\|sincX3:entradas\|sincronizador:\\sinc_xx:0:buss\|divisorx2:div1\|ffd:ffd1\|dd " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574880740235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.117              -0.117 generador:d1\|sincX3:entradas\|sincronizador:\\sinc_xx:1:buss\|divisorx2:div1\|ffd:ffd1\|dd  " "   -0.117              -0.117 generador:d1\|sincX3:entradas\|sincronizador:\\sinc_xx:1:buss\|divisorx2:div1\|ffd:ffd1\|dd " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574880740235 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574880740235 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.288 " "Worst-case hold slack is 0.288" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574880740238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574880740238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.288               0.000 clk_50Mhz  " "    0.288               0.000 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574880740238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.293               0.000 generador:d1\|divfrecuencias:divisor\|clk_1  " "    0.293               0.000 generador:d1\|divfrecuencias:divisor\|clk_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574880740238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.762               0.000 generador:d1\|sincX3:entradas\|sincronizador:\\sinc_xx:1:buss\|divisorx2:div1\|ffd:ffd1\|dd  " "    0.762               0.000 generador:d1\|sincX3:entradas\|sincronizador:\\sinc_xx:1:buss\|divisorx2:div1\|ffd:ffd1\|dd " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574880740238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.765               0.000 generador:d1\|sincX3:entradas\|sincronizador:\\sinc_xx:0:buss\|divisorx2:div1\|ffd:ffd1\|dd  " "    0.765               0.000 generador:d1\|sincX3:entradas\|sincronizador:\\sinc_xx:0:buss\|divisorx2:div1\|ffd:ffd1\|dd " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574880740238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.095               0.000 msj_y_salida_apart:d2\|msj_y_mem:d1\|mea_mem:d1\|stac.asign  " "    1.095               0.000 msj_y_salida_apart:d2\|msj_y_mem:d1\|mea_mem:d1\|stac.asign " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574880740238 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574880740238 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574880740240 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574880740242 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574880740244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574880740244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -55.000 clk_50Mhz  " "   -3.000             -55.000 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574880740244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -22.174 generador:d1\|divfrecuencias:divisor\|clk_1  " "   -2.174             -22.174 generador:d1\|divfrecuencias:divisor\|clk_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574880740244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 generador:d1\|sincX3:entradas\|sincronizador:\\sinc_xx:0:buss\|divisorx2:div1\|ffd:ffd1\|dd  " "   -1.000              -2.000 generador:d1\|sincX3:entradas\|sincronizador:\\sinc_xx:0:buss\|divisorx2:div1\|ffd:ffd1\|dd " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574880740244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 generador:d1\|sincX3:entradas\|sincronizador:\\sinc_xx:1:buss\|divisorx2:div1\|ffd:ffd1\|dd  " "   -1.000              -2.000 generador:d1\|sincX3:entradas\|sincronizador:\\sinc_xx:1:buss\|divisorx2:div1\|ffd:ffd1\|dd " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574880740244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.463               0.000 msj_y_salida_apart:d2\|msj_y_mem:d1\|mea_mem:d1\|stac.asign  " "    0.463               0.000 msj_y_salida_apart:d2\|msj_y_mem:d1\|mea_mem:d1\|stac.asign " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574880740244 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574880740244 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574880740310 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574880740310 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1574880740315 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: d1\|seleccionador\|Mux0  from: datad  to: combout " "Cell: d1\|seleccionador\|Mux0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574880740376 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1574880740376 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574880740377 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1574880740378 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1574880740378 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.906 " "Worst-case setup slack is -1.906" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574880740381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574880740381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.906             -14.521 generador:d1\|divfrecuencias:divisor\|clk_1  " "   -1.906             -14.521 generador:d1\|divfrecuencias:divisor\|clk_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574880740381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.094              -7.288 msj_y_salida_apart:d2\|msj_y_mem:d1\|mea_mem:d1\|stac.asign  " "   -1.094              -7.288 msj_y_salida_apart:d2\|msj_y_mem:d1\|mea_mem:d1\|stac.asign " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574880740381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.688             -13.690 clk_50Mhz  " "   -0.688             -13.690 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574880740381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 generador:d1\|sincX3:entradas\|sincronizador:\\sinc_xx:0:buss\|divisorx2:div1\|ffd:ffd1\|dd  " "    0.144               0.000 generador:d1\|sincX3:entradas\|sincronizador:\\sinc_xx:0:buss\|divisorx2:div1\|ffd:ffd1\|dd " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574880740381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.146               0.000 generador:d1\|sincX3:entradas\|sincronizador:\\sinc_xx:1:buss\|divisorx2:div1\|ffd:ffd1\|dd  " "    0.146               0.000 generador:d1\|sincX3:entradas\|sincronizador:\\sinc_xx:1:buss\|divisorx2:div1\|ffd:ffd1\|dd " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574880740381 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574880740381 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.164 " "Worst-case hold slack is 0.164" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574880740385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574880740385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.164               0.000 generador:d1\|divfrecuencias:divisor\|clk_1  " "    0.164               0.000 generador:d1\|divfrecuencias:divisor\|clk_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574880740385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.189               0.000 clk_50Mhz  " "    0.189               0.000 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574880740385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.601               0.000 generador:d1\|sincX3:entradas\|sincronizador:\\sinc_xx:1:buss\|divisorx2:div1\|ffd:ffd1\|dd  " "    0.601               0.000 generador:d1\|sincX3:entradas\|sincronizador:\\sinc_xx:1:buss\|divisorx2:div1\|ffd:ffd1\|dd " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574880740385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.603               0.000 generador:d1\|sincX3:entradas\|sincronizador:\\sinc_xx:0:buss\|divisorx2:div1\|ffd:ffd1\|dd  " "    0.603               0.000 generador:d1\|sincX3:entradas\|sincronizador:\\sinc_xx:0:buss\|divisorx2:div1\|ffd:ffd1\|dd " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574880740385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.647               0.000 msj_y_salida_apart:d2\|msj_y_mem:d1\|mea_mem:d1\|stac.asign  " "    0.647               0.000 msj_y_salida_apart:d2\|msj_y_mem:d1\|mea_mem:d1\|stac.asign " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574880740385 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574880740385 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574880740389 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574880740392 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574880740395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574880740395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -58.438 clk_50Mhz  " "   -3.000             -58.438 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574880740395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -21.000 generador:d1\|divfrecuencias:divisor\|clk_1  " "   -1.000             -21.000 generador:d1\|divfrecuencias:divisor\|clk_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574880740395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 generador:d1\|sincX3:entradas\|sincronizador:\\sinc_xx:0:buss\|divisorx2:div1\|ffd:ffd1\|dd  " "   -1.000              -2.000 generador:d1\|sincX3:entradas\|sincronizador:\\sinc_xx:0:buss\|divisorx2:div1\|ffd:ffd1\|dd " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574880740395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 generador:d1\|sincX3:entradas\|sincronizador:\\sinc_xx:1:buss\|divisorx2:div1\|ffd:ffd1\|dd  " "   -1.000              -2.000 generador:d1\|sincX3:entradas\|sincronizador:\\sinc_xx:1:buss\|divisorx2:div1\|ffd:ffd1\|dd " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574880740395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 msj_y_salida_apart:d2\|msj_y_mem:d1\|mea_mem:d1\|stac.asign  " "    0.342               0.000 msj_y_salida_apart:d2\|msj_y_mem:d1\|mea_mem:d1\|stac.asign " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574880740395 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574880740395 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574880740455 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574880740455 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1574880740811 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1574880740811 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "815 " "Peak virtual memory: 815 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574880740859 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 27 15:52:20 2019 " "Processing ended: Wed Nov 27 15:52:20 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574880740859 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574880740859 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574880740859 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1574880740859 ""}
