{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1719791907377 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1719791907378 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 30 20:58:27 2024 " "Processing started: Sun Jun 30 20:58:27 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1719791907378 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719791907378 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off custom-riscv -c custom-riscv " "Command: quartus_map --read_settings_files=on --write_settings_files=off custom-riscv -c custom-riscv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719791907378 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1719791907683 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1719791907683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_imm_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_imm_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_imm_gen-comportamental " "Found design unit 1: tb_imm_gen-comportamental" {  } { { "tb_imm_gen.vhd" "" { Text "D:/custom-riscv/tb_imm_gen.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719791917054 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_imm_gen " "Found entity 1: tb_imm_gen" {  } { { "tb_imm_gen.vhd" "" { Text "D:/custom-riscv/tb_imm_gen.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719791917054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719791917054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imm_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imm_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 imm_gen-comportamental " "Found design unit 1: imm_gen-comportamental" {  } { { "imm_gen.vhd" "" { Text "D:/custom-riscv/imm_gen.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719791917057 ""} { "Info" "ISGN_ENTITY_NAME" "1 imm_gen " "Found entity 1: imm_gen" {  } { { "imm_gen.vhd" "" { Text "D:/custom-riscv/imm_gen.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719791917057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719791917057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux21.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux21-dataflow " "Found design unit 1: mux21-dataflow" {  } { { "mux21.vhd" "" { Text "D:/custom-riscv/mux21.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719791917059 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux21 " "Found entity 1: mux21" {  } { { "mux21.vhd" "" { Text "D:/custom-riscv/mux21.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719791917059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719791917059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "via_de_dados_ciclo_unico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file via_de_dados_ciclo_unico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 via_de_dados_ciclo_unico-comportamento " "Found design unit 1: via_de_dados_ciclo_unico-comportamento" {  } { { "via_de_dados_ciclo_unico.vhd" "" { Text "D:/custom-riscv/via_de_dados_ciclo_unico.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719791917061 ""} { "Info" "ISGN_ENTITY_NAME" "1 via_de_dados_ciclo_unico " "Found entity 1: via_de_dados_ciclo_unico" {  } { { "via_de_dados_ciclo_unico.vhd" "" { Text "D:/custom-riscv/via_de_dados_ciclo_unico.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719791917061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719791917061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-comportamental " "Found design unit 1: ula-comportamental" {  } { { "ula.vhd" "" { Text "D:/custom-riscv/ula.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719791917063 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.vhd" "" { Text "D:/custom-riscv/ula.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719791917063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719791917063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-dataflow " "Found design unit 1: somador-dataflow" {  } { { "somador.vhd" "" { Text "D:/custom-riscv/somador.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719791917065 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.vhd" "" { Text "D:/custom-riscv/somador.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719791917065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719791917065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador-comportamental " "Found design unit 1: registrador-comportamental" {  } { { "registrador.vhd" "" { Text "D:/custom-riscv/registrador.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719791917067 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador.vhd" "" { Text "D:/custom-riscv/registrador.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719791917067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719791917067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-comportamental " "Found design unit 1: pc-comportamental" {  } { { "pc.vhd" "" { Text "D:/custom-riscv/pc.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719791917070 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.vhd" "" { Text "D:/custom-riscv/pc.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719791917070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719791917070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memi-comportamental " "Found design unit 1: memi-comportamental" {  } { { "memi.vhd" "" { Text "D:/custom-riscv/memi.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719791917072 ""} { "Info" "ISGN_ENTITY_NAME" "1 memi " "Found entity 1: memi" {  } { { "memi.vhd" "" { Text "D:/custom-riscv/memi.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719791917072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719791917072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memd-comportamental " "Found design unit 1: memd-comportamental" {  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719791917074 ""} { "Info" "ISGN_ENTITY_NAME" "1 memd " "Found entity 1: memd" {  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719791917074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719791917074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deslocador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file deslocador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deslocador-comportamental " "Found design unit 1: deslocador-comportamental" {  } { { "deslocador.vhd" "" { Text "D:/custom-riscv/deslocador.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719791917076 ""} { "Info" "ISGN_ENTITY_NAME" "1 deslocador " "Found entity 1: deslocador" {  } { { "deslocador.vhd" "" { Text "D:/custom-riscv/deslocador.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719791917076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719791917076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_registradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file banco_registradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 banco_registradores-comportamental " "Found design unit 1: banco_registradores-comportamental" {  } { { "banco_registradores.vhd" "" { Text "D:/custom-riscv/banco_registradores.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719791917078 ""} { "Info" "ISGN_ENTITY_NAME" "1 banco_registradores " "Found entity 1: banco_registradores" {  } { { "banco_registradores.vhd" "" { Text "D:/custom-riscv/banco_registradores.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719791917078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719791917078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench_somador-tb_architecture " "Found design unit 1: testbench_somador-tb_architecture" {  } { { "tb_somador.vhd" "" { Text "D:/custom-riscv/tb_somador.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719791917081 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench_somador " "Found entity 1: testbench_somador" {  } { { "tb_somador.vhd" "" { Text "D:/custom-riscv/tb_somador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719791917081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719791917081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_mux21.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_mux21.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_mux21-testbench " "Found design unit 1: tb_mux21-testbench" {  } { { "tb_mux21.vhd" "" { Text "D:/custom-riscv/tb_mux21.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719791917083 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_mux21 " "Found entity 1: tb_mux21" {  } { { "tb_mux21.vhd" "" { Text "D:/custom-riscv/tb_mux21.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719791917083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719791917083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_banco_registradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_banco_registradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 banco_registradores_tb-tb_architecture " "Found design unit 1: banco_registradores_tb-tb_architecture" {  } { { "tb_banco_registradores.vhd" "" { Text "D:/custom-riscv/tb_banco_registradores.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719791917085 ""} { "Info" "ISGN_ENTITY_NAME" "1 banco_registradores_tb " "Found entity 1: banco_registradores_tb" {  } { { "tb_banco_registradores.vhd" "" { Text "D:/custom-riscv/tb_banco_registradores.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719791917085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719791917085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_ula-sim " "Found design unit 1: tb_ula-sim" {  } { { "tb_ula.vhd" "" { Text "D:/custom-riscv/tb_ula.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719791917087 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_ula " "Found entity 1: tb_ula" {  } { { "tb_ula.vhd" "" { Text "D:/custom-riscv/tb_ula.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719791917087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719791917087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_deslocador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_deslocador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deslocador_tb-tb_arch " "Found design unit 1: deslocador_tb-tb_arch" {  } { { "tb_deslocador.vhd" "" { Text "D:/custom-riscv/tb_deslocador.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719791917090 ""} { "Info" "ISGN_ENTITY_NAME" "1 deslocador_tb " "Found entity 1: deslocador_tb" {  } { { "tb_deslocador.vhd" "" { Text "D:/custom-riscv/tb_deslocador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719791917090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719791917090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_registrador-tb_architecture " "Found design unit 1: tb_registrador-tb_architecture" {  } { { "tb_registrador.vhd" "" { Text "D:/custom-riscv/tb_registrador.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719791917094 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_registrador " "Found entity 1: tb_registrador" {  } { { "tb_registrador.vhd" "" { Text "D:/custom-riscv/tb_registrador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719791917094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719791917094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_pc-behavior " "Found design unit 1: tb_pc-behavior" {  } { { "tb_pc.vhd" "" { Text "D:/custom-riscv/tb_pc.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719791917097 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_pc " "Found entity 1: tb_pc" {  } { { "tb_pc.vhd" "" { Text "D:/custom-riscv/tb_pc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719791917097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719791917097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_memd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_memd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memd_tb-tb_arch " "Found design unit 1: memd_tb-tb_arch" {  } { { "tb_memd.vhd" "" { Text "D:/custom-riscv/tb_memd.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719791917099 ""} { "Info" "ISGN_ENTITY_NAME" "1 memd_tb " "Found entity 1: memd_tb" {  } { { "tb_memd.vhd" "" { Text "D:/custom-riscv/tb_memd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719791917099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719791917099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_memi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_memi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memi_tb-tb_arch " "Found design unit 1: memi_tb-tb_arch" {  } { { "tb_memi.vhd" "" { Text "D:/custom-riscv/tb_memi.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719791917101 ""} { "Info" "ISGN_ENTITY_NAME" "1 memi_tb " "Found entity 1: memi_tb" {  } { { "tb_memi.vhd" "" { Text "D:/custom-riscv/tb_memi.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719791917101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719791917101 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "via_de_dados_ciclo_unico " "Elaborating entity \"via_de_dados_ciclo_unico\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1719791917140 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "aux_we via_de_dados_ciclo_unico.vhd(151) " "VHDL Signal Declaration warning at via_de_dados_ciclo_unico.vhd(151): used implicit default value for signal \"aux_we\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "via_de_dados_ciclo_unico.vhd" "" { Text "D:/custom-riscv/via_de_dados_ciclo_unico.vhd" 151 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1719791917142 "|via_de_dados_ciclo_unico"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:instancia_pc " "Elaborating entity \"pc\" for hierarchy \"pc:instancia_pc\"" {  } { { "via_de_dados_ciclo_unico.vhd" "instancia_pc" { Text "D:/custom-riscv/via_de_dados_ciclo_unico.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719791917142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador somador:instancia_somador1 " "Elaborating entity \"somador\" for hierarchy \"somador:instancia_somador1\"" {  } { { "via_de_dados_ciclo_unico.vhd" "instancia_somador1" { Text "D:/custom-riscv/via_de_dados_ciclo_unico.vhd" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719791917144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux21 mux21:instancia_mux_sum " "Elaborating entity \"mux21\" for hierarchy \"mux21:instancia_mux_sum\"" {  } { { "via_de_dados_ciclo_unico.vhd" "instancia_mux_sum" { Text "D:/custom-riscv/via_de_dados_ciclo_unico.vhd" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719791917145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memi memi:instancia_mem_instrucao " "Elaborating entity \"memi\" for hierarchy \"memi:instancia_mem_instrucao\"" {  } { { "via_de_dados_ciclo_unico.vhd" "instancia_mem_instrucao" { Text "D:/custom-riscv/via_de_dados_ciclo_unico.vhd" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719791917146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "banco_registradores banco_registradores:instancia_banco_registradores " "Elaborating entity \"banco_registradores\" for hierarchy \"banco_registradores:instancia_banco_registradores\"" {  } { { "via_de_dados_ciclo_unico.vhd" "instancia_banco_registradores" { Text "D:/custom-riscv/via_de_dados_ciclo_unico.vhd" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719791918110 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "banco banco_registradores.vhd(37) " "VHDL Process Statement warning at banco_registradores.vhd(37): signal \"banco\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "banco_registradores.vhd" "" { Text "D:/custom-riscv/banco_registradores.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1719791918111 "|via_de_dados_ciclo_unico|banco_registradores:instancia_banco_registradores"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ent_Rs_ende banco_registradores.vhd(37) " "VHDL Process Statement warning at banco_registradores.vhd(37): signal \"ent_Rs_ende\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "banco_registradores.vhd" "" { Text "D:/custom-riscv/banco_registradores.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1719791918111 "|via_de_dados_ciclo_unico|banco_registradores:instancia_banco_registradores"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "banco banco_registradores.vhd(38) " "VHDL Process Statement warning at banco_registradores.vhd(38): signal \"banco\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "banco_registradores.vhd" "" { Text "D:/custom-riscv/banco_registradores.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1719791918111 "|via_de_dados_ciclo_unico|banco_registradores:instancia_banco_registradores"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ent_Rt_ende banco_registradores.vhd(38) " "VHDL Process Statement warning at banco_registradores.vhd(38): signal \"ent_Rt_ende\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "banco_registradores.vhd" "" { Text "D:/custom-riscv/banco_registradores.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1719791918112 "|via_de_dados_ciclo_unico|banco_registradores:instancia_banco_registradores"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm_gen imm_gen:instancia_extensor " "Elaborating entity \"imm_gen\" for hierarchy \"imm_gen:instancia_extensor\"" {  } { { "via_de_dados_ciclo_unico.vhd" "instancia_extensor" { Text "D:/custom-riscv/via_de_dados_ciclo_unico.vhd" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719791918112 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "imm_i imm_gen.vhd(39) " "VHDL Process Statement warning at imm_gen.vhd(39): signal \"imm_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "imm_gen.vhd" "" { Text "D:/custom-riscv/imm_gen.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1719791918113 "|via_de_dados_ciclo_unico|imm_gen:instancia_extensor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "imm_i imm_gen.vhd(41) " "VHDL Process Statement warning at imm_gen.vhd(41): signal \"imm_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "imm_gen.vhd" "" { Text "D:/custom-riscv/imm_gen.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1719791918113 "|via_de_dados_ciclo_unico|imm_gen:instancia_extensor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "imm_s imm_gen.vhd(43) " "VHDL Process Statement warning at imm_gen.vhd(43): signal \"imm_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "imm_gen.vhd" "" { Text "D:/custom-riscv/imm_gen.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1719791918113 "|via_de_dados_ciclo_unico|imm_gen:instancia_extensor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "imm_b imm_gen.vhd(45) " "VHDL Process Statement warning at imm_gen.vhd(45): signal \"imm_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "imm_gen.vhd" "" { Text "D:/custom-riscv/imm_gen.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1719791918113 "|via_de_dados_ciclo_unico|imm_gen:instancia_extensor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "imm_j imm_gen.vhd(47) " "VHDL Process Statement warning at imm_gen.vhd(47): signal \"imm_j\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "imm_gen.vhd" "" { Text "D:/custom-riscv/imm_gen.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1719791918113 "|via_de_dados_ciclo_unico|imm_gen:instancia_extensor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux21 mux21:instancia_mux_ula " "Elaborating entity \"mux21\" for hierarchy \"mux21:instancia_mux_ula\"" {  } { { "via_de_dados_ciclo_unico.vhd" "instancia_mux_ula" { Text "D:/custom-riscv/via_de_dados_ciclo_unico.vhd" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719791918114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula ula:instancia_ula " "Elaborating entity \"ula\" for hierarchy \"ula:instancia_ula\"" {  } { { "via_de_dados_ciclo_unico.vhd" "instancia_ula" { Text "D:/custom-riscv/via_de_dados_ciclo_unico.vhd" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719791918115 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resultado_ula ula.vhd(48) " "VHDL Process Statement warning at ula.vhd(48): signal \"resultado_ula\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "D:/custom-riscv/ula.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1719791918116 "|via_de_dados_ciclo_unico|ula:instancia_ula"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memd memd:instancia_mem_dados " "Elaborating entity \"memd\" for hierarchy \"memd:instancia_mem_dados\"" {  } { { "via_de_dados_ciclo_unico.vhd" "instancia_mem_dados" { Text "D:/custom-riscv/via_de_dados_ciclo_unico.vhd" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719791918116 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_mem\[0\] memd.vhd(39) " "Inferred latch for \"read_data_mem\[0\]\" at memd.vhd(39)" {  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719791918152 "|via_de_dados_ciclo_unico|memd:instancia_mem_dados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_mem\[1\] memd.vhd(39) " "Inferred latch for \"read_data_mem\[1\]\" at memd.vhd(39)" {  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719791918152 "|via_de_dados_ciclo_unico|memd:instancia_mem_dados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_mem\[2\] memd.vhd(39) " "Inferred latch for \"read_data_mem\[2\]\" at memd.vhd(39)" {  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719791918152 "|via_de_dados_ciclo_unico|memd:instancia_mem_dados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_mem\[3\] memd.vhd(39) " "Inferred latch for \"read_data_mem\[3\]\" at memd.vhd(39)" {  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719791918152 "|via_de_dados_ciclo_unico|memd:instancia_mem_dados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_mem\[4\] memd.vhd(39) " "Inferred latch for \"read_data_mem\[4\]\" at memd.vhd(39)" {  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719791918152 "|via_de_dados_ciclo_unico|memd:instancia_mem_dados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_mem\[5\] memd.vhd(39) " "Inferred latch for \"read_data_mem\[5\]\" at memd.vhd(39)" {  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719791918152 "|via_de_dados_ciclo_unico|memd:instancia_mem_dados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_mem\[6\] memd.vhd(39) " "Inferred latch for \"read_data_mem\[6\]\" at memd.vhd(39)" {  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719791918152 "|via_de_dados_ciclo_unico|memd:instancia_mem_dados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_mem\[7\] memd.vhd(39) " "Inferred latch for \"read_data_mem\[7\]\" at memd.vhd(39)" {  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719791918152 "|via_de_dados_ciclo_unico|memd:instancia_mem_dados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_mem\[8\] memd.vhd(39) " "Inferred latch for \"read_data_mem\[8\]\" at memd.vhd(39)" {  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719791918152 "|via_de_dados_ciclo_unico|memd:instancia_mem_dados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_mem\[9\] memd.vhd(39) " "Inferred latch for \"read_data_mem\[9\]\" at memd.vhd(39)" {  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719791918152 "|via_de_dados_ciclo_unico|memd:instancia_mem_dados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_mem\[10\] memd.vhd(39) " "Inferred latch for \"read_data_mem\[10\]\" at memd.vhd(39)" {  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719791918152 "|via_de_dados_ciclo_unico|memd:instancia_mem_dados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_mem\[11\] memd.vhd(39) " "Inferred latch for \"read_data_mem\[11\]\" at memd.vhd(39)" {  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719791918152 "|via_de_dados_ciclo_unico|memd:instancia_mem_dados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_mem\[12\] memd.vhd(39) " "Inferred latch for \"read_data_mem\[12\]\" at memd.vhd(39)" {  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719791918152 "|via_de_dados_ciclo_unico|memd:instancia_mem_dados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_mem\[13\] memd.vhd(39) " "Inferred latch for \"read_data_mem\[13\]\" at memd.vhd(39)" {  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719791918152 "|via_de_dados_ciclo_unico|memd:instancia_mem_dados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_mem\[14\] memd.vhd(39) " "Inferred latch for \"read_data_mem\[14\]\" at memd.vhd(39)" {  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719791918152 "|via_de_dados_ciclo_unico|memd:instancia_mem_dados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_mem\[15\] memd.vhd(39) " "Inferred latch for \"read_data_mem\[15\]\" at memd.vhd(39)" {  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719791918152 "|via_de_dados_ciclo_unico|memd:instancia_mem_dados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_mem\[16\] memd.vhd(39) " "Inferred latch for \"read_data_mem\[16\]\" at memd.vhd(39)" {  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719791918152 "|via_de_dados_ciclo_unico|memd:instancia_mem_dados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_mem\[17\] memd.vhd(39) " "Inferred latch for \"read_data_mem\[17\]\" at memd.vhd(39)" {  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719791918153 "|via_de_dados_ciclo_unico|memd:instancia_mem_dados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_mem\[18\] memd.vhd(39) " "Inferred latch for \"read_data_mem\[18\]\" at memd.vhd(39)" {  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719791918153 "|via_de_dados_ciclo_unico|memd:instancia_mem_dados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_mem\[19\] memd.vhd(39) " "Inferred latch for \"read_data_mem\[19\]\" at memd.vhd(39)" {  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719791918153 "|via_de_dados_ciclo_unico|memd:instancia_mem_dados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_mem\[20\] memd.vhd(39) " "Inferred latch for \"read_data_mem\[20\]\" at memd.vhd(39)" {  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719791918153 "|via_de_dados_ciclo_unico|memd:instancia_mem_dados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_mem\[21\] memd.vhd(39) " "Inferred latch for \"read_data_mem\[21\]\" at memd.vhd(39)" {  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719791918153 "|via_de_dados_ciclo_unico|memd:instancia_mem_dados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_mem\[22\] memd.vhd(39) " "Inferred latch for \"read_data_mem\[22\]\" at memd.vhd(39)" {  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719791918153 "|via_de_dados_ciclo_unico|memd:instancia_mem_dados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_mem\[23\] memd.vhd(39) " "Inferred latch for \"read_data_mem\[23\]\" at memd.vhd(39)" {  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719791918153 "|via_de_dados_ciclo_unico|memd:instancia_mem_dados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_mem\[24\] memd.vhd(39) " "Inferred latch for \"read_data_mem\[24\]\" at memd.vhd(39)" {  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719791918153 "|via_de_dados_ciclo_unico|memd:instancia_mem_dados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_mem\[25\] memd.vhd(39) " "Inferred latch for \"read_data_mem\[25\]\" at memd.vhd(39)" {  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719791918153 "|via_de_dados_ciclo_unico|memd:instancia_mem_dados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_mem\[26\] memd.vhd(39) " "Inferred latch for \"read_data_mem\[26\]\" at memd.vhd(39)" {  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719791918153 "|via_de_dados_ciclo_unico|memd:instancia_mem_dados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_mem\[27\] memd.vhd(39) " "Inferred latch for \"read_data_mem\[27\]\" at memd.vhd(39)" {  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719791918153 "|via_de_dados_ciclo_unico|memd:instancia_mem_dados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_mem\[28\] memd.vhd(39) " "Inferred latch for \"read_data_mem\[28\]\" at memd.vhd(39)" {  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719791918153 "|via_de_dados_ciclo_unico|memd:instancia_mem_dados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_mem\[29\] memd.vhd(39) " "Inferred latch for \"read_data_mem\[29\]\" at memd.vhd(39)" {  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719791918153 "|via_de_dados_ciclo_unico|memd:instancia_mem_dados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_mem\[30\] memd.vhd(39) " "Inferred latch for \"read_data_mem\[30\]\" at memd.vhd(39)" {  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719791918153 "|via_de_dados_ciclo_unico|memd:instancia_mem_dados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_mem\[31\] memd.vhd(39) " "Inferred latch for \"read_data_mem\[31\]\" at memd.vhd(39)" {  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719791918153 "|via_de_dados_ciclo_unico|memd:instancia_mem_dados"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "opcode\[0\] VCC " "Pin \"opcode\[0\]\" is stuck at VCC" {  } { { "via_de_dados_ciclo_unico.vhd" "" { Text "D:/custom-riscv/via_de_dados_ciclo_unico.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719792090398 "|via_de_dados_ciclo_unico|opcode[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "opcode\[1\] VCC " "Pin \"opcode\[1\]\" is stuck at VCC" {  } { { "via_de_dados_ciclo_unico.vhd" "" { Text "D:/custom-riscv/via_de_dados_ciclo_unico.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719792090398 "|via_de_dados_ciclo_unico|opcode[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "opcode\[2\] GND " "Pin \"opcode\[2\]\" is stuck at GND" {  } { { "via_de_dados_ciclo_unico.vhd" "" { Text "D:/custom-riscv/via_de_dados_ciclo_unico.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719792090398 "|via_de_dados_ciclo_unico|opcode[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "opcode\[3\] GND " "Pin \"opcode\[3\]\" is stuck at GND" {  } { { "via_de_dados_ciclo_unico.vhd" "" { Text "D:/custom-riscv/via_de_dados_ciclo_unico.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719792090398 "|via_de_dados_ciclo_unico|opcode[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "opcode\[4\] VCC " "Pin \"opcode\[4\]\" is stuck at VCC" {  } { { "via_de_dados_ciclo_unico.vhd" "" { Text "D:/custom-riscv/via_de_dados_ciclo_unico.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719792090398 "|via_de_dados_ciclo_unico|opcode[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "opcode\[5\] VCC " "Pin \"opcode\[5\]\" is stuck at VCC" {  } { { "via_de_dados_ciclo_unico.vhd" "" { Text "D:/custom-riscv/via_de_dados_ciclo_unico.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719792090398 "|via_de_dados_ciclo_unico|opcode[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "opcode\[6\] GND " "Pin \"opcode\[6\]\" is stuck at GND" {  } { { "via_de_dados_ciclo_unico.vhd" "" { Text "D:/custom-riscv/via_de_dados_ciclo_unico.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719792090398 "|via_de_dados_ciclo_unico|opcode[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "funct3\[12\] GND " "Pin \"funct3\[12\]\" is stuck at GND" {  } { { "via_de_dados_ciclo_unico.vhd" "" { Text "D:/custom-riscv/via_de_dados_ciclo_unico.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719792090398 "|via_de_dados_ciclo_unico|funct3[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "funct3\[13\] GND " "Pin \"funct3\[13\]\" is stuck at GND" {  } { { "via_de_dados_ciclo_unico.vhd" "" { Text "D:/custom-riscv/via_de_dados_ciclo_unico.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719792090398 "|via_de_dados_ciclo_unico|funct3[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "funct3\[14\] GND " "Pin \"funct3\[14\]\" is stuck at GND" {  } { { "via_de_dados_ciclo_unico.vhd" "" { Text "D:/custom-riscv/via_de_dados_ciclo_unico.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719792090398 "|via_de_dados_ciclo_unico|funct3[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "funct7\[25\] GND " "Pin \"funct7\[25\]\" is stuck at GND" {  } { { "via_de_dados_ciclo_unico.vhd" "" { Text "D:/custom-riscv/via_de_dados_ciclo_unico.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719792090398 "|via_de_dados_ciclo_unico|funct7[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "funct7\[26\] GND " "Pin \"funct7\[26\]\" is stuck at GND" {  } { { "via_de_dados_ciclo_unico.vhd" "" { Text "D:/custom-riscv/via_de_dados_ciclo_unico.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719792090398 "|via_de_dados_ciclo_unico|funct7[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "funct7\[27\] GND " "Pin \"funct7\[27\]\" is stuck at GND" {  } { { "via_de_dados_ciclo_unico.vhd" "" { Text "D:/custom-riscv/via_de_dados_ciclo_unico.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719792090398 "|via_de_dados_ciclo_unico|funct7[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "funct7\[28\] GND " "Pin \"funct7\[28\]\" is stuck at GND" {  } { { "via_de_dados_ciclo_unico.vhd" "" { Text "D:/custom-riscv/via_de_dados_ciclo_unico.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719792090398 "|via_de_dados_ciclo_unico|funct7[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "funct7\[29\] GND " "Pin \"funct7\[29\]\" is stuck at GND" {  } { { "via_de_dados_ciclo_unico.vhd" "" { Text "D:/custom-riscv/via_de_dados_ciclo_unico.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719792090398 "|via_de_dados_ciclo_unico|funct7[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "funct7\[30\] GND " "Pin \"funct7\[30\]\" is stuck at GND" {  } { { "via_de_dados_ciclo_unico.vhd" "" { Text "D:/custom-riscv/via_de_dados_ciclo_unico.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719792090398 "|via_de_dados_ciclo_unico|funct7[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "funct7\[31\] GND " "Pin \"funct7\[31\]\" is stuck at GND" {  } { { "via_de_dados_ciclo_unico.vhd" "" { Text "D:/custom-riscv/via_de_dados_ciclo_unico.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719792090398 "|via_de_dados_ciclo_unico|funct7[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1719792090398 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "via_de_dados_ciclo_unico.vhd" "" { Text "D:/custom-riscv/via_de_dados_ciclo_unico.vhd" 22 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719792091801 "|via_de_dados_ciclo_unico|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "via_de_dados_ciclo_unico.vhd" "" { Text "D:/custom-riscv/via_de_dados_ciclo_unico.vhd" 23 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719792091801 "|via_de_dados_ciclo_unico|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "branch " "No output dependent on input pin \"branch\"" {  } { { "via_de_dados_ciclo_unico.vhd" "" { Text "D:/custom-riscv/via_de_dados_ciclo_unico.vhd" 24 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719792091801 "|via_de_dados_ciclo_unico|branch"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "jump " "No output dependent on input pin \"jump\"" {  } { { "via_de_dados_ciclo_unico.vhd" "" { Text "D:/custom-riscv/via_de_dados_ciclo_unico.vhd" 25 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719792091801 "|via_de_dados_ciclo_unico|jump"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memRead " "No output dependent on input pin \"memRead\"" {  } { { "via_de_dados_ciclo_unico.vhd" "" { Text "D:/custom-riscv/via_de_dados_ciclo_unico.vhd" 26 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719792091801 "|via_de_dados_ciclo_unico|memRead"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memWrite " "No output dependent on input pin \"memWrite\"" {  } { { "via_de_dados_ciclo_unico.vhd" "" { Text "D:/custom-riscv/via_de_dados_ciclo_unico.vhd" 27 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719792091801 "|via_de_dados_ciclo_unico|memWrite"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regWrite " "No output dependent on input pin \"regWrite\"" {  } { { "via_de_dados_ciclo_unico.vhd" "" { Text "D:/custom-riscv/via_de_dados_ciclo_unico.vhd" 28 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719792091801 "|via_de_dados_ciclo_unico|regWrite"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALUSrc " "No output dependent on input pin \"ALUSrc\"" {  } { { "via_de_dados_ciclo_unico.vhd" "" { Text "D:/custom-riscv/via_de_dados_ciclo_unico.vhd" 29 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719792091801 "|via_de_dados_ciclo_unico|ALUSrc"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memToReg " "No output dependent on input pin \"memToReg\"" {  } { { "via_de_dados_ciclo_unico.vhd" "" { Text "D:/custom-riscv/via_de_dados_ciclo_unico.vhd" 30 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719792091801 "|via_de_dados_ciclo_unico|memToReg"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALUOp\[0\] " "No output dependent on input pin \"ALUOp\[0\]\"" {  } { { "via_de_dados_ciclo_unico.vhd" "" { Text "D:/custom-riscv/via_de_dados_ciclo_unico.vhd" 31 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719792091801 "|via_de_dados_ciclo_unico|ALUOp[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALUOp\[1\] " "No output dependent on input pin \"ALUOp\[1\]\"" {  } { { "via_de_dados_ciclo_unico.vhd" "" { Text "D:/custom-riscv/via_de_dados_ciclo_unico.vhd" 31 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719792091801 "|via_de_dados_ciclo_unico|ALUOp[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALUOp\[2\] " "No output dependent on input pin \"ALUOp\[2\]\"" {  } { { "via_de_dados_ciclo_unico.vhd" "" { Text "D:/custom-riscv/via_de_dados_ciclo_unico.vhd" 31 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719792091801 "|via_de_dados_ciclo_unico|ALUOp[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALUOp\[3\] " "No output dependent on input pin \"ALUOp\[3\]\"" {  } { { "via_de_dados_ciclo_unico.vhd" "" { Text "D:/custom-riscv/via_de_dados_ciclo_unico.vhd" 31 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719792091801 "|via_de_dados_ciclo_unico|ALUOp[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1719792091801 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "30 " "Implemented 30 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1719792091803 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1719792091803 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1719792091803 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5182 " "Peak virtual memory: 5182 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1719792095904 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 30 21:01:35 2024 " "Processing ended: Sun Jun 30 21:01:35 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1719792095904 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:08 " "Elapsed time: 00:03:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1719792095904 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:17 " "Total CPU time (on all processors): 00:03:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1719792095904 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1719792095904 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1719792099670 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1719792099670 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 30 21:01:37 2024 " "Processing started: Sun Jun 30 21:01:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1719792099670 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1719792099670 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off custom-riscv -c custom-riscv " "Command: quartus_fit --read_settings_files=off --write_settings_files=off custom-riscv -c custom-riscv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1719792099670 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1719792102877 ""}
{ "Info" "0" "" "Project  = custom-riscv" {  } {  } 0 0 "Project  = custom-riscv" 0 0 "Fitter" 0 0 1719792102938 ""}
{ "Info" "0" "" "Revision = custom-riscv" {  } {  } 0 0 "Revision = custom-riscv" 0 0 "Fitter" 0 0 1719792102941 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1719792103604 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1719792103604 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "custom-riscv 5M40ZE64C4 " "Automatically selected device 5M40ZE64C4 for design custom-riscv" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1719792104330 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1719792104330 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1719792104975 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1719792105095 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M80ZE64C4 " "Device 5M80ZE64C4 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1719792106001 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M160ZE64C4 " "Device 5M160ZE64C4 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1719792106001 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1719792106001 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "30 30 " "No exact pin location assignment(s) for 30 pins of 30 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1719792106166 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "custom-riscv.sdc " "Synopsys Design Constraints File file not found: 'custom-riscv.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1719792106572 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1719792106598 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1719792106620 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1719792106621 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1719792106627 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1719792106627 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Fitter" 0 -1 1719792106628 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1719792106628 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1719792106657 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1719792106658 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1719792106669 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1719792106674 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1719792106713 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1719792106752 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1719792106794 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1719792106795 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1719792106796 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1719792106796 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "30 unused 3.3V 13 17 0 " "Number of I/O pins in group: 30 (unused VREF, 3.3V VCCIO, 13 input, 17 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1719792106802 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1719792106802 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1719792106802 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 27 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1719792106802 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 27 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1719792106802 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1719792106802 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1719792106802 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1719792107061 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1719792107139 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1719792107526 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1719792107636 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1719792107711 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1719792107784 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1719792107784 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1719792107799 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "D:/custom-riscv/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1719792107894 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1719792107894 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1719792107984 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1719792107984 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1719792107984 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1719792107985 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.05 " "Total time spent on timing analysis during the Fitter is 0.05 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1719792108016 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1719792108042 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1719792108068 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/custom-riscv/output_files/custom-riscv.fit.smsg " "Generated suppressed messages file D:/custom-riscv/output_files/custom-riscv.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1719792108997 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5415 " "Peak virtual memory: 5415 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1719792109091 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 30 21:01:49 2024 " "Processing ended: Sun Jun 30 21:01:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1719792109091 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1719792109091 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1719792109091 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1719792109091 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1719792112765 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1719792112765 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 30 21:01:52 2024 " "Processing started: Sun Jun 30 21:01:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1719792112765 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1719792112765 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off custom-riscv -c custom-riscv " "Command: quartus_asm --read_settings_files=off --write_settings_files=off custom-riscv -c custom-riscv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1719792112766 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1719792113392 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1719792113856 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1719792113867 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4682 " "Peak virtual memory: 4682 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1719792114555 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 30 21:01:54 2024 " "Processing ended: Sun Jun 30 21:01:54 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1719792114555 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1719792114555 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1719792114555 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1719792114555 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1719792115428 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1719792116978 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1719792116979 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 30 21:01:55 2024 " "Processing started: Sun Jun 30 21:01:55 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1719792116979 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1719792116979 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta custom-riscv -c custom-riscv " "Command: quartus_sta custom-riscv -c custom-riscv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1719792116979 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1719792117362 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1719792117633 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1719792117633 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1719792117916 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1719792117963 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "custom-riscv.sdc " "Synopsys Design Constraints File file not found: 'custom-riscv.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1719792118125 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1719792118126 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1719792118126 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1719792118126 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1719792118152 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1719792118226 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1719792118243 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1719792118260 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1719792118268 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1719792118297 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1719792118301 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1719792118331 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1719792118333 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1719792118363 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1719792118421 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1719792118421 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4681 " "Peak virtual memory: 4681 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1719792118566 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 30 21:01:58 2024 " "Processing ended: Sun Jun 30 21:01:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1719792118566 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1719792118566 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1719792118566 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1719792118566 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1719792120569 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1719792120572 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 30 21:02:00 2024 " "Processing started: Sun Jun 30 21:02:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1719792120572 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1719792120572 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off custom-riscv -c custom-riscv " "Command: quartus_eda --read_settings_files=off --write_settings_files=off custom-riscv -c custom-riscv" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1719792120572 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1719792121445 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "custom-riscv.vho D:/custom-riscv/simulation/modelsim/ simulation " "Generated file custom-riscv.vho in folder \"D:/custom-riscv/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1719792121778 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4630 " "Peak virtual memory: 4630 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1719792121862 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 30 21:02:01 2024 " "Processing ended: Sun Jun 30 21:02:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1719792121862 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1719792121862 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1719792121862 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1719792121862 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 56 s " "Quartus Prime Full Compilation was successful. 0 errors, 56 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1719792122668 ""}
