<profile>

<section name = "Vivado HLS Report for 'GapJunctionIP'" level="0">
<item name = "Date">Thu Jan  9 23:44:30 2020
</item>
<item name = "Version">2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)</item>
<item name = "Project">solution</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">10.00</item>
<item name = "Clock uncertainty (ns)">4.00</item>
<item name = "Estimated clock period (ns)">6.00</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">193, 50245079, 194, 50245080, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_execute_fu_148">execute, 189, 50245075, 116, 50245002, dataflow</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 213</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">142, 89, 15244, 18054</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 105</column>
<column name="Register">-, -, 559, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">50, 40, 14, 34</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="GapJunctionIP_AXILiteS_s_axi_U">GapJunctionIP_AXILiteS_s_axi, 0, 0, 150, 232</column>
<column name="grp_execute_fu_148">execute, 142, 89, 15094, 17822</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="p_neg6_fu_261_p2">-, 0, 0, 32, 1, 32</column>
<column name="p_neg_fu_295_p2">-, 0, 0, 32, 1, 32</column>
<column name="tmp_5_fu_321_p2">-, 0, 0, 27, 1, 27</column>
<column name="tmp_8_fu_333_p2">-, 0, 0, 27, 1, 27</column>
<column name="tmp_s_fu_247_p2">-, 0, 0, 32, 32, 32</column>
<column name="input_V_data_0_load_A">and, 0, 0, 1, 1, 1</column>
<column name="input_V_data_0_load_B">and, 0, 0, 1, 1, 1</column>
<column name="output_V_data_1_load_A">and, 0, 0, 1, 1, 1</column>
<column name="output_V_data_1_load_B">and, 0, 0, 1, 1, 1</column>
<column name="output_V_tlast_V_1_load_A">and, 0, 0, 1, 1, 1</column>
<column name="output_V_tlast_V_1_load_B">and, 0, 0, 1, 1, 1</column>
<column name="input_V_data_0_state_cmp_full">icmp, 0, 0, 1, 2, 1</column>
<column name="output_V_data_1_state_cmp_full">icmp, 0, 0, 1, 2, 1</column>
<column name="output_V_tlast_V_1_state_cmp_full">icmp, 0, 0, 1, 2, 1</column>
<column name="simConfig_BLOCK_NUMB_fu_338_p3">select, 0, 0, 27, 1, 27</column>
<column name="simConfig_rowsToSimu_fu_326_p3">select, 0, 0, 27, 1, 27</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">1, 6, 1, 6</column>
<column name="ap_sync_grp_execute_fu_148_ap_ready">1, 2, 1, 2</column>
<column name="input_V_data_0_data_out">64, 2, 64, 128</column>
<column name="input_V_data_0_state">2, 3, 2, 6</column>
<column name="output_V_data_1_data_out">32, 2, 32, 64</column>
<column name="output_V_data_1_state">2, 3, 2, 6</column>
<column name="output_V_tlast_V_1_data_out">1, 2, 1, 2</column>
<column name="output_V_tlast_V_1_state">2, 3, 2, 6</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="FirstRow_0_data_reg">32, 0, 32, 0</column>
<column name="FirstRow_0_vld_reg">0, 0, 1, 1</column>
<column name="LastRow_0_data_reg">32, 0, 32, 0</column>
<column name="LastRow_0_vld_reg">0, 0, 1, 1</column>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="ap_reg_grp_execute_fu_148_ap_start">1, 0, 1, 0</column>
<column name="ap_sync_reg_grp_execute_fu_148_ap_ready">1, 0, 1, 0</column>
<column name="input_V_data_0_payload_A">64, 0, 64, 0</column>
<column name="input_V_data_0_payload_B">64, 0, 64, 0</column>
<column name="input_V_data_0_sel_rd">1, 0, 1, 0</column>
<column name="input_V_data_0_sel_wr">1, 0, 1, 0</column>
<column name="input_V_data_0_state">2, 0, 2, 0</column>
<column name="output_V_data_1_payload_A">32, 0, 32, 0</column>
<column name="output_V_data_1_payload_B">32, 0, 32, 0</column>
<column name="output_V_data_1_sel_rd">1, 0, 1, 0</column>
<column name="output_V_data_1_sel_wr">1, 0, 1, 0</column>
<column name="output_V_data_1_state">2, 0, 2, 0</column>
<column name="output_V_tlast_V_1_payload_A">1, 0, 1, 0</column>
<column name="output_V_tlast_V_1_payload_B">1, 0, 1, 0</column>
<column name="output_V_tlast_V_1_sel_rd">1, 0, 1, 0</column>
<column name="output_V_tlast_V_1_sel_wr">1, 0, 1, 0</column>
<column name="output_V_tlast_V_1_state">2, 0, 2, 0</column>
<column name="simConfig_BLOCK_NUMB_reg_395">27, 0, 27, 0</column>
<column name="simConfig_rowBegin_V_reg_350">27, 0, 27, 0</column>
<column name="simConfig_rowEnd_V_reg_355">27, 0, 27, 0</column>
<column name="simConfig_rowsToSimu_reg_390">27, 0, 27, 0</column>
<column name="size_0_data_reg">32, 0, 32, 0</column>
<column name="size_0_vld_reg">0, 0, 1, 1</column>
<column name="size_read_reg_345">32, 0, 32, 0</column>
<column name="tmp_10_reg_360">1, 0, 1, 0</column>
<column name="tmp_11_reg_375">1, 0, 1, 0</column>
<column name="tmp_6_reg_370">27, 0, 27, 0</column>
<column name="tmp_7_reg_380">27, 0, 27, 0</column>
<column name="tmp_9_reg_385">27, 0, 27, 0</column>
<column name="tmp_reg_365">27, 0, 27, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_AXILiteS_AWVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_AWREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_AWADDR">in, 6, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WDATA">in, 32, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WSTRB">in, 4, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARADDR">in, 6, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RVALID">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RREADY">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RDATA">out, 32, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RRESP">out, 2, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BVALID">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BREADY">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BRESP">out, 2, s_axi, AXILiteS, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, GapJunctionIP, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, GapJunctionIP, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, GapJunctionIP, return value</column>
<column name="input_V_data_TDATA">in, 64, axis, input_V_data, pointer</column>
<column name="input_V_data_TVALID">in, 1, axis, input_V_data, pointer</column>
<column name="input_V_data_TREADY">out, 1, axis, input_V_data, pointer</column>
<column name="output_r_TDATA">out, 32, axis, output_V_data, pointer</column>
<column name="output_r_TVALID">out, 1, axis, output_V_tlast_V, pointer</column>
<column name="output_r_TREADY">in, 1, axis, output_V_tlast_V, pointer</column>
<column name="output_r_TLAST">out, 1, axis, output_V_tlast_V, pointer</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">5.88</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'LastRow'">read, 1.00, 1.00, -, -, -, s_axi, read, &apos;LastRow&apos;, -, -, -, -, -</column>
<column name="'tmp_s', Stream.cpp:14->Stream.cpp:58">sub, 2.44, 3.44, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'p_neg6', Stream.cpp:14->Stream.cpp:58">sub, 2.44, 5.88, -, -, -, -, -, -, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
