Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Sat Nov  1 15:39:51 2025
| Host         : DESKTOP-NEV10SI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file uart_reg_bank_top_control_sets_placed.rpt
| Design       : uart_reg_bank_top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    12 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              29 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              23 |            6 |
| Yes          | No                    | No                     |              16 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               8 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------+---------------------------------+------------------+----------------+--------------+
|  Clock Signal  |          Enable Signal          |         Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------------+---------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | u_rx/E[0]                       | u_rx/SR[0]                      |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | u_rx/o_received_data[7]_i_1_n_0 |                                 |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | u_tx/tx_data_buffer_0           |                                 |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG |                                 | u_tx/baud_counter[0]_i_1_n_0    |                3 |             11 |         3.67 |
|  clk_IBUF_BUFG |                                 | u_rx/baud_counter[0]_i_1__0_n_0 |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | u_rx/p_0_in                     |                                 |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG |                                 |                                 |                9 |             29 |         3.22 |
+----------------+---------------------------------+---------------------------------+------------------+----------------+--------------+


