// Seed: 1232934050
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output logic [7:0] id_1;
  assign id_3 = id_5;
  always_ff @(posedge "" - 1) id_1[1'h0] <= 1;
endmodule
module module_1 #(
    parameter id_4 = 32'd82,
    parameter id_8 = 32'd59
) (
    id_1,
    id_2[1'b0 : id_8],
    id_3,
    _id_4,
    id_5,
    id_6[~1 :-1'b0],
    id_7,
    _id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  inout tri0 id_17;
  input wire id_16;
  input wire id_15;
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire _id_8;
  output wire id_7;
  input logic [7:0] id_6;
  input wire id_5;
  input wire _id_4;
  output wire id_3;
  output logic [7:0] id_2;
  output wire id_1;
  assign id_17 = -1'b0 * - ~id_4;
  assign id_1  = id_11;
  assign id_17 = id_13 | 1;
  wire id_18[id_4 : ~  -1];
  module_0 modCall_1 (
      id_2,
      id_3,
      id_17,
      id_3,
      id_14
  );
endmodule
