{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1742825090083 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus II 64-Bit " "Running Quartus II 64-Bit Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1742825090083 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 24 11:04:49 2025 " "Processing started: Mon Mar 24 11:04:49 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1742825090083 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1742825090083 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc --read_settings_files=on --write_settings_files=off pacman -c pacman " "Command: quartus_drc --read_settings_files=on --write_settings_files=off pacman -c pacman" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1742825090083 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pacman.sdc " "Synopsys Design Constraints File file not found: 'pacman.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Design Assistant" 0 -1 1742825090458 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Design Assistant" 0 -1 1742825090458 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Design Assistant" 0 -1 1742825090458 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Design Assistant" 0 -1 1742825090458 ""}
{ "Critical Warning" "WDRC_GATED_CLOCK" "Rule C101: Gated clock should be implemented according to the Altera standard scheme 1 " "(Critical) Rule C101: Gated clock should be implemented according to the Altera standard scheme. Found 1 node(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " pll_108MHz:clk_108MHz\|altpll:altpll_component\|_clk0 " "Node  \"pll_108MHz:clk_108MHz\|altpll:altpll_component\|_clk0\"" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/PacMan/projeto_vhdl/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742825090505 ""}  } {  } 1 308019 "(Critical) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1742825090505 ""}
{ "Warning" "WDRC_EXTERNAL_RESET" "Rule R102: External reset signals should be synchronized using two cascaded registers 1 " "(Medium) Rule R102: External reset signals should be synchronized using two cascaded registers. Found 1 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " reset " "Node  \"reset\"" {  } { { "pacman_game.vhd" "" { Text "C:/Users/alunos/Downloads/PacMan/projeto_vhdl/pacman_game.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/PacMan/projeto_vhdl/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742825090505 ""}  } {  } 0 308023 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1742825090505 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 1 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 1 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " pll_108MHz:clk_108MHz\|altpll:altpll_component\|_clk0~clkctrl " "Node  \"pll_108MHz:clk_108MHz\|altpll:altpll_component\|_clk0~clkctrl\"" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/PacMan/projeto_vhdl/" { { 0 { 0 ""} 0 260 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742825090505 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1742825090505 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " pll_108MHz:clk_108MHz\|altpll:altpll_component\|_clk0~clkctrl " "Node  \"pll_108MHz:clk_108MHz\|altpll:altpll_component\|_clk0~clkctrl\"" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/PacMan/projeto_vhdl/" { { 0 { 0 ""} 0 260 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742825090505 ""} { "Info" "IDRC_NODES_INFO" " reset~clkctrl " "Node  \"reset~clkctrl\"" {  } { { "pacman_game.vhd" "" { Text "C:/Users/alunos/Downloads/PacMan/projeto_vhdl/pacman_game.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/PacMan/projeto_vhdl/" { { 0 { 0 ""} 0 264 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742825090505 ""} { "Info" "IDRC_NODES_INFO" " reset " "Node  \"reset\"" {  } { { "pacman_game.vhd" "" { Text "C:/Users/alunos/Downloads/PacMan/projeto_vhdl/pacman_game.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/PacMan/projeto_vhdl/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742825090505 ""} { "Info" "IDRC_NODES_INFO" " video_controller:videocontroller\|LessThan0~1 " "Node  \"video_controller:videocontroller\|LessThan0~1\"" {  } { { "video_controller.vhd" "" { Text "C:/Users/alunos/Downloads/PacMan/projeto_vhdl/video_controller.vhd" 91 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/PacMan/projeto_vhdl/" { { 0 { 0 ""} 0 213 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742825090505 ""} { "Info" "IDRC_NODES_INFO" " video_controller:videocontroller\|LessThan4~0 " "Node  \"video_controller:videocontroller\|LessThan4~0\"" {  } { { "video_controller.vhd" "" { Text "C:/Users/alunos/Downloads/PacMan/projeto_vhdl/video_controller.vhd" 108 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/PacMan/projeto_vhdl/" { { 0 { 0 ""} 0 234 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742825090505 ""} { "Info" "IDRC_NODES_INFO" " video_controller:videocontroller\|HCounter~6 " "Node  \"video_controller:videocontroller\|HCounter~6\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/PacMan/projeto_vhdl/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742825090505 ""} { "Info" "IDRC_NODES_INFO" " video_controller:videocontroller\|HCounter~7 " "Node  \"video_controller:videocontroller\|HCounter~7\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/PacMan/projeto_vhdl/" { { 0 { 0 ""} 0 177 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742825090505 ""} { "Info" "IDRC_NODES_INFO" " video_controller:videocontroller\|H_Count\[4\] " "Node  \"video_controller:videocontroller\|H_Count\[4\]\"" {  } { { "video_controller.vhd" "" { Text "C:/Users/alunos/Downloads/PacMan/projeto_vhdl/video_controller.vhd" 85 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/PacMan/projeto_vhdl/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742825090505 ""} { "Info" "IDRC_NODES_INFO" " video_controller:videocontroller\|H_Count\[5\] " "Node  \"video_controller:videocontroller\|H_Count\[5\]\"" {  } { { "video_controller.vhd" "" { Text "C:/Users/alunos/Downloads/PacMan/projeto_vhdl/video_controller.vhd" 85 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/PacMan/projeto_vhdl/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742825090505 ""} { "Info" "IDRC_NODES_INFO" " video_controller:videocontroller\|H_Count\[8\] " "Node  \"video_controller:videocontroller\|H_Count\[8\]\"" {  } { { "video_controller.vhd" "" { Text "C:/Users/alunos/Downloads/PacMan/projeto_vhdl/video_controller.vhd" 85 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/PacMan/projeto_vhdl/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742825090505 ""} { "Info" "IDRC_NODES_INFO" " video_controller:videocontroller\|H_Count\[6\] " "Node  \"video_controller:videocontroller\|H_Count\[6\]\"" {  } { { "video_controller.vhd" "" { Text "C:/Users/alunos/Downloads/PacMan/projeto_vhdl/video_controller.vhd" 85 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/PacMan/projeto_vhdl/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742825090505 ""} { "Info" "IDRC_NODES_INFO" " video_controller:videocontroller\|H_Count\[10\] " "Node  \"video_controller:videocontroller\|H_Count\[10\]\"" {  } { { "video_controller.vhd" "" { Text "C:/Users/alunos/Downloads/PacMan/projeto_vhdl/video_controller.vhd" 85 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/PacMan/projeto_vhdl/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742825090505 ""} { "Info" "IDRC_NODES_INFO" " video_controller:videocontroller\|H_Count\[9\] " "Node  \"video_controller:videocontroller\|H_Count\[9\]\"" {  } { { "video_controller.vhd" "" { Text "C:/Users/alunos/Downloads/PacMan/projeto_vhdl/video_controller.vhd" 85 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/PacMan/projeto_vhdl/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742825090505 ""} { "Info" "IDRC_NODES_INFO" " video_controller:videocontroller\|V_Count\[10\] " "Node  \"video_controller:videocontroller\|V_Count\[10\]\"" {  } { { "video_controller.vhd" "" { Text "C:/Users/alunos/Downloads/PacMan/projeto_vhdl/video_controller.vhd" 85 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/PacMan/projeto_vhdl/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742825090505 ""} { "Info" "IDRC_NODES_INFO" " video_controller:videocontroller\|H_Count\[2\] " "Node  \"video_controller:videocontroller\|H_Count\[2\]\"" {  } { { "video_controller.vhd" "" { Text "C:/Users/alunos/Downloads/PacMan/projeto_vhdl/video_controller.vhd" 85 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/PacMan/projeto_vhdl/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742825090505 ""} { "Info" "IDRC_NODES_INFO" " video_controller:videocontroller\|H_Count\[7\] " "Node  \"video_controller:videocontroller\|H_Count\[7\]\"" {  } { { "video_controller.vhd" "" { Text "C:/Users/alunos/Downloads/PacMan/projeto_vhdl/video_controller.vhd" 85 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/PacMan/projeto_vhdl/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742825090505 ""} { "Info" "IDRC_NODES_INFO" " video_controller:videocontroller\|V_Count\[4\] " "Node  \"video_controller:videocontroller\|V_Count\[4\]\"" {  } { { "video_controller.vhd" "" { Text "C:/Users/alunos/Downloads/PacMan/projeto_vhdl/video_controller.vhd" 85 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/PacMan/projeto_vhdl/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742825090505 ""} { "Info" "IDRC_NODES_INFO" " video_controller:videocontroller\|H_Count\[3\] " "Node  \"video_controller:videocontroller\|H_Count\[3\]\"" {  } { { "video_controller.vhd" "" { Text "C:/Users/alunos/Downloads/PacMan/projeto_vhdl/video_controller.vhd" 85 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/PacMan/projeto_vhdl/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742825090505 ""} { "Info" "IDRC_NODES_INFO" " video_controller:videocontroller\|V_Count\[0\] " "Node  \"video_controller:videocontroller\|V_Count\[0\]\"" {  } { { "video_controller.vhd" "" { Text "C:/Users/alunos/Downloads/PacMan/projeto_vhdl/video_controller.vhd" 85 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/PacMan/projeto_vhdl/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742825090505 ""} { "Info" "IDRC_NODES_INFO" " video_controller:videocontroller\|H_Count\[1\] " "Node  \"video_controller:videocontroller\|H_Count\[1\]\"" {  } { { "video_controller.vhd" "" { Text "C:/Users/alunos/Downloads/PacMan/projeto_vhdl/video_controller.vhd" 85 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/PacMan/projeto_vhdl/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742825090505 ""} { "Info" "IDRC_NODES_INFO" " video_controller:videocontroller\|V_Count\[2\] " "Node  \"video_controller:videocontroller\|V_Count\[2\]\"" {  } { { "video_controller.vhd" "" { Text "C:/Users/alunos/Downloads/PacMan/projeto_vhdl/video_controller.vhd" 85 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/PacMan/projeto_vhdl/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742825090505 ""} { "Info" "IDRC_NODES_INFO" " video_controller:videocontroller\|V_Count\[3\] " "Node  \"video_controller:videocontroller\|V_Count\[3\]\"" {  } { { "video_controller.vhd" "" { Text "C:/Users/alunos/Downloads/PacMan/projeto_vhdl/video_controller.vhd" 85 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/PacMan/projeto_vhdl/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742825090505 ""} { "Info" "IDRC_NODES_INFO" " video_controller:videocontroller\|V_Count\[5\] " "Node  \"video_controller:videocontroller\|V_Count\[5\]\"" {  } { { "video_controller.vhd" "" { Text "C:/Users/alunos/Downloads/PacMan/projeto_vhdl/video_controller.vhd" 85 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/PacMan/projeto_vhdl/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742825090505 ""} { "Info" "IDRC_NODES_INFO" " video_controller:videocontroller\|H_Count\[0\] " "Node  \"video_controller:videocontroller\|H_Count\[0\]\"" {  } { { "video_controller.vhd" "" { Text "C:/Users/alunos/Downloads/PacMan/projeto_vhdl/video_controller.vhd" 85 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/PacMan/projeto_vhdl/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742825090505 ""} { "Info" "IDRC_NODES_INFO" " video_controller:videocontroller\|V_Count\[1\] " "Node  \"video_controller:videocontroller\|V_Count\[1\]\"" {  } { { "video_controller.vhd" "" { Text "C:/Users/alunos/Downloads/PacMan/projeto_vhdl/video_controller.vhd" 85 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/PacMan/projeto_vhdl/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742825090505 ""} { "Info" "IDRC_NODES_INFO" " video_controller:videocontroller\|LessThan3~0 " "Node  \"video_controller:videocontroller\|LessThan3~0\"" {  } { { "video_controller.vhd" "" { Text "C:/Users/alunos/Downloads/PacMan/projeto_vhdl/video_controller.vhd" 108 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/PacMan/projeto_vhdl/" { { 0 { 0 ""} 0 140 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742825090505 ""} { "Info" "IDRC_NODES_INFO" " video_controller:videocontroller\|signal_pixel_x\[10\] " "Node  \"video_controller:videocontroller\|signal_pixel_x\[10\]\"" {  } { { "video_controller.vhd" "" { Text "C:/Users/alunos/Downloads/PacMan/projeto_vhdl/video_controller.vhd" 85 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/PacMan/projeto_vhdl/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742825090505 ""} { "Info" "IDRC_NODES_INFO" " video_controller:videocontroller\|signal_pixel_x\[5\] " "Node  \"video_controller:videocontroller\|signal_pixel_x\[5\]\"" {  } { { "video_controller.vhd" "" { Text "C:/Users/alunos/Downloads/PacMan/projeto_vhdl/video_controller.vhd" 85 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/PacMan/projeto_vhdl/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742825090505 ""} { "Info" "IDRC_NODES_INFO" " video_controller:videocontroller\|signal_pixel_x\[9\] " "Node  \"video_controller:videocontroller\|signal_pixel_x\[9\]\"" {  } { { "video_controller.vhd" "" { Text "C:/Users/alunos/Downloads/PacMan/projeto_vhdl/video_controller.vhd" 85 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/PacMan/projeto_vhdl/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742825090505 ""} { "Info" "IDRC_NODES_INFO" " pll_108MHz:clk_108MHz\|altpll:altpll_component\|_clk0 " "Node  \"pll_108MHz:clk_108MHz\|altpll:altpll_component\|_clk0\"" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alunos/Downloads/PacMan/projeto_vhdl/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742825090505 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Quartus II" 0 -1 1742825090505 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1742825090505 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "51 2 " "Design Assistant information: finished post-fitting analysis of current design -- generated 51 information messages and 2 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1742825090521 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Design Assistant was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4525 " "Peak virtual memory: 4525 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1742825090553 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 24 11:04:50 2025 " "Processing ended: Mon Mar 24 11:04:50 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1742825090553 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1742825090553 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1742825090553 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1742825090553 ""}
