library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;


ENTITY ShiftSeparate222222 IS
PORT(
		Input : IN STD_LOGIC_VECTOR(63 downto 0);
		ShiftCount : IN STD_LOGIC_VECTOR(6 downto 0);
		Output : OUT STD_LOGIC_VECTOR(63 downto 0)
		);
END ENTITY ShiftSeparate222222;

ARCHITECTURE rtl OF ShiftSeparate222222 IS
BEGIN
