#ifndef INCLUDED_CYFITTERKEIL_INC
#define INCLUDED_CYFITTERKEIL_INC
$INCLUDE (cydevicekeil.inc)
$INCLUDE (cydevicekeil_trm.inc)

; SPIS_RxInternalInterrupt
SPIS_RxInternalInterrupt__ES2_PATCH EQU 0
SPIS_RxInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN0
SPIS_RxInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD0
SPIS_RxInternalInterrupt__INTC_MASK EQU 0x01
SPIS_RxInternalInterrupt__INTC_NUMBER EQU 0
SPIS_RxInternalInterrupt__INTC_PRIOR_NUM EQU 7
SPIS_RxInternalInterrupt__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR0
SPIS_RxInternalInterrupt__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN0
SPIS_RxInternalInterrupt__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD0
SPIS_RxInternalInterrupt__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x00)

; SPIS_TxInternalInterrupt
SPIS_TxInternalInterrupt__ES2_PATCH EQU 0
SPIS_TxInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN0
SPIS_TxInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD0
SPIS_TxInternalInterrupt__INTC_MASK EQU 0x02
SPIS_TxInternalInterrupt__INTC_NUMBER EQU 1
SPIS_TxInternalInterrupt__INTC_PRIOR_NUM EQU 7
SPIS_TxInternalInterrupt__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR1
SPIS_TxInternalInterrupt__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN0
SPIS_TxInternalInterrupt__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD0
SPIS_TxInternalInterrupt__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x02)

; CH1_CUPSEL0_RLY
CH1_CUPSEL0_RLY__0__MASK EQU 0x08
CH1_CUPSEL0_RLY__0__PC EQU CYREG_PRT0_PC3
CH1_CUPSEL0_RLY__0__PORT EQU 0
CH1_CUPSEL0_RLY__0__SHIFT EQU 3
CH1_CUPSEL0_RLY__AG EQU CYREG_PRT0_AG
CH1_CUPSEL0_RLY__AMUX EQU CYREG_PRT0_AMUX
CH1_CUPSEL0_RLY__BIE EQU CYREG_PRT0_BIE
CH1_CUPSEL0_RLY__BIT_MASK EQU CYREG_PRT0_BIT_MASK
CH1_CUPSEL0_RLY__BYP EQU CYREG_PRT0_BYP
CH1_CUPSEL0_RLY__CTL EQU CYREG_PRT0_CTL
CH1_CUPSEL0_RLY__DM0 EQU CYREG_PRT0_DM0
CH1_CUPSEL0_RLY__DM1 EQU CYREG_PRT0_DM1
CH1_CUPSEL0_RLY__DM2 EQU CYREG_PRT0_DM2
CH1_CUPSEL0_RLY__DR EQU CYREG_PRT0_DR
CH1_CUPSEL0_RLY__INP_DIS EQU CYREG_PRT0_INP_DIS
CH1_CUPSEL0_RLY__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
CH1_CUPSEL0_RLY__LCD_EN EQU CYREG_PRT0_LCD_EN
CH1_CUPSEL0_RLY__MASK EQU 0x08
CH1_CUPSEL0_RLY__P0_3__MASK EQU 0x08
CH1_CUPSEL0_RLY__P0_3__PC EQU CYREG_PRT0_PC3
CH1_CUPSEL0_RLY__P0_3__PORT EQU 0
CH1_CUPSEL0_RLY__P0_3__SHIFT EQU 3
CH1_CUPSEL0_RLY__PORT EQU 0
CH1_CUPSEL0_RLY__PRT EQU CYREG_PRT0_PRT
CH1_CUPSEL0_RLY__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
CH1_CUPSEL0_RLY__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
CH1_CUPSEL0_RLY__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
CH1_CUPSEL0_RLY__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
CH1_CUPSEL0_RLY__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
CH1_CUPSEL0_RLY__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
CH1_CUPSEL0_RLY__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
CH1_CUPSEL0_RLY__PS EQU CYREG_PRT0_PS
CH1_CUPSEL0_RLY__SHIFT EQU 3
CH1_CUPSEL0_RLY__SLW EQU CYREG_PRT0_SLW

; CH1_CUPSEL1_RLY
CH1_CUPSEL1_RLY__0__MASK EQU 0x04
CH1_CUPSEL1_RLY__0__PC EQU CYREG_PRT0_PC2
CH1_CUPSEL1_RLY__0__PORT EQU 0
CH1_CUPSEL1_RLY__0__SHIFT EQU 2
CH1_CUPSEL1_RLY__AG EQU CYREG_PRT0_AG
CH1_CUPSEL1_RLY__AMUX EQU CYREG_PRT0_AMUX
CH1_CUPSEL1_RLY__BIE EQU CYREG_PRT0_BIE
CH1_CUPSEL1_RLY__BIT_MASK EQU CYREG_PRT0_BIT_MASK
CH1_CUPSEL1_RLY__BYP EQU CYREG_PRT0_BYP
CH1_CUPSEL1_RLY__CTL EQU CYREG_PRT0_CTL
CH1_CUPSEL1_RLY__DM0 EQU CYREG_PRT0_DM0
CH1_CUPSEL1_RLY__DM1 EQU CYREG_PRT0_DM1
CH1_CUPSEL1_RLY__DM2 EQU CYREG_PRT0_DM2
CH1_CUPSEL1_RLY__DR EQU CYREG_PRT0_DR
CH1_CUPSEL1_RLY__INP_DIS EQU CYREG_PRT0_INP_DIS
CH1_CUPSEL1_RLY__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
CH1_CUPSEL1_RLY__LCD_EN EQU CYREG_PRT0_LCD_EN
CH1_CUPSEL1_RLY__MASK EQU 0x04
CH1_CUPSEL1_RLY__P0_2__MASK EQU 0x04
CH1_CUPSEL1_RLY__P0_2__PC EQU CYREG_PRT0_PC2
CH1_CUPSEL1_RLY__P0_2__PORT EQU 0
CH1_CUPSEL1_RLY__P0_2__SHIFT EQU 2
CH1_CUPSEL1_RLY__PORT EQU 0
CH1_CUPSEL1_RLY__PRT EQU CYREG_PRT0_PRT
CH1_CUPSEL1_RLY__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
CH1_CUPSEL1_RLY__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
CH1_CUPSEL1_RLY__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
CH1_CUPSEL1_RLY__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
CH1_CUPSEL1_RLY__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
CH1_CUPSEL1_RLY__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
CH1_CUPSEL1_RLY__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
CH1_CUPSEL1_RLY__PS EQU CYREG_PRT0_PS
CH1_CUPSEL1_RLY__SHIFT EQU 2
CH1_CUPSEL1_RLY__SLW EQU CYREG_PRT0_SLW

; CH2_CUPSEL0_RLY
CH2_CUPSEL0_RLY__0__MASK EQU 0x02
CH2_CUPSEL0_RLY__0__PC EQU CYREG_PRT0_PC1
CH2_CUPSEL0_RLY__0__PORT EQU 0
CH2_CUPSEL0_RLY__0__SHIFT EQU 1
CH2_CUPSEL0_RLY__AG EQU CYREG_PRT0_AG
CH2_CUPSEL0_RLY__AMUX EQU CYREG_PRT0_AMUX
CH2_CUPSEL0_RLY__BIE EQU CYREG_PRT0_BIE
CH2_CUPSEL0_RLY__BIT_MASK EQU CYREG_PRT0_BIT_MASK
CH2_CUPSEL0_RLY__BYP EQU CYREG_PRT0_BYP
CH2_CUPSEL0_RLY__CTL EQU CYREG_PRT0_CTL
CH2_CUPSEL0_RLY__DM0 EQU CYREG_PRT0_DM0
CH2_CUPSEL0_RLY__DM1 EQU CYREG_PRT0_DM1
CH2_CUPSEL0_RLY__DM2 EQU CYREG_PRT0_DM2
CH2_CUPSEL0_RLY__DR EQU CYREG_PRT0_DR
CH2_CUPSEL0_RLY__INP_DIS EQU CYREG_PRT0_INP_DIS
CH2_CUPSEL0_RLY__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
CH2_CUPSEL0_RLY__LCD_EN EQU CYREG_PRT0_LCD_EN
CH2_CUPSEL0_RLY__MASK EQU 0x02
CH2_CUPSEL0_RLY__P0_1__MASK EQU 0x02
CH2_CUPSEL0_RLY__P0_1__PC EQU CYREG_PRT0_PC1
CH2_CUPSEL0_RLY__P0_1__PORT EQU 0
CH2_CUPSEL0_RLY__P0_1__SHIFT EQU 1
CH2_CUPSEL0_RLY__PORT EQU 0
CH2_CUPSEL0_RLY__PRT EQU CYREG_PRT0_PRT
CH2_CUPSEL0_RLY__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
CH2_CUPSEL0_RLY__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
CH2_CUPSEL0_RLY__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
CH2_CUPSEL0_RLY__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
CH2_CUPSEL0_RLY__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
CH2_CUPSEL0_RLY__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
CH2_CUPSEL0_RLY__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
CH2_CUPSEL0_RLY__PS EQU CYREG_PRT0_PS
CH2_CUPSEL0_RLY__SHIFT EQU 1
CH2_CUPSEL0_RLY__SLW EQU CYREG_PRT0_SLW

; CH2_CUPSEL1_RLY
CH2_CUPSEL1_RLY__0__MASK EQU 0x01
CH2_CUPSEL1_RLY__0__PC EQU CYREG_PRT0_PC0
CH2_CUPSEL1_RLY__0__PORT EQU 0
CH2_CUPSEL1_RLY__0__SHIFT EQU 0
CH2_CUPSEL1_RLY__AG EQU CYREG_PRT0_AG
CH2_CUPSEL1_RLY__AMUX EQU CYREG_PRT0_AMUX
CH2_CUPSEL1_RLY__BIE EQU CYREG_PRT0_BIE
CH2_CUPSEL1_RLY__BIT_MASK EQU CYREG_PRT0_BIT_MASK
CH2_CUPSEL1_RLY__BYP EQU CYREG_PRT0_BYP
CH2_CUPSEL1_RLY__CTL EQU CYREG_PRT0_CTL
CH2_CUPSEL1_RLY__DM0 EQU CYREG_PRT0_DM0
CH2_CUPSEL1_RLY__DM1 EQU CYREG_PRT0_DM1
CH2_CUPSEL1_RLY__DM2 EQU CYREG_PRT0_DM2
CH2_CUPSEL1_RLY__DR EQU CYREG_PRT0_DR
CH2_CUPSEL1_RLY__INP_DIS EQU CYREG_PRT0_INP_DIS
CH2_CUPSEL1_RLY__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
CH2_CUPSEL1_RLY__LCD_EN EQU CYREG_PRT0_LCD_EN
CH2_CUPSEL1_RLY__MASK EQU 0x01
CH2_CUPSEL1_RLY__P0_0__MASK EQU 0x01
CH2_CUPSEL1_RLY__P0_0__PC EQU CYREG_PRT0_PC0
CH2_CUPSEL1_RLY__P0_0__PORT EQU 0
CH2_CUPSEL1_RLY__P0_0__SHIFT EQU 0
CH2_CUPSEL1_RLY__PORT EQU 0
CH2_CUPSEL1_RLY__PRT EQU CYREG_PRT0_PRT
CH2_CUPSEL1_RLY__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
CH2_CUPSEL1_RLY__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
CH2_CUPSEL1_RLY__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
CH2_CUPSEL1_RLY__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
CH2_CUPSEL1_RLY__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
CH2_CUPSEL1_RLY__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
CH2_CUPSEL1_RLY__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
CH2_CUPSEL1_RLY__PS EQU CYREG_PRT0_PS
CH2_CUPSEL1_RLY__SHIFT EQU 0
CH2_CUPSEL1_RLY__SLW EQU CYREG_PRT0_SLW

; BCH1_CALIB_RLY
BCH1_CALIB_RLY__0__MASK EQU 0x20
BCH1_CALIB_RLY__0__PC EQU CYREG_PRT4_PC5
BCH1_CALIB_RLY__0__PORT EQU 4
BCH1_CALIB_RLY__0__SHIFT EQU 5
BCH1_CALIB_RLY__AG EQU CYREG_PRT4_AG
BCH1_CALIB_RLY__AMUX EQU CYREG_PRT4_AMUX
BCH1_CALIB_RLY__BIE EQU CYREG_PRT4_BIE
BCH1_CALIB_RLY__BIT_MASK EQU CYREG_PRT4_BIT_MASK
BCH1_CALIB_RLY__BYP EQU CYREG_PRT4_BYP
BCH1_CALIB_RLY__CTL EQU CYREG_PRT4_CTL
BCH1_CALIB_RLY__DM0 EQU CYREG_PRT4_DM0
BCH1_CALIB_RLY__DM1 EQU CYREG_PRT4_DM1
BCH1_CALIB_RLY__DM2 EQU CYREG_PRT4_DM2
BCH1_CALIB_RLY__DR EQU CYREG_PRT4_DR
BCH1_CALIB_RLY__INP_DIS EQU CYREG_PRT4_INP_DIS
BCH1_CALIB_RLY__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
BCH1_CALIB_RLY__LCD_EN EQU CYREG_PRT4_LCD_EN
BCH1_CALIB_RLY__MASK EQU 0x20
BCH1_CALIB_RLY__P4_5__MASK EQU 0x20
BCH1_CALIB_RLY__P4_5__PC EQU CYREG_PRT4_PC5
BCH1_CALIB_RLY__P4_5__PORT EQU 4
BCH1_CALIB_RLY__P4_5__SHIFT EQU 5
BCH1_CALIB_RLY__PORT EQU 4
BCH1_CALIB_RLY__PRT EQU CYREG_PRT4_PRT
BCH1_CALIB_RLY__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
BCH1_CALIB_RLY__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
BCH1_CALIB_RLY__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
BCH1_CALIB_RLY__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
BCH1_CALIB_RLY__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
BCH1_CALIB_RLY__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
BCH1_CALIB_RLY__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
BCH1_CALIB_RLY__PS EQU CYREG_PRT4_PS
BCH1_CALIB_RLY__SHIFT EQU 5
BCH1_CALIB_RLY__SLW EQU CYREG_PRT4_SLW

; BCH2_CALIB_RLY
BCH2_CALIB_RLY__0__MASK EQU 0x04
BCH2_CALIB_RLY__0__PC EQU CYREG_PRT4_PC2
BCH2_CALIB_RLY__0__PORT EQU 4
BCH2_CALIB_RLY__0__SHIFT EQU 2
BCH2_CALIB_RLY__AG EQU CYREG_PRT4_AG
BCH2_CALIB_RLY__AMUX EQU CYREG_PRT4_AMUX
BCH2_CALIB_RLY__BIE EQU CYREG_PRT4_BIE
BCH2_CALIB_RLY__BIT_MASK EQU CYREG_PRT4_BIT_MASK
BCH2_CALIB_RLY__BYP EQU CYREG_PRT4_BYP
BCH2_CALIB_RLY__CTL EQU CYREG_PRT4_CTL
BCH2_CALIB_RLY__DM0 EQU CYREG_PRT4_DM0
BCH2_CALIB_RLY__DM1 EQU CYREG_PRT4_DM1
BCH2_CALIB_RLY__DM2 EQU CYREG_PRT4_DM2
BCH2_CALIB_RLY__DR EQU CYREG_PRT4_DR
BCH2_CALIB_RLY__INP_DIS EQU CYREG_PRT4_INP_DIS
BCH2_CALIB_RLY__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
BCH2_CALIB_RLY__LCD_EN EQU CYREG_PRT4_LCD_EN
BCH2_CALIB_RLY__MASK EQU 0x04
BCH2_CALIB_RLY__P4_2__MASK EQU 0x04
BCH2_CALIB_RLY__P4_2__PC EQU CYREG_PRT4_PC2
BCH2_CALIB_RLY__P4_2__PORT EQU 4
BCH2_CALIB_RLY__P4_2__SHIFT EQU 2
BCH2_CALIB_RLY__PORT EQU 4
BCH2_CALIB_RLY__PRT EQU CYREG_PRT4_PRT
BCH2_CALIB_RLY__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
BCH2_CALIB_RLY__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
BCH2_CALIB_RLY__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
BCH2_CALIB_RLY__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
BCH2_CALIB_RLY__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
BCH2_CALIB_RLY__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
BCH2_CALIB_RLY__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
BCH2_CALIB_RLY__PS EQU CYREG_PRT4_PS
BCH2_CALIB_RLY__SHIFT EQU 2
BCH2_CALIB_RLY__SLW EQU CYREG_PRT4_SLW

; TRIG_HSYS_SEL0
TRIG_HSYS_SEL0__0__MASK EQU 0x01
TRIG_HSYS_SEL0__0__PC EQU CYREG_PRT6_PC0
TRIG_HSYS_SEL0__0__PORT EQU 6
TRIG_HSYS_SEL0__0__SHIFT EQU 0
TRIG_HSYS_SEL0__AG EQU CYREG_PRT6_AG
TRIG_HSYS_SEL0__AMUX EQU CYREG_PRT6_AMUX
TRIG_HSYS_SEL0__BIE EQU CYREG_PRT6_BIE
TRIG_HSYS_SEL0__BIT_MASK EQU CYREG_PRT6_BIT_MASK
TRIG_HSYS_SEL0__BYP EQU CYREG_PRT6_BYP
TRIG_HSYS_SEL0__CTL EQU CYREG_PRT6_CTL
TRIG_HSYS_SEL0__DM0 EQU CYREG_PRT6_DM0
TRIG_HSYS_SEL0__DM1 EQU CYREG_PRT6_DM1
TRIG_HSYS_SEL0__DM2 EQU CYREG_PRT6_DM2
TRIG_HSYS_SEL0__DR EQU CYREG_PRT6_DR
TRIG_HSYS_SEL0__INP_DIS EQU CYREG_PRT6_INP_DIS
TRIG_HSYS_SEL0__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
TRIG_HSYS_SEL0__LCD_EN EQU CYREG_PRT6_LCD_EN
TRIG_HSYS_SEL0__MASK EQU 0x01
TRIG_HSYS_SEL0__P6_0__MASK EQU 0x01
TRIG_HSYS_SEL0__P6_0__PC EQU CYREG_PRT6_PC0
TRIG_HSYS_SEL0__P6_0__PORT EQU 6
TRIG_HSYS_SEL0__P6_0__SHIFT EQU 0
TRIG_HSYS_SEL0__PORT EQU 6
TRIG_HSYS_SEL0__PRT EQU CYREG_PRT6_PRT
TRIG_HSYS_SEL0__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
TRIG_HSYS_SEL0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
TRIG_HSYS_SEL0__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
TRIG_HSYS_SEL0__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
TRIG_HSYS_SEL0__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
TRIG_HSYS_SEL0__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
TRIG_HSYS_SEL0__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
TRIG_HSYS_SEL0__PS EQU CYREG_PRT6_PS
TRIG_HSYS_SEL0__SHIFT EQU 0
TRIG_HSYS_SEL0__SLW EQU CYREG_PRT6_SLW

; TRIG_HSYS_SEL1
TRIG_HSYS_SEL1__0__MASK EQU 0x02
TRIG_HSYS_SEL1__0__PC EQU CYREG_PRT6_PC1
TRIG_HSYS_SEL1__0__PORT EQU 6
TRIG_HSYS_SEL1__0__SHIFT EQU 1
TRIG_HSYS_SEL1__AG EQU CYREG_PRT6_AG
TRIG_HSYS_SEL1__AMUX EQU CYREG_PRT6_AMUX
TRIG_HSYS_SEL1__BIE EQU CYREG_PRT6_BIE
TRIG_HSYS_SEL1__BIT_MASK EQU CYREG_PRT6_BIT_MASK
TRIG_HSYS_SEL1__BYP EQU CYREG_PRT6_BYP
TRIG_HSYS_SEL1__CTL EQU CYREG_PRT6_CTL
TRIG_HSYS_SEL1__DM0 EQU CYREG_PRT6_DM0
TRIG_HSYS_SEL1__DM1 EQU CYREG_PRT6_DM1
TRIG_HSYS_SEL1__DM2 EQU CYREG_PRT6_DM2
TRIG_HSYS_SEL1__DR EQU CYREG_PRT6_DR
TRIG_HSYS_SEL1__INP_DIS EQU CYREG_PRT6_INP_DIS
TRIG_HSYS_SEL1__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
TRIG_HSYS_SEL1__LCD_EN EQU CYREG_PRT6_LCD_EN
TRIG_HSYS_SEL1__MASK EQU 0x02
TRIG_HSYS_SEL1__P6_1__MASK EQU 0x02
TRIG_HSYS_SEL1__P6_1__PC EQU CYREG_PRT6_PC1
TRIG_HSYS_SEL1__P6_1__PORT EQU 6
TRIG_HSYS_SEL1__P6_1__SHIFT EQU 1
TRIG_HSYS_SEL1__PORT EQU 6
TRIG_HSYS_SEL1__PRT EQU CYREG_PRT6_PRT
TRIG_HSYS_SEL1__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
TRIG_HSYS_SEL1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
TRIG_HSYS_SEL1__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
TRIG_HSYS_SEL1__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
TRIG_HSYS_SEL1__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
TRIG_HSYS_SEL1__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
TRIG_HSYS_SEL1__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
TRIG_HSYS_SEL1__PS EQU CYREG_PRT6_PS
TRIG_HSYS_SEL1__SHIFT EQU 1
TRIG_HSYS_SEL1__SLW EQU CYREG_PRT6_SLW

; BCH1_DIV0_RLY
BCH1_DIV0_RLY__0__MASK EQU 0x80
BCH1_DIV0_RLY__0__PC EQU CYREG_PRT4_PC7
BCH1_DIV0_RLY__0__PORT EQU 4
BCH1_DIV0_RLY__0__SHIFT EQU 7
BCH1_DIV0_RLY__AG EQU CYREG_PRT4_AG
BCH1_DIV0_RLY__AMUX EQU CYREG_PRT4_AMUX
BCH1_DIV0_RLY__BIE EQU CYREG_PRT4_BIE
BCH1_DIV0_RLY__BIT_MASK EQU CYREG_PRT4_BIT_MASK
BCH1_DIV0_RLY__BYP EQU CYREG_PRT4_BYP
BCH1_DIV0_RLY__CTL EQU CYREG_PRT4_CTL
BCH1_DIV0_RLY__DM0 EQU CYREG_PRT4_DM0
BCH1_DIV0_RLY__DM1 EQU CYREG_PRT4_DM1
BCH1_DIV0_RLY__DM2 EQU CYREG_PRT4_DM2
BCH1_DIV0_RLY__DR EQU CYREG_PRT4_DR
BCH1_DIV0_RLY__INP_DIS EQU CYREG_PRT4_INP_DIS
BCH1_DIV0_RLY__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
BCH1_DIV0_RLY__LCD_EN EQU CYREG_PRT4_LCD_EN
BCH1_DIV0_RLY__MASK EQU 0x80
BCH1_DIV0_RLY__P4_7__MASK EQU 0x80
BCH1_DIV0_RLY__P4_7__PC EQU CYREG_PRT4_PC7
BCH1_DIV0_RLY__P4_7__PORT EQU 4
BCH1_DIV0_RLY__P4_7__SHIFT EQU 7
BCH1_DIV0_RLY__PORT EQU 4
BCH1_DIV0_RLY__PRT EQU CYREG_PRT4_PRT
BCH1_DIV0_RLY__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
BCH1_DIV0_RLY__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
BCH1_DIV0_RLY__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
BCH1_DIV0_RLY__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
BCH1_DIV0_RLY__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
BCH1_DIV0_RLY__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
BCH1_DIV0_RLY__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
BCH1_DIV0_RLY__PS EQU CYREG_PRT4_PS
BCH1_DIV0_RLY__SHIFT EQU 7
BCH1_DIV0_RLY__SLW EQU CYREG_PRT4_SLW

; BCH1_DIV1_RLY
BCH1_DIV1_RLY__0__MASK EQU 0x40
BCH1_DIV1_RLY__0__PC EQU CYREG_PRT4_PC6
BCH1_DIV1_RLY__0__PORT EQU 4
BCH1_DIV1_RLY__0__SHIFT EQU 6
BCH1_DIV1_RLY__AG EQU CYREG_PRT4_AG
BCH1_DIV1_RLY__AMUX EQU CYREG_PRT4_AMUX
BCH1_DIV1_RLY__BIE EQU CYREG_PRT4_BIE
BCH1_DIV1_RLY__BIT_MASK EQU CYREG_PRT4_BIT_MASK
BCH1_DIV1_RLY__BYP EQU CYREG_PRT4_BYP
BCH1_DIV1_RLY__CTL EQU CYREG_PRT4_CTL
BCH1_DIV1_RLY__DM0 EQU CYREG_PRT4_DM0
BCH1_DIV1_RLY__DM1 EQU CYREG_PRT4_DM1
BCH1_DIV1_RLY__DM2 EQU CYREG_PRT4_DM2
BCH1_DIV1_RLY__DR EQU CYREG_PRT4_DR
BCH1_DIV1_RLY__INP_DIS EQU CYREG_PRT4_INP_DIS
BCH1_DIV1_RLY__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
BCH1_DIV1_RLY__LCD_EN EQU CYREG_PRT4_LCD_EN
BCH1_DIV1_RLY__MASK EQU 0x40
BCH1_DIV1_RLY__P4_6__MASK EQU 0x40
BCH1_DIV1_RLY__P4_6__PC EQU CYREG_PRT4_PC6
BCH1_DIV1_RLY__P4_6__PORT EQU 4
BCH1_DIV1_RLY__P4_6__SHIFT EQU 6
BCH1_DIV1_RLY__PORT EQU 4
BCH1_DIV1_RLY__PRT EQU CYREG_PRT4_PRT
BCH1_DIV1_RLY__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
BCH1_DIV1_RLY__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
BCH1_DIV1_RLY__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
BCH1_DIV1_RLY__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
BCH1_DIV1_RLY__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
BCH1_DIV1_RLY__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
BCH1_DIV1_RLY__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
BCH1_DIV1_RLY__PS EQU CYREG_PRT4_PS
BCH1_DIV1_RLY__SHIFT EQU 6
BCH1_DIV1_RLY__SLW EQU CYREG_PRT4_SLW

; BCH2_DIV0_RLY
BCH2_DIV0_RLY__0__MASK EQU 0x10
BCH2_DIV0_RLY__0__PC EQU CYREG_PRT4_PC4
BCH2_DIV0_RLY__0__PORT EQU 4
BCH2_DIV0_RLY__0__SHIFT EQU 4
BCH2_DIV0_RLY__AG EQU CYREG_PRT4_AG
BCH2_DIV0_RLY__AMUX EQU CYREG_PRT4_AMUX
BCH2_DIV0_RLY__BIE EQU CYREG_PRT4_BIE
BCH2_DIV0_RLY__BIT_MASK EQU CYREG_PRT4_BIT_MASK
BCH2_DIV0_RLY__BYP EQU CYREG_PRT4_BYP
BCH2_DIV0_RLY__CTL EQU CYREG_PRT4_CTL
BCH2_DIV0_RLY__DM0 EQU CYREG_PRT4_DM0
BCH2_DIV0_RLY__DM1 EQU CYREG_PRT4_DM1
BCH2_DIV0_RLY__DM2 EQU CYREG_PRT4_DM2
BCH2_DIV0_RLY__DR EQU CYREG_PRT4_DR
BCH2_DIV0_RLY__INP_DIS EQU CYREG_PRT4_INP_DIS
BCH2_DIV0_RLY__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
BCH2_DIV0_RLY__LCD_EN EQU CYREG_PRT4_LCD_EN
BCH2_DIV0_RLY__MASK EQU 0x10
BCH2_DIV0_RLY__P4_4__MASK EQU 0x10
BCH2_DIV0_RLY__P4_4__PC EQU CYREG_PRT4_PC4
BCH2_DIV0_RLY__P4_4__PORT EQU 4
BCH2_DIV0_RLY__P4_4__SHIFT EQU 4
BCH2_DIV0_RLY__PORT EQU 4
BCH2_DIV0_RLY__PRT EQU CYREG_PRT4_PRT
BCH2_DIV0_RLY__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
BCH2_DIV0_RLY__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
BCH2_DIV0_RLY__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
BCH2_DIV0_RLY__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
BCH2_DIV0_RLY__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
BCH2_DIV0_RLY__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
BCH2_DIV0_RLY__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
BCH2_DIV0_RLY__PS EQU CYREG_PRT4_PS
BCH2_DIV0_RLY__SHIFT EQU 4
BCH2_DIV0_RLY__SLW EQU CYREG_PRT4_SLW

; BCH2_DIV1_RLY
BCH2_DIV1_RLY__0__MASK EQU 0x08
BCH2_DIV1_RLY__0__PC EQU CYREG_PRT4_PC3
BCH2_DIV1_RLY__0__PORT EQU 4
BCH2_DIV1_RLY__0__SHIFT EQU 3
BCH2_DIV1_RLY__AG EQU CYREG_PRT4_AG
BCH2_DIV1_RLY__AMUX EQU CYREG_PRT4_AMUX
BCH2_DIV1_RLY__BIE EQU CYREG_PRT4_BIE
BCH2_DIV1_RLY__BIT_MASK EQU CYREG_PRT4_BIT_MASK
BCH2_DIV1_RLY__BYP EQU CYREG_PRT4_BYP
BCH2_DIV1_RLY__CTL EQU CYREG_PRT4_CTL
BCH2_DIV1_RLY__DM0 EQU CYREG_PRT4_DM0
BCH2_DIV1_RLY__DM1 EQU CYREG_PRT4_DM1
BCH2_DIV1_RLY__DM2 EQU CYREG_PRT4_DM2
BCH2_DIV1_RLY__DR EQU CYREG_PRT4_DR
BCH2_DIV1_RLY__INP_DIS EQU CYREG_PRT4_INP_DIS
BCH2_DIV1_RLY__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
BCH2_DIV1_RLY__LCD_EN EQU CYREG_PRT4_LCD_EN
BCH2_DIV1_RLY__MASK EQU 0x08
BCH2_DIV1_RLY__P4_3__MASK EQU 0x08
BCH2_DIV1_RLY__P4_3__PC EQU CYREG_PRT4_PC3
BCH2_DIV1_RLY__P4_3__PORT EQU 4
BCH2_DIV1_RLY__P4_3__SHIFT EQU 3
BCH2_DIV1_RLY__PORT EQU 4
BCH2_DIV1_RLY__PRT EQU CYREG_PRT4_PRT
BCH2_DIV1_RLY__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
BCH2_DIV1_RLY__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
BCH2_DIV1_RLY__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
BCH2_DIV1_RLY__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
BCH2_DIV1_RLY__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
BCH2_DIV1_RLY__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
BCH2_DIV1_RLY__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
BCH2_DIV1_RLY__PS EQU CYREG_PRT4_PS
BCH2_DIV1_RLY__SHIFT EQU 3
BCH2_DIV1_RLY__SLW EQU CYREG_PRT4_SLW

; BTRG_EXT5_RLY
BTRG_EXT5_RLY__0__MASK EQU 0x80
BTRG_EXT5_RLY__0__PC EQU CYREG_PRT0_PC7
BTRG_EXT5_RLY__0__PORT EQU 0
BTRG_EXT5_RLY__0__SHIFT EQU 7
BTRG_EXT5_RLY__AG EQU CYREG_PRT0_AG
BTRG_EXT5_RLY__AMUX EQU CYREG_PRT0_AMUX
BTRG_EXT5_RLY__BIE EQU CYREG_PRT0_BIE
BTRG_EXT5_RLY__BIT_MASK EQU CYREG_PRT0_BIT_MASK
BTRG_EXT5_RLY__BYP EQU CYREG_PRT0_BYP
BTRG_EXT5_RLY__CTL EQU CYREG_PRT0_CTL
BTRG_EXT5_RLY__DM0 EQU CYREG_PRT0_DM0
BTRG_EXT5_RLY__DM1 EQU CYREG_PRT0_DM1
BTRG_EXT5_RLY__DM2 EQU CYREG_PRT0_DM2
BTRG_EXT5_RLY__DR EQU CYREG_PRT0_DR
BTRG_EXT5_RLY__INP_DIS EQU CYREG_PRT0_INP_DIS
BTRG_EXT5_RLY__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
BTRG_EXT5_RLY__LCD_EN EQU CYREG_PRT0_LCD_EN
BTRG_EXT5_RLY__MASK EQU 0x80
BTRG_EXT5_RLY__P0_7__MASK EQU 0x80
BTRG_EXT5_RLY__P0_7__PC EQU CYREG_PRT0_PC7
BTRG_EXT5_RLY__P0_7__PORT EQU 0
BTRG_EXT5_RLY__P0_7__SHIFT EQU 7
BTRG_EXT5_RLY__PORT EQU 0
BTRG_EXT5_RLY__PRT EQU CYREG_PRT0_PRT
BTRG_EXT5_RLY__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
BTRG_EXT5_RLY__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
BTRG_EXT5_RLY__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
BTRG_EXT5_RLY__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
BTRG_EXT5_RLY__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
BTRG_EXT5_RLY__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
BTRG_EXT5_RLY__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
BTRG_EXT5_RLY__PS EQU CYREG_PRT0_PS
BTRG_EXT5_RLY__SHIFT EQU 7
BTRG_EXT5_RLY__SLW EQU CYREG_PRT0_SLW

; SAMPLEMODE_S0
SAMPLEMODE_S0__0__MASK EQU 0x40
SAMPLEMODE_S0__0__PC EQU CYREG_PRT0_PC6
SAMPLEMODE_S0__0__PORT EQU 0
SAMPLEMODE_S0__0__SHIFT EQU 6
SAMPLEMODE_S0__AG EQU CYREG_PRT0_AG
SAMPLEMODE_S0__AMUX EQU CYREG_PRT0_AMUX
SAMPLEMODE_S0__BIE EQU CYREG_PRT0_BIE
SAMPLEMODE_S0__BIT_MASK EQU CYREG_PRT0_BIT_MASK
SAMPLEMODE_S0__BYP EQU CYREG_PRT0_BYP
SAMPLEMODE_S0__CTL EQU CYREG_PRT0_CTL
SAMPLEMODE_S0__DM0 EQU CYREG_PRT0_DM0
SAMPLEMODE_S0__DM1 EQU CYREG_PRT0_DM1
SAMPLEMODE_S0__DM2 EQU CYREG_PRT0_DM2
SAMPLEMODE_S0__DR EQU CYREG_PRT0_DR
SAMPLEMODE_S0__INP_DIS EQU CYREG_PRT0_INP_DIS
SAMPLEMODE_S0__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
SAMPLEMODE_S0__LCD_EN EQU CYREG_PRT0_LCD_EN
SAMPLEMODE_S0__MASK EQU 0x40
SAMPLEMODE_S0__P0_6__MASK EQU 0x40
SAMPLEMODE_S0__P0_6__PC EQU CYREG_PRT0_PC6
SAMPLEMODE_S0__P0_6__PORT EQU 0
SAMPLEMODE_S0__P0_6__SHIFT EQU 6
SAMPLEMODE_S0__PORT EQU 0
SAMPLEMODE_S0__PRT EQU CYREG_PRT0_PRT
SAMPLEMODE_S0__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
SAMPLEMODE_S0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
SAMPLEMODE_S0__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
SAMPLEMODE_S0__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
SAMPLEMODE_S0__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
SAMPLEMODE_S0__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
SAMPLEMODE_S0__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
SAMPLEMODE_S0__PS EQU CYREG_PRT0_PS
SAMPLEMODE_S0__SHIFT EQU 6
SAMPLEMODE_S0__SLW EQU CYREG_PRT0_SLW

; SAMPLEMODE_S1
SAMPLEMODE_S1__0__MASK EQU 0x20
SAMPLEMODE_S1__0__PC EQU CYREG_PRT0_PC5
SAMPLEMODE_S1__0__PORT EQU 0
SAMPLEMODE_S1__0__SHIFT EQU 5
SAMPLEMODE_S1__AG EQU CYREG_PRT0_AG
SAMPLEMODE_S1__AMUX EQU CYREG_PRT0_AMUX
SAMPLEMODE_S1__BIE EQU CYREG_PRT0_BIE
SAMPLEMODE_S1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
SAMPLEMODE_S1__BYP EQU CYREG_PRT0_BYP
SAMPLEMODE_S1__CTL EQU CYREG_PRT0_CTL
SAMPLEMODE_S1__DM0 EQU CYREG_PRT0_DM0
SAMPLEMODE_S1__DM1 EQU CYREG_PRT0_DM1
SAMPLEMODE_S1__DM2 EQU CYREG_PRT0_DM2
SAMPLEMODE_S1__DR EQU CYREG_PRT0_DR
SAMPLEMODE_S1__INP_DIS EQU CYREG_PRT0_INP_DIS
SAMPLEMODE_S1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
SAMPLEMODE_S1__LCD_EN EQU CYREG_PRT0_LCD_EN
SAMPLEMODE_S1__MASK EQU 0x20
SAMPLEMODE_S1__P0_5__MASK EQU 0x20
SAMPLEMODE_S1__P0_5__PC EQU CYREG_PRT0_PC5
SAMPLEMODE_S1__P0_5__PORT EQU 0
SAMPLEMODE_S1__P0_5__SHIFT EQU 5
SAMPLEMODE_S1__PORT EQU 0
SAMPLEMODE_S1__PRT EQU CYREG_PRT0_PRT
SAMPLEMODE_S1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
SAMPLEMODE_S1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
SAMPLEMODE_S1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
SAMPLEMODE_S1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
SAMPLEMODE_S1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
SAMPLEMODE_S1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
SAMPLEMODE_S1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
SAMPLEMODE_S1__PS EQU CYREG_PRT0_PS
SAMPLEMODE_S1__SHIFT EQU 5
SAMPLEMODE_S1__SLW EQU CYREG_PRT0_SLW

; SP6_SPI_CSSEL
SP6_SPI_CSSEL__0__MASK EQU 0x04
SP6_SPI_CSSEL__0__PC EQU CYREG_PRT1_PC2
SP6_SPI_CSSEL__0__PORT EQU 1
SP6_SPI_CSSEL__0__SHIFT EQU 2
SP6_SPI_CSSEL__AG EQU CYREG_PRT1_AG
SP6_SPI_CSSEL__AMUX EQU CYREG_PRT1_AMUX
SP6_SPI_CSSEL__BIE EQU CYREG_PRT1_BIE
SP6_SPI_CSSEL__BIT_MASK EQU CYREG_PRT1_BIT_MASK
SP6_SPI_CSSEL__BYP EQU CYREG_PRT1_BYP
SP6_SPI_CSSEL__CTL EQU CYREG_PRT1_CTL
SP6_SPI_CSSEL__DM0 EQU CYREG_PRT1_DM0
SP6_SPI_CSSEL__DM1 EQU CYREG_PRT1_DM1
SP6_SPI_CSSEL__DM2 EQU CYREG_PRT1_DM2
SP6_SPI_CSSEL__DR EQU CYREG_PRT1_DR
SP6_SPI_CSSEL__INP_DIS EQU CYREG_PRT1_INP_DIS
SP6_SPI_CSSEL__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
SP6_SPI_CSSEL__LCD_EN EQU CYREG_PRT1_LCD_EN
SP6_SPI_CSSEL__MASK EQU 0x04
SP6_SPI_CSSEL__P1_2__MASK EQU 0x04
SP6_SPI_CSSEL__P1_2__PC EQU CYREG_PRT1_PC2
SP6_SPI_CSSEL__P1_2__PORT EQU 1
SP6_SPI_CSSEL__P1_2__SHIFT EQU 2
SP6_SPI_CSSEL__PORT EQU 1
SP6_SPI_CSSEL__PRT EQU CYREG_PRT1_PRT
SP6_SPI_CSSEL__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
SP6_SPI_CSSEL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
SP6_SPI_CSSEL__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
SP6_SPI_CSSEL__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
SP6_SPI_CSSEL__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
SP6_SPI_CSSEL__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
SP6_SPI_CSSEL__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
SP6_SPI_CSSEL__PS EQU CYREG_PRT1_PS
SP6_SPI_CSSEL__SHIFT EQU 2
SP6_SPI_CSSEL__SLW EQU CYREG_PRT1_SLW

; SPIS_IntClock
SPIS_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
SPIS_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
SPIS_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
SPIS_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
SPIS_IntClock__INDEX EQU 0x00
SPIS_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SPIS_IntClock__PM_ACT_MSK EQU 0x01
SPIS_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SPIS_IntClock__PM_STBY_MSK EQU 0x01

; FLASH_SPI_CK
FLASH_SPI_CK__0__MASK EQU 0x80
FLASH_SPI_CK__0__PC EQU CYREG_PRT5_PC7
FLASH_SPI_CK__0__PORT EQU 5
FLASH_SPI_CK__0__SHIFT EQU 7
FLASH_SPI_CK__AG EQU CYREG_PRT5_AG
FLASH_SPI_CK__AMUX EQU CYREG_PRT5_AMUX
FLASH_SPI_CK__BIE EQU CYREG_PRT5_BIE
FLASH_SPI_CK__BIT_MASK EQU CYREG_PRT5_BIT_MASK
FLASH_SPI_CK__BYP EQU CYREG_PRT5_BYP
FLASH_SPI_CK__CTL EQU CYREG_PRT5_CTL
FLASH_SPI_CK__DM0 EQU CYREG_PRT5_DM0
FLASH_SPI_CK__DM1 EQU CYREG_PRT5_DM1
FLASH_SPI_CK__DM2 EQU CYREG_PRT5_DM2
FLASH_SPI_CK__DR EQU CYREG_PRT5_DR
FLASH_SPI_CK__INP_DIS EQU CYREG_PRT5_INP_DIS
FLASH_SPI_CK__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
FLASH_SPI_CK__LCD_EN EQU CYREG_PRT5_LCD_EN
FLASH_SPI_CK__MASK EQU 0x80
FLASH_SPI_CK__P5_7__MASK EQU 0x80
FLASH_SPI_CK__P5_7__PC EQU CYREG_PRT5_PC7
FLASH_SPI_CK__P5_7__PORT EQU 5
FLASH_SPI_CK__P5_7__SHIFT EQU 7
FLASH_SPI_CK__PORT EQU 5
FLASH_SPI_CK__PRT EQU CYREG_PRT5_PRT
FLASH_SPI_CK__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
FLASH_SPI_CK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
FLASH_SPI_CK__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
FLASH_SPI_CK__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
FLASH_SPI_CK__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
FLASH_SPI_CK__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
FLASH_SPI_CK__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
FLASH_SPI_CK__PS EQU CYREG_PRT5_PS
FLASH_SPI_CK__SHIFT EQU 7
FLASH_SPI_CK__SLW EQU CYREG_PRT5_SLW

; FLASH_SPI_CS
FLASH_SPI_CS__0__MASK EQU 0x10
FLASH_SPI_CS__0__PC EQU CYREG_PRT5_PC4
FLASH_SPI_CS__0__PORT EQU 5
FLASH_SPI_CS__0__SHIFT EQU 4
FLASH_SPI_CS__AG EQU CYREG_PRT5_AG
FLASH_SPI_CS__AMUX EQU CYREG_PRT5_AMUX
FLASH_SPI_CS__BIE EQU CYREG_PRT5_BIE
FLASH_SPI_CS__BIT_MASK EQU CYREG_PRT5_BIT_MASK
FLASH_SPI_CS__BYP EQU CYREG_PRT5_BYP
FLASH_SPI_CS__CTL EQU CYREG_PRT5_CTL
FLASH_SPI_CS__DM0 EQU CYREG_PRT5_DM0
FLASH_SPI_CS__DM1 EQU CYREG_PRT5_DM1
FLASH_SPI_CS__DM2 EQU CYREG_PRT5_DM2
FLASH_SPI_CS__DR EQU CYREG_PRT5_DR
FLASH_SPI_CS__INP_DIS EQU CYREG_PRT5_INP_DIS
FLASH_SPI_CS__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
FLASH_SPI_CS__LCD_EN EQU CYREG_PRT5_LCD_EN
FLASH_SPI_CS__MASK EQU 0x10
FLASH_SPI_CS__P5_4__MASK EQU 0x10
FLASH_SPI_CS__P5_4__PC EQU CYREG_PRT5_PC4
FLASH_SPI_CS__P5_4__PORT EQU 5
FLASH_SPI_CS__P5_4__SHIFT EQU 4
FLASH_SPI_CS__PORT EQU 5
FLASH_SPI_CS__PRT EQU CYREG_PRT5_PRT
FLASH_SPI_CS__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
FLASH_SPI_CS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
FLASH_SPI_CS__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
FLASH_SPI_CS__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
FLASH_SPI_CS__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
FLASH_SPI_CS__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
FLASH_SPI_CS__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
FLASH_SPI_CS__PS EQU CYREG_PRT5_PS
FLASH_SPI_CS__SHIFT EQU 4
FLASH_SPI_CS__SLW EQU CYREG_PRT5_SLW

; FLASH_SPI_DI
FLASH_SPI_DI__0__MASK EQU 0x40
FLASH_SPI_DI__0__PC EQU CYREG_PRT5_PC6
FLASH_SPI_DI__0__PORT EQU 5
FLASH_SPI_DI__0__SHIFT EQU 6
FLASH_SPI_DI__AG EQU CYREG_PRT5_AG
FLASH_SPI_DI__AMUX EQU CYREG_PRT5_AMUX
FLASH_SPI_DI__BIE EQU CYREG_PRT5_BIE
FLASH_SPI_DI__BIT_MASK EQU CYREG_PRT5_BIT_MASK
FLASH_SPI_DI__BYP EQU CYREG_PRT5_BYP
FLASH_SPI_DI__CTL EQU CYREG_PRT5_CTL
FLASH_SPI_DI__DM0 EQU CYREG_PRT5_DM0
FLASH_SPI_DI__DM1 EQU CYREG_PRT5_DM1
FLASH_SPI_DI__DM2 EQU CYREG_PRT5_DM2
FLASH_SPI_DI__DR EQU CYREG_PRT5_DR
FLASH_SPI_DI__INP_DIS EQU CYREG_PRT5_INP_DIS
FLASH_SPI_DI__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
FLASH_SPI_DI__LCD_EN EQU CYREG_PRT5_LCD_EN
FLASH_SPI_DI__MASK EQU 0x40
FLASH_SPI_DI__P5_6__MASK EQU 0x40
FLASH_SPI_DI__P5_6__PC EQU CYREG_PRT5_PC6
FLASH_SPI_DI__P5_6__PORT EQU 5
FLASH_SPI_DI__P5_6__SHIFT EQU 6
FLASH_SPI_DI__PORT EQU 5
FLASH_SPI_DI__PRT EQU CYREG_PRT5_PRT
FLASH_SPI_DI__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
FLASH_SPI_DI__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
FLASH_SPI_DI__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
FLASH_SPI_DI__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
FLASH_SPI_DI__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
FLASH_SPI_DI__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
FLASH_SPI_DI__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
FLASH_SPI_DI__PS EQU CYREG_PRT5_PS
FLASH_SPI_DI__SHIFT EQU 6
FLASH_SPI_DI__SLW EQU CYREG_PRT5_SLW

; FLASH_SPI_DO
FLASH_SPI_DO__0__MASK EQU 0x20
FLASH_SPI_DO__0__PC EQU CYREG_PRT5_PC5
FLASH_SPI_DO__0__PORT EQU 5
FLASH_SPI_DO__0__SHIFT EQU 5
FLASH_SPI_DO__AG EQU CYREG_PRT5_AG
FLASH_SPI_DO__AMUX EQU CYREG_PRT5_AMUX
FLASH_SPI_DO__BIE EQU CYREG_PRT5_BIE
FLASH_SPI_DO__BIT_MASK EQU CYREG_PRT5_BIT_MASK
FLASH_SPI_DO__BYP EQU CYREG_PRT5_BYP
FLASH_SPI_DO__CTL EQU CYREG_PRT5_CTL
FLASH_SPI_DO__DM0 EQU CYREG_PRT5_DM0
FLASH_SPI_DO__DM1 EQU CYREG_PRT5_DM1
FLASH_SPI_DO__DM2 EQU CYREG_PRT5_DM2
FLASH_SPI_DO__DR EQU CYREG_PRT5_DR
FLASH_SPI_DO__INP_DIS EQU CYREG_PRT5_INP_DIS
FLASH_SPI_DO__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
FLASH_SPI_DO__LCD_EN EQU CYREG_PRT5_LCD_EN
FLASH_SPI_DO__MASK EQU 0x20
FLASH_SPI_DO__P5_5__MASK EQU 0x20
FLASH_SPI_DO__P5_5__PC EQU CYREG_PRT5_PC5
FLASH_SPI_DO__P5_5__PORT EQU 5
FLASH_SPI_DO__P5_5__SHIFT EQU 5
FLASH_SPI_DO__PORT EQU 5
FLASH_SPI_DO__PRT EQU CYREG_PRT5_PRT
FLASH_SPI_DO__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
FLASH_SPI_DO__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
FLASH_SPI_DO__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
FLASH_SPI_DO__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
FLASH_SPI_DO__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
FLASH_SPI_DO__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
FLASH_SPI_DO__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
FLASH_SPI_DO__PS EQU CYREG_PRT5_PS
FLASH_SPI_DO__SHIFT EQU 5
FLASH_SPI_DO__SLW EQU CYREG_PRT5_SLW

; PSOC_SPI_CLK
PSOC_SPI_CLK__0__MASK EQU 0x04
PSOC_SPI_CLK__0__PC EQU CYREG_PRT5_PC2
PSOC_SPI_CLK__0__PORT EQU 5
PSOC_SPI_CLK__0__SHIFT EQU 2
PSOC_SPI_CLK__AG EQU CYREG_PRT5_AG
PSOC_SPI_CLK__AMUX EQU CYREG_PRT5_AMUX
PSOC_SPI_CLK__BIE EQU CYREG_PRT5_BIE
PSOC_SPI_CLK__BIT_MASK EQU CYREG_PRT5_BIT_MASK
PSOC_SPI_CLK__BYP EQU CYREG_PRT5_BYP
PSOC_SPI_CLK__CTL EQU CYREG_PRT5_CTL
PSOC_SPI_CLK__DM0 EQU CYREG_PRT5_DM0
PSOC_SPI_CLK__DM1 EQU CYREG_PRT5_DM1
PSOC_SPI_CLK__DM2 EQU CYREG_PRT5_DM2
PSOC_SPI_CLK__DR EQU CYREG_PRT5_DR
PSOC_SPI_CLK__INP_DIS EQU CYREG_PRT5_INP_DIS
PSOC_SPI_CLK__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
PSOC_SPI_CLK__LCD_EN EQU CYREG_PRT5_LCD_EN
PSOC_SPI_CLK__MASK EQU 0x04
PSOC_SPI_CLK__P5_2__MASK EQU 0x04
PSOC_SPI_CLK__P5_2__PC EQU CYREG_PRT5_PC2
PSOC_SPI_CLK__P5_2__PORT EQU 5
PSOC_SPI_CLK__P5_2__SHIFT EQU 2
PSOC_SPI_CLK__PORT EQU 5
PSOC_SPI_CLK__PRT EQU CYREG_PRT5_PRT
PSOC_SPI_CLK__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
PSOC_SPI_CLK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
PSOC_SPI_CLK__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
PSOC_SPI_CLK__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
PSOC_SPI_CLK__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
PSOC_SPI_CLK__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
PSOC_SPI_CLK__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
PSOC_SPI_CLK__PS EQU CYREG_PRT5_PS
PSOC_SPI_CLK__SHIFT EQU 2
PSOC_SPI_CLK__SLW EQU CYREG_PRT5_SLW

; PSOC_SPI_CS
PSOC_SPI_CS__0__MASK EQU 0x08
PSOC_SPI_CS__0__PC EQU CYREG_PRT5_PC3
PSOC_SPI_CS__0__PORT EQU 5
PSOC_SPI_CS__0__SHIFT EQU 3
PSOC_SPI_CS__AG EQU CYREG_PRT5_AG
PSOC_SPI_CS__AMUX EQU CYREG_PRT5_AMUX
PSOC_SPI_CS__BIE EQU CYREG_PRT5_BIE
PSOC_SPI_CS__BIT_MASK EQU CYREG_PRT5_BIT_MASK
PSOC_SPI_CS__BYP EQU CYREG_PRT5_BYP
PSOC_SPI_CS__CTL EQU CYREG_PRT5_CTL
PSOC_SPI_CS__DM0 EQU CYREG_PRT5_DM0
PSOC_SPI_CS__DM1 EQU CYREG_PRT5_DM1
PSOC_SPI_CS__DM2 EQU CYREG_PRT5_DM2
PSOC_SPI_CS__DR EQU CYREG_PRT5_DR
PSOC_SPI_CS__INP_DIS EQU CYREG_PRT5_INP_DIS
PSOC_SPI_CS__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
PSOC_SPI_CS__LCD_EN EQU CYREG_PRT5_LCD_EN
PSOC_SPI_CS__MASK EQU 0x08
PSOC_SPI_CS__P5_3__MASK EQU 0x08
PSOC_SPI_CS__P5_3__PC EQU CYREG_PRT5_PC3
PSOC_SPI_CS__P5_3__PORT EQU 5
PSOC_SPI_CS__P5_3__SHIFT EQU 3
PSOC_SPI_CS__PORT EQU 5
PSOC_SPI_CS__PRT EQU CYREG_PRT5_PRT
PSOC_SPI_CS__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
PSOC_SPI_CS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
PSOC_SPI_CS__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
PSOC_SPI_CS__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
PSOC_SPI_CS__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
PSOC_SPI_CS__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
PSOC_SPI_CS__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
PSOC_SPI_CS__PS EQU CYREG_PRT5_PS
PSOC_SPI_CS__SHIFT EQU 3
PSOC_SPI_CS__SLW EQU CYREG_PRT5_SLW

; PSOC_SPI_DI
PSOC_SPI_DI__0__MASK EQU 0x02
PSOC_SPI_DI__0__PC EQU CYREG_PRT5_PC1
PSOC_SPI_DI__0__PORT EQU 5
PSOC_SPI_DI__0__SHIFT EQU 1
PSOC_SPI_DI__AG EQU CYREG_PRT5_AG
PSOC_SPI_DI__AMUX EQU CYREG_PRT5_AMUX
PSOC_SPI_DI__BIE EQU CYREG_PRT5_BIE
PSOC_SPI_DI__BIT_MASK EQU CYREG_PRT5_BIT_MASK
PSOC_SPI_DI__BYP EQU CYREG_PRT5_BYP
PSOC_SPI_DI__CTL EQU CYREG_PRT5_CTL
PSOC_SPI_DI__DM0 EQU CYREG_PRT5_DM0
PSOC_SPI_DI__DM1 EQU CYREG_PRT5_DM1
PSOC_SPI_DI__DM2 EQU CYREG_PRT5_DM2
PSOC_SPI_DI__DR EQU CYREG_PRT5_DR
PSOC_SPI_DI__INP_DIS EQU CYREG_PRT5_INP_DIS
PSOC_SPI_DI__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
PSOC_SPI_DI__LCD_EN EQU CYREG_PRT5_LCD_EN
PSOC_SPI_DI__MASK EQU 0x02
PSOC_SPI_DI__P5_1__MASK EQU 0x02
PSOC_SPI_DI__P5_1__PC EQU CYREG_PRT5_PC1
PSOC_SPI_DI__P5_1__PORT EQU 5
PSOC_SPI_DI__P5_1__SHIFT EQU 1
PSOC_SPI_DI__PORT EQU 5
PSOC_SPI_DI__PRT EQU CYREG_PRT5_PRT
PSOC_SPI_DI__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
PSOC_SPI_DI__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
PSOC_SPI_DI__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
PSOC_SPI_DI__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
PSOC_SPI_DI__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
PSOC_SPI_DI__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
PSOC_SPI_DI__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
PSOC_SPI_DI__PS EQU CYREG_PRT5_PS
PSOC_SPI_DI__SHIFT EQU 1
PSOC_SPI_DI__SLW EQU CYREG_PRT5_SLW

; PSOC_SPI_DO
PSOC_SPI_DO__0__MASK EQU 0x01
PSOC_SPI_DO__0__PC EQU CYREG_PRT5_PC0
PSOC_SPI_DO__0__PORT EQU 5
PSOC_SPI_DO__0__SHIFT EQU 0
PSOC_SPI_DO__AG EQU CYREG_PRT5_AG
PSOC_SPI_DO__AMUX EQU CYREG_PRT5_AMUX
PSOC_SPI_DO__BIE EQU CYREG_PRT5_BIE
PSOC_SPI_DO__BIT_MASK EQU CYREG_PRT5_BIT_MASK
PSOC_SPI_DO__BYP EQU CYREG_PRT5_BYP
PSOC_SPI_DO__CTL EQU CYREG_PRT5_CTL
PSOC_SPI_DO__DM0 EQU CYREG_PRT5_DM0
PSOC_SPI_DO__DM1 EQU CYREG_PRT5_DM1
PSOC_SPI_DO__DM2 EQU CYREG_PRT5_DM2
PSOC_SPI_DO__DR EQU CYREG_PRT5_DR
PSOC_SPI_DO__INP_DIS EQU CYREG_PRT5_INP_DIS
PSOC_SPI_DO__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
PSOC_SPI_DO__LCD_EN EQU CYREG_PRT5_LCD_EN
PSOC_SPI_DO__MASK EQU 0x01
PSOC_SPI_DO__P5_0__MASK EQU 0x01
PSOC_SPI_DO__P5_0__PC EQU CYREG_PRT5_PC0
PSOC_SPI_DO__P5_0__PORT EQU 5
PSOC_SPI_DO__P5_0__SHIFT EQU 0
PSOC_SPI_DO__PORT EQU 5
PSOC_SPI_DO__PRT EQU CYREG_PRT5_PRT
PSOC_SPI_DO__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
PSOC_SPI_DO__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
PSOC_SPI_DO__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
PSOC_SPI_DO__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
PSOC_SPI_DO__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
PSOC_SPI_DO__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
PSOC_SPI_DO__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
PSOC_SPI_DO__PS EQU CYREG_PRT5_PS
PSOC_SPI_DO__SHIFT EQU 0
PSOC_SPI_DO__SLW EQU CYREG_PRT5_SLW

; FILTER_SEL
FILTER_SEL__0__MASK EQU 0x10
FILTER_SEL__0__PC EQU CYREG_PRT0_PC4
FILTER_SEL__0__PORT EQU 0
FILTER_SEL__0__SHIFT EQU 4
FILTER_SEL__AG EQU CYREG_PRT0_AG
FILTER_SEL__AMUX EQU CYREG_PRT0_AMUX
FILTER_SEL__BIE EQU CYREG_PRT0_BIE
FILTER_SEL__BIT_MASK EQU CYREG_PRT0_BIT_MASK
FILTER_SEL__BYP EQU CYREG_PRT0_BYP
FILTER_SEL__CTL EQU CYREG_PRT0_CTL
FILTER_SEL__DM0 EQU CYREG_PRT0_DM0
FILTER_SEL__DM1 EQU CYREG_PRT0_DM1
FILTER_SEL__DM2 EQU CYREG_PRT0_DM2
FILTER_SEL__DR EQU CYREG_PRT0_DR
FILTER_SEL__INP_DIS EQU CYREG_PRT0_INP_DIS
FILTER_SEL__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
FILTER_SEL__LCD_EN EQU CYREG_PRT0_LCD_EN
FILTER_SEL__MASK EQU 0x10
FILTER_SEL__P0_4__MASK EQU 0x10
FILTER_SEL__P0_4__PC EQU CYREG_PRT0_PC4
FILTER_SEL__P0_4__PORT EQU 0
FILTER_SEL__P0_4__SHIFT EQU 4
FILTER_SEL__PORT EQU 0
FILTER_SEL__PRT EQU CYREG_PRT0_PRT
FILTER_SEL__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
FILTER_SEL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
FILTER_SEL__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
FILTER_SEL__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
FILTER_SEL__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
FILTER_SEL__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
FILTER_SEL__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
FILTER_SEL__PS EQU CYREG_PRT0_PS
FILTER_SEL__SHIFT EQU 4
FILTER_SEL__SLW EQU CYREG_PRT0_SLW

; SPIS_BSPIS
SPIS_BSPIS_es3_SPISlave_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
SPIS_BSPIS_es3_SPISlave_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
SPIS_BSPIS_es3_SPISlave_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB13_MSK
SPIS_BSPIS_es3_SPISlave_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
SPIS_BSPIS_es3_SPISlave_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
SPIS_BSPIS_es3_SPISlave_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
SPIS_BSPIS_es3_SPISlave_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB13_ST_CTL
SPIS_BSPIS_es3_SPISlave_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB13_ST_CTL
SPIS_BSPIS_es3_SPISlave_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB13_ST
SPIS_BSPIS_es3_SPISlave_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
SPIS_BSPIS_es3_SPISlave_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
SPIS_BSPIS_es3_SPISlave_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
SPIS_BSPIS_es3_SPISlave_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
SPIS_BSPIS_es3_SPISlave_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
SPIS_BSPIS_es3_SPISlave_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB13_14_MSK
SPIS_BSPIS_es3_SPISlave_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
SPIS_BSPIS_es3_SPISlave_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB13_14_MSK
SPIS_BSPIS_es3_SPISlave_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
SPIS_BSPIS_es3_SPISlave_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
SPIS_BSPIS_es3_SPISlave_BitCounter__CONTROL_REG EQU CYREG_B0_UDB13_CTL
SPIS_BSPIS_es3_SPISlave_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB13_ST_CTL
SPIS_BSPIS_es3_SPISlave_BitCounter__COUNT_REG EQU CYREG_B0_UDB13_CTL
SPIS_BSPIS_es3_SPISlave_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB13_ST_CTL
SPIS_BSPIS_es3_SPISlave_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
SPIS_BSPIS_es3_SPISlave_BitCounter__PERIOD_REG EQU CYREG_B0_UDB13_MSK
SPIS_BSPIS_es3_SPISlave_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
SPIS_BSPIS_es3_SPISlave_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
SPIS_BSPIS_es3_SPISlave_RxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
SPIS_BSPIS_es3_SPISlave_RxStsReg__3__MASK EQU 0x08
SPIS_BSPIS_es3_SPISlave_RxStsReg__3__POS EQU 3
SPIS_BSPIS_es3_SPISlave_RxStsReg__4__MASK EQU 0x10
SPIS_BSPIS_es3_SPISlave_RxStsReg__4__POS EQU 4
SPIS_BSPIS_es3_SPISlave_RxStsReg__5__MASK EQU 0x20
SPIS_BSPIS_es3_SPISlave_RxStsReg__5__POS EQU 5
SPIS_BSPIS_es3_SPISlave_RxStsReg__6__MASK EQU 0x40
SPIS_BSPIS_es3_SPISlave_RxStsReg__6__POS EQU 6
SPIS_BSPIS_es3_SPISlave_RxStsReg__MASK EQU 0x78
SPIS_BSPIS_es3_SPISlave_RxStsReg__MASK_REG EQU CYREG_B0_UDB08_MSK
SPIS_BSPIS_es3_SPISlave_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
SPIS_BSPIS_es3_SPISlave_RxStsReg__STATUS_REG EQU CYREG_B0_UDB08_ST
SPIS_BSPIS_es3_SPISlave_TxStsReg__0__MASK EQU 0x01
SPIS_BSPIS_es3_SPISlave_TxStsReg__0__POS EQU 0
SPIS_BSPIS_es3_SPISlave_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
SPIS_BSPIS_es3_SPISlave_TxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
SPIS_BSPIS_es3_SPISlave_TxStsReg__1__MASK EQU 0x02
SPIS_BSPIS_es3_SPISlave_TxStsReg__1__POS EQU 1
SPIS_BSPIS_es3_SPISlave_TxStsReg__2__MASK EQU 0x04
SPIS_BSPIS_es3_SPISlave_TxStsReg__2__POS EQU 2
SPIS_BSPIS_es3_SPISlave_TxStsReg__6__MASK EQU 0x40
SPIS_BSPIS_es3_SPISlave_TxStsReg__6__POS EQU 6
SPIS_BSPIS_es3_SPISlave_TxStsReg__MASK EQU 0x47
SPIS_BSPIS_es3_SPISlave_TxStsReg__MASK_REG EQU CYREG_B0_UDB10_MSK
SPIS_BSPIS_es3_SPISlave_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
SPIS_BSPIS_es3_SPISlave_TxStsReg__STATUS_REG EQU CYREG_B0_UDB10_ST
SPIS_BSPIS_es3_SPISlave_sR16_Dp_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
SPIS_BSPIS_es3_SPISlave_sR16_Dp_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
SPIS_BSPIS_es3_SPISlave_sR16_Dp_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
SPIS_BSPIS_es3_SPISlave_sR16_Dp_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
SPIS_BSPIS_es3_SPISlave_sR16_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
SPIS_BSPIS_es3_SPISlave_sR16_Dp_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
SPIS_BSPIS_es3_SPISlave_sR16_Dp_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
SPIS_BSPIS_es3_SPISlave_sR16_Dp_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
SPIS_BSPIS_es3_SPISlave_sR16_Dp_u0__A0_REG EQU CYREG_B0_UDB10_A0
SPIS_BSPIS_es3_SPISlave_sR16_Dp_u0__A1_REG EQU CYREG_B0_UDB10_A1
SPIS_BSPIS_es3_SPISlave_sR16_Dp_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
SPIS_BSPIS_es3_SPISlave_sR16_Dp_u0__D0_REG EQU CYREG_B0_UDB10_D0
SPIS_BSPIS_es3_SPISlave_sR16_Dp_u0__D1_REG EQU CYREG_B0_UDB10_D1
SPIS_BSPIS_es3_SPISlave_sR16_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
SPIS_BSPIS_es3_SPISlave_sR16_Dp_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
SPIS_BSPIS_es3_SPISlave_sR16_Dp_u0__F0_REG EQU CYREG_B0_UDB10_F0
SPIS_BSPIS_es3_SPISlave_sR16_Dp_u0__F1_REG EQU CYREG_B0_UDB10_F1
SPIS_BSPIS_es3_SPISlave_sR16_Dp_u1__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
SPIS_BSPIS_es3_SPISlave_sR16_Dp_u1__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
SPIS_BSPIS_es3_SPISlave_sR16_Dp_u1__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
SPIS_BSPIS_es3_SPISlave_sR16_Dp_u1__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
SPIS_BSPIS_es3_SPISlave_sR16_Dp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
SPIS_BSPIS_es3_SPISlave_sR16_Dp_u1__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
SPIS_BSPIS_es3_SPISlave_sR16_Dp_u1__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
SPIS_BSPIS_es3_SPISlave_sR16_Dp_u1__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
SPIS_BSPIS_es3_SPISlave_sR16_Dp_u1__A0_REG EQU CYREG_B0_UDB11_A0
SPIS_BSPIS_es3_SPISlave_sR16_Dp_u1__A1_REG EQU CYREG_B0_UDB11_A1
SPIS_BSPIS_es3_SPISlave_sR16_Dp_u1__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
SPIS_BSPIS_es3_SPISlave_sR16_Dp_u1__D0_REG EQU CYREG_B0_UDB11_D0
SPIS_BSPIS_es3_SPISlave_sR16_Dp_u1__D1_REG EQU CYREG_B0_UDB11_D1
SPIS_BSPIS_es3_SPISlave_sR16_Dp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
SPIS_BSPIS_es3_SPISlave_sR16_Dp_u1__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
SPIS_BSPIS_es3_SPISlave_sR16_Dp_u1__F0_REG EQU CYREG_B0_UDB11_F0
SPIS_BSPIS_es3_SPISlave_sR16_Dp_u1__F1_REG EQU CYREG_B0_UDB11_F1

; ATTN_SEL0
ATTN_SEL0__0__MASK EQU 0x02
ATTN_SEL0__0__PC EQU CYREG_PRT4_PC1
ATTN_SEL0__0__PORT EQU 4
ATTN_SEL0__0__SHIFT EQU 1
ATTN_SEL0__AG EQU CYREG_PRT4_AG
ATTN_SEL0__AMUX EQU CYREG_PRT4_AMUX
ATTN_SEL0__BIE EQU CYREG_PRT4_BIE
ATTN_SEL0__BIT_MASK EQU CYREG_PRT4_BIT_MASK
ATTN_SEL0__BYP EQU CYREG_PRT4_BYP
ATTN_SEL0__CTL EQU CYREG_PRT4_CTL
ATTN_SEL0__DM0 EQU CYREG_PRT4_DM0
ATTN_SEL0__DM1 EQU CYREG_PRT4_DM1
ATTN_SEL0__DM2 EQU CYREG_PRT4_DM2
ATTN_SEL0__DR EQU CYREG_PRT4_DR
ATTN_SEL0__INP_DIS EQU CYREG_PRT4_INP_DIS
ATTN_SEL0__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
ATTN_SEL0__LCD_EN EQU CYREG_PRT4_LCD_EN
ATTN_SEL0__MASK EQU 0x02
ATTN_SEL0__P4_1__MASK EQU 0x02
ATTN_SEL0__P4_1__PC EQU CYREG_PRT4_PC1
ATTN_SEL0__P4_1__PORT EQU 4
ATTN_SEL0__P4_1__SHIFT EQU 1
ATTN_SEL0__PORT EQU 4
ATTN_SEL0__PRT EQU CYREG_PRT4_PRT
ATTN_SEL0__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
ATTN_SEL0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
ATTN_SEL0__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
ATTN_SEL0__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
ATTN_SEL0__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
ATTN_SEL0__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
ATTN_SEL0__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
ATTN_SEL0__PS EQU CYREG_PRT4_PS
ATTN_SEL0__SHIFT EQU 1
ATTN_SEL0__SLW EQU CYREG_PRT4_SLW

; ATTN_SEL1
ATTN_SEL1__0__MASK EQU 0x01
ATTN_SEL1__0__PC EQU CYREG_PRT4_PC0
ATTN_SEL1__0__PORT EQU 4
ATTN_SEL1__0__SHIFT EQU 0
ATTN_SEL1__AG EQU CYREG_PRT4_AG
ATTN_SEL1__AMUX EQU CYREG_PRT4_AMUX
ATTN_SEL1__BIE EQU CYREG_PRT4_BIE
ATTN_SEL1__BIT_MASK EQU CYREG_PRT4_BIT_MASK
ATTN_SEL1__BYP EQU CYREG_PRT4_BYP
ATTN_SEL1__CTL EQU CYREG_PRT4_CTL
ATTN_SEL1__DM0 EQU CYREG_PRT4_DM0
ATTN_SEL1__DM1 EQU CYREG_PRT4_DM1
ATTN_SEL1__DM2 EQU CYREG_PRT4_DM2
ATTN_SEL1__DR EQU CYREG_PRT4_DR
ATTN_SEL1__INP_DIS EQU CYREG_PRT4_INP_DIS
ATTN_SEL1__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
ATTN_SEL1__LCD_EN EQU CYREG_PRT4_LCD_EN
ATTN_SEL1__MASK EQU 0x01
ATTN_SEL1__P4_0__MASK EQU 0x01
ATTN_SEL1__P4_0__PC EQU CYREG_PRT4_PC0
ATTN_SEL1__P4_0__PORT EQU 4
ATTN_SEL1__P4_0__SHIFT EQU 0
ATTN_SEL1__PORT EQU 4
ATTN_SEL1__PRT EQU CYREG_PRT4_PRT
ATTN_SEL1__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
ATTN_SEL1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
ATTN_SEL1__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
ATTN_SEL1__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
ATTN_SEL1__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
ATTN_SEL1__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
ATTN_SEL1__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
ATTN_SEL1__PS EQU CYREG_PRT4_PS
ATTN_SEL1__SHIFT EQU 0
ATTN_SEL1__SLW EQU CYREG_PRT4_SLW

; ATTN_SEL2
ATTN_SEL2__0__MASK EQU 0x08
ATTN_SEL2__0__PC EQU CYREG_PRT12_PC3
ATTN_SEL2__0__PORT EQU 12
ATTN_SEL2__0__SHIFT EQU 3
ATTN_SEL2__AG EQU CYREG_PRT12_AG
ATTN_SEL2__BIE EQU CYREG_PRT12_BIE
ATTN_SEL2__BIT_MASK EQU CYREG_PRT12_BIT_MASK
ATTN_SEL2__BYP EQU CYREG_PRT12_BYP
ATTN_SEL2__DM0 EQU CYREG_PRT12_DM0
ATTN_SEL2__DM1 EQU CYREG_PRT12_DM1
ATTN_SEL2__DM2 EQU CYREG_PRT12_DM2
ATTN_SEL2__DR EQU CYREG_PRT12_DR
ATTN_SEL2__INP_DIS EQU CYREG_PRT12_INP_DIS
ATTN_SEL2__MASK EQU 0x08
ATTN_SEL2__P12_3__MASK EQU 0x08
ATTN_SEL2__P12_3__PC EQU CYREG_PRT12_PC3
ATTN_SEL2__P12_3__PORT EQU 12
ATTN_SEL2__P12_3__SHIFT EQU 3
ATTN_SEL2__PORT EQU 12
ATTN_SEL2__PRT EQU CYREG_PRT12_PRT
ATTN_SEL2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
ATTN_SEL2__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
ATTN_SEL2__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
ATTN_SEL2__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
ATTN_SEL2__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
ATTN_SEL2__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
ATTN_SEL2__PS EQU CYREG_PRT12_PS
ATTN_SEL2__SHIFT EQU 3
ATTN_SEL2__SIO_CFG EQU CYREG_PRT12_SIO_CFG
ATTN_SEL2__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
ATTN_SEL2__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
ATTN_SEL2__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
ATTN_SEL2__SLW EQU CYREG_PRT12_SLW

; ATTN_SEL3
ATTN_SEL3__0__MASK EQU 0x04
ATTN_SEL3__0__PC EQU CYREG_PRT12_PC2
ATTN_SEL3__0__PORT EQU 12
ATTN_SEL3__0__SHIFT EQU 2
ATTN_SEL3__AG EQU CYREG_PRT12_AG
ATTN_SEL3__BIE EQU CYREG_PRT12_BIE
ATTN_SEL3__BIT_MASK EQU CYREG_PRT12_BIT_MASK
ATTN_SEL3__BYP EQU CYREG_PRT12_BYP
ATTN_SEL3__DM0 EQU CYREG_PRT12_DM0
ATTN_SEL3__DM1 EQU CYREG_PRT12_DM1
ATTN_SEL3__DM2 EQU CYREG_PRT12_DM2
ATTN_SEL3__DR EQU CYREG_PRT12_DR
ATTN_SEL3__INP_DIS EQU CYREG_PRT12_INP_DIS
ATTN_SEL3__MASK EQU 0x04
ATTN_SEL3__P12_2__MASK EQU 0x04
ATTN_SEL3__P12_2__PC EQU CYREG_PRT12_PC2
ATTN_SEL3__P12_2__PORT EQU 12
ATTN_SEL3__P12_2__SHIFT EQU 2
ATTN_SEL3__PORT EQU 12
ATTN_SEL3__PRT EQU CYREG_PRT12_PRT
ATTN_SEL3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
ATTN_SEL3__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
ATTN_SEL3__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
ATTN_SEL3__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
ATTN_SEL3__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
ATTN_SEL3__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
ATTN_SEL3__PS EQU CYREG_PRT12_PS
ATTN_SEL3__SHIFT EQU 2
ATTN_SEL3__SIO_CFG EQU CYREG_PRT12_SIO_CFG
ATTN_SEL3__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
ATTN_SEL3__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
ATTN_SEL3__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
ATTN_SEL3__SLW EQU CYREG_PRT12_SLW

; Miscellaneous
; -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_DIE_LEOPARD
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_DIE_PANTHER EQU 3
CYDEV_CHIP_DIE_PSOC4A EQU 2
CYDEV_CHIP_DIE_PSOC5LP EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC3
CYDEV_CHIP_JTAG_ID EQU 0x1E08A069
CYDEV_CHIP_MEMBER_4A EQU 2
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 4
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_3A
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_3A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REV_LEOPARD_PRODUCTION
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CONFIGURATION_CLEAR_SRAM EQU 1
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DEBUG_ENABLE_MASK EQU 0x01
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000003
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA LIT '5.0'
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD LIT '5.0'
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0 LIT '5.0'
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1 LIT '5.0'
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2 LIT '5.0'
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3 LIT '5.0'
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0 EQU 5
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1 EQU 5
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2 EQU 5
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3 EQU 5
CYDEV_VIO3_MV EQU 5000
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERKEIL_INC */
