============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Jan 27 2025  03:01:36 pm
  Module:                 alu
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (26 ps) Setup Check with Pin out/q_reg[13]/CK->D
          Group: clock
     Startpoint: (R) state_reg[2]/CK
          Clock: (R) clock
       Endpoint: (F) out/q_reg[13]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     500            0     
                                              
             Setup:-       7                  
       Uncertainty:-     100                  
     Required Time:=     393                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=      26                  

#---------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  state_reg[2]/CK                      -       -     R     (arrival)       56    -     0     0       0    (-,-) 
  state_reg[2]/Q                       -       CK->Q R     DFFRX2LVT        6 10.6    31    52      52    (-,-) 
  g820/Y                               -       A->Y  F     CLKINVX4LVT      1  5.8    12    10      62    (-,-) 
  g819__5107/Y                         -       B->Y  R     NAND2X8LVT       3  8.8    12     9      71    (-,-) 
  g818__2398/Y                         -       B->Y  F     NOR2X8LVT       12 20.2    20    12      83    (-,-) 
  sub_103_37_Y_add_102_37_g611/Y       -       A->Y  R     CLKINVX4LVT     10 15.1    23    16      99    (-,-) 
  sub_103_37_Y_add_102_37_g613__9315/Y -       A->Y  F     MXI2X1LVT        2  3.7    39    27     125    (-,-) 
  sub_103_37_Y_add_102_37_g561__8246/Y -       B->Y  R     NAND2X2LVT       3  5.0    20    15     140    (-,-) 
  sub_103_37_Y_add_102_37_g532__8246/Y -       A0->Y F     OAI21X1LVT       3  4.5    43    29     169    (-,-) 
  sub_103_37_Y_add_102_37_g521__5107/Y -       B1->Y R     AOI221X1LVT      1  1.9    43    33     202    (-,-) 
  sub_103_37_Y_add_102_37_g500__7098/Y -       B0->Y R     OA21X1LVT        8 12.0    60    53     255    (-,-) 
  sub_103_37_Y_add_102_37_g493__6783/Y -       A1->Y F     OAI221X1LVT      1  2.2    45    34     289    (-,-) 
  sub_103_37_Y_add_102_37_g483__1666/Y -       B->Y  F     XNOR2X1LVT       1  2.1    12    27     316    (-,-) 
  g1066__9315/Y                        -       A0->Y R     AOI22X1LVT       1  2.2    42    24     339    (-,-) 
  g1028__1705/Y                        -       B->Y  F     NAND3X1LVT       1  2.0    33    27     366    (-,-) 
  out/q_reg[13]/D                      <<<     -     F     DFFRHQX1LVT      1    -     -     0     366    (-,-) 
#---------------------------------------------------------------------------------------------------------------

