

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-7c62de1d26a7fea160a1181332b97276bc435f13_modified_409] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                          2.4MB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                      lru # Memory eviction policy: lru or random.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwith                   16.0GB/s # PCI-e bandwith per direction, in GB/s.
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Enable gpgpu-sim hardware prefetcher
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
b91d661afbee258edc2ab53656c606a3  /home/gpuser/Documents/gpgpu-sim_UVM_gddr0.8/benchmarks/Managed/hotspot/hotspot
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/gpuser/Documents/gpgpu-sim_UVM_gddr0.8/benchmarks/Managed/hotspot/hotspot
Running md5sum using "md5sum /home/gpuser/Documents/gpgpu-sim_UVM_gddr0.8/benchmarks/Managed/hotspot/hotspot "
Parsing file _cuobjdump_complete_output_P2SE2V
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z14calculate_tempiPfS_S_iiiiffffff : hostFun 0x0x401ae2, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_16165_39_non_const_temp_on_cuda" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_16166_39_non_const_power_on_cuda" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_16167_39_non_const_temp_t" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14calculate_tempiPfS_S_iiiiffffff'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding dominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding postdominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: reconvergence points for _Z14calculate_tempiPfS_S_iiiiffffff...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x118 (_1.ptx:82) @!%p7 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8 (_1.ptx:106) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x120 (_1.ptx:83) bra.uni BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x128 (_1.ptx:86) mad.lo.s32 %r27, %r1, %r10, %r2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1c8 (_1.ptx:108) @%p8 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (_1.ptx:247) and.b16 %rs7, %rs8, 255;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x338 (_1.ptx:157) @!%p15 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (_1.ptx:226) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x340 (_1.ptx:158) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x348 (_1.ptx:161) setp.gt.s32%p16, %r23, %r6;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3d0 (_1.ptx:178) @%p28 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (_1.ptx:226) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x548 (_1.ptx:228) @%p31 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (_1.ptx:247) and.b16 %rs7, %rs8, 255;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x558 (_1.ptx:231) @%p32 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (_1.ptx:241) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x5a8 (_1.ptx:244) @%p33 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (_1.ptx:247) and.b16 %rs7, %rs8, 255;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x5c0 (_1.ptx:249) @%p34 bra BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x620 (_1.ptx:264) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14calculate_tempiPfS_S_iiiiffffff
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14calculate_tempiPfS_S_iiiiffffff'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_TNG2tx"
Running: cat _ptx_TNG2tx | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_1K3sV8
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_1K3sV8 --output-file  /dev/null 2> _ptx_TNG2txinfo"
GPGPU-Sim PTX: Kernel '_Z14calculate_tempiPfS_S_iiiiffffff' : regs=34, lmem=0, smem=3072, cmem=120
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_TNG2tx _ptx2_1K3sV8 _ptx_TNG2txinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
WG size of kernel = 16 X 16
pyramidHeight: 2
gridSize: [512, 512]
border:[2, 2]
blockGrid:[43, 43]
targetBlock:[12, 12]
Start computing the transient temperature

GPGPU-Sim PTX: cudaLaunch for 0x0x401ae2 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_S_iiiiffffff' to stream 0, gridDim= (43,43,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: CTA/core = 7, limited by: regs
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
Destroy streams for kernel 1: size 0
kernel_name = _Z14calculate_tempiPfS_S_iiiiffffff 
kernel_launch_uid = 1 
gpu_sim_cycle = 970384
gpu_sim_insn = 103760320
gpu_ipc =     106.9271
gpu_tot_sim_cycle = 1192534
gpu_tot_sim_insn = 103760320
gpu_tot_ipc =      87.0083
gpu_tot_issued_cta = 1849
max_total_param_size = 0
gpu_stall_dramfull = 65542
gpu_stall_icnt2sh    = 204277
partiton_reqs_in_parallel = 21282906
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      21.9325
partiton_level_parallism_total  =      17.8468
partiton_reqs_in_parallel_util = 21282906
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 968907
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      21.9659
partiton_level_parallism_util_total  =      21.9659
partiton_replys_in_parallel = 113236
partiton_replys_in_parallel_total    = 0
L2_BW  =      11.0605 GB/Sec
L2_BW_total  =       9.0001 GB/Sec
gpu_total_sim_rate=22081

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1933624
	L1I_total_cache_misses = 8700
	L1I_total_cache_miss_rate = 0.0045
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 192296
	L1C_total_cache_misses = 2195
	L1C_total_cache_miss_rate = 0.0114
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 190101
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 2195
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1924924
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8700
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 192296
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1933624
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 
distro:
2431, 3145, 3145, 3137, 3145, 3139, 3146, 2517, 2502, 3128, 3135, 3128, 3133, 3126, 3133, 2506, 2505, 3137, 3136, 3133, 3138, 2992, 2996, 2434, 2261, 2829, 2828, 2823, 2828, 2821, 2829, 2264, 2254, 2816, 2821, 2819, 2822, 2817, 2822, 2258, 2264, 2827, 2833, 2826, 2832, 2826, 2833, 2268, 2260, 2822, 2823, 2819, 2827, 2821, 2831, 2256, 
gpgpu_n_tot_thrd_icount = 121236608
gpgpu_n_tot_w_icount = 3788644
gpgpu_n_stall_shd_mem = 115905
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 85680
gpgpu_n_mem_write_global = 27136
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 56
gpgpu_n_load_insn  = 924800
gpgpu_n_store_insn = 262144
gpgpu_n_shmem_insn = 6218896
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6153472
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 73481
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 37538
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:174390	W0_Idle:11494516	W0_Scoreboard:39300181	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:4200	W10:0	W11:0	W12:0	W13:4200	W14:172200	W15:0	W16:14080	W17:0	W18:12800	W19:0	W20:6460	W21:0	W22:0	W23:0	W24:872408	W25:0	W26:12800	W27:0	W28:812308	W29:0	W30:0	W31:0	W32:1877188
traffic_breakdown_coretomem[CONST_ACC_R] = 448 {8:56,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 685440 {8:85680,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1970176 {40:10752,72:10752,136:5632,}
traffic_breakdown_coretomem[INST_ACC_R] = 2912 {8:364,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4032 {72:56,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7126400 {40:27200,72:29920,136:28560,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 217088 {8:27136,}
traffic_breakdown_memtocore[INST_ACC_R] = 49504 {136:364,}
maxmrqlatency = 548 
maxdqlatency = 0 
maxmflatency = 77468 
averagemflatency = 26104 
max_icnt2mem_latency = 77212 
max_icnt2sh_latency = 1192533 
mrq_lat_table:17972 	1918 	1267 	4402 	6901 	7539 	3290 	2641 	3794 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	29333 	12677 	188 	2 	946 	2341 	3121 	24181 	25947 	14136 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	20347 	1406 	209 	102 	20071 	426 	1 	0 	40 	908 	2724 	2930 	27536 	22816 	13720 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	22694 	40528 	21658 	855 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	13356 	9540 	4240 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	45 	19 	0 	1 	4 	4 	19 	37 	141 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        68        70        68        70        68        70        68        70        68        70        68        70        68        70        56        55 
dram[1]:        68        70        68        70        68        70        68        70        68        70        68        70        68        70        56        58 
dram[2]:        68        70        68        70        68        70        68        70        68        70        68        70        68        70        54        57 
dram[3]:        68        70        68        70        68        70        68        70        68        70        68        70        68        70        56        56 
dram[4]:        68        70        68        69        68        70        68        70        68        70        68        70        68        70        55        58 
dram[5]:        68        70        68        70        68        70        68        70        68        70        68        70        68        70        55        56 
dram[6]:        68        70        68        70        68        70        68        70        68        70        68        70        68        70        56        57 
dram[7]:        68        70        68        70        68        70        68        70        68        70        68        70        68        70        54        58 
dram[8]:        68        70        68        70        68        70        68        70        68        70        68        70        68        70        56        55 
dram[9]:        68        70        68        70        68        70        68        70        68        70        68        70        68        70        56        58 
dram[10]:        68        70        68        70        68        70        68        70        68        70        68        70        68        70        58        62 
maximum service time to same row:
dram[0]:    255898    255885    196081    196049    211628    211606    185613    185615    214200    214214    295028    295031    183029    183443    213476    213540 
dram[1]:    255888    255889    196066    196079    211612    211627    185659    185623    214224    214216    295049    295033    183019    183463    213463    213516 
dram[2]:    255912    255897    196073    196075    211626    211630    185575    185568    214227    214237    295032    295004    183038    183495    213473    213466 
dram[3]:    255895    255895    196078    196231    211631    211703    185639    185580    214227    214230    294997    294996    183071    183496    213451    213548 
dram[4]:    255900    255954    196338    196427    211707    211707    185582    185624    214270    214316    294991    294989    183072    183545    213466    213497 
dram[5]:    255954    255946    211538    211559    211714    211679    185569    185568    214247    214279    294987    294983    183121    183479    213453    213468 
dram[6]:    255945    255918    211563    211570    211695    211703    185640    185582    214268    214270    294997    294992    183054    183504    213453    213547 
dram[7]:    255919    255909    211571    211571    211710    211708    185582    185621    214208    214261    294993    294984    183078    183035    213510    213514 
dram[8]:    255910    255890    196117    196047    211636    211607    185616    185616    214202    214211    294986    294989    182929    183442    213474    213539 
dram[9]:    255891    255891    196068    196084    211620    211631    185659    185623    214225    214227    295040    295031    183018    183465    213500    213623 
dram[10]:    255911    255896    196075    196076    211632    211636    185624    185644    214207    214241    295034    295025    183038    183452    213512    213561 
average row accesses per activate:
dram[0]: 12.863636 15.944445 22.615385 22.846153 24.500000 24.833334 19.333334 19.733334 28.900000 29.299999 21.909090 22.000000 22.833334 23.083334 23.333334 23.416666 
dram[1]: 14.250000 16.000000 22.384615 23.000000 24.333334 25.083334 19.600000 19.600000 28.700001 29.299999 21.909090 22.454546 22.916666 23.000000 19.785715 23.250000 
dram[2]: 14.300000 16.000000 22.307692 22.769230 24.666666 24.750000 19.266666 19.533333 28.900000 29.400000 22.000000 22.363636 22.833334 23.083334 23.000000 23.333334 
dram[3]: 12.818182 14.300000 22.538462 22.692308 24.583334 24.583334 19.266666 19.666666 28.900000 29.400000 24.400000 24.700001 22.750000 23.083334 23.250000 23.333334 
dram[4]: 14.150000 13.090909 22.461538 22.846153 24.416666 25.083334 19.533333 19.733334 28.700001 29.200001 24.100000 24.900000 22.916666 23.000000 21.461538 21.461538 
dram[5]: 14.150000 16.000000 22.384615 22.769230 24.666666 24.916666 19.200001 19.733334 28.799999 29.100000 24.200001 24.700001 22.666666 23.000000 21.384615 21.692308 
dram[6]: 12.772727 14.400000 22.384615 22.923077 24.583334 24.833334 19.333334 19.733334 28.799999 29.299999 24.400000 24.799999 23.000000 23.166666 21.538462 21.615385 
dram[7]: 13.045455 14.400000 22.384615 22.769230 24.416666 24.916666 19.333334 19.533333 28.799999 29.299999 24.500000 22.727272 22.916666 23.333334 21.538462 21.461538 
dram[8]: 12.772727 16.055555 22.615385 22.846153 24.416666 24.750000 19.400000 19.799999 28.799999 29.299999 22.181818 22.363636 22.916666 23.250000 21.538462 21.692308 
dram[9]: 14.100000 15.888889 22.461538 23.230770 24.416666 25.000000 19.600000 19.866667 28.700001 29.200001 22.181818 22.727272 19.714285 23.333334 21.384615 21.461538 
dram[10]: 15.944445 14.400000 22.384615 22.692308 24.583334 25.000000 19.333334 19.600000 28.700001 29.299999 22.181818 22.636364 23.000000 23.416666 21.461538 23.333334 
average row locality = 49735/2316 = 21.474525
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       145       144       144       144       144       144       144       144       133       133       128       128       136       136       144       144 
dram[1]:       144       144       144       144       144       144       144       144       133       133       128       128       136       136       144       144 
dram[2]:       144       144       144       144       144       144       144       144       133       133       128       128       136       136       144       144 
dram[3]:       144       144       144       144       144       144       144       144       133       133       128       128       137       137       144       144 
dram[4]:       144       144       144       144       144       144       144       144       132       132       128       128       137       137       145       145 
dram[5]:       144       144       144       144       144       144       144       144       132       132       128       128       137       137       145       145 
dram[6]:       144       144       144       144       144       144       144       144       132       132       128       128       137       137       145       145 
dram[7]:       144       144       144       144       144       144       144       144       132       132       128       128       137       137       145       145 
dram[8]:       144       144       144       144       144       144       144       144       132       132       128       128       137       137       145       145 
dram[9]:       144       144       144       144       144       144       144       144       132       132       128       128       137       137       145       145 
dram[10]:       144       144       144       144       144       144       144       144       132       132       128       128       137       137       145       144 
total reads: 24590
bank skew: 145/128 = 1.13
chip skew: 2236/2234 = 1.00
number of total write accesses:
dram[0]:       138       143       150       153       150       154       146       152       156       160       113       114       138       141       136       137 
dram[1]:       141       144       147       155       148       157       150       150       154       160       113       119       139       140       133       135 
dram[2]:       142       144       146       152       152       153       145       149       156       161       114       118       138       141       132       136 
dram[3]:       138       142       149       151       151       151       145       151       156       161       116       119       136       140       135       136 
dram[4]:       139       144       148       153       149       157       149       152       155       160       113       121       138       139       134       134 
dram[5]:       139       144       147       152       152       155       144       152       156       159       114       119       135       139       133       137 
dram[6]:       137       144       147       154       151       154       146       152       156       161       116       120       139       141       135       136 
dram[7]:       143       144       147       152       149       155       146       149       156       161       117       122       138       143       135       134 
dram[8]:       137       145       150       153       149       153       147       153       156       161       116       118       138       142       135       137 
dram[9]:       138       142       148       158       149       156       150       154       155       160       116       122       139       143       133       134 
dram[10]:       143       144       147       151       151       156       146       150       155       161       116       121       139       144       134       136 
total reads: 25145
bank skew: 161/113 = 1.42
chip skew: 2297/2277 = 1.01
average mf latency per bank:
dram[0]:      42059     42113     57181     57143     78559     78702     82332     82126     66207     67273     56965     57934     47108     47840     40182     41288
dram[1]:      40911     40792     55876     56117     79409     79569     80808     82124     66891     66377     57623     57310     47372     47427     40853     41303
dram[2]:      41495     42349     56931     57707     78902     79720     81612     81970     66443     66724     56436     56321     47173     47530     39925     40316
dram[3]:      42285     41853     56842     57513     78205     80627     82238     82004     66996     67029     56316     56643     47306     47539     40231     41041
dram[4]:      41070     40974     55540     56425     81012     81438     81547     82261     66150     66076     57403     56729     47008     47097     40132     40944
dram[5]:      41568     41624     56689     57003     80808     80935     82095     81421     65539     66339     56697     56593     46889     47347     39217     39959
dram[6]:      41928     41075     56172     56392     81278     83025     81974     81454     65318     65046     56715     57024     47254     47618     39490     40131
dram[7]:      40836     41518     55966     57037     82699     82512     82592     83859     64684     65238     56589     55973     47159     47045     39440     40387
dram[8]:      42442     42002     56777     57084     81112     81029     82911     82946     65282     65951     55618     56285     46825     47250     39331     40452
dram[9]:      42371     41944     57485     57481     80629     81219     82488     82638     64991     64678     56138     55976     47612     47207     39943     40487
dram[10]:      40491     41246     57854     59083     81138     81120     83464     83890     64383     64598     55965     55317     46650     46516     39668     40372
maximum mf latency per bank:
dram[0]:      77423     77410     77413     77430     77423     77302     77426     77284     77448     77308     77296     77418     77458     77364     77461     77468
dram[1]:      77402     77405     77420     77435     77451     77439     77327     77333     77357     77436     77417     77343     77429     77435     77458     77450
dram[2]:      77430     77443     77274     77337     77435     77442     76936     76743     77429     77430     77326     77151     77438     77363     77361     77435
dram[3]:      77438     77445     77192     76985     77427     77429     77306     77342     77437     77361     77434     77357     77456     77354     77438     77444
dram[4]:      77430     77403     77427     77426     77407     77436     77426     77434     77371     77440     77430     77299     77423     77445     77424     77176
dram[5]:      77434     77375     77350     77430     77444     77444     77360     77415     77428     77363     77290     77366     77429     77356     77389     77436
dram[6]:      77427     77449     77397     77346     77355     77435     77447     77446     77423     77365     77434     77425     77220     77216     77417     77421
dram[7]:      77427     77356     77449     77445     77357     77417     77433     77429     77381     77249     77428     77420     77043     76784     77416     77412
dram[8]:      77151     77344     77423     77436     77411     77357     77428     77424     77170     77062     77292     77414     76614     76622     77424     77459
dram[9]:      77345     77073     77425     77427     77452     77387     77446     77449     77281     77426     77432     77429     76636     76630     77446     77453
dram[10]:      77365     77439     77452     77450     77436     77437     77409     77428     77420     77432     77417     77427     76634     76625     77409     77439
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1801860 n_nop=1787884 n_act=211 n_pre=195 n_req=4516 n_rd=8940 n_write=4630 bw_util=0.01506
n_activity=42795 dram_eff=0.6342
bk0: 580a 1797426i bk1: 576a 1796939i bk2: 576a 1797085i bk3: 576a 1796595i bk4: 576a 1797172i bk5: 576a 1796503i bk6: 576a 1797453i bk7: 576a 1796849i bk8: 532a 1797336i bk9: 532a 1796876i bk10: 512a 1798048i bk11: 512a 1797487i bk12: 544a 1797542i bk13: 544a 1797035i bk14: 576a 1797640i bk15: 576a 1797366i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.24509
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1801860 n_nop=1787896 n_act=210 n_pre=194 n_req=4519 n_rd=8936 n_write=4624 bw_util=0.01505
n_activity=42768 dram_eff=0.6341
bk0: 576a 1797419i bk1: 576a 1796998i bk2: 576a 1797178i bk3: 576a 1796593i bk4: 576a 1797614i bk5: 576a 1796480i bk6: 576a 1797509i bk7: 576a 1796935i bk8: 532a 1797614i bk9: 532a 1796780i bk10: 512a 1798084i bk11: 512a 1797450i bk12: 544a 1797360i bk13: 544a 1796933i bk14: 576a 1797582i bk15: 576a 1797038i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.247935
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1801860 n_nop=1787904 n_act=208 n_pre=192 n_req=4513 n_rd=8936 n_write=4620 bw_util=0.01505
n_activity=42843 dram_eff=0.6328
bk0: 576a 1797572i bk1: 576a 1797176i bk2: 576a 1797195i bk3: 576a 1796511i bk4: 576a 1797245i bk5: 576a 1796606i bk6: 576a 1797723i bk7: 576a 1796949i bk8: 532a 1797440i bk9: 532a 1796751i bk10: 512a 1797929i bk11: 512a 1797464i bk12: 544a 1797563i bk13: 544a 1797003i bk14: 576a 1797940i bk15: 576a 1797103i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.245033
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1801860 n_nop=1787895 n_act=210 n_pre=194 n_req=4513 n_rd=8944 n_write=4617 bw_util=0.01505
n_activity=42924 dram_eff=0.6319
bk0: 576a 1797503i bk1: 576a 1797035i bk2: 576a 1797353i bk3: 576a 1796718i bk4: 576a 1797224i bk5: 576a 1796579i bk6: 576a 1797613i bk7: 576a 1796942i bk8: 532a 1797517i bk9: 532a 1796850i bk10: 512a 1798128i bk11: 512a 1797429i bk12: 548a 1797596i bk13: 548a 1797161i bk14: 576a 1797797i bk15: 576a 1797252i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.243396
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1801860 n_nop=1787885 n_act=212 n_pre=196 n_req=4521 n_rd=8944 n_write=4623 bw_util=0.01506
n_activity=43365 dram_eff=0.6257
bk0: 576a 1797618i bk1: 576a 1797118i bk2: 576a 1797343i bk3: 576a 1796782i bk4: 576a 1797559i bk5: 576a 1796616i bk6: 576a 1797597i bk7: 576a 1796932i bk8: 528a 1797520i bk9: 528a 1796880i bk10: 512a 1798031i bk11: 512a 1797537i bk12: 548a 1797604i bk13: 548a 1797334i bk14: 580a 1797846i bk15: 580a 1797304i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.244853
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1801860 n_nop=1787898 n_act=208 n_pre=192 n_req=4513 n_rd=8944 n_write=4618 bw_util=0.01505
n_activity=43066 dram_eff=0.6298
bk0: 576a 1797544i bk1: 576a 1797256i bk2: 576a 1797269i bk3: 576a 1796760i bk4: 576a 1797458i bk5: 576a 1796544i bk6: 576a 1797614i bk7: 576a 1796830i bk8: 528a 1797545i bk9: 528a 1796815i bk10: 512a 1798111i bk11: 512a 1797456i bk12: 548a 1797700i bk13: 548a 1797246i bk14: 580a 1797723i bk15: 580a 1797229i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.240841
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1801860 n_nop=1787876 n_act=212 n_pre=196 n_req=4525 n_rd=8944 n_write=4632 bw_util=0.01507
n_activity=43179 dram_eff=0.6288
bk0: 576a 1797662i bk1: 576a 1797115i bk2: 576a 1797183i bk3: 576a 1796706i bk4: 576a 1797506i bk5: 576a 1796709i bk6: 576a 1797567i bk7: 576a 1796881i bk8: 528a 1797594i bk9: 528a 1797043i bk10: 512a 1798102i bk11: 512a 1797690i bk12: 548a 1797673i bk13: 548a 1797165i bk14: 580a 1797541i bk15: 580a 1797071i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.242211
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1801860 n_nop=1787864 n_act=213 n_pre=197 n_req=4527 n_rd=8944 n_write=4642 bw_util=0.01508
n_activity=43171 dram_eff=0.6294
bk0: 576a 1797432i bk1: 576a 1797077i bk2: 576a 1797390i bk3: 576a 1796894i bk4: 576a 1797595i bk5: 576a 1796765i bk6: 576a 1797701i bk7: 576a 1797005i bk8: 528a 1797631i bk9: 528a 1796820i bk10: 512a 1797928i bk11: 512a 1797464i bk12: 548a 1797776i bk13: 548a 1797105i bk14: 580a 1797573i bk15: 580a 1797159i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.246667
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1801860 n_nop=1787860 n_act=212 n_pre=196 n_req=4526 n_rd=8944 n_write=4648 bw_util=0.01509
n_activity=43255 dram_eff=0.6285
bk0: 576a 1797579i bk1: 576a 1797125i bk2: 576a 1797056i bk3: 576a 1796461i bk4: 576a 1797399i bk5: 576a 1796596i bk6: 576a 1797451i bk7: 576a 1796846i bk8: 528a 1797291i bk9: 528a 1796781i bk10: 512a 1797929i bk11: 512a 1797280i bk12: 548a 1797457i bk13: 548a 1797038i bk14: 580a 1797826i bk15: 580a 1797233i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.242821
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1801860 n_nop=1787852 n_act=212 n_pre=196 n_req=4533 n_rd=8944 n_write=4656 bw_util=0.0151
n_activity=43137 dram_eff=0.6305
bk0: 576a 1797536i bk1: 576a 1797085i bk2: 576a 1797174i bk3: 576a 1796595i bk4: 576a 1797396i bk5: 576a 1796580i bk6: 576a 1797467i bk7: 576a 1796856i bk8: 528a 1797557i bk9: 528a 1797002i bk10: 512a 1798177i bk11: 512a 1797451i bk12: 548a 1797510i bk13: 548a 1797101i bk14: 580a 1797538i bk15: 580a 1797233i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.247061
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1801860 n_nop=1787871 n_act=209 n_pre=193 n_req=4529 n_rd=8940 n_write=4647 bw_util=0.01508
n_activity=43008 dram_eff=0.6318
bk0: 576a 1797586i bk1: 576a 1797088i bk2: 576a 1797100i bk3: 576a 1796531i bk4: 576a 1797311i bk5: 576a 1796676i bk6: 576a 1797730i bk7: 576a 1796955i bk8: 528a 1797513i bk9: 528a 1796736i bk10: 512a 1798015i bk11: 512a 1797463i bk12: 548a 1797525i bk13: 548a 1797148i bk14: 580a 1797764i bk15: 576a 1797302i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.246788

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5103, Miss = 1118, Miss_rate = 0.219, Pending_hits = 2775, Reservation_fails = 0
L2_cache_bank[1]: Access = 5214, Miss = 1117, Miss_rate = 0.214, Pending_hits = 2948, Reservation_fails = 1
L2_cache_bank[2]: Access = 5042, Miss = 1117, Miss_rate = 0.222, Pending_hits = 2753, Reservation_fails = 0
L2_cache_bank[3]: Access = 5213, Miss = 1117, Miss_rate = 0.214, Pending_hits = 2870, Reservation_fails = 0
L2_cache_bank[4]: Access = 5038, Miss = 1117, Miss_rate = 0.222, Pending_hits = 2769, Reservation_fails = 0
L2_cache_bank[5]: Access = 5211, Miss = 1117, Miss_rate = 0.214, Pending_hits = 2881, Reservation_fails = 0
L2_cache_bank[6]: Access = 5049, Miss = 1118, Miss_rate = 0.221, Pending_hits = 2759, Reservation_fails = 0
L2_cache_bank[7]: Access = 5215, Miss = 1118, Miss_rate = 0.214, Pending_hits = 2911, Reservation_fails = 2
L2_cache_bank[8]: Access = 5068, Miss = 1118, Miss_rate = 0.221, Pending_hits = 2805, Reservation_fails = 0
L2_cache_bank[9]: Access = 5241, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2900, Reservation_fails = 0
L2_cache_bank[10]: Access = 5071, Miss = 1118, Miss_rate = 0.220, Pending_hits = 2780, Reservation_fails = 0
L2_cache_bank[11]: Access = 5242, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2915, Reservation_fails = 0
L2_cache_bank[12]: Access = 5074, Miss = 1118, Miss_rate = 0.220, Pending_hits = 2795, Reservation_fails = 0
L2_cache_bank[13]: Access = 5240, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2955, Reservation_fails = 1
L2_cache_bank[14]: Access = 5066, Miss = 1118, Miss_rate = 0.221, Pending_hits = 2802, Reservation_fails = 0
L2_cache_bank[15]: Access = 5240, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2915, Reservation_fails = 0
L2_cache_bank[16]: Access = 5076, Miss = 1118, Miss_rate = 0.220, Pending_hits = 2782, Reservation_fails = 0
L2_cache_bank[17]: Access = 5245, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2927, Reservation_fails = 1
L2_cache_bank[18]: Access = 5072, Miss = 1118, Miss_rate = 0.220, Pending_hits = 2793, Reservation_fails = 0
L2_cache_bank[19]: Access = 5240, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2928, Reservation_fails = 1
L2_cache_bank[20]: Access = 5065, Miss = 1118, Miss_rate = 0.221, Pending_hits = 2772, Reservation_fails = 0
L2_cache_bank[21]: Access = 5211, Miss = 1117, Miss_rate = 0.214, Pending_hits = 2891, Reservation_fails = 0
L2_total_cache_accesses = 113236
L2_total_cache_misses = 24590
L2_total_cache_miss_rate = 0.2172
L2_total_cache_pending_hits = 62626
L2_total_cache_reservation_fails = 6
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 23992
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 45304
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1991
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 16953
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 9
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 342
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 85680
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 56
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 27136
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 364
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=316084
icnt_total_pkts_simt_to_mem=168020
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 20.9592
	minimum = 6
	maximum = 814
Network latency average = 14.8509
	minimum = 6
	maximum = 797
Slowest packet = 79972
Flit latency average = 13.5933
	minimum = 6
	maximum = 796
Slowest flit = 174252
Fragmentation average = 0.0238926
	minimum = 0
	maximum = 734
Injected packet rate average = 0.00233384
	minimum = 0.00190801 (at node 2)
	maximum = 0.00270254 (at node 45)
Accepted packet rate average = 0.00233384
	minimum = 0.00190801 (at node 2)
	maximum = 0.00270254 (at node 45)
Injected flit rate average = 0.00498879
	minimum = 0.00291998 (at node 2)
	maximum = 0.00754547 (at node 45)
Accepted flit rate average= 0.00498879
	minimum = 0.00389022 (at node 32)
	maximum = 0.00610017 (at node 23)
Injected packet length average = 2.13759
Accepted packet length average = 2.13759
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.9592 (1 samples)
	minimum = 6 (1 samples)
	maximum = 814 (1 samples)
Network latency average = 14.8509 (1 samples)
	minimum = 6 (1 samples)
	maximum = 797 (1 samples)
Flit latency average = 13.5933 (1 samples)
	minimum = 6 (1 samples)
	maximum = 796 (1 samples)
Fragmentation average = 0.0238926 (1 samples)
	minimum = 0 (1 samples)
	maximum = 734 (1 samples)
Injected packet rate average = 0.00233384 (1 samples)
	minimum = 0.00190801 (1 samples)
	maximum = 0.00270254 (1 samples)
Accepted packet rate average = 0.00233384 (1 samples)
	minimum = 0.00190801 (1 samples)
	maximum = 0.00270254 (1 samples)
Injected flit rate average = 0.00498879 (1 samples)
	minimum = 0.00291998 (1 samples)
	maximum = 0.00754547 (1 samples)
Accepted flit rate average = 0.00498879 (1 samples)
	minimum = 0.00389022 (1 samples)
	maximum = 0.00610017 (1 samples)
Injected packet size average = 2.13759 (1 samples)
Accepted packet size average = 2.13759 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 18 min, 19 sec (4699 sec)
gpgpu_simulation_rate = 22081 (inst/sec)
gpgpu_simulation_rate = 253 (cycle/sec)
Ending simulation
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 3992 Tlb_hit: 966 Tlb_miss: 3026 Tlb_hit_rate: 0.241984
Shader1: Tlb_access: 4028 Tlb_hit: 718 Tlb_miss: 3310 Tlb_hit_rate: 0.178252
Shader2: Tlb_access: 3688 Tlb_hit: 690 Tlb_miss: 2998 Tlb_hit_rate: 0.187093
Shader3: Tlb_access: 4140 Tlb_hit: 1170 Tlb_miss: 2970 Tlb_hit_rate: 0.282609
Shader4: Tlb_access: 4228 Tlb_hit: 814 Tlb_miss: 3414 Tlb_hit_rate: 0.192526
Shader5: Tlb_access: 4056 Tlb_hit: 966 Tlb_miss: 3090 Tlb_hit_rate: 0.238166
Shader6: Tlb_access: 4148 Tlb_hit: 776 Tlb_miss: 3372 Tlb_hit_rate: 0.187078
Shader7: Tlb_access: 3940 Tlb_hit: 780 Tlb_miss: 3160 Tlb_hit_rate: 0.197970
Shader8: Tlb_access: 3996 Tlb_hit: 774 Tlb_miss: 3222 Tlb_hit_rate: 0.193694
Shader9: Tlb_access: 3960 Tlb_hit: 930 Tlb_miss: 3030 Tlb_hit_rate: 0.234848
Shader10: Tlb_access: 4140 Tlb_hit: 794 Tlb_miss: 3346 Tlb_hit_rate: 0.191787
Shader11: Tlb_access: 3936 Tlb_hit: 714 Tlb_miss: 3222 Tlb_hit_rate: 0.181402
Shader12: Tlb_access: 4392 Tlb_hit: 820 Tlb_miss: 3572 Tlb_hit_rate: 0.186703
Shader13: Tlb_access: 3968 Tlb_hit: 782 Tlb_miss: 3186 Tlb_hit_rate: 0.197077
Shader14: Tlb_access: 4176 Tlb_hit: 810 Tlb_miss: 3366 Tlb_hit_rate: 0.193966
Shader15: Tlb_access: 4112 Tlb_hit: 690 Tlb_miss: 3422 Tlb_hit_rate: 0.167802
Shader16: Tlb_access: 4096 Tlb_hit: 758 Tlb_miss: 3338 Tlb_hit_rate: 0.185059
Shader17: Tlb_access: 3984 Tlb_hit: 668 Tlb_miss: 3316 Tlb_hit_rate: 0.167671
Shader18: Tlb_access: 3968 Tlb_hit: 604 Tlb_miss: 3364 Tlb_hit_rate: 0.152218
Shader19: Tlb_access: 3888 Tlb_hit: 802 Tlb_miss: 3086 Tlb_hit_rate: 0.206276
Shader20: Tlb_access: 4088 Tlb_hit: 784 Tlb_miss: 3304 Tlb_hit_rate: 0.191781
Shader21: Tlb_access: 4324 Tlb_hit: 860 Tlb_miss: 3464 Tlb_hit_rate: 0.198890
Shader22: Tlb_access: 3756 Tlb_hit: 648 Tlb_miss: 3108 Tlb_hit_rate: 0.172524
Shader23: Tlb_access: 4044 Tlb_hit: 764 Tlb_miss: 3280 Tlb_hit_rate: 0.188922
Shader24: Tlb_access: 4204 Tlb_hit: 820 Tlb_miss: 3384 Tlb_hit_rate: 0.195052
Shader25: Tlb_access: 3768 Tlb_hit: 638 Tlb_miss: 3130 Tlb_hit_rate: 0.169321
Shader26: Tlb_access: 3900 Tlb_hit: 626 Tlb_miss: 3274 Tlb_hit_rate: 0.160513
Shader27: Tlb_access: 3896 Tlb_hit: 650 Tlb_miss: 3246 Tlb_hit_rate: 0.166838
Tlb_tot_access: 112816 Tlb_tot_hit: 21816, Tlb_tot_miss: 91000, Tlb_tot_hit_rate: 0.193377
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 652 Tlb_invalidate: 306 Tlb_evict: 0 Tlb_page_evict: 306
Shader1: Tlb_validate: 716 Tlb_invalidate: 340 Tlb_evict: 0 Tlb_page_evict: 340
Shader2: Tlb_validate: 648 Tlb_invalidate: 306 Tlb_evict: 0 Tlb_page_evict: 306
Shader3: Tlb_validate: 588 Tlb_invalidate: 284 Tlb_evict: 0 Tlb_page_evict: 284
Shader4: Tlb_validate: 712 Tlb_invalidate: 338 Tlb_evict: 0 Tlb_page_evict: 338
Shader5: Tlb_validate: 666 Tlb_invalidate: 312 Tlb_evict: 0 Tlb_page_evict: 312
Shader6: Tlb_validate: 698 Tlb_invalidate: 324 Tlb_evict: 0 Tlb_page_evict: 324
Shader7: Tlb_validate: 670 Tlb_invalidate: 320 Tlb_evict: 0 Tlb_page_evict: 320
Shader8: Tlb_validate: 698 Tlb_invalidate: 324 Tlb_evict: 0 Tlb_page_evict: 324
Shader9: Tlb_validate: 712 Tlb_invalidate: 330 Tlb_evict: 0 Tlb_page_evict: 330
Shader10: Tlb_validate: 708 Tlb_invalidate: 330 Tlb_evict: 0 Tlb_page_evict: 330
Shader11: Tlb_validate: 726 Tlb_invalidate: 336 Tlb_evict: 0 Tlb_page_evict: 336
Shader12: Tlb_validate: 698 Tlb_invalidate: 316 Tlb_evict: 0 Tlb_page_evict: 316
Shader13: Tlb_validate: 614 Tlb_invalidate: 282 Tlb_evict: 0 Tlb_page_evict: 282
Shader14: Tlb_validate: 702 Tlb_invalidate: 334 Tlb_evict: 0 Tlb_page_evict: 334
Shader15: Tlb_validate: 726 Tlb_invalidate: 344 Tlb_evict: 0 Tlb_page_evict: 344
Shader16: Tlb_validate: 698 Tlb_invalidate: 332 Tlb_evict: 0 Tlb_page_evict: 332
Shader17: Tlb_validate: 642 Tlb_invalidate: 300 Tlb_evict: 0 Tlb_page_evict: 300
Shader18: Tlb_validate: 680 Tlb_invalidate: 318 Tlb_evict: 0 Tlb_page_evict: 318
Shader19: Tlb_validate: 606 Tlb_invalidate: 288 Tlb_evict: 0 Tlb_page_evict: 288
Shader20: Tlb_validate: 694 Tlb_invalidate: 314 Tlb_evict: 0 Tlb_page_evict: 314
Shader21: Tlb_validate: 684 Tlb_invalidate: 318 Tlb_evict: 0 Tlb_page_evict: 318
Shader22: Tlb_validate: 642 Tlb_invalidate: 300 Tlb_evict: 0 Tlb_page_evict: 300
Shader23: Tlb_validate: 670 Tlb_invalidate: 312 Tlb_evict: 0 Tlb_page_evict: 312
Shader24: Tlb_validate: 740 Tlb_invalidate: 342 Tlb_evict: 0 Tlb_page_evict: 342
Shader25: Tlb_validate: 670 Tlb_invalidate: 312 Tlb_evict: 0 Tlb_page_evict: 312
Shader26: Tlb_validate: 624 Tlb_invalidate: 286 Tlb_evict: 0 Tlb_page_evict: 286
Shader27: Tlb_validate: 656 Tlb_invalidate: 306 Tlb_evict: 0 Tlb_page_evict: 306
Tlb_tot_valiate: 18940 Tlb_invalidate: 8854, Tlb_tot_evict: 0, Tlb_tot_evict page: 8854
========================================TLB statistics(threshing)==============================
Shader0: Total 0
Shader1: Total 0
Shader2: Total 0
Shader3: Total 0
Shader4: Total 0
Shader5: Total 0
Shader6: Total 0
Shader7: Total 0
Shader8: Total 0
Shader9: Total 0
Shader10: Total 0
Shader11: Total 0
Shader12: Total 0
Shader13: Total 0
Shader14: Total 0
Shader15: Total 0
Shader16: Total 0
Shader17: Total 0
Shader18: Total 0
Shader19: Total 0
Shader20: Total 0
Shader21: Total 0
Shader22: Total 0
Shader23: Total 0
Shader24: Total 0
Shader25: Total 0
Shader26: Total 0
Shader27: Total 0
Tlb_tot_thresh: 0
========================================Page fault statistics==============================
Shader0: Page_table_access:3026 Page_hit: 556 Page_miss: 2470 Page_hit_rate: 0.183741 Page_fault: 12 Page_pending: 2457
Shader1: Page_table_access:3311 Page_hit: 886 Page_miss: 2425 Page_hit_rate: 0.267593 Page_fault: 4 Page_pending: 2420
Shader2: Page_table_access:2998 Page_hit: 610 Page_miss: 2388 Page_hit_rate: 0.203469 Page_fault: 11 Page_pending: 2377
Shader3: Page_table_access:2970 Page_hit: 578 Page_miss: 2392 Page_hit_rate: 0.194613 Page_fault: 15 Page_pending: 2376
Shader4: Page_table_access:3414 Page_hit: 764 Page_miss: 2650 Page_hit_rate: 0.223784 Page_fault: 15 Page_pending: 2636
Shader5: Page_table_access:3090 Page_hit: 636 Page_miss: 2454 Page_hit_rate: 0.205825 Page_fault: 21 Page_pending: 2433
Shader6: Page_table_access:3372 Page_hit: 750 Page_miss: 2622 Page_hit_rate: 0.222420 Page_fault: 1 Page_pending: 2621
Shader7: Page_table_access:3160 Page_hit: 682 Page_miss: 2478 Page_hit_rate: 0.215823 Page_fault: 20 Page_pending: 2458
Shader8: Page_table_access:3222 Page_hit: 792 Page_miss: 2430 Page_hit_rate: 0.245810 Page_fault: 2 Page_pending: 2429
Shader9: Page_table_access:3030 Page_hit: 560 Page_miss: 2470 Page_hit_rate: 0.184818 Page_fault: 7 Page_pending: 2463
Shader10: Page_table_access:3346 Page_hit: 784 Page_miss: 2562 Page_hit_rate: 0.234310 Page_fault: 6 Page_pending: 2556
Shader11: Page_table_access:3222 Page_hit: 782 Page_miss: 2440 Page_hit_rate: 0.242706 Page_fault: 16 Page_pending: 2424
Shader12: Page_table_access:3572 Page_hit: 900 Page_miss: 2672 Page_hit_rate: 0.251960 Page_fault: 7 Page_pending: 2665
Shader13: Page_table_access:3186 Page_hit: 654 Page_miss: 2532 Page_hit_rate: 0.205273 Page_fault: 3 Page_pending: 2529
Shader14: Page_table_access:3366 Page_hit: 790 Page_miss: 2576 Page_hit_rate: 0.234700 Page_fault: 6 Page_pending: 2570
Shader15: Page_table_access:3422 Page_hit: 790 Page_miss: 2632 Page_hit_rate: 0.230859 Page_fault: 12 Page_pending: 2620
Shader16: Page_table_access:3338 Page_hit: 806 Page_miss: 2532 Page_hit_rate: 0.241462 Page_fault: 0 Page_pending: 2532
Shader17: Page_table_access:3316 Page_hit: 810 Page_miss: 2506 Page_hit_rate: 0.244270 Page_fault: 1 Page_pending: 2505
Shader18: Page_table_access:3364 Page_hit: 774 Page_miss: 2590 Page_hit_rate: 0.230083 Page_fault: 6 Page_pending: 2584
Shader19: Page_table_access:3086 Page_hit: 520 Page_miss: 2566 Page_hit_rate: 0.168503 Page_fault: 8 Page_pending: 2558
Shader20: Page_table_access:3304 Page_hit: 768 Page_miss: 2536 Page_hit_rate: 0.232446 Page_fault: 17 Page_pending: 2519
Shader21: Page_table_access:3464 Page_hit: 752 Page_miss: 2712 Page_hit_rate: 0.217090 Page_fault: 27 Page_pending: 2685
Shader22: Page_table_access:3108 Page_hit: 686 Page_miss: 2422 Page_hit_rate: 0.220721 Page_fault: 18 Page_pending: 2403
Shader23: Page_table_access:3280 Page_hit: 852 Page_miss: 2428 Page_hit_rate: 0.259756 Page_fault: 7 Page_pending: 2421
Shader24: Page_table_access:3384 Page_hit: 866 Page_miss: 2518 Page_hit_rate: 0.255910 Page_fault: 8 Page_pending: 2510
Shader25: Page_table_access:3130 Page_hit: 562 Page_miss: 2568 Page_hit_rate: 0.179553 Page_fault: 7 Page_pending: 2561
Shader26: Page_table_access:3274 Page_hit: 624 Page_miss: 2650 Page_hit_rate: 0.190593 Page_fault: 5 Page_pending: 2645
Shader27: Page_table_access:3246 Page_hit: 792 Page_miss: 2454 Page_hit_rate: 0.243993 Page_fault: 7 Page_pending: 2448
Page_talbe_tot_access: 91001 Page_tot_hit: 20326, Page_tot_miss 70675, Page_tot_hit_rate: 0.223360 Page_tot_fault: 269 Page_tot_pending: 70405
Total_memory_access_page_fault: 13, Average_latency 313646.656250
========================================Page threshing statistics==============================
Page_validate: 768 Page_evict_diry: 47 Page_evict_not_diry: 106
Page_tot_thresh: 0
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.288208
[0-25]: 0.719875, [26-50]: 0.021338, [51-75]: 0.258787, [76-100]: 0.000000
Pcie_write_utilization: 0.135614
[0-25]: 1.000000, [26-50]: 0.000000, [51-75]: 0.000000, [76-100]: 0.000000
F:   222150----T:  1192534 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(655.222168)
F:   223850----T:   230715 	 St: 80267000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   230715----T:   234145 	 St: 80273000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   234145----T:   236945 	 St: 80277000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   236945----T:   244725 	 St: 80279000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   244725----T:   247330 	 St: 80467000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   247330----T:   255570 	 St: 80468000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   255570----T:   258175 	 St: 80477000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   258175----T:   266415 	 St: 80478000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   266415----T:   269020 	 St: 80367000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   269020----T:   277260 	 St: 80368000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   277260----T:   280060 	 St: 80377000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   280060----T:   287840 	 St: 80379000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   287840----T:   290640 	 St: 80287000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   290640----T:   305866 	 St: 80289000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(10.280891)
F:   305866----T:   308471 	 St: 80487000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   308471----T:   324166 	 St: 80488000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   329516----T:   332121 	 St: 80387000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   332121----T:   347816 	 St: 80388000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   348621----T:   351421 	 St: 802a7000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   351421----T:   381674 	 St: 802a9000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F:   381674----T:   384279 	 St: 804a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   384279----T:   415002 	 St: 804a8000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:   420446----T:   423246 	 St: 803a7000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   423246----T:   453499 	 St: 803a9000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F:   462184----T:   464984 	 St: 802e7000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   464984----T:   525349 	 St: 802e9000 Sz: 516096 	 Sm: 0 	 T: memcpy_h2d(40.759621)
F:   525349----T:   527954 	 St: 804e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   527954----T:   530559 	 St: 804e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   530559----T:   533164 	 St: 804e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   533164----T:   535769 	 St: 804ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   535769----T:   538374 	 St: 804eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   538374----T:   540979 	 St: 804f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   540979----T:   543584 	 St: 804f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   543584----T:   546189 	 St: 804ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   546189----T:   548794 	 St: 804ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   548794----T:   551399 	 St: 804ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   551399----T:   554004 	 St: 804ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   554004----T:   556609 	 St: 804f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   556609----T:   559214 	 St: 804f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   559214----T:   561819 	 St: 804f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   561819----T:   564424 	 St: 804f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   564424----T:   567029 	 St: 804f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   567029----T:   569634 	 St: 804f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   569634----T:   572239 	 St: 804f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   572239----T:   574844 	 St: 804f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   574844----T:   577449 	 St: 804fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   577449----T:   580054 	 St: 804fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   580054----T:   582659 	 St: 804fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   582659----T:   585264 	 St: 804fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   585264----T:   587869 	 St: 804fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   587869----T:   590474 	 St: 80501000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   590474----T:   593079 	 St: 80503000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   593079----T:   595684 	 St: 804ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   595684----T:   598289 	 St: 80500000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   598289----T:   600894 	 St: 80502000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   600894----T:   603499 	 St: 803e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   603499----T:   606104 	 St: 803e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   606104----T:   608709 	 St: 803e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   608709----T:   611314 	 St: 803ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   611314----T:   613919 	 St: 803eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   613919----T:   616524 	 St: 803ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   616524----T:   619129 	 St: 803ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   619129----T:   621734 	 St: 803ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   621734----T:   624339 	 St: 803ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   624339----T:   626944 	 St: 803f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   626944----T:   629549 	 St: 803f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   629549----T:   632154 	 St: 803f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   632154----T:   634759 	 St: 803f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   634759----T:   637364 	 St: 803f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   637364----T:   639969 	 St: 803f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   639969----T:   642574 	 St: 803f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   642574----T:   645179 	 St: 803f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   645179----T:   647784 	 St: 803f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   647784----T:   650389 	 St: 803fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   650389----T:   652994 	 St: 803fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   652994----T:   655599 	 St: 803fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   655599----T:   658204 	 St: 803f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   658204----T:   660809 	 St: 803fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   660809----T:   663414 	 St: 803ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   663414----T:   666019 	 St: 80400000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   666019----T:   668624 	 St: 80401000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   668624----T:   671229 	 St: 80402000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   671229----T:   673834 	 St: 803fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   673834----T:   676439 	 St: 80504000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   676439----T:   679044 	 St: 80506000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   679044----T:   681649 	 St: 80508000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   681649----T:   684254 	 St: 80505000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   684254----T:   686859 	 St: 80507000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   686859----T:   689464 	 St: 80509000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   689464----T:   692069 	 St: 8050a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   692069----T:   694674 	 St: 8050e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   694674----T:   697279 	 St: 8050c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   697279----T:   699884 	 St: 8050b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   699884----T:   702489 	 St: 8050d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   702489----T:   705094 	 St: 8050f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   705094----T:   707699 	 St: 80510000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   707699----T:   710304 	 St: 80512000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   710304----T:   712909 	 St: 80514000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   712909----T:   715514 	 St: 80511000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   715514----T:   718119 	 St: 80513000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   718119----T:   720724 	 St: 80515000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   720724----T:   723329 	 St: 80516000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   723329----T:   725934 	 St: 80518000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   725934----T:   728539 	 St: 8051a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   728539----T:   731144 	 St: 80517000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   731144----T:   733749 	 St: 80519000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   733749----T:   736354 	 St: 8051b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   736354----T:   738959 	 St: 8051c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   738959----T:   741564 	 St: 8051e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   741564----T:   744169 	 St: 80520000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   744169----T:   746774 	 St: 8051d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   746774----T:   749379 	 St: 8051f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   749379----T:   751984 	 St: 80521000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   751984----T:   754589 	 St: 80403000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   754589----T:   757194 	 St: 80405000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   757194----T:   759799 	 St: 80406000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   759799----T:   762404 	 St: 80407000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   762404----T:   765009 	 St: 80408000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   765009----T:   767614 	 St: 80404000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   767614----T:   770219 	 St: 80409000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   770219----T:   772824 	 St: 8040b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   772824----T:   775429 	 St: 8040c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   775429----T:   778034 	 St: 8040d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   778034----T:   780639 	 St: 8040e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   780639----T:   783244 	 St: 8040a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   783244----T:   785849 	 St: 8040f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   785849----T:   788454 	 St: 80411000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   788454----T:   791059 	 St: 80412000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   791059----T:   793664 	 St: 80413000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   793664----T:   796269 	 St: 80414000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   796269----T:   798874 	 St: 80410000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   798874----T:   801479 	 St: 80415000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   801479----T:   804084 	 St: 80417000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   804084----T:   806689 	 St: 80418000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   806689----T:   809294 	 St: 80419000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   809294----T:   811899 	 St: 8041a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   811899----T:   814504 	 St: 80416000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   814504----T:   817109 	 St: 8041b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   817109----T:   819714 	 St: 8041d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   819714----T:   822319 	 St: 8041e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   822319----T:   824924 	 St: 8041f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   824924----T:   827529 	 St: 80420000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   827529----T:   830134 	 St: 8041c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   830134----T:   832739 	 St: 80522000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   832739----T:   835344 	 St: 80524000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   835344----T:   837949 	 St: 80526000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   837949----T:   840554 	 St: 80523000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   840554----T:   843159 	 St: 80525000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   843159----T:   845764 	 St: 80527000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   845764----T:   848369 	 St: 80528000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   847640----T:   850245 	 St: 80367000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   848369----T:   850974 	 St: 8052a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   850245----T:   852850 	 St: 80368000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   850974----T:   853579 	 St: 8052c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   852850----T:   855455 	 St: 80369000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   853579----T:   856184 	 St: 80529000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   855455----T:   858060 	 St: 8036a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   856184----T:   858789 	 St: 8052b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   858789----T:   861394 	 St: 8052d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   861394----T:   863999 	 St: 8052e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   863284----T:   865889 	 St: 8036b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   863999----T:   866604 	 St: 80530000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   865889----T:   868494 	 St: 8036c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   866604----T:   869209 	 St: 80532000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   868494----T:   871099 	 St: 8036d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   869209----T:   871814 	 St: 8052f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   871099----T:   873704 	 St: 8036e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   871814----T:   874419 	 St: 80531000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   873704----T:   876309 	 St: 8036f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   874419----T:   877024 	 St: 80533000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   876309----T:   878914 	 St: 80370000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   877024----T:   879629 	 St: 80534000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   878929----T:   881534 	 St: 80371000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   879629----T:   882234 	 St: 80536000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   881534----T:   884139 	 St: 80372000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   882234----T:   884839 	 St: 80538000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   884139----T:   886744 	 St: 80373000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   884839----T:   887444 	 St: 80535000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   886744----T:   889349 	 St: 80374000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   887444----T:   890049 	 St: 80537000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   889349----T:   891954 	 St: 80375000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   890049----T:   892654 	 St: 80539000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   891954----T:   894559 	 St: 80376000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   892654----T:   895259 	 St: 8053a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   895259----T:   897864 	 St: 8053c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   897864----T:   900469 	 St: 8053e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   900469----T:   903074 	 St: 8053b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   903074----T:   905679 	 St: 8053d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   905679----T:   908284 	 St: 8053f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   908284----T:   910889 	 St: 80421000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   910889----T:   913494 	 St: 80423000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   913494----T:   916099 	 St: 80424000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   916099----T:   918704 	 St: 80425000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   918704----T:   921309 	 St: 80426000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   921309----T:   923914 	 St: 80422000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   923914----T:   926519 	 St: 80427000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   926519----T:   929124 	 St: 80429000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   929124----T:   931729 	 St: 8042a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   931729----T:   934334 	 St: 8042b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   934334----T:   936939 	 St: 8042c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   936939----T:   939544 	 St: 80428000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   939544----T:   942149 	 St: 8042d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   940516----T:   943121 	 St: 80377000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   942149----T:   944754 	 St: 8042f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   943121----T:   945726 	 St: 80378000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   944754----T:   947359 	 St: 80430000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   945726----T:   948331 	 St: 80379000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   947359----T:   949964 	 St: 80431000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   948331----T:   950936 	 St: 8037a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   949964----T:   952569 	 St: 80432000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   950936----T:   953541 	 St: 8037b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   952569----T:   955174 	 St: 8042e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   953541----T:   956146 	 St: 8037c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   955174----T:   957779 	 St: 80433000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   956150----T:   958755 	 St: 8037d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   957779----T:   960384 	 St: 80435000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   958755----T:   961360 	 St: 8037e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   960384----T:   962989 	 St: 80436000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   961360----T:   963965 	 St: 8037f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   962989----T:   965594 	 St: 80437000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   963965----T:   966570 	 St: 80380000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   965594----T:   968199 	 St: 80438000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   966570----T:   969175 	 St: 80381000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   968199----T:   970804 	 St: 80434000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   969175----T:   971780 	 St: 80382000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   970804----T:   973409 	 St: 80439000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   971780----T:   974385 	 St: 80383000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   973409----T:   976014 	 St: 8043b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   974385----T:   976990 	 St: 80384000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   976014----T:   978619 	 St: 8043c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   978619----T:   981224 	 St: 8043d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   981224----T:   983829 	 St: 8043e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   983829----T:   986434 	 St: 8043a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   986434----T:   989039 	 St: 80540000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   989039----T:   991644 	 St: 80542000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   991644----T:   994249 	 St: 80544000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   994249----T:   996854 	 St: 80541000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   996854----T:   999459 	 St: 80543000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   999459----T:  1002064 	 St: 80545000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1002064----T:  1004669 	 St: 80546000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1004669----T:  1007274 	 St: 80548000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1007274----T:  1009879 	 St: 8054a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1009879----T:  1012484 	 St: 80547000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1012484----T:  1015089 	 St: 80549000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1015089----T:  1017694 	 St: 8054b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1017694----T:  1020299 	 St: 8054c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1020299----T:  1022904 	 St: 8054e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1022904----T:  1025509 	 St: 80550000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1025509----T:  1028114 	 St: 8054d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1028114----T:  1030719 	 St: 8054f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1030719----T:  1033324 	 St: 80551000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1033324----T:  1035929 	 St: 80552000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1035929----T:  1038534 	 St: 80554000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1038534----T:  1041139 	 St: 80556000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1041139----T:  1043744 	 St: 80553000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1043744----T:  1046349 	 St: 80555000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1046349----T:  1048954 	 St: 80557000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1048954----T:  1051559 	 St: 80558000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1051559----T:  1054164 	 St: 8055a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1054164----T:  1056769 	 St: 8055c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1056769----T:  1059374 	 St: 80559000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1059374----T:  1061979 	 St: 8055b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1061979----T:  1064584 	 St: 8055d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1064584----T:  1067189 	 St: 8043f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1067189----T:  1069794 	 St: 80441000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1069794----T:  1072399 	 St: 80442000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1072399----T:  1075004 	 St: 80443000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1075004----T:  1077609 	 St: 80444000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1077609----T:  1080214 	 St: 80440000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1080214----T:  1082819 	 St: 80445000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1081247----T:  1083852 	 St: 80385000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1082819----T:  1085424 	 St: 80447000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1083852----T:  1086457 	 St: 80386000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1085424----T:  1088029 	 St: 80448000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1086457----T:  1089062 	 St: 80387000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1088029----T:  1090634 	 St: 80449000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1089062----T:  1091667 	 St: 80388000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1090634----T:  1093239 	 St: 8044a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1093239----T:  1095844 	 St: 80446000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1095844----T:  1098449 	 St: 8044b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1096789----T:  1099394 	 St: 80389000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1098449----T:  1101054 	 St: 8044d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1099394----T:  1101999 	 St: 8038a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1101054----T:  1103659 	 St: 8044e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1101999----T:  1104604 	 St: 8038b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1103659----T:  1106264 	 St: 8044f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1106264----T:  1108869 	 St: 80450000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1108869----T:  1111474 	 St: 8044c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1111474----T:  1114079 	 St: 80451000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1114079----T:  1116684 	 St: 80453000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1116684----T:  1119289 	 St: 80454000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1119289----T:  1121894 	 St: 80455000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1121894----T:  1124499 	 St: 80456000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1124499----T:  1127104 	 St: 80452000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1127104----T:  1129709 	 St: 80457000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1129709----T:  1132314 	 St: 80459000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1132314----T:  1134919 	 St: 8045a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1134919----T:  1137524 	 St: 8045b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1137524----T:  1140129 	 St: 80458000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1140129----T:  1142734 	 St: 8045c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1142734----T:  1145339 	 St: 8055e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1145339----T:  1147944 	 St: 80560000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1147944----T:  1150549 	 St: 80562000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1150549----T:  1153154 	 St: 8055f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1153154----T:  1155759 	 St: 80561000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1155759----T:  1158364 	 St: 80563000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1158364----T:  1160969 	 St: 80564000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1160249----T:  1162854 	 St: 8038c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1160969----T:  1163574 	 St: 80566000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1162854----T:  1165459 	 St: 8038d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1163574----T:  1166179 	 St: 80565000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1165459----T:  1168064 	 St: 8038e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1166179----T:  1168784 	 St: 8045d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1168064----T:  1170669 	 St: 8038f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1168784----T:  1171389 	 St: 8045f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1170669----T:  1173274 	 St: 80390000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1171389----T:  1173994 	 St: 80460000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1173274----T:  1175879 	 St: 80391000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1173994----T:  1176599 	 St: 80461000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1175879----T:  1178484 	 St: 80392000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1176599----T:  1179204 	 St: 80462000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1178484----T:  1181089 	 St: 80393000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1179204----T:  1181809 	 St: 8045e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1181089----T:  1183694 	 St: 80394000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1181809----T:  1184414 	 St: 80465000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1183694----T:  1186299 	 St: 80397000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1184414----T:  1187019 	 St: 80463000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1187019----T:  1189624 	 St: 80464000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1189624----T:  1192229 	 St: 80466000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1192534----T:  1195139 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1192534----T:  1200774 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  1203379----T:  1205984 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1203379----T:  1211619 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  1214224----T:  1216829 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1214224----T:  1229919 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  1232524----T:  1235129 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1232524----T:  1263247 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  1265852----T:  1268457 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1265852----T:  1304571 	 St: 0 Sz: 327680 	 Sm: 0 	 T: device_sync(26.143822)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 970384(cycle), 655.222168(us)
Tot_kernel_exec_time_and_fault_time: 18897889(cycle), 12760.221680(us)
Tot_memcpy_h2d_time: 948095(cycle), 640.172180(us)
Tot_memcpy_d2h_time: 0(cycle), 0.000000(us)
Tot_memcpy_time: 948095(cycle), 640.172180(us)
Tot_devicesync_time: 114642(cycle), 77.408508(us)
Tot_writeback_time: 122435(cycle), 82.670494(us)
Tot_memcpy_d2h_sync_wb_time: 237077(cycle), 160.078995(us)
GPGPU-Sim: *** exit detected ***
