<!DOCTYPE HTML>
<html lang="en" class="light sidebar-visible" dir="ltr">
    <head>
        <!-- Book generated using mdBook -->
        <meta charset="UTF-8">
        <title>CMAC - Project Combine</title>


        <!-- Custom HTML head -->

        <meta name="description" content="">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta name="theme-color" content="#ffffff">

        <link rel="icon" href="../favicon.svg">
        <link rel="shortcut icon" href="../favicon.png">
        <link rel="stylesheet" href="../css/variables.css">
        <link rel="stylesheet" href="../css/general.css">
        <link rel="stylesheet" href="../css/chrome.css">

        <!-- Fonts -->
        <link rel="stylesheet" href="../FontAwesome/css/font-awesome.css">
        <link rel="stylesheet" href="../fonts/fonts.css">

        <!-- Highlight.js Stylesheets -->
        <link rel="stylesheet" id="highlight-css" href="../highlight.css">
        <link rel="stylesheet" id="tomorrow-night-css" href="../tomorrow-night.css">
        <link rel="stylesheet" id="ayu-highlight-css" href="../ayu-highlight.css">

        <!-- Custom theme stylesheets -->
        <link rel="stylesheet" href="../custom.css">


        <!-- Provide site root and default themes to javascript -->
        <script>
            const path_to_root = "../";
            const default_light_theme = "light";
            const default_dark_theme = "navy";
        </script>
        <!-- Start loading toc.js asap -->
        <script src="../toc.js"></script>
    </head>
    <body>
    <div id="mdbook-help-container">
        <div id="mdbook-help-popup">
            <h2 class="mdbook-help-title">Keyboard shortcuts</h2>
            <div>
                <p>Press <kbd>←</kbd> or <kbd>→</kbd> to navigate between chapters</p>
                <p>Press <kbd>?</kbd> to show this help</p>
                <p>Press <kbd>Esc</kbd> to hide this help</p>
            </div>
        </div>
    </div>
    <div id="body-container">
        <!-- Work around some values being stored in localStorage wrapped in quotes -->
        <script>
            try {
                let theme = localStorage.getItem('mdbook-theme');
                let sidebar = localStorage.getItem('mdbook-sidebar');

                if (theme.startsWith('"') && theme.endsWith('"')) {
                    localStorage.setItem('mdbook-theme', theme.slice(1, theme.length - 1));
                }

                if (sidebar.startsWith('"') && sidebar.endsWith('"')) {
                    localStorage.setItem('mdbook-sidebar', sidebar.slice(1, sidebar.length - 1));
                }
            } catch (e) { }
        </script>

        <!-- Set the theme before any content is loaded, prevents flash -->
        <script>
            const default_theme = window.matchMedia("(prefers-color-scheme: dark)").matches ? default_dark_theme : default_light_theme;
            let theme;
            try { theme = localStorage.getItem('mdbook-theme'); } catch(e) { }
            if (theme === null || theme === undefined) { theme = default_theme; }
            const html = document.documentElement;
            html.classList.remove('light')
            html.classList.add(theme);
            html.classList.add("js");
        </script>

        <input type="checkbox" id="sidebar-toggle-anchor" class="hidden">

        <!-- Hide / unhide sidebar before it is displayed -->
        <script>
            let sidebar = null;
            const sidebar_toggle = document.getElementById("sidebar-toggle-anchor");
            if (document.body.clientWidth >= 1080) {
                try { sidebar = localStorage.getItem('mdbook-sidebar'); } catch(e) { }
                sidebar = sidebar || 'visible';
            } else {
                sidebar = 'hidden';
                sidebar_toggle.checked = false;
            }
            if (sidebar === 'visible') {
                sidebar_toggle.checked = true;
            } else {
                html.classList.remove('sidebar-visible');
            }
        </script>

        <nav id="sidebar" class="sidebar" aria-label="Table of contents">
            <!-- populated by js -->
            <mdbook-sidebar-scrollbox class="sidebar-scrollbox"></mdbook-sidebar-scrollbox>
            <noscript>
                <iframe class="sidebar-iframe-outer" src="../toc.html"></iframe>
            </noscript>
            <div id="sidebar-resize-handle" class="sidebar-resize-handle">
                <div class="sidebar-resize-indicator"></div>
            </div>
        </nav>

        <div id="page-wrapper" class="page-wrapper">

            <div class="page">
                <div id="menu-bar-hover-placeholder"></div>
                <div id="menu-bar" class="menu-bar sticky">
                    <div class="left-buttons">
                        <label id="sidebar-toggle" class="icon-button" for="sidebar-toggle-anchor" title="Toggle Table of Contents" aria-label="Toggle Table of Contents" aria-controls="sidebar">
                            <i class="fa fa-bars"></i>
                        </label>
                        <button id="theme-toggle" class="icon-button" type="button" title="Change theme" aria-label="Change theme" aria-haspopup="true" aria-expanded="false" aria-controls="theme-list">
                            <i class="fa fa-paint-brush"></i>
                        </button>
                        <ul id="theme-list" class="theme-popup" aria-label="Themes" role="menu">
                            <li role="none"><button role="menuitem" class="theme" id="default_theme">Auto</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="light">Light</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="rust">Rust</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="coal">Coal</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="navy">Navy</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="ayu">Ayu</button></li>
                        </ul>
                    </div>

                    <h1 class="menu-title">Project Combine</h1>

                    <div class="right-buttons">

                    </div>
                </div>


                <!-- Apply ARIA attributes after the sidebar and the sidebar toggle button are added to the DOM -->
                <script>
                    document.getElementById('sidebar-toggle').setAttribute('aria-expanded', sidebar === 'visible');
                    document.getElementById('sidebar').setAttribute('aria-hidden', sidebar !== 'visible');
                    Array.from(document.querySelectorAll('#sidebar a')).forEach(function(link) {
                        link.setAttribute('tabIndex', sidebar === 'visible' ? 0 : -1);
                    });
                </script>

                <div id="content" class="content">
                    <main>
                        <h1 id="cmac"><a class="header" href="#cmac">CMAC</a></h1>
<h2 id="tile-cmac"><a class="header" href="#tile-cmac">Tile CMAC</a></h2>
<p>Cells: 120</p>
<h3 id="bel-cmac"><a class="header" href="#bel-cmac">Bel CMAC</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale CMAC bel CMAC</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CTL_CAUI4_MODE</td><td>input</td><td>TCELL19:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>CTL_RX_CHECK_ETYPE_GCP</td><td>input</td><td>TCELL113:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>CTL_RX_CHECK_ETYPE_GPP</td><td>input</td><td>TCELL115:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>CTL_RX_CHECK_ETYPE_PCP</td><td>input</td><td>TCELL115:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>CTL_RX_CHECK_ETYPE_PPP</td><td>input</td><td>TCELL115:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>CTL_RX_CHECK_MCAST_GCP</td><td>input</td><td>TCELL112:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>CTL_RX_CHECK_MCAST_GPP</td><td>input</td><td>TCELL110:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>CTL_RX_CHECK_MCAST_PCP</td><td>input</td><td>TCELL110:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>CTL_RX_CHECK_MCAST_PPP</td><td>input</td><td>TCELL110:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>CTL_RX_CHECK_OPCODE_GCP</td><td>input</td><td>TCELL110:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>CTL_RX_CHECK_OPCODE_GPP</td><td>input</td><td>TCELL110:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>CTL_RX_CHECK_OPCODE_PCP</td><td>input</td><td>TCELL110:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>CTL_RX_CHECK_OPCODE_PPP</td><td>input</td><td>TCELL110:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>CTL_RX_CHECK_SA_GCP</td><td>input</td><td>TCELL113:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>CTL_RX_CHECK_SA_GPP</td><td>input</td><td>TCELL113:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>CTL_RX_CHECK_SA_PCP</td><td>input</td><td>TCELL113:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>CTL_RX_CHECK_SA_PPP</td><td>input</td><td>TCELL112:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>CTL_RX_CHECK_UCAST_GCP</td><td>input</td><td>TCELL112:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>CTL_RX_CHECK_UCAST_GPP</td><td>input</td><td>TCELL112:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>CTL_RX_CHECK_UCAST_PCP</td><td>input</td><td>TCELL112:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>CTL_RX_CHECK_UCAST_PPP</td><td>input</td><td>TCELL112:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>CTL_RX_ENABLE</td><td>input</td><td>TCELL115:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>CTL_RX_ENABLE_GCP</td><td>input</td><td>TCELL113:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>CTL_RX_ENABLE_GPP</td><td>input</td><td>TCELL112:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>CTL_RX_ENABLE_PCP</td><td>input</td><td>TCELL113:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>CTL_RX_ENABLE_PPP</td><td>input</td><td>TCELL112:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>CTL_RX_FORCE_RESYNC</td><td>input</td><td>TCELL113:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>CTL_RX_PAUSE_ACK0</td><td>input</td><td>TCELL111:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>CTL_RX_PAUSE_ACK1</td><td>input</td><td>TCELL111:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>CTL_RX_PAUSE_ACK2</td><td>input</td><td>TCELL111:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>CTL_RX_PAUSE_ACK3</td><td>input</td><td>TCELL111:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>CTL_RX_PAUSE_ACK4</td><td>input</td><td>TCELL111:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>CTL_RX_PAUSE_ACK5</td><td>input</td><td>TCELL111:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>CTL_RX_PAUSE_ACK6</td><td>input</td><td>TCELL111:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>CTL_RX_PAUSE_ACK7</td><td>input</td><td>TCELL111:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>CTL_RX_PAUSE_ACK8</td><td>input</td><td>TCELL110:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>CTL_RX_PAUSE_ENABLE0</td><td>input</td><td>TCELL114:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>CTL_RX_PAUSE_ENABLE1</td><td>input</td><td>TCELL114:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>CTL_RX_PAUSE_ENABLE2</td><td>input</td><td>TCELL114:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>CTL_RX_PAUSE_ENABLE3</td><td>input</td><td>TCELL114:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>CTL_RX_PAUSE_ENABLE4</td><td>input</td><td>TCELL114:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>CTL_RX_PAUSE_ENABLE5</td><td>input</td><td>TCELL114:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>CTL_RX_PAUSE_ENABLE6</td><td>input</td><td>TCELL114:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>CTL_RX_PAUSE_ENABLE7</td><td>input</td><td>TCELL114:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>CTL_RX_PAUSE_ENABLE8</td><td>input</td><td>TCELL115:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>CTL_RX_SYSTEMTIMERIN0</td><td>input</td><td>TCELL119:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>CTL_RX_SYSTEMTIMERIN1</td><td>input</td><td>TCELL119:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>CTL_RX_SYSTEMTIMERIN10</td><td>input</td><td>TCELL118:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>CTL_RX_SYSTEMTIMERIN11</td><td>input</td><td>TCELL118:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>CTL_RX_SYSTEMTIMERIN12</td><td>input</td><td>TCELL118:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>CTL_RX_SYSTEMTIMERIN13</td><td>input</td><td>TCELL118:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>CTL_RX_SYSTEMTIMERIN14</td><td>input</td><td>TCELL118:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>CTL_RX_SYSTEMTIMERIN15</td><td>input</td><td>TCELL118:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>CTL_RX_SYSTEMTIMERIN16</td><td>input</td><td>TCELL117:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>CTL_RX_SYSTEMTIMERIN17</td><td>input</td><td>TCELL117:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>CTL_RX_SYSTEMTIMERIN18</td><td>input</td><td>TCELL117:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>CTL_RX_SYSTEMTIMERIN19</td><td>input</td><td>TCELL117:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>CTL_RX_SYSTEMTIMERIN2</td><td>input</td><td>TCELL119:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>CTL_RX_SYSTEMTIMERIN20</td><td>input</td><td>TCELL117:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>CTL_RX_SYSTEMTIMERIN21</td><td>input</td><td>TCELL117:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>CTL_RX_SYSTEMTIMERIN22</td><td>input</td><td>TCELL117:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>CTL_RX_SYSTEMTIMERIN23</td><td>input</td><td>TCELL117:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>CTL_RX_SYSTEMTIMERIN24</td><td>input</td><td>TCELL116:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>CTL_RX_SYSTEMTIMERIN25</td><td>input</td><td>TCELL116:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>CTL_RX_SYSTEMTIMERIN26</td><td>input</td><td>TCELL116:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>CTL_RX_SYSTEMTIMERIN27</td><td>input</td><td>TCELL116:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>CTL_RX_SYSTEMTIMERIN28</td><td>input</td><td>TCELL116:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>CTL_RX_SYSTEMTIMERIN29</td><td>input</td><td>TCELL116:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>CTL_RX_SYSTEMTIMERIN3</td><td>input</td><td>TCELL119:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>CTL_RX_SYSTEMTIMERIN30</td><td>input</td><td>TCELL116:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>CTL_RX_SYSTEMTIMERIN31</td><td>input</td><td>TCELL116:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>CTL_RX_SYSTEMTIMERIN32</td><td>input</td><td>TCELL115:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>CTL_RX_SYSTEMTIMERIN33</td><td>input</td><td>TCELL115:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>CTL_RX_SYSTEMTIMERIN34</td><td>input</td><td>TCELL115:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>CTL_RX_SYSTEMTIMERIN35</td><td>input</td><td>TCELL115:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>CTL_RX_SYSTEMTIMERIN36</td><td>input</td><td>TCELL115:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>CTL_RX_SYSTEMTIMERIN37</td><td>input</td><td>TCELL115:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>CTL_RX_SYSTEMTIMERIN38</td><td>input</td><td>TCELL115:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>CTL_RX_SYSTEMTIMERIN39</td><td>input</td><td>TCELL115:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>CTL_RX_SYSTEMTIMERIN4</td><td>input</td><td>TCELL119:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>CTL_RX_SYSTEMTIMERIN40</td><td>input</td><td>TCELL114:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>CTL_RX_SYSTEMTIMERIN41</td><td>input</td><td>TCELL114:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>CTL_RX_SYSTEMTIMERIN42</td><td>input</td><td>TCELL114:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>CTL_RX_SYSTEMTIMERIN43</td><td>input</td><td>TCELL114:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>CTL_RX_SYSTEMTIMERIN44</td><td>input</td><td>TCELL114:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>CTL_RX_SYSTEMTIMERIN45</td><td>input</td><td>TCELL114:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>CTL_RX_SYSTEMTIMERIN46</td><td>input</td><td>TCELL114:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>CTL_RX_SYSTEMTIMERIN47</td><td>input</td><td>TCELL114:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>CTL_RX_SYSTEMTIMERIN48</td><td>input</td><td>TCELL113:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>CTL_RX_SYSTEMTIMERIN49</td><td>input</td><td>TCELL113:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>CTL_RX_SYSTEMTIMERIN5</td><td>input</td><td>TCELL119:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>CTL_RX_SYSTEMTIMERIN50</td><td>input</td><td>TCELL113:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>CTL_RX_SYSTEMTIMERIN51</td><td>input</td><td>TCELL113:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>CTL_RX_SYSTEMTIMERIN52</td><td>input</td><td>TCELL113:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>CTL_RX_SYSTEMTIMERIN53</td><td>input</td><td>TCELL113:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>CTL_RX_SYSTEMTIMERIN54</td><td>input</td><td>TCELL113:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>CTL_RX_SYSTEMTIMERIN55</td><td>input</td><td>TCELL113:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>CTL_RX_SYSTEMTIMERIN56</td><td>input</td><td>TCELL112:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>CTL_RX_SYSTEMTIMERIN57</td><td>input</td><td>TCELL112:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>CTL_RX_SYSTEMTIMERIN58</td><td>input</td><td>TCELL112:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>CTL_RX_SYSTEMTIMERIN59</td><td>input</td><td>TCELL112:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>CTL_RX_SYSTEMTIMERIN6</td><td>input</td><td>TCELL119:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>CTL_RX_SYSTEMTIMERIN60</td><td>input</td><td>TCELL112:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>CTL_RX_SYSTEMTIMERIN61</td><td>input</td><td>TCELL112:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>CTL_RX_SYSTEMTIMERIN62</td><td>input</td><td>TCELL112:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>CTL_RX_SYSTEMTIMERIN63</td><td>input</td><td>TCELL112:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>CTL_RX_SYSTEMTIMERIN64</td><td>input</td><td>TCELL111:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>CTL_RX_SYSTEMTIMERIN65</td><td>input</td><td>TCELL111:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>CTL_RX_SYSTEMTIMERIN66</td><td>input</td><td>TCELL111:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>CTL_RX_SYSTEMTIMERIN67</td><td>input</td><td>TCELL111:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>CTL_RX_SYSTEMTIMERIN68</td><td>input</td><td>TCELL111:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>CTL_RX_SYSTEMTIMERIN69</td><td>input</td><td>TCELL111:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>CTL_RX_SYSTEMTIMERIN7</td><td>input</td><td>TCELL119:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>CTL_RX_SYSTEMTIMERIN70</td><td>input</td><td>TCELL111:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>CTL_RX_SYSTEMTIMERIN71</td><td>input</td><td>TCELL111:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>CTL_RX_SYSTEMTIMERIN72</td><td>input</td><td>TCELL110:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>CTL_RX_SYSTEMTIMERIN73</td><td>input</td><td>TCELL110:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>CTL_RX_SYSTEMTIMERIN74</td><td>input</td><td>TCELL110:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>CTL_RX_SYSTEMTIMERIN75</td><td>input</td><td>TCELL110:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>CTL_RX_SYSTEMTIMERIN76</td><td>input</td><td>TCELL110:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>CTL_RX_SYSTEMTIMERIN77</td><td>input</td><td>TCELL110:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>CTL_RX_SYSTEMTIMERIN78</td><td>input</td><td>TCELL110:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>CTL_RX_SYSTEMTIMERIN79</td><td>input</td><td>TCELL110:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>CTL_RX_SYSTEMTIMERIN8</td><td>input</td><td>TCELL118:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>CTL_RX_SYSTEMTIMERIN9</td><td>input</td><td>TCELL118:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>CTL_RX_TEST_PATTERN</td><td>input</td><td>TCELL113:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>CTL_TX_ENABLE</td><td>input</td><td>TCELL19:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>CTL_TX_LANE0_VLM_BIP7_OVERRIDE</td><td>input</td><td>TCELL19:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>CTL_TX_LANE0_VLM_BIP7_OVERRIDE_VALUE0</td><td>input</td><td>TCELL17:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>CTL_TX_LANE0_VLM_BIP7_OVERRIDE_VALUE1</td><td>input</td><td>TCELL17:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>CTL_TX_LANE0_VLM_BIP7_OVERRIDE_VALUE2</td><td>input</td><td>TCELL17:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>CTL_TX_LANE0_VLM_BIP7_OVERRIDE_VALUE3</td><td>input</td><td>TCELL17:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>CTL_TX_LANE0_VLM_BIP7_OVERRIDE_VALUE4</td><td>input</td><td>TCELL17:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>CTL_TX_LANE0_VLM_BIP7_OVERRIDE_VALUE5</td><td>input</td><td>TCELL17:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>CTL_TX_LANE0_VLM_BIP7_OVERRIDE_VALUE6</td><td>input</td><td>TCELL17:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>CTL_TX_LANE0_VLM_BIP7_OVERRIDE_VALUE7</td><td>input</td><td>TCELL17:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_ENABLE0</td><td>input</td><td>TCELL16:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_ENABLE1</td><td>input</td><td>TCELL16:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_ENABLE2</td><td>input</td><td>TCELL16:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_ENABLE3</td><td>input</td><td>TCELL16:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_ENABLE4</td><td>input</td><td>TCELL16:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_ENABLE5</td><td>input</td><td>TCELL16:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_ENABLE6</td><td>input</td><td>TCELL16:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_ENABLE7</td><td>input</td><td>TCELL16:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_ENABLE8</td><td>input</td><td>TCELL15:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA0_0</td><td>input</td><td>TCELL92:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA0_1</td><td>input</td><td>TCELL92:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA0_10</td><td>input</td><td>TCELL93:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA0_11</td><td>input</td><td>TCELL93:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA0_12</td><td>input</td><td>TCELL93:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA0_13</td><td>input</td><td>TCELL93:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA0_14</td><td>input</td><td>TCELL93:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA0_15</td><td>input</td><td>TCELL93:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA0_2</td><td>input</td><td>TCELL92:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA0_3</td><td>input</td><td>TCELL92:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA0_4</td><td>input</td><td>TCELL92:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA0_5</td><td>input</td><td>TCELL92:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA0_6</td><td>input</td><td>TCELL92:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA0_7</td><td>input</td><td>TCELL92:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA0_8</td><td>input</td><td>TCELL93:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA0_9</td><td>input</td><td>TCELL93:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA1_0</td><td>input</td><td>TCELL94:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA1_1</td><td>input</td><td>TCELL94:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA1_10</td><td>input</td><td>TCELL95:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA1_11</td><td>input</td><td>TCELL95:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA1_12</td><td>input</td><td>TCELL95:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA1_13</td><td>input</td><td>TCELL95:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA1_14</td><td>input</td><td>TCELL95:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA1_15</td><td>input</td><td>TCELL95:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA1_2</td><td>input</td><td>TCELL94:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA1_3</td><td>input</td><td>TCELL94:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA1_4</td><td>input</td><td>TCELL94:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA1_5</td><td>input</td><td>TCELL94:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA1_6</td><td>input</td><td>TCELL94:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA1_7</td><td>input</td><td>TCELL94:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA1_8</td><td>input</td><td>TCELL95:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA1_9</td><td>input</td><td>TCELL95:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA2_0</td><td>input</td><td>TCELL96:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA2_1</td><td>input</td><td>TCELL96:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA2_10</td><td>input</td><td>TCELL97:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA2_11</td><td>input</td><td>TCELL97:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA2_12</td><td>input</td><td>TCELL97:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA2_13</td><td>input</td><td>TCELL97:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA2_14</td><td>input</td><td>TCELL97:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA2_15</td><td>input</td><td>TCELL97:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA2_2</td><td>input</td><td>TCELL96:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA2_3</td><td>input</td><td>TCELL96:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA2_4</td><td>input</td><td>TCELL96:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA2_5</td><td>input</td><td>TCELL96:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA2_6</td><td>input</td><td>TCELL96:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA2_7</td><td>input</td><td>TCELL96:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA2_8</td><td>input</td><td>TCELL97:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA2_9</td><td>input</td><td>TCELL97:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA3_0</td><td>input</td><td>TCELL98:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA3_1</td><td>input</td><td>TCELL98:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA3_10</td><td>input</td><td>TCELL99:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA3_11</td><td>input</td><td>TCELL99:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA3_12</td><td>input</td><td>TCELL99:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA3_13</td><td>input</td><td>TCELL99:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA3_14</td><td>input</td><td>TCELL99:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA3_15</td><td>input</td><td>TCELL99:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA3_2</td><td>input</td><td>TCELL98:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA3_3</td><td>input</td><td>TCELL98:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA3_4</td><td>input</td><td>TCELL98:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA3_5</td><td>input</td><td>TCELL98:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA3_6</td><td>input</td><td>TCELL98:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA3_7</td><td>input</td><td>TCELL98:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA3_8</td><td>input</td><td>TCELL99:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA3_9</td><td>input</td><td>TCELL99:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA4_0</td><td>input</td><td>TCELL100:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA4_1</td><td>input</td><td>TCELL100:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA4_10</td><td>input</td><td>TCELL101:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA4_11</td><td>input</td><td>TCELL101:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA4_12</td><td>input</td><td>TCELL101:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA4_13</td><td>input</td><td>TCELL101:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA4_14</td><td>input</td><td>TCELL101:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA4_15</td><td>input</td><td>TCELL101:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA4_2</td><td>input</td><td>TCELL100:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA4_3</td><td>input</td><td>TCELL100:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA4_4</td><td>input</td><td>TCELL100:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA4_5</td><td>input</td><td>TCELL100:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA4_6</td><td>input</td><td>TCELL100:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA4_7</td><td>input</td><td>TCELL100:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA4_8</td><td>input</td><td>TCELL101:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA4_9</td><td>input</td><td>TCELL101:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA5_0</td><td>input</td><td>TCELL102:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA5_1</td><td>input</td><td>TCELL102:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA5_10</td><td>input</td><td>TCELL103:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA5_11</td><td>input</td><td>TCELL103:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA5_12</td><td>input</td><td>TCELL103:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA5_13</td><td>input</td><td>TCELL103:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA5_14</td><td>input</td><td>TCELL103:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA5_15</td><td>input</td><td>TCELL103:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA5_2</td><td>input</td><td>TCELL102:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA5_3</td><td>input</td><td>TCELL102:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA5_4</td><td>input</td><td>TCELL102:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA5_5</td><td>input</td><td>TCELL102:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA5_6</td><td>input</td><td>TCELL102:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA5_7</td><td>input</td><td>TCELL102:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA5_8</td><td>input</td><td>TCELL103:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA5_9</td><td>input</td><td>TCELL103:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA6_0</td><td>input</td><td>TCELL104:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA6_1</td><td>input</td><td>TCELL104:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA6_10</td><td>input</td><td>TCELL105:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA6_11</td><td>input</td><td>TCELL105:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA6_12</td><td>input</td><td>TCELL105:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA6_13</td><td>input</td><td>TCELL105:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA6_14</td><td>input</td><td>TCELL105:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA6_15</td><td>input</td><td>TCELL105:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA6_2</td><td>input</td><td>TCELL104:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA6_3</td><td>input</td><td>TCELL104:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA6_4</td><td>input</td><td>TCELL104:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA6_5</td><td>input</td><td>TCELL104:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA6_6</td><td>input</td><td>TCELL104:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA6_7</td><td>input</td><td>TCELL104:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA6_8</td><td>input</td><td>TCELL105:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA6_9</td><td>input</td><td>TCELL105:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA7_0</td><td>input</td><td>TCELL106:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA7_1</td><td>input</td><td>TCELL106:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA7_10</td><td>input</td><td>TCELL107:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA7_11</td><td>input</td><td>TCELL107:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA7_12</td><td>input</td><td>TCELL107:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA7_13</td><td>input</td><td>TCELL107:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA7_14</td><td>input</td><td>TCELL107:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA7_15</td><td>input</td><td>TCELL107:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA7_2</td><td>input</td><td>TCELL106:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA7_3</td><td>input</td><td>TCELL106:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA7_4</td><td>input</td><td>TCELL106:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA7_5</td><td>input</td><td>TCELL106:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA7_6</td><td>input</td><td>TCELL106:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA7_7</td><td>input</td><td>TCELL106:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA7_8</td><td>input</td><td>TCELL107:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA7_9</td><td>input</td><td>TCELL107:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA8_0</td><td>input</td><td>TCELL108:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA8_1</td><td>input</td><td>TCELL108:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA8_10</td><td>input</td><td>TCELL109:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA8_11</td><td>input</td><td>TCELL109:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA8_12</td><td>input</td><td>TCELL109:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA8_13</td><td>input</td><td>TCELL109:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA8_14</td><td>input</td><td>TCELL109:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA8_15</td><td>input</td><td>TCELL109:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA8_2</td><td>input</td><td>TCELL108:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA8_3</td><td>input</td><td>TCELL108:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA8_4</td><td>input</td><td>TCELL108:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA8_5</td><td>input</td><td>TCELL108:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA8_6</td><td>input</td><td>TCELL108:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA8_7</td><td>input</td><td>TCELL108:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA8_8</td><td>input</td><td>TCELL109:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_QUANTA8_9</td><td>input</td><td>TCELL109:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER0_0</td><td>input</td><td>TCELL92:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER0_1</td><td>input</td><td>TCELL92:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER0_10</td><td>input</td><td>TCELL93:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER0_11</td><td>input</td><td>TCELL93:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER0_12</td><td>input</td><td>TCELL93:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER0_13</td><td>input</td><td>TCELL93:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER0_14</td><td>input</td><td>TCELL93:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER0_15</td><td>input</td><td>TCELL93:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER0_2</td><td>input</td><td>TCELL92:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER0_3</td><td>input</td><td>TCELL92:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER0_4</td><td>input</td><td>TCELL92:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER0_5</td><td>input</td><td>TCELL92:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER0_6</td><td>input</td><td>TCELL92:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER0_7</td><td>input</td><td>TCELL92:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER0_8</td><td>input</td><td>TCELL93:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER0_9</td><td>input</td><td>TCELL93:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER1_0</td><td>input</td><td>TCELL94:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER1_1</td><td>input</td><td>TCELL94:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER1_10</td><td>input</td><td>TCELL95:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER1_11</td><td>input</td><td>TCELL95:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER1_12</td><td>input</td><td>TCELL95:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER1_13</td><td>input</td><td>TCELL95:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER1_14</td><td>input</td><td>TCELL95:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER1_15</td><td>input</td><td>TCELL95:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER1_2</td><td>input</td><td>TCELL94:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER1_3</td><td>input</td><td>TCELL94:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER1_4</td><td>input</td><td>TCELL94:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER1_5</td><td>input</td><td>TCELL94:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER1_6</td><td>input</td><td>TCELL94:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER1_7</td><td>input</td><td>TCELL94:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER1_8</td><td>input</td><td>TCELL95:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER1_9</td><td>input</td><td>TCELL95:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER2_0</td><td>input</td><td>TCELL96:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER2_1</td><td>input</td><td>TCELL96:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER2_10</td><td>input</td><td>TCELL97:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER2_11</td><td>input</td><td>TCELL97:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER2_12</td><td>input</td><td>TCELL97:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER2_13</td><td>input</td><td>TCELL97:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER2_14</td><td>input</td><td>TCELL97:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER2_15</td><td>input</td><td>TCELL97:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER2_2</td><td>input</td><td>TCELL96:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER2_3</td><td>input</td><td>TCELL96:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER2_4</td><td>input</td><td>TCELL96:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER2_5</td><td>input</td><td>TCELL96:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER2_6</td><td>input</td><td>TCELL96:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER2_7</td><td>input</td><td>TCELL96:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER2_8</td><td>input</td><td>TCELL97:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER2_9</td><td>input</td><td>TCELL97:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER3_0</td><td>input</td><td>TCELL98:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER3_1</td><td>input</td><td>TCELL98:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER3_10</td><td>input</td><td>TCELL99:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER3_11</td><td>input</td><td>TCELL99:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER3_12</td><td>input</td><td>TCELL99:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER3_13</td><td>input</td><td>TCELL99:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER3_14</td><td>input</td><td>TCELL99:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER3_15</td><td>input</td><td>TCELL99:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER3_2</td><td>input</td><td>TCELL98:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER3_3</td><td>input</td><td>TCELL98:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER3_4</td><td>input</td><td>TCELL98:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER3_5</td><td>input</td><td>TCELL98:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER3_6</td><td>input</td><td>TCELL98:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER3_7</td><td>input</td><td>TCELL98:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER3_8</td><td>input</td><td>TCELL99:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER3_9</td><td>input</td><td>TCELL99:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER4_0</td><td>input</td><td>TCELL100:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER4_1</td><td>input</td><td>TCELL100:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER4_10</td><td>input</td><td>TCELL101:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER4_11</td><td>input</td><td>TCELL101:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER4_12</td><td>input</td><td>TCELL101:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER4_13</td><td>input</td><td>TCELL101:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER4_14</td><td>input</td><td>TCELL101:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER4_15</td><td>input</td><td>TCELL101:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER4_2</td><td>input</td><td>TCELL100:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER4_3</td><td>input</td><td>TCELL100:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER4_4</td><td>input</td><td>TCELL100:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER4_5</td><td>input</td><td>TCELL100:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER4_6</td><td>input</td><td>TCELL100:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER4_7</td><td>input</td><td>TCELL100:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER4_8</td><td>input</td><td>TCELL101:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER4_9</td><td>input</td><td>TCELL101:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER5_0</td><td>input</td><td>TCELL102:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER5_1</td><td>input</td><td>TCELL102:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER5_10</td><td>input</td><td>TCELL103:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER5_11</td><td>input</td><td>TCELL103:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER5_12</td><td>input</td><td>TCELL103:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER5_13</td><td>input</td><td>TCELL103:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER5_14</td><td>input</td><td>TCELL103:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER5_15</td><td>input</td><td>TCELL103:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER5_2</td><td>input</td><td>TCELL102:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER5_3</td><td>input</td><td>TCELL102:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER5_4</td><td>input</td><td>TCELL102:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER5_5</td><td>input</td><td>TCELL102:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER5_6</td><td>input</td><td>TCELL102:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER5_7</td><td>input</td><td>TCELL102:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER5_8</td><td>input</td><td>TCELL103:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER5_9</td><td>input</td><td>TCELL103:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER6_0</td><td>input</td><td>TCELL104:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER6_1</td><td>input</td><td>TCELL104:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER6_10</td><td>input</td><td>TCELL105:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER6_11</td><td>input</td><td>TCELL105:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER6_12</td><td>input</td><td>TCELL105:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER6_13</td><td>input</td><td>TCELL105:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER6_14</td><td>input</td><td>TCELL105:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER6_15</td><td>input</td><td>TCELL105:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER6_2</td><td>input</td><td>TCELL104:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER6_3</td><td>input</td><td>TCELL104:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER6_4</td><td>input</td><td>TCELL104:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER6_5</td><td>input</td><td>TCELL104:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER6_6</td><td>input</td><td>TCELL104:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER6_7</td><td>input</td><td>TCELL104:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER6_8</td><td>input</td><td>TCELL105:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER6_9</td><td>input</td><td>TCELL105:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER7_0</td><td>input</td><td>TCELL106:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER7_1</td><td>input</td><td>TCELL106:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER7_10</td><td>input</td><td>TCELL107:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER7_11</td><td>input</td><td>TCELL107:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER7_12</td><td>input</td><td>TCELL107:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER7_13</td><td>input</td><td>TCELL107:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER7_14</td><td>input</td><td>TCELL107:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER7_15</td><td>input</td><td>TCELL107:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER7_2</td><td>input</td><td>TCELL106:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER7_3</td><td>input</td><td>TCELL106:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER7_4</td><td>input</td><td>TCELL106:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER7_5</td><td>input</td><td>TCELL106:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER7_6</td><td>input</td><td>TCELL106:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER7_7</td><td>input</td><td>TCELL106:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER7_8</td><td>input</td><td>TCELL107:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER7_9</td><td>input</td><td>TCELL107:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER8_0</td><td>input</td><td>TCELL108:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER8_1</td><td>input</td><td>TCELL108:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER8_10</td><td>input</td><td>TCELL109:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER8_11</td><td>input</td><td>TCELL109:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER8_12</td><td>input</td><td>TCELL109:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER8_13</td><td>input</td><td>TCELL109:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER8_14</td><td>input</td><td>TCELL109:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER8_15</td><td>input</td><td>TCELL109:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER8_2</td><td>input</td><td>TCELL108:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER8_3</td><td>input</td><td>TCELL108:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER8_4</td><td>input</td><td>TCELL108:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER8_5</td><td>input</td><td>TCELL108:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER8_6</td><td>input</td><td>TCELL108:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER8_7</td><td>input</td><td>TCELL108:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER8_8</td><td>input</td><td>TCELL109:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REFRESH_TIMER8_9</td><td>input</td><td>TCELL109:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REQ0</td><td>input</td><td>TCELL18:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REQ1</td><td>input</td><td>TCELL18:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REQ2</td><td>input</td><td>TCELL18:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REQ3</td><td>input</td><td>TCELL18:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REQ4</td><td>input</td><td>TCELL18:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REQ5</td><td>input</td><td>TCELL18:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REQ6</td><td>input</td><td>TCELL18:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REQ7</td><td>input</td><td>TCELL18:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>CTL_TX_PAUSE_REQ8</td><td>input</td><td>TCELL19:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>CTL_TX_PTP_VLANE_ADJUST_MODE</td><td>input</td><td>TCELL15:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>CTL_TX_RESEND_PAUSE</td><td>input</td><td>TCELL19:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>CTL_TX_SEND_IDLE</td><td>input</td><td>TCELL19:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>CTL_TX_SEND_RFI</td><td>input</td><td>TCELL19:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>CTL_TX_SYSTEMTIMERIN0</td><td>input</td><td>TCELL20:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>CTL_TX_SYSTEMTIMERIN1</td><td>input</td><td>TCELL20:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>CTL_TX_SYSTEMTIMERIN10</td><td>input</td><td>TCELL21:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>CTL_TX_SYSTEMTIMERIN11</td><td>input</td><td>TCELL21:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>CTL_TX_SYSTEMTIMERIN12</td><td>input</td><td>TCELL21:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>CTL_TX_SYSTEMTIMERIN13</td><td>input</td><td>TCELL21:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>CTL_TX_SYSTEMTIMERIN14</td><td>input</td><td>TCELL21:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>CTL_TX_SYSTEMTIMERIN15</td><td>input</td><td>TCELL21:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>CTL_TX_SYSTEMTIMERIN16</td><td>input</td><td>TCELL22:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>CTL_TX_SYSTEMTIMERIN17</td><td>input</td><td>TCELL22:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>CTL_TX_SYSTEMTIMERIN18</td><td>input</td><td>TCELL22:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>CTL_TX_SYSTEMTIMERIN19</td><td>input</td><td>TCELL22:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>CTL_TX_SYSTEMTIMERIN2</td><td>input</td><td>TCELL20:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>CTL_TX_SYSTEMTIMERIN20</td><td>input</td><td>TCELL22:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>CTL_TX_SYSTEMTIMERIN21</td><td>input</td><td>TCELL22:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>CTL_TX_SYSTEMTIMERIN22</td><td>input</td><td>TCELL22:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>CTL_TX_SYSTEMTIMERIN23</td><td>input</td><td>TCELL22:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>CTL_TX_SYSTEMTIMERIN24</td><td>input</td><td>TCELL23:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>CTL_TX_SYSTEMTIMERIN25</td><td>input</td><td>TCELL23:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>CTL_TX_SYSTEMTIMERIN26</td><td>input</td><td>TCELL23:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>CTL_TX_SYSTEMTIMERIN27</td><td>input</td><td>TCELL23:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>CTL_TX_SYSTEMTIMERIN28</td><td>input</td><td>TCELL23:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>CTL_TX_SYSTEMTIMERIN29</td><td>input</td><td>TCELL23:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>CTL_TX_SYSTEMTIMERIN3</td><td>input</td><td>TCELL20:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>CTL_TX_SYSTEMTIMERIN30</td><td>input</td><td>TCELL23:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>CTL_TX_SYSTEMTIMERIN31</td><td>input</td><td>TCELL23:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>CTL_TX_SYSTEMTIMERIN32</td><td>input</td><td>TCELL24:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>CTL_TX_SYSTEMTIMERIN33</td><td>input</td><td>TCELL24:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>CTL_TX_SYSTEMTIMERIN34</td><td>input</td><td>TCELL24:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>CTL_TX_SYSTEMTIMERIN35</td><td>input</td><td>TCELL24:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>CTL_TX_SYSTEMTIMERIN36</td><td>input</td><td>TCELL24:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>CTL_TX_SYSTEMTIMERIN37</td><td>input</td><td>TCELL24:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>CTL_TX_SYSTEMTIMERIN38</td><td>input</td><td>TCELL24:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>CTL_TX_SYSTEMTIMERIN39</td><td>input</td><td>TCELL24:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>CTL_TX_SYSTEMTIMERIN4</td><td>input</td><td>TCELL20:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>CTL_TX_SYSTEMTIMERIN40</td><td>input</td><td>TCELL25:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>CTL_TX_SYSTEMTIMERIN41</td><td>input</td><td>TCELL25:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>CTL_TX_SYSTEMTIMERIN42</td><td>input</td><td>TCELL25:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>CTL_TX_SYSTEMTIMERIN43</td><td>input</td><td>TCELL25:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>CTL_TX_SYSTEMTIMERIN44</td><td>input</td><td>TCELL25:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>CTL_TX_SYSTEMTIMERIN45</td><td>input</td><td>TCELL25:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>CTL_TX_SYSTEMTIMERIN46</td><td>input</td><td>TCELL25:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>CTL_TX_SYSTEMTIMERIN47</td><td>input</td><td>TCELL25:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>CTL_TX_SYSTEMTIMERIN48</td><td>input</td><td>TCELL26:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>CTL_TX_SYSTEMTIMERIN49</td><td>input</td><td>TCELL26:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>CTL_TX_SYSTEMTIMERIN5</td><td>input</td><td>TCELL20:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>CTL_TX_SYSTEMTIMERIN50</td><td>input</td><td>TCELL26:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>CTL_TX_SYSTEMTIMERIN51</td><td>input</td><td>TCELL26:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>CTL_TX_SYSTEMTIMERIN52</td><td>input</td><td>TCELL26:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>CTL_TX_SYSTEMTIMERIN53</td><td>input</td><td>TCELL26:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>CTL_TX_SYSTEMTIMERIN54</td><td>input</td><td>TCELL26:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>CTL_TX_SYSTEMTIMERIN55</td><td>input</td><td>TCELL26:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>CTL_TX_SYSTEMTIMERIN56</td><td>input</td><td>TCELL27:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>CTL_TX_SYSTEMTIMERIN57</td><td>input</td><td>TCELL27:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>CTL_TX_SYSTEMTIMERIN58</td><td>input</td><td>TCELL27:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>CTL_TX_SYSTEMTIMERIN59</td><td>input</td><td>TCELL27:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>CTL_TX_SYSTEMTIMERIN6</td><td>input</td><td>TCELL20:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>CTL_TX_SYSTEMTIMERIN60</td><td>input</td><td>TCELL27:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>CTL_TX_SYSTEMTIMERIN61</td><td>input</td><td>TCELL27:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>CTL_TX_SYSTEMTIMERIN62</td><td>input</td><td>TCELL27:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>CTL_TX_SYSTEMTIMERIN63</td><td>input</td><td>TCELL27:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>CTL_TX_SYSTEMTIMERIN64</td><td>input</td><td>TCELL28:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>CTL_TX_SYSTEMTIMERIN65</td><td>input</td><td>TCELL28:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>CTL_TX_SYSTEMTIMERIN66</td><td>input</td><td>TCELL28:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>CTL_TX_SYSTEMTIMERIN67</td><td>input</td><td>TCELL28:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>CTL_TX_SYSTEMTIMERIN68</td><td>input</td><td>TCELL28:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>CTL_TX_SYSTEMTIMERIN69</td><td>input</td><td>TCELL28:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>CTL_TX_SYSTEMTIMERIN7</td><td>input</td><td>TCELL20:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>CTL_TX_SYSTEMTIMERIN70</td><td>input</td><td>TCELL28:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>CTL_TX_SYSTEMTIMERIN71</td><td>input</td><td>TCELL28:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>CTL_TX_SYSTEMTIMERIN72</td><td>input</td><td>TCELL29:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>CTL_TX_SYSTEMTIMERIN73</td><td>input</td><td>TCELL29:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>CTL_TX_SYSTEMTIMERIN74</td><td>input</td><td>TCELL29:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>CTL_TX_SYSTEMTIMERIN75</td><td>input</td><td>TCELL29:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>CTL_TX_SYSTEMTIMERIN76</td><td>input</td><td>TCELL29:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>CTL_TX_SYSTEMTIMERIN77</td><td>input</td><td>TCELL29:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>CTL_TX_SYSTEMTIMERIN78</td><td>input</td><td>TCELL29:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>CTL_TX_SYSTEMTIMERIN79</td><td>input</td><td>TCELL29:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>CTL_TX_SYSTEMTIMERIN8</td><td>input</td><td>TCELL21:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>CTL_TX_SYSTEMTIMERIN9</td><td>input</td><td>TCELL21:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>CTL_TX_TEST_PATTERN</td><td>input</td><td>TCELL19:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>DRP_ADDR0</td><td>input</td><td>TCELL118:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>DRP_ADDR1</td><td>input</td><td>TCELL118:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>DRP_ADDR2</td><td>input</td><td>TCELL118:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>DRP_ADDR3</td><td>input</td><td>TCELL118:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>DRP_ADDR4</td><td>input</td><td>TCELL118:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>DRP_ADDR5</td><td>input</td><td>TCELL118:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>DRP_ADDR6</td><td>input</td><td>TCELL118:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>DRP_ADDR7</td><td>input</td><td>TCELL118:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>DRP_ADDR8</td><td>input</td><td>TCELL119:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>DRP_ADDR9</td><td>input</td><td>TCELL119:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>DRP_CLK_B</td><td>input</td><td>TCELL57:IMUX.CTRL.3</td></tr>
<tr><td>DRP_DI0</td><td>input</td><td>TCELL116:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>DRP_DI1</td><td>input</td><td>TCELL116:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>DRP_DI10</td><td>input</td><td>TCELL117:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>DRP_DI11</td><td>input</td><td>TCELL117:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>DRP_DI12</td><td>input</td><td>TCELL117:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>DRP_DI13</td><td>input</td><td>TCELL117:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>DRP_DI14</td><td>input</td><td>TCELL117:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>DRP_DI15</td><td>input</td><td>TCELL117:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>DRP_DI2</td><td>input</td><td>TCELL116:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>DRP_DI3</td><td>input</td><td>TCELL116:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>DRP_DI4</td><td>input</td><td>TCELL116:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>DRP_DI5</td><td>input</td><td>TCELL116:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>DRP_DI6</td><td>input</td><td>TCELL116:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>DRP_DI7</td><td>input</td><td>TCELL116:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>DRP_DI8</td><td>input</td><td>TCELL117:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>DRP_DI9</td><td>input</td><td>TCELL117:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>DRP_DO0</td><td>output</td><td>TCELL59:OUT.0.TMIN</td></tr>
<tr><td>DRP_DO1</td><td>output</td><td>TCELL59:OUT.2.TMIN</td></tr>
<tr><td>DRP_DO10</td><td>output</td><td>TCELL58:OUT.4.TMIN</td></tr>
<tr><td>DRP_DO11</td><td>output</td><td>TCELL58:OUT.6.TMIN</td></tr>
<tr><td>DRP_DO12</td><td>output</td><td>TCELL58:OUT.8.TMIN</td></tr>
<tr><td>DRP_DO13</td><td>output</td><td>TCELL58:OUT.10.TMIN</td></tr>
<tr><td>DRP_DO14</td><td>output</td><td>TCELL58:OUT.12.TMIN</td></tr>
<tr><td>DRP_DO15</td><td>output</td><td>TCELL58:OUT.14.TMIN</td></tr>
<tr><td>DRP_DO2</td><td>output</td><td>TCELL59:OUT.4.TMIN</td></tr>
<tr><td>DRP_DO3</td><td>output</td><td>TCELL59:OUT.6.TMIN</td></tr>
<tr><td>DRP_DO4</td><td>output</td><td>TCELL59:OUT.8.TMIN</td></tr>
<tr><td>DRP_DO5</td><td>output</td><td>TCELL59:OUT.10.TMIN</td></tr>
<tr><td>DRP_DO6</td><td>output</td><td>TCELL59:OUT.12.TMIN</td></tr>
<tr><td>DRP_DO7</td><td>output</td><td>TCELL59:OUT.14.TMIN</td></tr>
<tr><td>DRP_DO8</td><td>output</td><td>TCELL58:OUT.0.TMIN</td></tr>
<tr><td>DRP_DO9</td><td>output</td><td>TCELL58:OUT.2.TMIN</td></tr>
<tr><td>DRP_EN</td><td>input</td><td>TCELL115:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>DRP_RDY</td><td>output</td><td>TCELL56:OUT.14.TMIN</td></tr>
<tr><td>DRP_WE</td><td>input</td><td>TCELL115:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>RX_CLK_B</td><td>input</td><td>TCELL30:IMUX.CTRL.3</td></tr>
<tr><td>RX_DATAOUT0_0</td><td>output</td><td>TCELL88:OUT.1.TMIN</td></tr>
<tr><td>RX_DATAOUT0_1</td><td>output</td><td>TCELL88:OUT.5.TMIN</td></tr>
<tr><td>RX_DATAOUT0_10</td><td>output</td><td>TCELL89:OUT.9.TMIN</td></tr>
<tr><td>RX_DATAOUT0_100</td><td>output</td><td>TCELL92:OUT.19.TMIN</td></tr>
<tr><td>RX_DATAOUT0_101</td><td>output</td><td>TCELL92:OUT.23.TMIN</td></tr>
<tr><td>RX_DATAOUT0_102</td><td>output</td><td>TCELL92:OUT.27.TMIN</td></tr>
<tr><td>RX_DATAOUT0_103</td><td>output</td><td>TCELL92:OUT.31.TMIN</td></tr>
<tr><td>RX_DATAOUT0_104</td><td>output</td><td>TCELL93:OUT.3.TMIN</td></tr>
<tr><td>RX_DATAOUT0_105</td><td>output</td><td>TCELL93:OUT.7.TMIN</td></tr>
<tr><td>RX_DATAOUT0_106</td><td>output</td><td>TCELL93:OUT.11.TMIN</td></tr>
<tr><td>RX_DATAOUT0_107</td><td>output</td><td>TCELL93:OUT.15.TMIN</td></tr>
<tr><td>RX_DATAOUT0_108</td><td>output</td><td>TCELL93:OUT.19.TMIN</td></tr>
<tr><td>RX_DATAOUT0_109</td><td>output</td><td>TCELL93:OUT.23.TMIN</td></tr>
<tr><td>RX_DATAOUT0_11</td><td>output</td><td>TCELL89:OUT.13.TMIN</td></tr>
<tr><td>RX_DATAOUT0_110</td><td>output</td><td>TCELL93:OUT.27.TMIN</td></tr>
<tr><td>RX_DATAOUT0_111</td><td>output</td><td>TCELL93:OUT.31.TMIN</td></tr>
<tr><td>RX_DATAOUT0_112</td><td>output</td><td>TCELL94:OUT.3.TMIN</td></tr>
<tr><td>RX_DATAOUT0_113</td><td>output</td><td>TCELL94:OUT.7.TMIN</td></tr>
<tr><td>RX_DATAOUT0_114</td><td>output</td><td>TCELL94:OUT.11.TMIN</td></tr>
<tr><td>RX_DATAOUT0_115</td><td>output</td><td>TCELL94:OUT.15.TMIN</td></tr>
<tr><td>RX_DATAOUT0_116</td><td>output</td><td>TCELL94:OUT.19.TMIN</td></tr>
<tr><td>RX_DATAOUT0_117</td><td>output</td><td>TCELL94:OUT.23.TMIN</td></tr>
<tr><td>RX_DATAOUT0_118</td><td>output</td><td>TCELL94:OUT.27.TMIN</td></tr>
<tr><td>RX_DATAOUT0_119</td><td>output</td><td>TCELL94:OUT.31.TMIN</td></tr>
<tr><td>RX_DATAOUT0_12</td><td>output</td><td>TCELL89:OUT.17.TMIN</td></tr>
<tr><td>RX_DATAOUT0_120</td><td>output</td><td>TCELL95:OUT.3.TMIN</td></tr>
<tr><td>RX_DATAOUT0_121</td><td>output</td><td>TCELL95:OUT.7.TMIN</td></tr>
<tr><td>RX_DATAOUT0_122</td><td>output</td><td>TCELL95:OUT.11.TMIN</td></tr>
<tr><td>RX_DATAOUT0_123</td><td>output</td><td>TCELL95:OUT.15.TMIN</td></tr>
<tr><td>RX_DATAOUT0_124</td><td>output</td><td>TCELL95:OUT.19.TMIN</td></tr>
<tr><td>RX_DATAOUT0_125</td><td>output</td><td>TCELL95:OUT.23.TMIN</td></tr>
<tr><td>RX_DATAOUT0_126</td><td>output</td><td>TCELL95:OUT.27.TMIN</td></tr>
<tr><td>RX_DATAOUT0_127</td><td>output</td><td>TCELL95:OUT.31.TMIN</td></tr>
<tr><td>RX_DATAOUT0_13</td><td>output</td><td>TCELL89:OUT.21.TMIN</td></tr>
<tr><td>RX_DATAOUT0_14</td><td>output</td><td>TCELL89:OUT.25.TMIN</td></tr>
<tr><td>RX_DATAOUT0_15</td><td>output</td><td>TCELL89:OUT.29.TMIN</td></tr>
<tr><td>RX_DATAOUT0_16</td><td>output</td><td>TCELL90:OUT.1.TMIN</td></tr>
<tr><td>RX_DATAOUT0_17</td><td>output</td><td>TCELL90:OUT.5.TMIN</td></tr>
<tr><td>RX_DATAOUT0_18</td><td>output</td><td>TCELL90:OUT.9.TMIN</td></tr>
<tr><td>RX_DATAOUT0_19</td><td>output</td><td>TCELL90:OUT.13.TMIN</td></tr>
<tr><td>RX_DATAOUT0_2</td><td>output</td><td>TCELL88:OUT.9.TMIN</td></tr>
<tr><td>RX_DATAOUT0_20</td><td>output</td><td>TCELL90:OUT.17.TMIN</td></tr>
<tr><td>RX_DATAOUT0_21</td><td>output</td><td>TCELL90:OUT.21.TMIN</td></tr>
<tr><td>RX_DATAOUT0_22</td><td>output</td><td>TCELL90:OUT.25.TMIN</td></tr>
<tr><td>RX_DATAOUT0_23</td><td>output</td><td>TCELL90:OUT.29.TMIN</td></tr>
<tr><td>RX_DATAOUT0_24</td><td>output</td><td>TCELL91:OUT.1.TMIN</td></tr>
<tr><td>RX_DATAOUT0_25</td><td>output</td><td>TCELL91:OUT.5.TMIN</td></tr>
<tr><td>RX_DATAOUT0_26</td><td>output</td><td>TCELL91:OUT.9.TMIN</td></tr>
<tr><td>RX_DATAOUT0_27</td><td>output</td><td>TCELL91:OUT.13.TMIN</td></tr>
<tr><td>RX_DATAOUT0_28</td><td>output</td><td>TCELL91:OUT.17.TMIN</td></tr>
<tr><td>RX_DATAOUT0_29</td><td>output</td><td>TCELL91:OUT.21.TMIN</td></tr>
<tr><td>RX_DATAOUT0_3</td><td>output</td><td>TCELL88:OUT.13.TMIN</td></tr>
<tr><td>RX_DATAOUT0_30</td><td>output</td><td>TCELL91:OUT.25.TMIN</td></tr>
<tr><td>RX_DATAOUT0_31</td><td>output</td><td>TCELL91:OUT.29.TMIN</td></tr>
<tr><td>RX_DATAOUT0_32</td><td>output</td><td>TCELL92:OUT.1.TMIN</td></tr>
<tr><td>RX_DATAOUT0_33</td><td>output</td><td>TCELL92:OUT.5.TMIN</td></tr>
<tr><td>RX_DATAOUT0_34</td><td>output</td><td>TCELL92:OUT.9.TMIN</td></tr>
<tr><td>RX_DATAOUT0_35</td><td>output</td><td>TCELL92:OUT.13.TMIN</td></tr>
<tr><td>RX_DATAOUT0_36</td><td>output</td><td>TCELL92:OUT.17.TMIN</td></tr>
<tr><td>RX_DATAOUT0_37</td><td>output</td><td>TCELL92:OUT.21.TMIN</td></tr>
<tr><td>RX_DATAOUT0_38</td><td>output</td><td>TCELL92:OUT.25.TMIN</td></tr>
<tr><td>RX_DATAOUT0_39</td><td>output</td><td>TCELL92:OUT.29.TMIN</td></tr>
<tr><td>RX_DATAOUT0_4</td><td>output</td><td>TCELL88:OUT.17.TMIN</td></tr>
<tr><td>RX_DATAOUT0_40</td><td>output</td><td>TCELL93:OUT.1.TMIN</td></tr>
<tr><td>RX_DATAOUT0_41</td><td>output</td><td>TCELL93:OUT.5.TMIN</td></tr>
<tr><td>RX_DATAOUT0_42</td><td>output</td><td>TCELL93:OUT.9.TMIN</td></tr>
<tr><td>RX_DATAOUT0_43</td><td>output</td><td>TCELL93:OUT.13.TMIN</td></tr>
<tr><td>RX_DATAOUT0_44</td><td>output</td><td>TCELL93:OUT.17.TMIN</td></tr>
<tr><td>RX_DATAOUT0_45</td><td>output</td><td>TCELL93:OUT.21.TMIN</td></tr>
<tr><td>RX_DATAOUT0_46</td><td>output</td><td>TCELL93:OUT.25.TMIN</td></tr>
<tr><td>RX_DATAOUT0_47</td><td>output</td><td>TCELL93:OUT.29.TMIN</td></tr>
<tr><td>RX_DATAOUT0_48</td><td>output</td><td>TCELL94:OUT.1.TMIN</td></tr>
<tr><td>RX_DATAOUT0_49</td><td>output</td><td>TCELL94:OUT.5.TMIN</td></tr>
<tr><td>RX_DATAOUT0_5</td><td>output</td><td>TCELL88:OUT.21.TMIN</td></tr>
<tr><td>RX_DATAOUT0_50</td><td>output</td><td>TCELL94:OUT.9.TMIN</td></tr>
<tr><td>RX_DATAOUT0_51</td><td>output</td><td>TCELL94:OUT.13.TMIN</td></tr>
<tr><td>RX_DATAOUT0_52</td><td>output</td><td>TCELL94:OUT.17.TMIN</td></tr>
<tr><td>RX_DATAOUT0_53</td><td>output</td><td>TCELL94:OUT.21.TMIN</td></tr>
<tr><td>RX_DATAOUT0_54</td><td>output</td><td>TCELL94:OUT.25.TMIN</td></tr>
<tr><td>RX_DATAOUT0_55</td><td>output</td><td>TCELL94:OUT.29.TMIN</td></tr>
<tr><td>RX_DATAOUT0_56</td><td>output</td><td>TCELL95:OUT.1.TMIN</td></tr>
<tr><td>RX_DATAOUT0_57</td><td>output</td><td>TCELL95:OUT.5.TMIN</td></tr>
<tr><td>RX_DATAOUT0_58</td><td>output</td><td>TCELL95:OUT.9.TMIN</td></tr>
<tr><td>RX_DATAOUT0_59</td><td>output</td><td>TCELL95:OUT.13.TMIN</td></tr>
<tr><td>RX_DATAOUT0_6</td><td>output</td><td>TCELL88:OUT.25.TMIN</td></tr>
<tr><td>RX_DATAOUT0_60</td><td>output</td><td>TCELL95:OUT.17.TMIN</td></tr>
<tr><td>RX_DATAOUT0_61</td><td>output</td><td>TCELL95:OUT.21.TMIN</td></tr>
<tr><td>RX_DATAOUT0_62</td><td>output</td><td>TCELL95:OUT.25.TMIN</td></tr>
<tr><td>RX_DATAOUT0_63</td><td>output</td><td>TCELL95:OUT.29.TMIN</td></tr>
<tr><td>RX_DATAOUT0_64</td><td>output</td><td>TCELL88:OUT.3.TMIN</td></tr>
<tr><td>RX_DATAOUT0_65</td><td>output</td><td>TCELL88:OUT.7.TMIN</td></tr>
<tr><td>RX_DATAOUT0_66</td><td>output</td><td>TCELL88:OUT.11.TMIN</td></tr>
<tr><td>RX_DATAOUT0_67</td><td>output</td><td>TCELL88:OUT.15.TMIN</td></tr>
<tr><td>RX_DATAOUT0_68</td><td>output</td><td>TCELL88:OUT.19.TMIN</td></tr>
<tr><td>RX_DATAOUT0_69</td><td>output</td><td>TCELL88:OUT.23.TMIN</td></tr>
<tr><td>RX_DATAOUT0_7</td><td>output</td><td>TCELL88:OUT.29.TMIN</td></tr>
<tr><td>RX_DATAOUT0_70</td><td>output</td><td>TCELL88:OUT.27.TMIN</td></tr>
<tr><td>RX_DATAOUT0_71</td><td>output</td><td>TCELL88:OUT.31.TMIN</td></tr>
<tr><td>RX_DATAOUT0_72</td><td>output</td><td>TCELL89:OUT.3.TMIN</td></tr>
<tr><td>RX_DATAOUT0_73</td><td>output</td><td>TCELL89:OUT.7.TMIN</td></tr>
<tr><td>RX_DATAOUT0_74</td><td>output</td><td>TCELL89:OUT.11.TMIN</td></tr>
<tr><td>RX_DATAOUT0_75</td><td>output</td><td>TCELL89:OUT.15.TMIN</td></tr>
<tr><td>RX_DATAOUT0_76</td><td>output</td><td>TCELL89:OUT.19.TMIN</td></tr>
<tr><td>RX_DATAOUT0_77</td><td>output</td><td>TCELL89:OUT.23.TMIN</td></tr>
<tr><td>RX_DATAOUT0_78</td><td>output</td><td>TCELL89:OUT.27.TMIN</td></tr>
<tr><td>RX_DATAOUT0_79</td><td>output</td><td>TCELL89:OUT.31.TMIN</td></tr>
<tr><td>RX_DATAOUT0_8</td><td>output</td><td>TCELL89:OUT.1.TMIN</td></tr>
<tr><td>RX_DATAOUT0_80</td><td>output</td><td>TCELL90:OUT.3.TMIN</td></tr>
<tr><td>RX_DATAOUT0_81</td><td>output</td><td>TCELL90:OUT.7.TMIN</td></tr>
<tr><td>RX_DATAOUT0_82</td><td>output</td><td>TCELL90:OUT.11.TMIN</td></tr>
<tr><td>RX_DATAOUT0_83</td><td>output</td><td>TCELL90:OUT.15.TMIN</td></tr>
<tr><td>RX_DATAOUT0_84</td><td>output</td><td>TCELL90:OUT.19.TMIN</td></tr>
<tr><td>RX_DATAOUT0_85</td><td>output</td><td>TCELL90:OUT.23.TMIN</td></tr>
<tr><td>RX_DATAOUT0_86</td><td>output</td><td>TCELL90:OUT.27.TMIN</td></tr>
<tr><td>RX_DATAOUT0_87</td><td>output</td><td>TCELL90:OUT.31.TMIN</td></tr>
<tr><td>RX_DATAOUT0_88</td><td>output</td><td>TCELL91:OUT.3.TMIN</td></tr>
<tr><td>RX_DATAOUT0_89</td><td>output</td><td>TCELL91:OUT.7.TMIN</td></tr>
<tr><td>RX_DATAOUT0_9</td><td>output</td><td>TCELL89:OUT.5.TMIN</td></tr>
<tr><td>RX_DATAOUT0_90</td><td>output</td><td>TCELL91:OUT.11.TMIN</td></tr>
<tr><td>RX_DATAOUT0_91</td><td>output</td><td>TCELL91:OUT.15.TMIN</td></tr>
<tr><td>RX_DATAOUT0_92</td><td>output</td><td>TCELL91:OUT.19.TMIN</td></tr>
<tr><td>RX_DATAOUT0_93</td><td>output</td><td>TCELL91:OUT.23.TMIN</td></tr>
<tr><td>RX_DATAOUT0_94</td><td>output</td><td>TCELL91:OUT.27.TMIN</td></tr>
<tr><td>RX_DATAOUT0_95</td><td>output</td><td>TCELL91:OUT.31.TMIN</td></tr>
<tr><td>RX_DATAOUT0_96</td><td>output</td><td>TCELL92:OUT.3.TMIN</td></tr>
<tr><td>RX_DATAOUT0_97</td><td>output</td><td>TCELL92:OUT.7.TMIN</td></tr>
<tr><td>RX_DATAOUT0_98</td><td>output</td><td>TCELL92:OUT.11.TMIN</td></tr>
<tr><td>RX_DATAOUT0_99</td><td>output</td><td>TCELL92:OUT.15.TMIN</td></tr>
<tr><td>RX_DATAOUT1_0</td><td>output</td><td>TCELL96:OUT.1.TMIN</td></tr>
<tr><td>RX_DATAOUT1_1</td><td>output</td><td>TCELL96:OUT.5.TMIN</td></tr>
<tr><td>RX_DATAOUT1_10</td><td>output</td><td>TCELL97:OUT.9.TMIN</td></tr>
<tr><td>RX_DATAOUT1_100</td><td>output</td><td>TCELL100:OUT.19.TMIN</td></tr>
<tr><td>RX_DATAOUT1_101</td><td>output</td><td>TCELL100:OUT.23.TMIN</td></tr>
<tr><td>RX_DATAOUT1_102</td><td>output</td><td>TCELL100:OUT.27.TMIN</td></tr>
<tr><td>RX_DATAOUT1_103</td><td>output</td><td>TCELL100:OUT.31.TMIN</td></tr>
<tr><td>RX_DATAOUT1_104</td><td>output</td><td>TCELL101:OUT.3.TMIN</td></tr>
<tr><td>RX_DATAOUT1_105</td><td>output</td><td>TCELL101:OUT.7.TMIN</td></tr>
<tr><td>RX_DATAOUT1_106</td><td>output</td><td>TCELL101:OUT.11.TMIN</td></tr>
<tr><td>RX_DATAOUT1_107</td><td>output</td><td>TCELL101:OUT.15.TMIN</td></tr>
<tr><td>RX_DATAOUT1_108</td><td>output</td><td>TCELL101:OUT.19.TMIN</td></tr>
<tr><td>RX_DATAOUT1_109</td><td>output</td><td>TCELL101:OUT.23.TMIN</td></tr>
<tr><td>RX_DATAOUT1_11</td><td>output</td><td>TCELL97:OUT.13.TMIN</td></tr>
<tr><td>RX_DATAOUT1_110</td><td>output</td><td>TCELL101:OUT.27.TMIN</td></tr>
<tr><td>RX_DATAOUT1_111</td><td>output</td><td>TCELL101:OUT.31.TMIN</td></tr>
<tr><td>RX_DATAOUT1_112</td><td>output</td><td>TCELL102:OUT.3.TMIN</td></tr>
<tr><td>RX_DATAOUT1_113</td><td>output</td><td>TCELL102:OUT.7.TMIN</td></tr>
<tr><td>RX_DATAOUT1_114</td><td>output</td><td>TCELL102:OUT.11.TMIN</td></tr>
<tr><td>RX_DATAOUT1_115</td><td>output</td><td>TCELL102:OUT.15.TMIN</td></tr>
<tr><td>RX_DATAOUT1_116</td><td>output</td><td>TCELL102:OUT.19.TMIN</td></tr>
<tr><td>RX_DATAOUT1_117</td><td>output</td><td>TCELL102:OUT.23.TMIN</td></tr>
<tr><td>RX_DATAOUT1_118</td><td>output</td><td>TCELL102:OUT.27.TMIN</td></tr>
<tr><td>RX_DATAOUT1_119</td><td>output</td><td>TCELL102:OUT.31.TMIN</td></tr>
<tr><td>RX_DATAOUT1_12</td><td>output</td><td>TCELL97:OUT.17.TMIN</td></tr>
<tr><td>RX_DATAOUT1_120</td><td>output</td><td>TCELL103:OUT.3.TMIN</td></tr>
<tr><td>RX_DATAOUT1_121</td><td>output</td><td>TCELL103:OUT.7.TMIN</td></tr>
<tr><td>RX_DATAOUT1_122</td><td>output</td><td>TCELL103:OUT.11.TMIN</td></tr>
<tr><td>RX_DATAOUT1_123</td><td>output</td><td>TCELL103:OUT.15.TMIN</td></tr>
<tr><td>RX_DATAOUT1_124</td><td>output</td><td>TCELL103:OUT.19.TMIN</td></tr>
<tr><td>RX_DATAOUT1_125</td><td>output</td><td>TCELL103:OUT.23.TMIN</td></tr>
<tr><td>RX_DATAOUT1_126</td><td>output</td><td>TCELL103:OUT.27.TMIN</td></tr>
<tr><td>RX_DATAOUT1_127</td><td>output</td><td>TCELL103:OUT.31.TMIN</td></tr>
<tr><td>RX_DATAOUT1_13</td><td>output</td><td>TCELL97:OUT.21.TMIN</td></tr>
<tr><td>RX_DATAOUT1_14</td><td>output</td><td>TCELL97:OUT.25.TMIN</td></tr>
<tr><td>RX_DATAOUT1_15</td><td>output</td><td>TCELL97:OUT.29.TMIN</td></tr>
<tr><td>RX_DATAOUT1_16</td><td>output</td><td>TCELL98:OUT.1.TMIN</td></tr>
<tr><td>RX_DATAOUT1_17</td><td>output</td><td>TCELL98:OUT.5.TMIN</td></tr>
<tr><td>RX_DATAOUT1_18</td><td>output</td><td>TCELL98:OUT.9.TMIN</td></tr>
<tr><td>RX_DATAOUT1_19</td><td>output</td><td>TCELL98:OUT.13.TMIN</td></tr>
<tr><td>RX_DATAOUT1_2</td><td>output</td><td>TCELL96:OUT.9.TMIN</td></tr>
<tr><td>RX_DATAOUT1_20</td><td>output</td><td>TCELL98:OUT.17.TMIN</td></tr>
<tr><td>RX_DATAOUT1_21</td><td>output</td><td>TCELL98:OUT.21.TMIN</td></tr>
<tr><td>RX_DATAOUT1_22</td><td>output</td><td>TCELL98:OUT.25.TMIN</td></tr>
<tr><td>RX_DATAOUT1_23</td><td>output</td><td>TCELL98:OUT.29.TMIN</td></tr>
<tr><td>RX_DATAOUT1_24</td><td>output</td><td>TCELL99:OUT.1.TMIN</td></tr>
<tr><td>RX_DATAOUT1_25</td><td>output</td><td>TCELL99:OUT.5.TMIN</td></tr>
<tr><td>RX_DATAOUT1_26</td><td>output</td><td>TCELL99:OUT.9.TMIN</td></tr>
<tr><td>RX_DATAOUT1_27</td><td>output</td><td>TCELL99:OUT.13.TMIN</td></tr>
<tr><td>RX_DATAOUT1_28</td><td>output</td><td>TCELL99:OUT.17.TMIN</td></tr>
<tr><td>RX_DATAOUT1_29</td><td>output</td><td>TCELL99:OUT.21.TMIN</td></tr>
<tr><td>RX_DATAOUT1_3</td><td>output</td><td>TCELL96:OUT.13.TMIN</td></tr>
<tr><td>RX_DATAOUT1_30</td><td>output</td><td>TCELL99:OUT.25.TMIN</td></tr>
<tr><td>RX_DATAOUT1_31</td><td>output</td><td>TCELL99:OUT.29.TMIN</td></tr>
<tr><td>RX_DATAOUT1_32</td><td>output</td><td>TCELL100:OUT.1.TMIN</td></tr>
<tr><td>RX_DATAOUT1_33</td><td>output</td><td>TCELL100:OUT.5.TMIN</td></tr>
<tr><td>RX_DATAOUT1_34</td><td>output</td><td>TCELL100:OUT.9.TMIN</td></tr>
<tr><td>RX_DATAOUT1_35</td><td>output</td><td>TCELL100:OUT.13.TMIN</td></tr>
<tr><td>RX_DATAOUT1_36</td><td>output</td><td>TCELL100:OUT.17.TMIN</td></tr>
<tr><td>RX_DATAOUT1_37</td><td>output</td><td>TCELL100:OUT.21.TMIN</td></tr>
<tr><td>RX_DATAOUT1_38</td><td>output</td><td>TCELL100:OUT.25.TMIN</td></tr>
<tr><td>RX_DATAOUT1_39</td><td>output</td><td>TCELL100:OUT.29.TMIN</td></tr>
<tr><td>RX_DATAOUT1_4</td><td>output</td><td>TCELL96:OUT.17.TMIN</td></tr>
<tr><td>RX_DATAOUT1_40</td><td>output</td><td>TCELL101:OUT.1.TMIN</td></tr>
<tr><td>RX_DATAOUT1_41</td><td>output</td><td>TCELL101:OUT.5.TMIN</td></tr>
<tr><td>RX_DATAOUT1_42</td><td>output</td><td>TCELL101:OUT.9.TMIN</td></tr>
<tr><td>RX_DATAOUT1_43</td><td>output</td><td>TCELL101:OUT.13.TMIN</td></tr>
<tr><td>RX_DATAOUT1_44</td><td>output</td><td>TCELL101:OUT.17.TMIN</td></tr>
<tr><td>RX_DATAOUT1_45</td><td>output</td><td>TCELL101:OUT.21.TMIN</td></tr>
<tr><td>RX_DATAOUT1_46</td><td>output</td><td>TCELL101:OUT.25.TMIN</td></tr>
<tr><td>RX_DATAOUT1_47</td><td>output</td><td>TCELL101:OUT.29.TMIN</td></tr>
<tr><td>RX_DATAOUT1_48</td><td>output</td><td>TCELL102:OUT.1.TMIN</td></tr>
<tr><td>RX_DATAOUT1_49</td><td>output</td><td>TCELL102:OUT.5.TMIN</td></tr>
<tr><td>RX_DATAOUT1_5</td><td>output</td><td>TCELL96:OUT.21.TMIN</td></tr>
<tr><td>RX_DATAOUT1_50</td><td>output</td><td>TCELL102:OUT.9.TMIN</td></tr>
<tr><td>RX_DATAOUT1_51</td><td>output</td><td>TCELL102:OUT.13.TMIN</td></tr>
<tr><td>RX_DATAOUT1_52</td><td>output</td><td>TCELL102:OUT.17.TMIN</td></tr>
<tr><td>RX_DATAOUT1_53</td><td>output</td><td>TCELL102:OUT.21.TMIN</td></tr>
<tr><td>RX_DATAOUT1_54</td><td>output</td><td>TCELL102:OUT.25.TMIN</td></tr>
<tr><td>RX_DATAOUT1_55</td><td>output</td><td>TCELL102:OUT.29.TMIN</td></tr>
<tr><td>RX_DATAOUT1_56</td><td>output</td><td>TCELL103:OUT.1.TMIN</td></tr>
<tr><td>RX_DATAOUT1_57</td><td>output</td><td>TCELL103:OUT.5.TMIN</td></tr>
<tr><td>RX_DATAOUT1_58</td><td>output</td><td>TCELL103:OUT.9.TMIN</td></tr>
<tr><td>RX_DATAOUT1_59</td><td>output</td><td>TCELL103:OUT.13.TMIN</td></tr>
<tr><td>RX_DATAOUT1_6</td><td>output</td><td>TCELL96:OUT.25.TMIN</td></tr>
<tr><td>RX_DATAOUT1_60</td><td>output</td><td>TCELL103:OUT.17.TMIN</td></tr>
<tr><td>RX_DATAOUT1_61</td><td>output</td><td>TCELL103:OUT.21.TMIN</td></tr>
<tr><td>RX_DATAOUT1_62</td><td>output</td><td>TCELL103:OUT.25.TMIN</td></tr>
<tr><td>RX_DATAOUT1_63</td><td>output</td><td>TCELL103:OUT.29.TMIN</td></tr>
<tr><td>RX_DATAOUT1_64</td><td>output</td><td>TCELL96:OUT.3.TMIN</td></tr>
<tr><td>RX_DATAOUT1_65</td><td>output</td><td>TCELL96:OUT.7.TMIN</td></tr>
<tr><td>RX_DATAOUT1_66</td><td>output</td><td>TCELL96:OUT.11.TMIN</td></tr>
<tr><td>RX_DATAOUT1_67</td><td>output</td><td>TCELL96:OUT.15.TMIN</td></tr>
<tr><td>RX_DATAOUT1_68</td><td>output</td><td>TCELL96:OUT.19.TMIN</td></tr>
<tr><td>RX_DATAOUT1_69</td><td>output</td><td>TCELL96:OUT.23.TMIN</td></tr>
<tr><td>RX_DATAOUT1_7</td><td>output</td><td>TCELL96:OUT.29.TMIN</td></tr>
<tr><td>RX_DATAOUT1_70</td><td>output</td><td>TCELL96:OUT.27.TMIN</td></tr>
<tr><td>RX_DATAOUT1_71</td><td>output</td><td>TCELL96:OUT.31.TMIN</td></tr>
<tr><td>RX_DATAOUT1_72</td><td>output</td><td>TCELL97:OUT.3.TMIN</td></tr>
<tr><td>RX_DATAOUT1_73</td><td>output</td><td>TCELL97:OUT.7.TMIN</td></tr>
<tr><td>RX_DATAOUT1_74</td><td>output</td><td>TCELL97:OUT.11.TMIN</td></tr>
<tr><td>RX_DATAOUT1_75</td><td>output</td><td>TCELL97:OUT.15.TMIN</td></tr>
<tr><td>RX_DATAOUT1_76</td><td>output</td><td>TCELL97:OUT.19.TMIN</td></tr>
<tr><td>RX_DATAOUT1_77</td><td>output</td><td>TCELL97:OUT.23.TMIN</td></tr>
<tr><td>RX_DATAOUT1_78</td><td>output</td><td>TCELL97:OUT.27.TMIN</td></tr>
<tr><td>RX_DATAOUT1_79</td><td>output</td><td>TCELL97:OUT.31.TMIN</td></tr>
<tr><td>RX_DATAOUT1_8</td><td>output</td><td>TCELL97:OUT.1.TMIN</td></tr>
<tr><td>RX_DATAOUT1_80</td><td>output</td><td>TCELL98:OUT.3.TMIN</td></tr>
<tr><td>RX_DATAOUT1_81</td><td>output</td><td>TCELL98:OUT.7.TMIN</td></tr>
<tr><td>RX_DATAOUT1_82</td><td>output</td><td>TCELL98:OUT.11.TMIN</td></tr>
<tr><td>RX_DATAOUT1_83</td><td>output</td><td>TCELL98:OUT.15.TMIN</td></tr>
<tr><td>RX_DATAOUT1_84</td><td>output</td><td>TCELL98:OUT.19.TMIN</td></tr>
<tr><td>RX_DATAOUT1_85</td><td>output</td><td>TCELL98:OUT.23.TMIN</td></tr>
<tr><td>RX_DATAOUT1_86</td><td>output</td><td>TCELL98:OUT.27.TMIN</td></tr>
<tr><td>RX_DATAOUT1_87</td><td>output</td><td>TCELL98:OUT.31.TMIN</td></tr>
<tr><td>RX_DATAOUT1_88</td><td>output</td><td>TCELL99:OUT.3.TMIN</td></tr>
<tr><td>RX_DATAOUT1_89</td><td>output</td><td>TCELL99:OUT.7.TMIN</td></tr>
<tr><td>RX_DATAOUT1_9</td><td>output</td><td>TCELL97:OUT.5.TMIN</td></tr>
<tr><td>RX_DATAOUT1_90</td><td>output</td><td>TCELL99:OUT.11.TMIN</td></tr>
<tr><td>RX_DATAOUT1_91</td><td>output</td><td>TCELL99:OUT.15.TMIN</td></tr>
<tr><td>RX_DATAOUT1_92</td><td>output</td><td>TCELL99:OUT.19.TMIN</td></tr>
<tr><td>RX_DATAOUT1_93</td><td>output</td><td>TCELL99:OUT.23.TMIN</td></tr>
<tr><td>RX_DATAOUT1_94</td><td>output</td><td>TCELL99:OUT.27.TMIN</td></tr>
<tr><td>RX_DATAOUT1_95</td><td>output</td><td>TCELL99:OUT.31.TMIN</td></tr>
<tr><td>RX_DATAOUT1_96</td><td>output</td><td>TCELL100:OUT.3.TMIN</td></tr>
<tr><td>RX_DATAOUT1_97</td><td>output</td><td>TCELL100:OUT.7.TMIN</td></tr>
<tr><td>RX_DATAOUT1_98</td><td>output</td><td>TCELL100:OUT.11.TMIN</td></tr>
<tr><td>RX_DATAOUT1_99</td><td>output</td><td>TCELL100:OUT.15.TMIN</td></tr>
<tr><td>RX_DATAOUT2_0</td><td>output</td><td>TCELL104:OUT.1.TMIN</td></tr>
<tr><td>RX_DATAOUT2_1</td><td>output</td><td>TCELL104:OUT.5.TMIN</td></tr>
<tr><td>RX_DATAOUT2_10</td><td>output</td><td>TCELL105:OUT.9.TMIN</td></tr>
<tr><td>RX_DATAOUT2_100</td><td>output</td><td>TCELL108:OUT.19.TMIN</td></tr>
<tr><td>RX_DATAOUT2_101</td><td>output</td><td>TCELL108:OUT.23.TMIN</td></tr>
<tr><td>RX_DATAOUT2_102</td><td>output</td><td>TCELL108:OUT.27.TMIN</td></tr>
<tr><td>RX_DATAOUT2_103</td><td>output</td><td>TCELL108:OUT.31.TMIN</td></tr>
<tr><td>RX_DATAOUT2_104</td><td>output</td><td>TCELL109:OUT.3.TMIN</td></tr>
<tr><td>RX_DATAOUT2_105</td><td>output</td><td>TCELL109:OUT.7.TMIN</td></tr>
<tr><td>RX_DATAOUT2_106</td><td>output</td><td>TCELL109:OUT.11.TMIN</td></tr>
<tr><td>RX_DATAOUT2_107</td><td>output</td><td>TCELL109:OUT.15.TMIN</td></tr>
<tr><td>RX_DATAOUT2_108</td><td>output</td><td>TCELL109:OUT.19.TMIN</td></tr>
<tr><td>RX_DATAOUT2_109</td><td>output</td><td>TCELL109:OUT.23.TMIN</td></tr>
<tr><td>RX_DATAOUT2_11</td><td>output</td><td>TCELL105:OUT.13.TMIN</td></tr>
<tr><td>RX_DATAOUT2_110</td><td>output</td><td>TCELL109:OUT.27.TMIN</td></tr>
<tr><td>RX_DATAOUT2_111</td><td>output</td><td>TCELL109:OUT.31.TMIN</td></tr>
<tr><td>RX_DATAOUT2_112</td><td>output</td><td>TCELL110:OUT.3.TMIN</td></tr>
<tr><td>RX_DATAOUT2_113</td><td>output</td><td>TCELL110:OUT.7.TMIN</td></tr>
<tr><td>RX_DATAOUT2_114</td><td>output</td><td>TCELL110:OUT.11.TMIN</td></tr>
<tr><td>RX_DATAOUT2_115</td><td>output</td><td>TCELL110:OUT.15.TMIN</td></tr>
<tr><td>RX_DATAOUT2_116</td><td>output</td><td>TCELL110:OUT.19.TMIN</td></tr>
<tr><td>RX_DATAOUT2_117</td><td>output</td><td>TCELL110:OUT.23.TMIN</td></tr>
<tr><td>RX_DATAOUT2_118</td><td>output</td><td>TCELL110:OUT.27.TMIN</td></tr>
<tr><td>RX_DATAOUT2_119</td><td>output</td><td>TCELL110:OUT.31.TMIN</td></tr>
<tr><td>RX_DATAOUT2_12</td><td>output</td><td>TCELL105:OUT.17.TMIN</td></tr>
<tr><td>RX_DATAOUT2_120</td><td>output</td><td>TCELL111:OUT.3.TMIN</td></tr>
<tr><td>RX_DATAOUT2_121</td><td>output</td><td>TCELL111:OUT.7.TMIN</td></tr>
<tr><td>RX_DATAOUT2_122</td><td>output</td><td>TCELL111:OUT.11.TMIN</td></tr>
<tr><td>RX_DATAOUT2_123</td><td>output</td><td>TCELL111:OUT.15.TMIN</td></tr>
<tr><td>RX_DATAOUT2_124</td><td>output</td><td>TCELL111:OUT.19.TMIN</td></tr>
<tr><td>RX_DATAOUT2_125</td><td>output</td><td>TCELL111:OUT.23.TMIN</td></tr>
<tr><td>RX_DATAOUT2_126</td><td>output</td><td>TCELL111:OUT.27.TMIN</td></tr>
<tr><td>RX_DATAOUT2_127</td><td>output</td><td>TCELL111:OUT.31.TMIN</td></tr>
<tr><td>RX_DATAOUT2_13</td><td>output</td><td>TCELL105:OUT.21.TMIN</td></tr>
<tr><td>RX_DATAOUT2_14</td><td>output</td><td>TCELL105:OUT.25.TMIN</td></tr>
<tr><td>RX_DATAOUT2_15</td><td>output</td><td>TCELL105:OUT.29.TMIN</td></tr>
<tr><td>RX_DATAOUT2_16</td><td>output</td><td>TCELL106:OUT.1.TMIN</td></tr>
<tr><td>RX_DATAOUT2_17</td><td>output</td><td>TCELL106:OUT.5.TMIN</td></tr>
<tr><td>RX_DATAOUT2_18</td><td>output</td><td>TCELL106:OUT.9.TMIN</td></tr>
<tr><td>RX_DATAOUT2_19</td><td>output</td><td>TCELL106:OUT.13.TMIN</td></tr>
<tr><td>RX_DATAOUT2_2</td><td>output</td><td>TCELL104:OUT.9.TMIN</td></tr>
<tr><td>RX_DATAOUT2_20</td><td>output</td><td>TCELL106:OUT.17.TMIN</td></tr>
<tr><td>RX_DATAOUT2_21</td><td>output</td><td>TCELL106:OUT.21.TMIN</td></tr>
<tr><td>RX_DATAOUT2_22</td><td>output</td><td>TCELL106:OUT.25.TMIN</td></tr>
<tr><td>RX_DATAOUT2_23</td><td>output</td><td>TCELL106:OUT.29.TMIN</td></tr>
<tr><td>RX_DATAOUT2_24</td><td>output</td><td>TCELL107:OUT.1.TMIN</td></tr>
<tr><td>RX_DATAOUT2_25</td><td>output</td><td>TCELL107:OUT.5.TMIN</td></tr>
<tr><td>RX_DATAOUT2_26</td><td>output</td><td>TCELL107:OUT.9.TMIN</td></tr>
<tr><td>RX_DATAOUT2_27</td><td>output</td><td>TCELL107:OUT.13.TMIN</td></tr>
<tr><td>RX_DATAOUT2_28</td><td>output</td><td>TCELL107:OUT.17.TMIN</td></tr>
<tr><td>RX_DATAOUT2_29</td><td>output</td><td>TCELL107:OUT.21.TMIN</td></tr>
<tr><td>RX_DATAOUT2_3</td><td>output</td><td>TCELL104:OUT.13.TMIN</td></tr>
<tr><td>RX_DATAOUT2_30</td><td>output</td><td>TCELL107:OUT.25.TMIN</td></tr>
<tr><td>RX_DATAOUT2_31</td><td>output</td><td>TCELL107:OUT.29.TMIN</td></tr>
<tr><td>RX_DATAOUT2_32</td><td>output</td><td>TCELL108:OUT.1.TMIN</td></tr>
<tr><td>RX_DATAOUT2_33</td><td>output</td><td>TCELL108:OUT.5.TMIN</td></tr>
<tr><td>RX_DATAOUT2_34</td><td>output</td><td>TCELL108:OUT.9.TMIN</td></tr>
<tr><td>RX_DATAOUT2_35</td><td>output</td><td>TCELL108:OUT.13.TMIN</td></tr>
<tr><td>RX_DATAOUT2_36</td><td>output</td><td>TCELL108:OUT.17.TMIN</td></tr>
<tr><td>RX_DATAOUT2_37</td><td>output</td><td>TCELL108:OUT.21.TMIN</td></tr>
<tr><td>RX_DATAOUT2_38</td><td>output</td><td>TCELL108:OUT.25.TMIN</td></tr>
<tr><td>RX_DATAOUT2_39</td><td>output</td><td>TCELL108:OUT.29.TMIN</td></tr>
<tr><td>RX_DATAOUT2_4</td><td>output</td><td>TCELL104:OUT.17.TMIN</td></tr>
<tr><td>RX_DATAOUT2_40</td><td>output</td><td>TCELL109:OUT.1.TMIN</td></tr>
<tr><td>RX_DATAOUT2_41</td><td>output</td><td>TCELL109:OUT.5.TMIN</td></tr>
<tr><td>RX_DATAOUT2_42</td><td>output</td><td>TCELL109:OUT.9.TMIN</td></tr>
<tr><td>RX_DATAOUT2_43</td><td>output</td><td>TCELL109:OUT.13.TMIN</td></tr>
<tr><td>RX_DATAOUT2_44</td><td>output</td><td>TCELL109:OUT.17.TMIN</td></tr>
<tr><td>RX_DATAOUT2_45</td><td>output</td><td>TCELL109:OUT.21.TMIN</td></tr>
<tr><td>RX_DATAOUT2_46</td><td>output</td><td>TCELL109:OUT.25.TMIN</td></tr>
<tr><td>RX_DATAOUT2_47</td><td>output</td><td>TCELL109:OUT.29.TMIN</td></tr>
<tr><td>RX_DATAOUT2_48</td><td>output</td><td>TCELL110:OUT.1.TMIN</td></tr>
<tr><td>RX_DATAOUT2_49</td><td>output</td><td>TCELL110:OUT.5.TMIN</td></tr>
<tr><td>RX_DATAOUT2_5</td><td>output</td><td>TCELL104:OUT.21.TMIN</td></tr>
<tr><td>RX_DATAOUT2_50</td><td>output</td><td>TCELL110:OUT.9.TMIN</td></tr>
<tr><td>RX_DATAOUT2_51</td><td>output</td><td>TCELL110:OUT.13.TMIN</td></tr>
<tr><td>RX_DATAOUT2_52</td><td>output</td><td>TCELL110:OUT.17.TMIN</td></tr>
<tr><td>RX_DATAOUT2_53</td><td>output</td><td>TCELL110:OUT.21.TMIN</td></tr>
<tr><td>RX_DATAOUT2_54</td><td>output</td><td>TCELL110:OUT.25.TMIN</td></tr>
<tr><td>RX_DATAOUT2_55</td><td>output</td><td>TCELL110:OUT.29.TMIN</td></tr>
<tr><td>RX_DATAOUT2_56</td><td>output</td><td>TCELL111:OUT.1.TMIN</td></tr>
<tr><td>RX_DATAOUT2_57</td><td>output</td><td>TCELL111:OUT.5.TMIN</td></tr>
<tr><td>RX_DATAOUT2_58</td><td>output</td><td>TCELL111:OUT.9.TMIN</td></tr>
<tr><td>RX_DATAOUT2_59</td><td>output</td><td>TCELL111:OUT.13.TMIN</td></tr>
<tr><td>RX_DATAOUT2_6</td><td>output</td><td>TCELL104:OUT.25.TMIN</td></tr>
<tr><td>RX_DATAOUT2_60</td><td>output</td><td>TCELL111:OUT.17.TMIN</td></tr>
<tr><td>RX_DATAOUT2_61</td><td>output</td><td>TCELL111:OUT.21.TMIN</td></tr>
<tr><td>RX_DATAOUT2_62</td><td>output</td><td>TCELL111:OUT.25.TMIN</td></tr>
<tr><td>RX_DATAOUT2_63</td><td>output</td><td>TCELL111:OUT.29.TMIN</td></tr>
<tr><td>RX_DATAOUT2_64</td><td>output</td><td>TCELL104:OUT.3.TMIN</td></tr>
<tr><td>RX_DATAOUT2_65</td><td>output</td><td>TCELL104:OUT.7.TMIN</td></tr>
<tr><td>RX_DATAOUT2_66</td><td>output</td><td>TCELL104:OUT.11.TMIN</td></tr>
<tr><td>RX_DATAOUT2_67</td><td>output</td><td>TCELL104:OUT.15.TMIN</td></tr>
<tr><td>RX_DATAOUT2_68</td><td>output</td><td>TCELL104:OUT.19.TMIN</td></tr>
<tr><td>RX_DATAOUT2_69</td><td>output</td><td>TCELL104:OUT.23.TMIN</td></tr>
<tr><td>RX_DATAOUT2_7</td><td>output</td><td>TCELL104:OUT.29.TMIN</td></tr>
<tr><td>RX_DATAOUT2_70</td><td>output</td><td>TCELL104:OUT.27.TMIN</td></tr>
<tr><td>RX_DATAOUT2_71</td><td>output</td><td>TCELL104:OUT.31.TMIN</td></tr>
<tr><td>RX_DATAOUT2_72</td><td>output</td><td>TCELL105:OUT.3.TMIN</td></tr>
<tr><td>RX_DATAOUT2_73</td><td>output</td><td>TCELL105:OUT.7.TMIN</td></tr>
<tr><td>RX_DATAOUT2_74</td><td>output</td><td>TCELL105:OUT.11.TMIN</td></tr>
<tr><td>RX_DATAOUT2_75</td><td>output</td><td>TCELL105:OUT.15.TMIN</td></tr>
<tr><td>RX_DATAOUT2_76</td><td>output</td><td>TCELL105:OUT.19.TMIN</td></tr>
<tr><td>RX_DATAOUT2_77</td><td>output</td><td>TCELL105:OUT.23.TMIN</td></tr>
<tr><td>RX_DATAOUT2_78</td><td>output</td><td>TCELL105:OUT.27.TMIN</td></tr>
<tr><td>RX_DATAOUT2_79</td><td>output</td><td>TCELL105:OUT.31.TMIN</td></tr>
<tr><td>RX_DATAOUT2_8</td><td>output</td><td>TCELL105:OUT.1.TMIN</td></tr>
<tr><td>RX_DATAOUT2_80</td><td>output</td><td>TCELL106:OUT.3.TMIN</td></tr>
<tr><td>RX_DATAOUT2_81</td><td>output</td><td>TCELL106:OUT.7.TMIN</td></tr>
<tr><td>RX_DATAOUT2_82</td><td>output</td><td>TCELL106:OUT.11.TMIN</td></tr>
<tr><td>RX_DATAOUT2_83</td><td>output</td><td>TCELL106:OUT.15.TMIN</td></tr>
<tr><td>RX_DATAOUT2_84</td><td>output</td><td>TCELL106:OUT.19.TMIN</td></tr>
<tr><td>RX_DATAOUT2_85</td><td>output</td><td>TCELL106:OUT.23.TMIN</td></tr>
<tr><td>RX_DATAOUT2_86</td><td>output</td><td>TCELL106:OUT.27.TMIN</td></tr>
<tr><td>RX_DATAOUT2_87</td><td>output</td><td>TCELL106:OUT.31.TMIN</td></tr>
<tr><td>RX_DATAOUT2_88</td><td>output</td><td>TCELL107:OUT.3.TMIN</td></tr>
<tr><td>RX_DATAOUT2_89</td><td>output</td><td>TCELL107:OUT.7.TMIN</td></tr>
<tr><td>RX_DATAOUT2_9</td><td>output</td><td>TCELL105:OUT.5.TMIN</td></tr>
<tr><td>RX_DATAOUT2_90</td><td>output</td><td>TCELL107:OUT.11.TMIN</td></tr>
<tr><td>RX_DATAOUT2_91</td><td>output</td><td>TCELL107:OUT.15.TMIN</td></tr>
<tr><td>RX_DATAOUT2_92</td><td>output</td><td>TCELL107:OUT.19.TMIN</td></tr>
<tr><td>RX_DATAOUT2_93</td><td>output</td><td>TCELL107:OUT.23.TMIN</td></tr>
<tr><td>RX_DATAOUT2_94</td><td>output</td><td>TCELL107:OUT.27.TMIN</td></tr>
<tr><td>RX_DATAOUT2_95</td><td>output</td><td>TCELL107:OUT.31.TMIN</td></tr>
<tr><td>RX_DATAOUT2_96</td><td>output</td><td>TCELL108:OUT.3.TMIN</td></tr>
<tr><td>RX_DATAOUT2_97</td><td>output</td><td>TCELL108:OUT.7.TMIN</td></tr>
<tr><td>RX_DATAOUT2_98</td><td>output</td><td>TCELL108:OUT.11.TMIN</td></tr>
<tr><td>RX_DATAOUT2_99</td><td>output</td><td>TCELL108:OUT.15.TMIN</td></tr>
<tr><td>RX_DATAOUT3_0</td><td>output</td><td>TCELL112:OUT.1.TMIN</td></tr>
<tr><td>RX_DATAOUT3_1</td><td>output</td><td>TCELL112:OUT.5.TMIN</td></tr>
<tr><td>RX_DATAOUT3_10</td><td>output</td><td>TCELL113:OUT.9.TMIN</td></tr>
<tr><td>RX_DATAOUT3_100</td><td>output</td><td>TCELL116:OUT.19.TMIN</td></tr>
<tr><td>RX_DATAOUT3_101</td><td>output</td><td>TCELL116:OUT.23.TMIN</td></tr>
<tr><td>RX_DATAOUT3_102</td><td>output</td><td>TCELL116:OUT.27.TMIN</td></tr>
<tr><td>RX_DATAOUT3_103</td><td>output</td><td>TCELL116:OUT.31.TMIN</td></tr>
<tr><td>RX_DATAOUT3_104</td><td>output</td><td>TCELL117:OUT.3.TMIN</td></tr>
<tr><td>RX_DATAOUT3_105</td><td>output</td><td>TCELL117:OUT.7.TMIN</td></tr>
<tr><td>RX_DATAOUT3_106</td><td>output</td><td>TCELL117:OUT.11.TMIN</td></tr>
<tr><td>RX_DATAOUT3_107</td><td>output</td><td>TCELL117:OUT.15.TMIN</td></tr>
<tr><td>RX_DATAOUT3_108</td><td>output</td><td>TCELL117:OUT.19.TMIN</td></tr>
<tr><td>RX_DATAOUT3_109</td><td>output</td><td>TCELL117:OUT.23.TMIN</td></tr>
<tr><td>RX_DATAOUT3_11</td><td>output</td><td>TCELL113:OUT.13.TMIN</td></tr>
<tr><td>RX_DATAOUT3_110</td><td>output</td><td>TCELL117:OUT.27.TMIN</td></tr>
<tr><td>RX_DATAOUT3_111</td><td>output</td><td>TCELL117:OUT.31.TMIN</td></tr>
<tr><td>RX_DATAOUT3_112</td><td>output</td><td>TCELL118:OUT.3.TMIN</td></tr>
<tr><td>RX_DATAOUT3_113</td><td>output</td><td>TCELL118:OUT.7.TMIN</td></tr>
<tr><td>RX_DATAOUT3_114</td><td>output</td><td>TCELL118:OUT.11.TMIN</td></tr>
<tr><td>RX_DATAOUT3_115</td><td>output</td><td>TCELL118:OUT.15.TMIN</td></tr>
<tr><td>RX_DATAOUT3_116</td><td>output</td><td>TCELL118:OUT.19.TMIN</td></tr>
<tr><td>RX_DATAOUT3_117</td><td>output</td><td>TCELL118:OUT.23.TMIN</td></tr>
<tr><td>RX_DATAOUT3_118</td><td>output</td><td>TCELL118:OUT.27.TMIN</td></tr>
<tr><td>RX_DATAOUT3_119</td><td>output</td><td>TCELL118:OUT.31.TMIN</td></tr>
<tr><td>RX_DATAOUT3_12</td><td>output</td><td>TCELL113:OUT.17.TMIN</td></tr>
<tr><td>RX_DATAOUT3_120</td><td>output</td><td>TCELL119:OUT.3.TMIN</td></tr>
<tr><td>RX_DATAOUT3_121</td><td>output</td><td>TCELL119:OUT.7.TMIN</td></tr>
<tr><td>RX_DATAOUT3_122</td><td>output</td><td>TCELL119:OUT.11.TMIN</td></tr>
<tr><td>RX_DATAOUT3_123</td><td>output</td><td>TCELL119:OUT.15.TMIN</td></tr>
<tr><td>RX_DATAOUT3_124</td><td>output</td><td>TCELL119:OUT.19.TMIN</td></tr>
<tr><td>RX_DATAOUT3_125</td><td>output</td><td>TCELL119:OUT.23.TMIN</td></tr>
<tr><td>RX_DATAOUT3_126</td><td>output</td><td>TCELL119:OUT.27.TMIN</td></tr>
<tr><td>RX_DATAOUT3_127</td><td>output</td><td>TCELL119:OUT.31.TMIN</td></tr>
<tr><td>RX_DATAOUT3_13</td><td>output</td><td>TCELL113:OUT.21.TMIN</td></tr>
<tr><td>RX_DATAOUT3_14</td><td>output</td><td>TCELL113:OUT.25.TMIN</td></tr>
<tr><td>RX_DATAOUT3_15</td><td>output</td><td>TCELL113:OUT.29.TMIN</td></tr>
<tr><td>RX_DATAOUT3_16</td><td>output</td><td>TCELL114:OUT.1.TMIN</td></tr>
<tr><td>RX_DATAOUT3_17</td><td>output</td><td>TCELL114:OUT.5.TMIN</td></tr>
<tr><td>RX_DATAOUT3_18</td><td>output</td><td>TCELL114:OUT.9.TMIN</td></tr>
<tr><td>RX_DATAOUT3_19</td><td>output</td><td>TCELL114:OUT.13.TMIN</td></tr>
<tr><td>RX_DATAOUT3_2</td><td>output</td><td>TCELL112:OUT.9.TMIN</td></tr>
<tr><td>RX_DATAOUT3_20</td><td>output</td><td>TCELL114:OUT.17.TMIN</td></tr>
<tr><td>RX_DATAOUT3_21</td><td>output</td><td>TCELL114:OUT.21.TMIN</td></tr>
<tr><td>RX_DATAOUT3_22</td><td>output</td><td>TCELL114:OUT.25.TMIN</td></tr>
<tr><td>RX_DATAOUT3_23</td><td>output</td><td>TCELL114:OUT.29.TMIN</td></tr>
<tr><td>RX_DATAOUT3_24</td><td>output</td><td>TCELL115:OUT.1.TMIN</td></tr>
<tr><td>RX_DATAOUT3_25</td><td>output</td><td>TCELL115:OUT.5.TMIN</td></tr>
<tr><td>RX_DATAOUT3_26</td><td>output</td><td>TCELL115:OUT.9.TMIN</td></tr>
<tr><td>RX_DATAOUT3_27</td><td>output</td><td>TCELL115:OUT.13.TMIN</td></tr>
<tr><td>RX_DATAOUT3_28</td><td>output</td><td>TCELL115:OUT.17.TMIN</td></tr>
<tr><td>RX_DATAOUT3_29</td><td>output</td><td>TCELL115:OUT.21.TMIN</td></tr>
<tr><td>RX_DATAOUT3_3</td><td>output</td><td>TCELL112:OUT.13.TMIN</td></tr>
<tr><td>RX_DATAOUT3_30</td><td>output</td><td>TCELL115:OUT.25.TMIN</td></tr>
<tr><td>RX_DATAOUT3_31</td><td>output</td><td>TCELL115:OUT.29.TMIN</td></tr>
<tr><td>RX_DATAOUT3_32</td><td>output</td><td>TCELL116:OUT.1.TMIN</td></tr>
<tr><td>RX_DATAOUT3_33</td><td>output</td><td>TCELL116:OUT.5.TMIN</td></tr>
<tr><td>RX_DATAOUT3_34</td><td>output</td><td>TCELL116:OUT.9.TMIN</td></tr>
<tr><td>RX_DATAOUT3_35</td><td>output</td><td>TCELL116:OUT.13.TMIN</td></tr>
<tr><td>RX_DATAOUT3_36</td><td>output</td><td>TCELL116:OUT.17.TMIN</td></tr>
<tr><td>RX_DATAOUT3_37</td><td>output</td><td>TCELL116:OUT.21.TMIN</td></tr>
<tr><td>RX_DATAOUT3_38</td><td>output</td><td>TCELL116:OUT.25.TMIN</td></tr>
<tr><td>RX_DATAOUT3_39</td><td>output</td><td>TCELL116:OUT.29.TMIN</td></tr>
<tr><td>RX_DATAOUT3_4</td><td>output</td><td>TCELL112:OUT.17.TMIN</td></tr>
<tr><td>RX_DATAOUT3_40</td><td>output</td><td>TCELL117:OUT.1.TMIN</td></tr>
<tr><td>RX_DATAOUT3_41</td><td>output</td><td>TCELL117:OUT.5.TMIN</td></tr>
<tr><td>RX_DATAOUT3_42</td><td>output</td><td>TCELL117:OUT.9.TMIN</td></tr>
<tr><td>RX_DATAOUT3_43</td><td>output</td><td>TCELL117:OUT.13.TMIN</td></tr>
<tr><td>RX_DATAOUT3_44</td><td>output</td><td>TCELL117:OUT.17.TMIN</td></tr>
<tr><td>RX_DATAOUT3_45</td><td>output</td><td>TCELL117:OUT.21.TMIN</td></tr>
<tr><td>RX_DATAOUT3_46</td><td>output</td><td>TCELL117:OUT.25.TMIN</td></tr>
<tr><td>RX_DATAOUT3_47</td><td>output</td><td>TCELL117:OUT.29.TMIN</td></tr>
<tr><td>RX_DATAOUT3_48</td><td>output</td><td>TCELL118:OUT.1.TMIN</td></tr>
<tr><td>RX_DATAOUT3_49</td><td>output</td><td>TCELL118:OUT.5.TMIN</td></tr>
<tr><td>RX_DATAOUT3_5</td><td>output</td><td>TCELL112:OUT.21.TMIN</td></tr>
<tr><td>RX_DATAOUT3_50</td><td>output</td><td>TCELL118:OUT.9.TMIN</td></tr>
<tr><td>RX_DATAOUT3_51</td><td>output</td><td>TCELL118:OUT.13.TMIN</td></tr>
<tr><td>RX_DATAOUT3_52</td><td>output</td><td>TCELL118:OUT.17.TMIN</td></tr>
<tr><td>RX_DATAOUT3_53</td><td>output</td><td>TCELL118:OUT.21.TMIN</td></tr>
<tr><td>RX_DATAOUT3_54</td><td>output</td><td>TCELL118:OUT.25.TMIN</td></tr>
<tr><td>RX_DATAOUT3_55</td><td>output</td><td>TCELL118:OUT.29.TMIN</td></tr>
<tr><td>RX_DATAOUT3_56</td><td>output</td><td>TCELL119:OUT.1.TMIN</td></tr>
<tr><td>RX_DATAOUT3_57</td><td>output</td><td>TCELL119:OUT.5.TMIN</td></tr>
<tr><td>RX_DATAOUT3_58</td><td>output</td><td>TCELL119:OUT.9.TMIN</td></tr>
<tr><td>RX_DATAOUT3_59</td><td>output</td><td>TCELL119:OUT.13.TMIN</td></tr>
<tr><td>RX_DATAOUT3_6</td><td>output</td><td>TCELL112:OUT.25.TMIN</td></tr>
<tr><td>RX_DATAOUT3_60</td><td>output</td><td>TCELL119:OUT.17.TMIN</td></tr>
<tr><td>RX_DATAOUT3_61</td><td>output</td><td>TCELL119:OUT.21.TMIN</td></tr>
<tr><td>RX_DATAOUT3_62</td><td>output</td><td>TCELL119:OUT.25.TMIN</td></tr>
<tr><td>RX_DATAOUT3_63</td><td>output</td><td>TCELL119:OUT.29.TMIN</td></tr>
<tr><td>RX_DATAOUT3_64</td><td>output</td><td>TCELL112:OUT.3.TMIN</td></tr>
<tr><td>RX_DATAOUT3_65</td><td>output</td><td>TCELL112:OUT.7.TMIN</td></tr>
<tr><td>RX_DATAOUT3_66</td><td>output</td><td>TCELL112:OUT.11.TMIN</td></tr>
<tr><td>RX_DATAOUT3_67</td><td>output</td><td>TCELL112:OUT.15.TMIN</td></tr>
<tr><td>RX_DATAOUT3_68</td><td>output</td><td>TCELL112:OUT.19.TMIN</td></tr>
<tr><td>RX_DATAOUT3_69</td><td>output</td><td>TCELL112:OUT.23.TMIN</td></tr>
<tr><td>RX_DATAOUT3_7</td><td>output</td><td>TCELL112:OUT.29.TMIN</td></tr>
<tr><td>RX_DATAOUT3_70</td><td>output</td><td>TCELL112:OUT.27.TMIN</td></tr>
<tr><td>RX_DATAOUT3_71</td><td>output</td><td>TCELL112:OUT.31.TMIN</td></tr>
<tr><td>RX_DATAOUT3_72</td><td>output</td><td>TCELL113:OUT.3.TMIN</td></tr>
<tr><td>RX_DATAOUT3_73</td><td>output</td><td>TCELL113:OUT.7.TMIN</td></tr>
<tr><td>RX_DATAOUT3_74</td><td>output</td><td>TCELL113:OUT.11.TMIN</td></tr>
<tr><td>RX_DATAOUT3_75</td><td>output</td><td>TCELL113:OUT.15.TMIN</td></tr>
<tr><td>RX_DATAOUT3_76</td><td>output</td><td>TCELL113:OUT.19.TMIN</td></tr>
<tr><td>RX_DATAOUT3_77</td><td>output</td><td>TCELL113:OUT.23.TMIN</td></tr>
<tr><td>RX_DATAOUT3_78</td><td>output</td><td>TCELL113:OUT.27.TMIN</td></tr>
<tr><td>RX_DATAOUT3_79</td><td>output</td><td>TCELL113:OUT.31.TMIN</td></tr>
<tr><td>RX_DATAOUT3_8</td><td>output</td><td>TCELL113:OUT.1.TMIN</td></tr>
<tr><td>RX_DATAOUT3_80</td><td>output</td><td>TCELL114:OUT.3.TMIN</td></tr>
<tr><td>RX_DATAOUT3_81</td><td>output</td><td>TCELL114:OUT.7.TMIN</td></tr>
<tr><td>RX_DATAOUT3_82</td><td>output</td><td>TCELL114:OUT.11.TMIN</td></tr>
<tr><td>RX_DATAOUT3_83</td><td>output</td><td>TCELL114:OUT.15.TMIN</td></tr>
<tr><td>RX_DATAOUT3_84</td><td>output</td><td>TCELL114:OUT.19.TMIN</td></tr>
<tr><td>RX_DATAOUT3_85</td><td>output</td><td>TCELL114:OUT.23.TMIN</td></tr>
<tr><td>RX_DATAOUT3_86</td><td>output</td><td>TCELL114:OUT.27.TMIN</td></tr>
<tr><td>RX_DATAOUT3_87</td><td>output</td><td>TCELL114:OUT.31.TMIN</td></tr>
<tr><td>RX_DATAOUT3_88</td><td>output</td><td>TCELL115:OUT.3.TMIN</td></tr>
<tr><td>RX_DATAOUT3_89</td><td>output</td><td>TCELL115:OUT.7.TMIN</td></tr>
<tr><td>RX_DATAOUT3_9</td><td>output</td><td>TCELL113:OUT.5.TMIN</td></tr>
<tr><td>RX_DATAOUT3_90</td><td>output</td><td>TCELL115:OUT.11.TMIN</td></tr>
<tr><td>RX_DATAOUT3_91</td><td>output</td><td>TCELL115:OUT.15.TMIN</td></tr>
<tr><td>RX_DATAOUT3_92</td><td>output</td><td>TCELL115:OUT.19.TMIN</td></tr>
<tr><td>RX_DATAOUT3_93</td><td>output</td><td>TCELL115:OUT.23.TMIN</td></tr>
<tr><td>RX_DATAOUT3_94</td><td>output</td><td>TCELL115:OUT.27.TMIN</td></tr>
<tr><td>RX_DATAOUT3_95</td><td>output</td><td>TCELL115:OUT.31.TMIN</td></tr>
<tr><td>RX_DATAOUT3_96</td><td>output</td><td>TCELL116:OUT.3.TMIN</td></tr>
<tr><td>RX_DATAOUT3_97</td><td>output</td><td>TCELL116:OUT.7.TMIN</td></tr>
<tr><td>RX_DATAOUT3_98</td><td>output</td><td>TCELL116:OUT.11.TMIN</td></tr>
<tr><td>RX_DATAOUT3_99</td><td>output</td><td>TCELL116:OUT.15.TMIN</td></tr>
<tr><td>RX_ENAOUT0</td><td>output</td><td>TCELL88:OUT.16.TMIN</td></tr>
<tr><td>RX_ENAOUT1</td><td>output</td><td>TCELL96:OUT.16.TMIN</td></tr>
<tr><td>RX_ENAOUT2</td><td>output</td><td>TCELL104:OUT.16.TMIN</td></tr>
<tr><td>RX_ENAOUT3</td><td>output</td><td>TCELL112:OUT.16.TMIN</td></tr>
<tr><td>RX_EOPOUT0</td><td>output</td><td>TCELL89:OUT.16.TMIN</td></tr>
<tr><td>RX_EOPOUT1</td><td>output</td><td>TCELL97:OUT.16.TMIN</td></tr>
<tr><td>RX_EOPOUT2</td><td>output</td><td>TCELL105:OUT.16.TMIN</td></tr>
<tr><td>RX_EOPOUT3</td><td>output</td><td>TCELL113:OUT.16.TMIN</td></tr>
<tr><td>RX_ERROUT0</td><td>output</td><td>TCELL91:OUT.16.TMIN</td></tr>
<tr><td>RX_ERROUT1</td><td>output</td><td>TCELL99:OUT.16.TMIN</td></tr>
<tr><td>RX_ERROUT2</td><td>output</td><td>TCELL107:OUT.16.TMIN</td></tr>
<tr><td>RX_ERROUT3</td><td>output</td><td>TCELL115:OUT.16.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_0_0</td><td>output</td><td>TCELL87:OUT.3.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_0_1</td><td>output</td><td>TCELL87:OUT.7.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_0_2</td><td>output</td><td>TCELL87:OUT.11.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_0_3</td><td>output</td><td>TCELL87:OUT.15.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_0_4</td><td>output</td><td>TCELL87:OUT.19.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_0_5</td><td>output</td><td>TCELL87:OUT.23.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_0_6</td><td>output</td><td>TCELL87:OUT.27.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_10_0</td><td>output</td><td>TCELL82:OUT.3.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_10_1</td><td>output</td><td>TCELL82:OUT.7.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_10_2</td><td>output</td><td>TCELL82:OUT.11.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_10_3</td><td>output</td><td>TCELL82:OUT.15.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_10_4</td><td>output</td><td>TCELL82:OUT.19.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_10_5</td><td>output</td><td>TCELL82:OUT.23.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_10_6</td><td>output</td><td>TCELL82:OUT.27.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_11_0</td><td>output</td><td>TCELL82:OUT.1.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_11_1</td><td>output</td><td>TCELL82:OUT.5.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_11_2</td><td>output</td><td>TCELL82:OUT.9.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_11_3</td><td>output</td><td>TCELL82:OUT.13.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_11_4</td><td>output</td><td>TCELL82:OUT.17.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_11_5</td><td>output</td><td>TCELL82:OUT.21.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_11_6</td><td>output</td><td>TCELL82:OUT.25.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_12_0</td><td>output</td><td>TCELL81:OUT.3.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_12_1</td><td>output</td><td>TCELL81:OUT.7.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_12_2</td><td>output</td><td>TCELL81:OUT.11.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_12_3</td><td>output</td><td>TCELL81:OUT.15.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_12_4</td><td>output</td><td>TCELL81:OUT.19.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_12_5</td><td>output</td><td>TCELL81:OUT.23.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_12_6</td><td>output</td><td>TCELL81:OUT.27.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_13_0</td><td>output</td><td>TCELL81:OUT.1.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_13_1</td><td>output</td><td>TCELL81:OUT.5.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_13_2</td><td>output</td><td>TCELL81:OUT.9.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_13_3</td><td>output</td><td>TCELL81:OUT.13.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_13_4</td><td>output</td><td>TCELL81:OUT.17.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_13_5</td><td>output</td><td>TCELL81:OUT.21.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_13_6</td><td>output</td><td>TCELL81:OUT.25.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_14_0</td><td>output</td><td>TCELL80:OUT.3.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_14_1</td><td>output</td><td>TCELL80:OUT.7.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_14_2</td><td>output</td><td>TCELL80:OUT.11.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_14_3</td><td>output</td><td>TCELL80:OUT.15.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_14_4</td><td>output</td><td>TCELL80:OUT.19.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_14_5</td><td>output</td><td>TCELL80:OUT.23.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_14_6</td><td>output</td><td>TCELL80:OUT.27.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_15_0</td><td>output</td><td>TCELL80:OUT.1.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_15_1</td><td>output</td><td>TCELL80:OUT.5.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_15_2</td><td>output</td><td>TCELL80:OUT.9.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_15_3</td><td>output</td><td>TCELL80:OUT.13.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_15_4</td><td>output</td><td>TCELL80:OUT.17.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_15_5</td><td>output</td><td>TCELL80:OUT.21.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_15_6</td><td>output</td><td>TCELL80:OUT.25.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_16_0</td><td>output</td><td>TCELL79:OUT.3.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_16_1</td><td>output</td><td>TCELL79:OUT.7.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_16_2</td><td>output</td><td>TCELL79:OUT.11.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_16_3</td><td>output</td><td>TCELL79:OUT.15.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_16_4</td><td>output</td><td>TCELL79:OUT.19.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_16_5</td><td>output</td><td>TCELL79:OUT.23.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_16_6</td><td>output</td><td>TCELL79:OUT.27.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_17_0</td><td>output</td><td>TCELL79:OUT.1.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_17_1</td><td>output</td><td>TCELL79:OUT.5.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_17_2</td><td>output</td><td>TCELL79:OUT.9.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_17_3</td><td>output</td><td>TCELL79:OUT.13.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_17_4</td><td>output</td><td>TCELL79:OUT.17.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_17_5</td><td>output</td><td>TCELL79:OUT.21.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_17_6</td><td>output</td><td>TCELL79:OUT.25.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_18_0</td><td>output</td><td>TCELL78:OUT.3.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_18_1</td><td>output</td><td>TCELL78:OUT.7.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_18_2</td><td>output</td><td>TCELL78:OUT.11.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_18_3</td><td>output</td><td>TCELL78:OUT.15.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_18_4</td><td>output</td><td>TCELL78:OUT.19.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_18_5</td><td>output</td><td>TCELL78:OUT.23.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_18_6</td><td>output</td><td>TCELL78:OUT.27.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_19_0</td><td>output</td><td>TCELL78:OUT.1.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_19_1</td><td>output</td><td>TCELL78:OUT.5.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_19_2</td><td>output</td><td>TCELL78:OUT.9.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_19_3</td><td>output</td><td>TCELL78:OUT.13.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_19_4</td><td>output</td><td>TCELL78:OUT.17.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_19_5</td><td>output</td><td>TCELL78:OUT.21.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_19_6</td><td>output</td><td>TCELL78:OUT.25.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_1_0</td><td>output</td><td>TCELL87:OUT.1.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_1_1</td><td>output</td><td>TCELL87:OUT.5.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_1_2</td><td>output</td><td>TCELL87:OUT.9.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_1_3</td><td>output</td><td>TCELL87:OUT.13.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_1_4</td><td>output</td><td>TCELL87:OUT.17.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_1_5</td><td>output</td><td>TCELL87:OUT.21.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_1_6</td><td>output</td><td>TCELL87:OUT.25.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_2_0</td><td>output</td><td>TCELL86:OUT.3.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_2_1</td><td>output</td><td>TCELL86:OUT.7.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_2_2</td><td>output</td><td>TCELL86:OUT.11.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_2_3</td><td>output</td><td>TCELL86:OUT.15.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_2_4</td><td>output</td><td>TCELL86:OUT.19.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_2_5</td><td>output</td><td>TCELL86:OUT.23.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_2_6</td><td>output</td><td>TCELL86:OUT.27.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_3_0</td><td>output</td><td>TCELL86:OUT.1.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_3_1</td><td>output</td><td>TCELL86:OUT.5.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_3_2</td><td>output</td><td>TCELL86:OUT.9.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_3_3</td><td>output</td><td>TCELL86:OUT.13.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_3_4</td><td>output</td><td>TCELL86:OUT.17.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_3_5</td><td>output</td><td>TCELL86:OUT.21.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_3_6</td><td>output</td><td>TCELL86:OUT.25.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_4_0</td><td>output</td><td>TCELL85:OUT.3.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_4_1</td><td>output</td><td>TCELL85:OUT.7.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_4_2</td><td>output</td><td>TCELL85:OUT.11.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_4_3</td><td>output</td><td>TCELL85:OUT.15.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_4_4</td><td>output</td><td>TCELL85:OUT.19.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_4_5</td><td>output</td><td>TCELL85:OUT.23.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_4_6</td><td>output</td><td>TCELL85:OUT.27.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_5_0</td><td>output</td><td>TCELL85:OUT.1.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_5_1</td><td>output</td><td>TCELL85:OUT.5.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_5_2</td><td>output</td><td>TCELL85:OUT.9.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_5_3</td><td>output</td><td>TCELL85:OUT.13.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_5_4</td><td>output</td><td>TCELL85:OUT.17.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_5_5</td><td>output</td><td>TCELL85:OUT.21.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_5_6</td><td>output</td><td>TCELL85:OUT.25.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_6_0</td><td>output</td><td>TCELL84:OUT.3.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_6_1</td><td>output</td><td>TCELL84:OUT.7.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_6_2</td><td>output</td><td>TCELL84:OUT.11.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_6_3</td><td>output</td><td>TCELL84:OUT.15.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_6_4</td><td>output</td><td>TCELL84:OUT.19.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_6_5</td><td>output</td><td>TCELL84:OUT.23.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_6_6</td><td>output</td><td>TCELL84:OUT.27.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_7_0</td><td>output</td><td>TCELL84:OUT.1.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_7_1</td><td>output</td><td>TCELL84:OUT.5.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_7_2</td><td>output</td><td>TCELL84:OUT.9.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_7_3</td><td>output</td><td>TCELL84:OUT.13.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_7_4</td><td>output</td><td>TCELL84:OUT.17.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_7_5</td><td>output</td><td>TCELL84:OUT.21.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_7_6</td><td>output</td><td>TCELL84:OUT.25.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_8_0</td><td>output</td><td>TCELL83:OUT.3.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_8_1</td><td>output</td><td>TCELL83:OUT.7.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_8_2</td><td>output</td><td>TCELL83:OUT.11.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_8_3</td><td>output</td><td>TCELL83:OUT.15.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_8_4</td><td>output</td><td>TCELL83:OUT.19.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_8_5</td><td>output</td><td>TCELL83:OUT.23.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_8_6</td><td>output</td><td>TCELL83:OUT.27.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_9_0</td><td>output</td><td>TCELL83:OUT.1.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_9_1</td><td>output</td><td>TCELL83:OUT.5.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_9_2</td><td>output</td><td>TCELL83:OUT.9.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_9_3</td><td>output</td><td>TCELL83:OUT.13.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_9_4</td><td>output</td><td>TCELL83:OUT.17.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_9_5</td><td>output</td><td>TCELL83:OUT.21.TMIN</td></tr>
<tr><td>RX_LANE_ALIGNER_FILL_9_6</td><td>output</td><td>TCELL83:OUT.25.TMIN</td></tr>
<tr><td>RX_MTYOUT0_0</td><td>output</td><td>TCELL92:OUT.16.TMIN</td></tr>
<tr><td>RX_MTYOUT0_1</td><td>output</td><td>TCELL93:OUT.16.TMIN</td></tr>
<tr><td>RX_MTYOUT0_2</td><td>output</td><td>TCELL94:OUT.16.TMIN</td></tr>
<tr><td>RX_MTYOUT0_3</td><td>output</td><td>TCELL95:OUT.16.TMIN</td></tr>
<tr><td>RX_MTYOUT1_0</td><td>output</td><td>TCELL100:OUT.16.TMIN</td></tr>
<tr><td>RX_MTYOUT1_1</td><td>output</td><td>TCELL101:OUT.16.TMIN</td></tr>
<tr><td>RX_MTYOUT1_2</td><td>output</td><td>TCELL102:OUT.16.TMIN</td></tr>
<tr><td>RX_MTYOUT1_3</td><td>output</td><td>TCELL103:OUT.16.TMIN</td></tr>
<tr><td>RX_MTYOUT2_0</td><td>output</td><td>TCELL108:OUT.16.TMIN</td></tr>
<tr><td>RX_MTYOUT2_1</td><td>output</td><td>TCELL109:OUT.16.TMIN</td></tr>
<tr><td>RX_MTYOUT2_2</td><td>output</td><td>TCELL110:OUT.16.TMIN</td></tr>
<tr><td>RX_MTYOUT2_3</td><td>output</td><td>TCELL111:OUT.16.TMIN</td></tr>
<tr><td>RX_MTYOUT3_0</td><td>output</td><td>TCELL116:OUT.16.TMIN</td></tr>
<tr><td>RX_MTYOUT3_1</td><td>output</td><td>TCELL117:OUT.16.TMIN</td></tr>
<tr><td>RX_MTYOUT3_2</td><td>output</td><td>TCELL118:OUT.16.TMIN</td></tr>
<tr><td>RX_MTYOUT3_3</td><td>output</td><td>TCELL119:OUT.16.TMIN</td></tr>
<tr><td>RX_PTP_PCSLANE_OUT0</td><td>output</td><td>TCELL56:OUT.0.TMIN</td></tr>
<tr><td>RX_PTP_PCSLANE_OUT1</td><td>output</td><td>TCELL56:OUT.2.TMIN</td></tr>
<tr><td>RX_PTP_PCSLANE_OUT2</td><td>output</td><td>TCELL56:OUT.4.TMIN</td></tr>
<tr><td>RX_PTP_PCSLANE_OUT3</td><td>output</td><td>TCELL56:OUT.6.TMIN</td></tr>
<tr><td>RX_PTP_PCSLANE_OUT4</td><td>output</td><td>TCELL56:OUT.8.TMIN</td></tr>
<tr><td>RX_PTP_TSTAMP_OUT0</td><td>output</td><td>TCELL55:OUT.0.TMIN</td></tr>
<tr><td>RX_PTP_TSTAMP_OUT1</td><td>output</td><td>TCELL55:OUT.2.TMIN</td></tr>
<tr><td>RX_PTP_TSTAMP_OUT10</td><td>output</td><td>TCELL54:OUT.4.TMIN</td></tr>
<tr><td>RX_PTP_TSTAMP_OUT11</td><td>output</td><td>TCELL54:OUT.6.TMIN</td></tr>
<tr><td>RX_PTP_TSTAMP_OUT12</td><td>output</td><td>TCELL54:OUT.8.TMIN</td></tr>
<tr><td>RX_PTP_TSTAMP_OUT13</td><td>output</td><td>TCELL54:OUT.10.TMIN</td></tr>
<tr><td>RX_PTP_TSTAMP_OUT14</td><td>output</td><td>TCELL54:OUT.12.TMIN</td></tr>
<tr><td>RX_PTP_TSTAMP_OUT15</td><td>output</td><td>TCELL54:OUT.14.TMIN</td></tr>
<tr><td>RX_PTP_TSTAMP_OUT16</td><td>output</td><td>TCELL53:OUT.0.TMIN</td></tr>
<tr><td>RX_PTP_TSTAMP_OUT17</td><td>output</td><td>TCELL53:OUT.2.TMIN</td></tr>
<tr><td>RX_PTP_TSTAMP_OUT18</td><td>output</td><td>TCELL53:OUT.4.TMIN</td></tr>
<tr><td>RX_PTP_TSTAMP_OUT19</td><td>output</td><td>TCELL53:OUT.6.TMIN</td></tr>
<tr><td>RX_PTP_TSTAMP_OUT2</td><td>output</td><td>TCELL55:OUT.4.TMIN</td></tr>
<tr><td>RX_PTP_TSTAMP_OUT20</td><td>output</td><td>TCELL53:OUT.8.TMIN</td></tr>
<tr><td>RX_PTP_TSTAMP_OUT21</td><td>output</td><td>TCELL53:OUT.10.TMIN</td></tr>
<tr><td>RX_PTP_TSTAMP_OUT22</td><td>output</td><td>TCELL53:OUT.12.TMIN</td></tr>
<tr><td>RX_PTP_TSTAMP_OUT23</td><td>output</td><td>TCELL53:OUT.14.TMIN</td></tr>
<tr><td>RX_PTP_TSTAMP_OUT24</td><td>output</td><td>TCELL52:OUT.0.TMIN</td></tr>
<tr><td>RX_PTP_TSTAMP_OUT25</td><td>output</td><td>TCELL52:OUT.2.TMIN</td></tr>
<tr><td>RX_PTP_TSTAMP_OUT26</td><td>output</td><td>TCELL52:OUT.4.TMIN</td></tr>
<tr><td>RX_PTP_TSTAMP_OUT27</td><td>output</td><td>TCELL52:OUT.6.TMIN</td></tr>
<tr><td>RX_PTP_TSTAMP_OUT28</td><td>output</td><td>TCELL52:OUT.8.TMIN</td></tr>
<tr><td>RX_PTP_TSTAMP_OUT29</td><td>output</td><td>TCELL52:OUT.10.TMIN</td></tr>
<tr><td>RX_PTP_TSTAMP_OUT3</td><td>output</td><td>TCELL55:OUT.6.TMIN</td></tr>
<tr><td>RX_PTP_TSTAMP_OUT30</td><td>output</td><td>TCELL52:OUT.12.TMIN</td></tr>
<tr><td>RX_PTP_TSTAMP_OUT31</td><td>output</td><td>TCELL52:OUT.14.TMIN</td></tr>
<tr><td>RX_PTP_TSTAMP_OUT32</td><td>output</td><td>TCELL51:OUT.0.TMIN</td></tr>
<tr><td>RX_PTP_TSTAMP_OUT33</td><td>output</td><td>TCELL51:OUT.2.TMIN</td></tr>
<tr><td>RX_PTP_TSTAMP_OUT34</td><td>output</td><td>TCELL51:OUT.4.TMIN</td></tr>
<tr><td>RX_PTP_TSTAMP_OUT35</td><td>output</td><td>TCELL51:OUT.6.TMIN</td></tr>
<tr><td>RX_PTP_TSTAMP_OUT36</td><td>output</td><td>TCELL51:OUT.8.TMIN</td></tr>
<tr><td>RX_PTP_TSTAMP_OUT37</td><td>output</td><td>TCELL51:OUT.10.TMIN</td></tr>
<tr><td>RX_PTP_TSTAMP_OUT38</td><td>output</td><td>TCELL51:OUT.12.TMIN</td></tr>
<tr><td>RX_PTP_TSTAMP_OUT39</td><td>output</td><td>TCELL51:OUT.14.TMIN</td></tr>
<tr><td>RX_PTP_TSTAMP_OUT4</td><td>output</td><td>TCELL55:OUT.8.TMIN</td></tr>
<tr><td>RX_PTP_TSTAMP_OUT40</td><td>output</td><td>TCELL50:OUT.0.TMIN</td></tr>
<tr><td>RX_PTP_TSTAMP_OUT41</td><td>output</td><td>TCELL50:OUT.2.TMIN</td></tr>
<tr><td>RX_PTP_TSTAMP_OUT42</td><td>output</td><td>TCELL50:OUT.4.TMIN</td></tr>
<tr><td>RX_PTP_TSTAMP_OUT43</td><td>output</td><td>TCELL50:OUT.6.TMIN</td></tr>
<tr><td>RX_PTP_TSTAMP_OUT44</td><td>output</td><td>TCELL50:OUT.8.TMIN</td></tr>
<tr><td>RX_PTP_TSTAMP_OUT45</td><td>output</td><td>TCELL50:OUT.10.TMIN</td></tr>
<tr><td>RX_PTP_TSTAMP_OUT46</td><td>output</td><td>TCELL50:OUT.12.TMIN</td></tr>
<tr><td>RX_PTP_TSTAMP_OUT47</td><td>output</td><td>TCELL50:OUT.14.TMIN</td></tr>
<tr><td>RX_PTP_TSTAMP_OUT48</td><td>output</td><td>TCELL49:OUT.0.TMIN</td></tr>
<tr><td>RX_PTP_TSTAMP_OUT49</td><td>output</td><td>TCELL49:OUT.2.TMIN</td></tr>
<tr><td>RX_PTP_TSTAMP_OUT5</td><td>output</td><td>TCELL55:OUT.10.TMIN</td></tr>
<tr><td>RX_PTP_TSTAMP_OUT50</td><td>output</td><td>TCELL49:OUT.4.TMIN</td></tr>
<tr><td>RX_PTP_TSTAMP_OUT51</td><td>output</td><td>TCELL49:OUT.6.TMIN</td></tr>
<tr><td>RX_PTP_TSTAMP_OUT52</td><td>output</td><td>TCELL49:OUT.8.TMIN</td></tr>
<tr><td>RX_PTP_TSTAMP_OUT53</td><td>output</td><td>TCELL49:OUT.10.TMIN</td></tr>
<tr><td>RX_PTP_TSTAMP_OUT54</td><td>output</td><td>TCELL49:OUT.12.TMIN</td></tr>
<tr><td>RX_PTP_TSTAMP_OUT55</td><td>output</td><td>TCELL49:OUT.14.TMIN</td></tr>
<tr><td>RX_PTP_TSTAMP_OUT56</td><td>output</td><td>TCELL48:OUT.0.TMIN</td></tr>
<tr><td>RX_PTP_TSTAMP_OUT57</td><td>output</td><td>TCELL48:OUT.2.TMIN</td></tr>
<tr><td>RX_PTP_TSTAMP_OUT58</td><td>output</td><td>TCELL48:OUT.4.TMIN</td></tr>
<tr><td>RX_PTP_TSTAMP_OUT59</td><td>output</td><td>TCELL48:OUT.6.TMIN</td></tr>
<tr><td>RX_PTP_TSTAMP_OUT6</td><td>output</td><td>TCELL55:OUT.12.TMIN</td></tr>
<tr><td>RX_PTP_TSTAMP_OUT60</td><td>output</td><td>TCELL48:OUT.8.TMIN</td></tr>
<tr><td>RX_PTP_TSTAMP_OUT61</td><td>output</td><td>TCELL48:OUT.10.TMIN</td></tr>
<tr><td>RX_PTP_TSTAMP_OUT62</td><td>output</td><td>TCELL48:OUT.12.TMIN</td></tr>
<tr><td>RX_PTP_TSTAMP_OUT63</td><td>output</td><td>TCELL48:OUT.14.TMIN</td></tr>
<tr><td>RX_PTP_TSTAMP_OUT64</td><td>output</td><td>TCELL47:OUT.0.TMIN</td></tr>
<tr><td>RX_PTP_TSTAMP_OUT65</td><td>output</td><td>TCELL47:OUT.2.TMIN</td></tr>
<tr><td>RX_PTP_TSTAMP_OUT66</td><td>output</td><td>TCELL47:OUT.4.TMIN</td></tr>
<tr><td>RX_PTP_TSTAMP_OUT67</td><td>output</td><td>TCELL47:OUT.6.TMIN</td></tr>
<tr><td>RX_PTP_TSTAMP_OUT68</td><td>output</td><td>TCELL47:OUT.8.TMIN</td></tr>
<tr><td>RX_PTP_TSTAMP_OUT69</td><td>output</td><td>TCELL47:OUT.10.TMIN</td></tr>
<tr><td>RX_PTP_TSTAMP_OUT7</td><td>output</td><td>TCELL55:OUT.14.TMIN</td></tr>
<tr><td>RX_PTP_TSTAMP_OUT70</td><td>output</td><td>TCELL47:OUT.12.TMIN</td></tr>
<tr><td>RX_PTP_TSTAMP_OUT71</td><td>output</td><td>TCELL47:OUT.14.TMIN</td></tr>
<tr><td>RX_PTP_TSTAMP_OUT72</td><td>output</td><td>TCELL46:OUT.0.TMIN</td></tr>
<tr><td>RX_PTP_TSTAMP_OUT73</td><td>output</td><td>TCELL46:OUT.2.TMIN</td></tr>
<tr><td>RX_PTP_TSTAMP_OUT74</td><td>output</td><td>TCELL46:OUT.4.TMIN</td></tr>
<tr><td>RX_PTP_TSTAMP_OUT75</td><td>output</td><td>TCELL46:OUT.6.TMIN</td></tr>
<tr><td>RX_PTP_TSTAMP_OUT76</td><td>output</td><td>TCELL46:OUT.8.TMIN</td></tr>
<tr><td>RX_PTP_TSTAMP_OUT77</td><td>output</td><td>TCELL46:OUT.10.TMIN</td></tr>
<tr><td>RX_PTP_TSTAMP_OUT78</td><td>output</td><td>TCELL46:OUT.12.TMIN</td></tr>
<tr><td>RX_PTP_TSTAMP_OUT79</td><td>output</td><td>TCELL46:OUT.14.TMIN</td></tr>
<tr><td>RX_PTP_TSTAMP_OUT8</td><td>output</td><td>TCELL54:OUT.0.TMIN</td></tr>
<tr><td>RX_PTP_TSTAMP_OUT9</td><td>output</td><td>TCELL54:OUT.2.TMIN</td></tr>
<tr><td>RX_RESET</td><td>input</td><td>TCELL26:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>RX_SERDES_ALT_DATA0_0</td><td>input</td><td>TCELL5:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>RX_SERDES_ALT_DATA0_1</td><td>input</td><td>TCELL5:IMUX.IMUX.3.DELAY</td></tr>
<tr><td>RX_SERDES_ALT_DATA0_10</td><td>input</td><td>TCELL10:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>RX_SERDES_ALT_DATA0_11</td><td>input</td><td>TCELL10:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>RX_SERDES_ALT_DATA0_12</td><td>input</td><td>TCELL11:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>RX_SERDES_ALT_DATA0_13</td><td>input</td><td>TCELL11:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>RX_SERDES_ALT_DATA0_14</td><td>input</td><td>TCELL12:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>RX_SERDES_ALT_DATA0_15</td><td>input</td><td>TCELL12:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>RX_SERDES_ALT_DATA0_2</td><td>input</td><td>TCELL6:IMUX.IMUX.3.DELAY</td></tr>
<tr><td>RX_SERDES_ALT_DATA0_3</td><td>input</td><td>TCELL6:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>RX_SERDES_ALT_DATA0_4</td><td>input</td><td>TCELL7:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>RX_SERDES_ALT_DATA0_5</td><td>input</td><td>TCELL7:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>RX_SERDES_ALT_DATA0_6</td><td>input</td><td>TCELL8:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>RX_SERDES_ALT_DATA0_7</td><td>input</td><td>TCELL8:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>RX_SERDES_ALT_DATA0_8</td><td>input</td><td>TCELL9:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>RX_SERDES_ALT_DATA0_9</td><td>input</td><td>TCELL9:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>RX_SERDES_ALT_DATA1_0</td><td>input</td><td>TCELL18:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>RX_SERDES_ALT_DATA1_1</td><td>input</td><td>TCELL18:IMUX.IMUX.3.DELAY</td></tr>
<tr><td>RX_SERDES_ALT_DATA1_10</td><td>input</td><td>TCELL23:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>RX_SERDES_ALT_DATA1_11</td><td>input</td><td>TCELL23:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>RX_SERDES_ALT_DATA1_12</td><td>input</td><td>TCELL24:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>RX_SERDES_ALT_DATA1_13</td><td>input</td><td>TCELL24:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>RX_SERDES_ALT_DATA1_14</td><td>input</td><td>TCELL25:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>RX_SERDES_ALT_DATA1_15</td><td>input</td><td>TCELL25:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>RX_SERDES_ALT_DATA1_2</td><td>input</td><td>TCELL19:IMUX.IMUX.3.DELAY</td></tr>
<tr><td>RX_SERDES_ALT_DATA1_3</td><td>input</td><td>TCELL19:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>RX_SERDES_ALT_DATA1_4</td><td>input</td><td>TCELL20:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>RX_SERDES_ALT_DATA1_5</td><td>input</td><td>TCELL20:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>RX_SERDES_ALT_DATA1_6</td><td>input</td><td>TCELL21:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>RX_SERDES_ALT_DATA1_7</td><td>input</td><td>TCELL21:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>RX_SERDES_ALT_DATA1_8</td><td>input</td><td>TCELL22:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>RX_SERDES_ALT_DATA1_9</td><td>input</td><td>TCELL22:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>RX_SERDES_ALT_DATA2_0</td><td>input</td><td>TCELL31:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>RX_SERDES_ALT_DATA2_1</td><td>input</td><td>TCELL31:IMUX.IMUX.3.DELAY</td></tr>
<tr><td>RX_SERDES_ALT_DATA2_10</td><td>input</td><td>TCELL36:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>RX_SERDES_ALT_DATA2_11</td><td>input</td><td>TCELL36:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>RX_SERDES_ALT_DATA2_12</td><td>input</td><td>TCELL37:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>RX_SERDES_ALT_DATA2_13</td><td>input</td><td>TCELL37:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>RX_SERDES_ALT_DATA2_14</td><td>input</td><td>TCELL38:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>RX_SERDES_ALT_DATA2_15</td><td>input</td><td>TCELL38:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>RX_SERDES_ALT_DATA2_2</td><td>input</td><td>TCELL32:IMUX.IMUX.3.DELAY</td></tr>
<tr><td>RX_SERDES_ALT_DATA2_3</td><td>input</td><td>TCELL32:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>RX_SERDES_ALT_DATA2_4</td><td>input</td><td>TCELL33:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>RX_SERDES_ALT_DATA2_5</td><td>input</td><td>TCELL33:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>RX_SERDES_ALT_DATA2_6</td><td>input</td><td>TCELL34:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>RX_SERDES_ALT_DATA2_7</td><td>input</td><td>TCELL34:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>RX_SERDES_ALT_DATA2_8</td><td>input</td><td>TCELL35:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>RX_SERDES_ALT_DATA2_9</td><td>input</td><td>TCELL35:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>RX_SERDES_ALT_DATA3_0</td><td>input</td><td>TCELL44:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>RX_SERDES_ALT_DATA3_1</td><td>input</td><td>TCELL44:IMUX.IMUX.3.DELAY</td></tr>
<tr><td>RX_SERDES_ALT_DATA3_10</td><td>input</td><td>TCELL49:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>RX_SERDES_ALT_DATA3_11</td><td>input</td><td>TCELL49:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>RX_SERDES_ALT_DATA3_12</td><td>input</td><td>TCELL50:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>RX_SERDES_ALT_DATA3_13</td><td>input</td><td>TCELL50:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>RX_SERDES_ALT_DATA3_14</td><td>input</td><td>TCELL51:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>RX_SERDES_ALT_DATA3_15</td><td>input</td><td>TCELL51:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>RX_SERDES_ALT_DATA3_2</td><td>input</td><td>TCELL45:IMUX.IMUX.3.DELAY</td></tr>
<tr><td>RX_SERDES_ALT_DATA3_3</td><td>input</td><td>TCELL45:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>RX_SERDES_ALT_DATA3_4</td><td>input</td><td>TCELL46:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>RX_SERDES_ALT_DATA3_5</td><td>input</td><td>TCELL46:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>RX_SERDES_ALT_DATA3_6</td><td>input</td><td>TCELL47:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>RX_SERDES_ALT_DATA3_7</td><td>input</td><td>TCELL47:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>RX_SERDES_ALT_DATA3_8</td><td>input</td><td>TCELL48:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>RX_SERDES_ALT_DATA3_9</td><td>input</td><td>TCELL48:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>RX_SERDES_CLK_B0</td><td>input</td><td>TCELL29:IMUX.CTRL.3</td></tr>
<tr><td>RX_SERDES_CLK_B1</td><td>input</td><td>TCELL29:IMUX.CTRL.2</td></tr>
<tr><td>RX_SERDES_CLK_B2</td><td>input</td><td>TCELL28:IMUX.CTRL.3</td></tr>
<tr><td>RX_SERDES_CLK_B3</td><td>input</td><td>TCELL28:IMUX.CTRL.2</td></tr>
<tr><td>RX_SERDES_CLK_B4</td><td>input</td><td>TCELL27:IMUX.CTRL.3</td></tr>
<tr><td>RX_SERDES_CLK_B5</td><td>input</td><td>TCELL27:IMUX.CTRL.2</td></tr>
<tr><td>RX_SERDES_CLK_B6</td><td>input</td><td>TCELL31:IMUX.CTRL.3</td></tr>
<tr><td>RX_SERDES_CLK_B7</td><td>input</td><td>TCELL31:IMUX.CTRL.2</td></tr>
<tr><td>RX_SERDES_CLK_B8</td><td>input</td><td>TCELL32:IMUX.CTRL.3</td></tr>
<tr><td>RX_SERDES_CLK_B9</td><td>input</td><td>TCELL32:IMUX.CTRL.2</td></tr>
<tr><td>RX_SERDES_DATA0_0</td><td>input</td><td>TCELL4:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>RX_SERDES_DATA0_1</td><td>input</td><td>TCELL4:IMUX.IMUX.3.DELAY</td></tr>
<tr><td>RX_SERDES_DATA0_10</td><td>input</td><td>TCELL5:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>RX_SERDES_DATA0_11</td><td>input</td><td>TCELL5:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>RX_SERDES_DATA0_12</td><td>input</td><td>TCELL5:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>RX_SERDES_DATA0_13</td><td>input</td><td>TCELL5:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>RX_SERDES_DATA0_14</td><td>input</td><td>TCELL5:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>RX_SERDES_DATA0_15</td><td>input</td><td>TCELL6:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>RX_SERDES_DATA0_16</td><td>input</td><td>TCELL6:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>RX_SERDES_DATA0_17</td><td>input</td><td>TCELL6:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>RX_SERDES_DATA0_18</td><td>input</td><td>TCELL6:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>RX_SERDES_DATA0_19</td><td>input</td><td>TCELL6:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>RX_SERDES_DATA0_2</td><td>input</td><td>TCELL4:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>RX_SERDES_DATA0_20</td><td>input</td><td>TCELL6:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>RX_SERDES_DATA0_21</td><td>input</td><td>TCELL6:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>RX_SERDES_DATA0_22</td><td>input</td><td>TCELL7:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>RX_SERDES_DATA0_23</td><td>input</td><td>TCELL7:IMUX.IMUX.3.DELAY</td></tr>
<tr><td>RX_SERDES_DATA0_24</td><td>input</td><td>TCELL7:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>RX_SERDES_DATA0_25</td><td>input</td><td>TCELL7:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>RX_SERDES_DATA0_26</td><td>input</td><td>TCELL7:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>RX_SERDES_DATA0_27</td><td>input</td><td>TCELL7:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>RX_SERDES_DATA0_28</td><td>input</td><td>TCELL7:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>RX_SERDES_DATA0_29</td><td>input</td><td>TCELL8:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>RX_SERDES_DATA0_3</td><td>input</td><td>TCELL4:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>RX_SERDES_DATA0_30</td><td>input</td><td>TCELL8:IMUX.IMUX.3.DELAY</td></tr>
<tr><td>RX_SERDES_DATA0_31</td><td>input</td><td>TCELL8:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>RX_SERDES_DATA0_32</td><td>input</td><td>TCELL8:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>RX_SERDES_DATA0_33</td><td>input</td><td>TCELL8:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>RX_SERDES_DATA0_34</td><td>input</td><td>TCELL8:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>RX_SERDES_DATA0_35</td><td>input</td><td>TCELL8:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>RX_SERDES_DATA0_36</td><td>input</td><td>TCELL9:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>RX_SERDES_DATA0_37</td><td>input</td><td>TCELL9:IMUX.IMUX.3.DELAY</td></tr>
<tr><td>RX_SERDES_DATA0_38</td><td>input</td><td>TCELL9:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>RX_SERDES_DATA0_39</td><td>input</td><td>TCELL9:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>RX_SERDES_DATA0_4</td><td>input</td><td>TCELL4:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>RX_SERDES_DATA0_40</td><td>input</td><td>TCELL9:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>RX_SERDES_DATA0_41</td><td>input</td><td>TCELL9:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>RX_SERDES_DATA0_42</td><td>input</td><td>TCELL9:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>RX_SERDES_DATA0_43</td><td>input</td><td>TCELL10:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>RX_SERDES_DATA0_44</td><td>input</td><td>TCELL10:IMUX.IMUX.3.DELAY</td></tr>
<tr><td>RX_SERDES_DATA0_45</td><td>input</td><td>TCELL10:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>RX_SERDES_DATA0_46</td><td>input</td><td>TCELL10:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>RX_SERDES_DATA0_47</td><td>input</td><td>TCELL10:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>RX_SERDES_DATA0_48</td><td>input</td><td>TCELL10:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>RX_SERDES_DATA0_49</td><td>input</td><td>TCELL10:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>RX_SERDES_DATA0_5</td><td>input</td><td>TCELL4:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>RX_SERDES_DATA0_50</td><td>input</td><td>TCELL11:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>RX_SERDES_DATA0_51</td><td>input</td><td>TCELL11:IMUX.IMUX.3.DELAY</td></tr>
<tr><td>RX_SERDES_DATA0_52</td><td>input</td><td>TCELL11:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>RX_SERDES_DATA0_53</td><td>input</td><td>TCELL11:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>RX_SERDES_DATA0_54</td><td>input</td><td>TCELL11:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>RX_SERDES_DATA0_55</td><td>input</td><td>TCELL11:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>RX_SERDES_DATA0_56</td><td>input</td><td>TCELL11:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>RX_SERDES_DATA0_57</td><td>input</td><td>TCELL12:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>RX_SERDES_DATA0_58</td><td>input</td><td>TCELL12:IMUX.IMUX.3.DELAY</td></tr>
<tr><td>RX_SERDES_DATA0_59</td><td>input</td><td>TCELL12:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>RX_SERDES_DATA0_6</td><td>input</td><td>TCELL4:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>RX_SERDES_DATA0_60</td><td>input</td><td>TCELL12:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>RX_SERDES_DATA0_61</td><td>input</td><td>TCELL12:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>RX_SERDES_DATA0_62</td><td>input</td><td>TCELL12:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>RX_SERDES_DATA0_63</td><td>input</td><td>TCELL12:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>RX_SERDES_DATA0_7</td><td>input</td><td>TCELL4:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>RX_SERDES_DATA0_8</td><td>input</td><td>TCELL5:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>RX_SERDES_DATA0_9</td><td>input</td><td>TCELL5:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>RX_SERDES_DATA1_0</td><td>input</td><td>TCELL17:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>RX_SERDES_DATA1_1</td><td>input</td><td>TCELL17:IMUX.IMUX.3.DELAY</td></tr>
<tr><td>RX_SERDES_DATA1_10</td><td>input</td><td>TCELL18:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>RX_SERDES_DATA1_11</td><td>input</td><td>TCELL18:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>RX_SERDES_DATA1_12</td><td>input</td><td>TCELL18:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>RX_SERDES_DATA1_13</td><td>input</td><td>TCELL18:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>RX_SERDES_DATA1_14</td><td>input</td><td>TCELL18:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>RX_SERDES_DATA1_15</td><td>input</td><td>TCELL19:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>RX_SERDES_DATA1_16</td><td>input</td><td>TCELL19:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>RX_SERDES_DATA1_17</td><td>input</td><td>TCELL19:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>RX_SERDES_DATA1_18</td><td>input</td><td>TCELL19:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>RX_SERDES_DATA1_19</td><td>input</td><td>TCELL19:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>RX_SERDES_DATA1_2</td><td>input</td><td>TCELL17:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>RX_SERDES_DATA1_20</td><td>input</td><td>TCELL19:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>RX_SERDES_DATA1_21</td><td>input</td><td>TCELL19:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>RX_SERDES_DATA1_22</td><td>input</td><td>TCELL20:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>RX_SERDES_DATA1_23</td><td>input</td><td>TCELL20:IMUX.IMUX.3.DELAY</td></tr>
<tr><td>RX_SERDES_DATA1_24</td><td>input</td><td>TCELL20:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>RX_SERDES_DATA1_25</td><td>input</td><td>TCELL20:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>RX_SERDES_DATA1_26</td><td>input</td><td>TCELL20:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>RX_SERDES_DATA1_27</td><td>input</td><td>TCELL20:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>RX_SERDES_DATA1_28</td><td>input</td><td>TCELL20:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>RX_SERDES_DATA1_29</td><td>input</td><td>TCELL21:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>RX_SERDES_DATA1_3</td><td>input</td><td>TCELL17:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>RX_SERDES_DATA1_30</td><td>input</td><td>TCELL21:IMUX.IMUX.3.DELAY</td></tr>
<tr><td>RX_SERDES_DATA1_31</td><td>input</td><td>TCELL21:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>RX_SERDES_DATA1_32</td><td>input</td><td>TCELL21:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>RX_SERDES_DATA1_33</td><td>input</td><td>TCELL21:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>RX_SERDES_DATA1_34</td><td>input</td><td>TCELL21:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>RX_SERDES_DATA1_35</td><td>input</td><td>TCELL21:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>RX_SERDES_DATA1_36</td><td>input</td><td>TCELL22:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>RX_SERDES_DATA1_37</td><td>input</td><td>TCELL22:IMUX.IMUX.3.DELAY</td></tr>
<tr><td>RX_SERDES_DATA1_38</td><td>input</td><td>TCELL22:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>RX_SERDES_DATA1_39</td><td>input</td><td>TCELL22:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>RX_SERDES_DATA1_4</td><td>input</td><td>TCELL17:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>RX_SERDES_DATA1_40</td><td>input</td><td>TCELL22:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>RX_SERDES_DATA1_41</td><td>input</td><td>TCELL22:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>RX_SERDES_DATA1_42</td><td>input</td><td>TCELL22:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>RX_SERDES_DATA1_43</td><td>input</td><td>TCELL23:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>RX_SERDES_DATA1_44</td><td>input</td><td>TCELL23:IMUX.IMUX.3.DELAY</td></tr>
<tr><td>RX_SERDES_DATA1_45</td><td>input</td><td>TCELL23:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>RX_SERDES_DATA1_46</td><td>input</td><td>TCELL23:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>RX_SERDES_DATA1_47</td><td>input</td><td>TCELL23:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>RX_SERDES_DATA1_48</td><td>input</td><td>TCELL23:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>RX_SERDES_DATA1_49</td><td>input</td><td>TCELL23:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>RX_SERDES_DATA1_5</td><td>input</td><td>TCELL17:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>RX_SERDES_DATA1_50</td><td>input</td><td>TCELL24:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>RX_SERDES_DATA1_51</td><td>input</td><td>TCELL24:IMUX.IMUX.3.DELAY</td></tr>
<tr><td>RX_SERDES_DATA1_52</td><td>input</td><td>TCELL24:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>RX_SERDES_DATA1_53</td><td>input</td><td>TCELL24:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>RX_SERDES_DATA1_54</td><td>input</td><td>TCELL24:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>RX_SERDES_DATA1_55</td><td>input</td><td>TCELL24:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>RX_SERDES_DATA1_56</td><td>input</td><td>TCELL24:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>RX_SERDES_DATA1_57</td><td>input</td><td>TCELL25:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>RX_SERDES_DATA1_58</td><td>input</td><td>TCELL25:IMUX.IMUX.3.DELAY</td></tr>
<tr><td>RX_SERDES_DATA1_59</td><td>input</td><td>TCELL25:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>RX_SERDES_DATA1_6</td><td>input</td><td>TCELL17:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>RX_SERDES_DATA1_60</td><td>input</td><td>TCELL25:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>RX_SERDES_DATA1_61</td><td>input</td><td>TCELL25:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>RX_SERDES_DATA1_62</td><td>input</td><td>TCELL25:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>RX_SERDES_DATA1_63</td><td>input</td><td>TCELL25:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>RX_SERDES_DATA1_7</td><td>input</td><td>TCELL17:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>RX_SERDES_DATA1_8</td><td>input</td><td>TCELL18:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>RX_SERDES_DATA1_9</td><td>input</td><td>TCELL18:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>RX_SERDES_DATA2_0</td><td>input</td><td>TCELL30:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>RX_SERDES_DATA2_1</td><td>input</td><td>TCELL30:IMUX.IMUX.3.DELAY</td></tr>
<tr><td>RX_SERDES_DATA2_10</td><td>input</td><td>TCELL31:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>RX_SERDES_DATA2_11</td><td>input</td><td>TCELL31:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>RX_SERDES_DATA2_12</td><td>input</td><td>TCELL31:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>RX_SERDES_DATA2_13</td><td>input</td><td>TCELL31:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>RX_SERDES_DATA2_14</td><td>input</td><td>TCELL31:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>RX_SERDES_DATA2_15</td><td>input</td><td>TCELL32:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>RX_SERDES_DATA2_16</td><td>input</td><td>TCELL32:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>RX_SERDES_DATA2_17</td><td>input</td><td>TCELL32:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>RX_SERDES_DATA2_18</td><td>input</td><td>TCELL32:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>RX_SERDES_DATA2_19</td><td>input</td><td>TCELL32:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>RX_SERDES_DATA2_2</td><td>input</td><td>TCELL30:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>RX_SERDES_DATA2_20</td><td>input</td><td>TCELL32:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>RX_SERDES_DATA2_21</td><td>input</td><td>TCELL32:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>RX_SERDES_DATA2_22</td><td>input</td><td>TCELL33:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>RX_SERDES_DATA2_23</td><td>input</td><td>TCELL33:IMUX.IMUX.3.DELAY</td></tr>
<tr><td>RX_SERDES_DATA2_24</td><td>input</td><td>TCELL33:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>RX_SERDES_DATA2_25</td><td>input</td><td>TCELL33:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>RX_SERDES_DATA2_26</td><td>input</td><td>TCELL33:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>RX_SERDES_DATA2_27</td><td>input</td><td>TCELL33:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>RX_SERDES_DATA2_28</td><td>input</td><td>TCELL33:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>RX_SERDES_DATA2_29</td><td>input</td><td>TCELL34:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>RX_SERDES_DATA2_3</td><td>input</td><td>TCELL30:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>RX_SERDES_DATA2_30</td><td>input</td><td>TCELL34:IMUX.IMUX.3.DELAY</td></tr>
<tr><td>RX_SERDES_DATA2_31</td><td>input</td><td>TCELL34:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>RX_SERDES_DATA2_32</td><td>input</td><td>TCELL34:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>RX_SERDES_DATA2_33</td><td>input</td><td>TCELL34:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>RX_SERDES_DATA2_34</td><td>input</td><td>TCELL34:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>RX_SERDES_DATA2_35</td><td>input</td><td>TCELL34:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>RX_SERDES_DATA2_36</td><td>input</td><td>TCELL35:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>RX_SERDES_DATA2_37</td><td>input</td><td>TCELL35:IMUX.IMUX.3.DELAY</td></tr>
<tr><td>RX_SERDES_DATA2_38</td><td>input</td><td>TCELL35:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>RX_SERDES_DATA2_39</td><td>input</td><td>TCELL35:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>RX_SERDES_DATA2_4</td><td>input</td><td>TCELL30:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>RX_SERDES_DATA2_40</td><td>input</td><td>TCELL35:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>RX_SERDES_DATA2_41</td><td>input</td><td>TCELL35:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>RX_SERDES_DATA2_42</td><td>input</td><td>TCELL35:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>RX_SERDES_DATA2_43</td><td>input</td><td>TCELL36:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>RX_SERDES_DATA2_44</td><td>input</td><td>TCELL36:IMUX.IMUX.3.DELAY</td></tr>
<tr><td>RX_SERDES_DATA2_45</td><td>input</td><td>TCELL36:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>RX_SERDES_DATA2_46</td><td>input</td><td>TCELL36:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>RX_SERDES_DATA2_47</td><td>input</td><td>TCELL36:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>RX_SERDES_DATA2_48</td><td>input</td><td>TCELL36:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>RX_SERDES_DATA2_49</td><td>input</td><td>TCELL36:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>RX_SERDES_DATA2_5</td><td>input</td><td>TCELL30:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>RX_SERDES_DATA2_50</td><td>input</td><td>TCELL37:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>RX_SERDES_DATA2_51</td><td>input</td><td>TCELL37:IMUX.IMUX.3.DELAY</td></tr>
<tr><td>RX_SERDES_DATA2_52</td><td>input</td><td>TCELL37:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>RX_SERDES_DATA2_53</td><td>input</td><td>TCELL37:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>RX_SERDES_DATA2_54</td><td>input</td><td>TCELL37:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>RX_SERDES_DATA2_55</td><td>input</td><td>TCELL37:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>RX_SERDES_DATA2_56</td><td>input</td><td>TCELL37:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>RX_SERDES_DATA2_57</td><td>input</td><td>TCELL38:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>RX_SERDES_DATA2_58</td><td>input</td><td>TCELL38:IMUX.IMUX.3.DELAY</td></tr>
<tr><td>RX_SERDES_DATA2_59</td><td>input</td><td>TCELL38:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>RX_SERDES_DATA2_6</td><td>input</td><td>TCELL30:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>RX_SERDES_DATA2_60</td><td>input</td><td>TCELL38:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>RX_SERDES_DATA2_61</td><td>input</td><td>TCELL38:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>RX_SERDES_DATA2_62</td><td>input</td><td>TCELL38:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>RX_SERDES_DATA2_63</td><td>input</td><td>TCELL38:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>RX_SERDES_DATA2_7</td><td>input</td><td>TCELL30:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>RX_SERDES_DATA2_8</td><td>input</td><td>TCELL31:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>RX_SERDES_DATA2_9</td><td>input</td><td>TCELL31:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>RX_SERDES_DATA3_0</td><td>input</td><td>TCELL43:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>RX_SERDES_DATA3_1</td><td>input</td><td>TCELL43:IMUX.IMUX.3.DELAY</td></tr>
<tr><td>RX_SERDES_DATA3_10</td><td>input</td><td>TCELL44:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>RX_SERDES_DATA3_11</td><td>input</td><td>TCELL44:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>RX_SERDES_DATA3_12</td><td>input</td><td>TCELL44:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>RX_SERDES_DATA3_13</td><td>input</td><td>TCELL44:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>RX_SERDES_DATA3_14</td><td>input</td><td>TCELL44:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>RX_SERDES_DATA3_15</td><td>input</td><td>TCELL45:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>RX_SERDES_DATA3_16</td><td>input</td><td>TCELL45:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>RX_SERDES_DATA3_17</td><td>input</td><td>TCELL45:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>RX_SERDES_DATA3_18</td><td>input</td><td>TCELL45:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>RX_SERDES_DATA3_19</td><td>input</td><td>TCELL45:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>RX_SERDES_DATA3_2</td><td>input</td><td>TCELL43:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>RX_SERDES_DATA3_20</td><td>input</td><td>TCELL45:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>RX_SERDES_DATA3_21</td><td>input</td><td>TCELL45:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>RX_SERDES_DATA3_22</td><td>input</td><td>TCELL46:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>RX_SERDES_DATA3_23</td><td>input</td><td>TCELL46:IMUX.IMUX.3.DELAY</td></tr>
<tr><td>RX_SERDES_DATA3_24</td><td>input</td><td>TCELL46:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>RX_SERDES_DATA3_25</td><td>input</td><td>TCELL46:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>RX_SERDES_DATA3_26</td><td>input</td><td>TCELL46:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>RX_SERDES_DATA3_27</td><td>input</td><td>TCELL46:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>RX_SERDES_DATA3_28</td><td>input</td><td>TCELL46:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>RX_SERDES_DATA3_29</td><td>input</td><td>TCELL47:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>RX_SERDES_DATA3_3</td><td>input</td><td>TCELL43:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>RX_SERDES_DATA3_30</td><td>input</td><td>TCELL47:IMUX.IMUX.3.DELAY</td></tr>
<tr><td>RX_SERDES_DATA3_31</td><td>input</td><td>TCELL47:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>RX_SERDES_DATA3_32</td><td>input</td><td>TCELL47:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>RX_SERDES_DATA3_33</td><td>input</td><td>TCELL47:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>RX_SERDES_DATA3_34</td><td>input</td><td>TCELL47:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>RX_SERDES_DATA3_35</td><td>input</td><td>TCELL47:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>RX_SERDES_DATA3_36</td><td>input</td><td>TCELL48:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>RX_SERDES_DATA3_37</td><td>input</td><td>TCELL48:IMUX.IMUX.3.DELAY</td></tr>
<tr><td>RX_SERDES_DATA3_38</td><td>input</td><td>TCELL48:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>RX_SERDES_DATA3_39</td><td>input</td><td>TCELL48:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>RX_SERDES_DATA3_4</td><td>input</td><td>TCELL43:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>RX_SERDES_DATA3_40</td><td>input</td><td>TCELL48:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>RX_SERDES_DATA3_41</td><td>input</td><td>TCELL48:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>RX_SERDES_DATA3_42</td><td>input</td><td>TCELL48:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>RX_SERDES_DATA3_43</td><td>input</td><td>TCELL49:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>RX_SERDES_DATA3_44</td><td>input</td><td>TCELL49:IMUX.IMUX.3.DELAY</td></tr>
<tr><td>RX_SERDES_DATA3_45</td><td>input</td><td>TCELL49:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>RX_SERDES_DATA3_46</td><td>input</td><td>TCELL49:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>RX_SERDES_DATA3_47</td><td>input</td><td>TCELL49:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>RX_SERDES_DATA3_48</td><td>input</td><td>TCELL49:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>RX_SERDES_DATA3_49</td><td>input</td><td>TCELL49:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>RX_SERDES_DATA3_5</td><td>input</td><td>TCELL43:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>RX_SERDES_DATA3_50</td><td>input</td><td>TCELL50:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>RX_SERDES_DATA3_51</td><td>input</td><td>TCELL50:IMUX.IMUX.3.DELAY</td></tr>
<tr><td>RX_SERDES_DATA3_52</td><td>input</td><td>TCELL50:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>RX_SERDES_DATA3_53</td><td>input</td><td>TCELL50:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>RX_SERDES_DATA3_54</td><td>input</td><td>TCELL50:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>RX_SERDES_DATA3_55</td><td>input</td><td>TCELL50:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>RX_SERDES_DATA3_56</td><td>input</td><td>TCELL50:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>RX_SERDES_DATA3_57</td><td>input</td><td>TCELL51:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>RX_SERDES_DATA3_58</td><td>input</td><td>TCELL51:IMUX.IMUX.3.DELAY</td></tr>
<tr><td>RX_SERDES_DATA3_59</td><td>input</td><td>TCELL51:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>RX_SERDES_DATA3_6</td><td>input</td><td>TCELL43:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>RX_SERDES_DATA3_60</td><td>input</td><td>TCELL51:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>RX_SERDES_DATA3_61</td><td>input</td><td>TCELL51:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>RX_SERDES_DATA3_62</td><td>input</td><td>TCELL51:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>RX_SERDES_DATA3_63</td><td>input</td><td>TCELL51:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>RX_SERDES_DATA3_7</td><td>input</td><td>TCELL43:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>RX_SERDES_DATA3_8</td><td>input</td><td>TCELL44:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>RX_SERDES_DATA3_9</td><td>input</td><td>TCELL44:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>RX_SERDES_DATA4_0</td><td>input</td><td>TCELL0:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>RX_SERDES_DATA4_1</td><td>input</td><td>TCELL0:IMUX.IMUX.3.DELAY</td></tr>
<tr><td>RX_SERDES_DATA4_10</td><td>input</td><td>TCELL1:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>RX_SERDES_DATA4_11</td><td>input</td><td>TCELL1:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>RX_SERDES_DATA4_12</td><td>input</td><td>TCELL1:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>RX_SERDES_DATA4_13</td><td>input</td><td>TCELL1:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>RX_SERDES_DATA4_14</td><td>input</td><td>TCELL1:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>RX_SERDES_DATA4_15</td><td>input</td><td>TCELL1:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>RX_SERDES_DATA4_16</td><td>input</td><td>TCELL2:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>RX_SERDES_DATA4_17</td><td>input</td><td>TCELL2:IMUX.IMUX.3.DELAY</td></tr>
<tr><td>RX_SERDES_DATA4_18</td><td>input</td><td>TCELL2:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>RX_SERDES_DATA4_19</td><td>input</td><td>TCELL2:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>RX_SERDES_DATA4_2</td><td>input</td><td>TCELL0:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>RX_SERDES_DATA4_20</td><td>input</td><td>TCELL2:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>RX_SERDES_DATA4_21</td><td>input</td><td>TCELL2:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>RX_SERDES_DATA4_22</td><td>input</td><td>TCELL2:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>RX_SERDES_DATA4_23</td><td>input</td><td>TCELL2:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>RX_SERDES_DATA4_24</td><td>input</td><td>TCELL3:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>RX_SERDES_DATA4_25</td><td>input</td><td>TCELL3:IMUX.IMUX.3.DELAY</td></tr>
<tr><td>RX_SERDES_DATA4_26</td><td>input</td><td>TCELL3:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>RX_SERDES_DATA4_27</td><td>input</td><td>TCELL3:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>RX_SERDES_DATA4_28</td><td>input</td><td>TCELL3:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>RX_SERDES_DATA4_29</td><td>input</td><td>TCELL3:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>RX_SERDES_DATA4_3</td><td>input</td><td>TCELL0:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>RX_SERDES_DATA4_30</td><td>input</td><td>TCELL3:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>RX_SERDES_DATA4_31</td><td>input</td><td>TCELL3:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>RX_SERDES_DATA4_4</td><td>input</td><td>TCELL0:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>RX_SERDES_DATA4_5</td><td>input</td><td>TCELL0:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>RX_SERDES_DATA4_6</td><td>input</td><td>TCELL0:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>RX_SERDES_DATA4_7</td><td>input</td><td>TCELL0:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>RX_SERDES_DATA4_8</td><td>input</td><td>TCELL1:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>RX_SERDES_DATA4_9</td><td>input</td><td>TCELL1:IMUX.IMUX.3.DELAY</td></tr>
<tr><td>RX_SERDES_DATA5_0</td><td>input</td><td>TCELL13:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>RX_SERDES_DATA5_1</td><td>input</td><td>TCELL13:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>RX_SERDES_DATA5_10</td><td>input</td><td>TCELL14:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>RX_SERDES_DATA5_11</td><td>input</td><td>TCELL14:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>RX_SERDES_DATA5_12</td><td>input</td><td>TCELL14:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>RX_SERDES_DATA5_13</td><td>input</td><td>TCELL14:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>RX_SERDES_DATA5_14</td><td>input</td><td>TCELL14:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>RX_SERDES_DATA5_15</td><td>input</td><td>TCELL14:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>RX_SERDES_DATA5_16</td><td>input</td><td>TCELL15:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>RX_SERDES_DATA5_17</td><td>input</td><td>TCELL15:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>RX_SERDES_DATA5_18</td><td>input</td><td>TCELL15:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>RX_SERDES_DATA5_19</td><td>input</td><td>TCELL15:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>RX_SERDES_DATA5_2</td><td>input</td><td>TCELL13:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>RX_SERDES_DATA5_20</td><td>input</td><td>TCELL15:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>RX_SERDES_DATA5_21</td><td>input</td><td>TCELL15:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>RX_SERDES_DATA5_22</td><td>input</td><td>TCELL15:IMUX.IMUX.3.DELAY</td></tr>
<tr><td>RX_SERDES_DATA5_23</td><td>input</td><td>TCELL15:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>RX_SERDES_DATA5_24</td><td>input</td><td>TCELL16:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>RX_SERDES_DATA5_25</td><td>input</td><td>TCELL16:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>RX_SERDES_DATA5_26</td><td>input</td><td>TCELL16:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>RX_SERDES_DATA5_27</td><td>input</td><td>TCELL16:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>RX_SERDES_DATA5_28</td><td>input</td><td>TCELL16:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>RX_SERDES_DATA5_29</td><td>input</td><td>TCELL16:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>RX_SERDES_DATA5_3</td><td>input</td><td>TCELL13:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>RX_SERDES_DATA5_30</td><td>input</td><td>TCELL16:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>RX_SERDES_DATA5_31</td><td>input</td><td>TCELL16:IMUX.IMUX.3.DELAY</td></tr>
<tr><td>RX_SERDES_DATA5_4</td><td>input</td><td>TCELL13:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>RX_SERDES_DATA5_5</td><td>input</td><td>TCELL13:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>RX_SERDES_DATA5_6</td><td>input</td><td>TCELL13:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>RX_SERDES_DATA5_7</td><td>input</td><td>TCELL13:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>RX_SERDES_DATA5_8</td><td>input</td><td>TCELL14:IMUX.IMUX.3.DELAY</td></tr>
<tr><td>RX_SERDES_DATA5_9</td><td>input</td><td>TCELL14:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>RX_SERDES_DATA6_0</td><td>input</td><td>TCELL26:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>RX_SERDES_DATA6_1</td><td>input</td><td>TCELL26:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>RX_SERDES_DATA6_10</td><td>input</td><td>TCELL27:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>RX_SERDES_DATA6_11</td><td>input</td><td>TCELL27:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>RX_SERDES_DATA6_12</td><td>input</td><td>TCELL27:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>RX_SERDES_DATA6_13</td><td>input</td><td>TCELL27:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>RX_SERDES_DATA6_14</td><td>input</td><td>TCELL27:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>RX_SERDES_DATA6_15</td><td>input</td><td>TCELL27:IMUX.IMUX.3.DELAY</td></tr>
<tr><td>RX_SERDES_DATA6_16</td><td>input</td><td>TCELL28:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>RX_SERDES_DATA6_17</td><td>input</td><td>TCELL28:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>RX_SERDES_DATA6_18</td><td>input</td><td>TCELL28:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>RX_SERDES_DATA6_19</td><td>input</td><td>TCELL28:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>RX_SERDES_DATA6_2</td><td>input</td><td>TCELL26:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>RX_SERDES_DATA6_20</td><td>input</td><td>TCELL28:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>RX_SERDES_DATA6_21</td><td>input</td><td>TCELL28:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>RX_SERDES_DATA6_22</td><td>input</td><td>TCELL28:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>RX_SERDES_DATA6_23</td><td>input</td><td>TCELL28:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>RX_SERDES_DATA6_24</td><td>input</td><td>TCELL29:IMUX.IMUX.3.DELAY</td></tr>
<tr><td>RX_SERDES_DATA6_25</td><td>input</td><td>TCELL29:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>RX_SERDES_DATA6_26</td><td>input</td><td>TCELL29:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>RX_SERDES_DATA6_27</td><td>input</td><td>TCELL29:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>RX_SERDES_DATA6_28</td><td>input</td><td>TCELL29:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>RX_SERDES_DATA6_29</td><td>input</td><td>TCELL29:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>RX_SERDES_DATA6_3</td><td>input</td><td>TCELL26:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>RX_SERDES_DATA6_30</td><td>input</td><td>TCELL29:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>RX_SERDES_DATA6_31</td><td>input</td><td>TCELL29:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>RX_SERDES_DATA6_4</td><td>input</td><td>TCELL26:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>RX_SERDES_DATA6_5</td><td>input</td><td>TCELL26:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>RX_SERDES_DATA6_6</td><td>input</td><td>TCELL26:IMUX.IMUX.3.DELAY</td></tr>
<tr><td>RX_SERDES_DATA6_7</td><td>input</td><td>TCELL26:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>RX_SERDES_DATA6_8</td><td>input</td><td>TCELL27:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>RX_SERDES_DATA6_9</td><td>input</td><td>TCELL27:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>RX_SERDES_DATA7_0</td><td>input</td><td>TCELL39:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>RX_SERDES_DATA7_1</td><td>input</td><td>TCELL39:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>RX_SERDES_DATA7_10</td><td>input</td><td>TCELL40:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>RX_SERDES_DATA7_11</td><td>input</td><td>TCELL40:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>RX_SERDES_DATA7_12</td><td>input</td><td>TCELL40:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>RX_SERDES_DATA7_13</td><td>input</td><td>TCELL40:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>RX_SERDES_DATA7_14</td><td>input</td><td>TCELL40:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>RX_SERDES_DATA7_15</td><td>input</td><td>TCELL40:IMUX.IMUX.3.DELAY</td></tr>
<tr><td>RX_SERDES_DATA7_16</td><td>input</td><td>TCELL41:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>RX_SERDES_DATA7_17</td><td>input</td><td>TCELL41:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>RX_SERDES_DATA7_18</td><td>input</td><td>TCELL41:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>RX_SERDES_DATA7_19</td><td>input</td><td>TCELL41:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>RX_SERDES_DATA7_2</td><td>input</td><td>TCELL39:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>RX_SERDES_DATA7_20</td><td>input</td><td>TCELL41:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>RX_SERDES_DATA7_21</td><td>input</td><td>TCELL41:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>RX_SERDES_DATA7_22</td><td>input</td><td>TCELL41:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>RX_SERDES_DATA7_23</td><td>input</td><td>TCELL41:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>RX_SERDES_DATA7_24</td><td>input</td><td>TCELL42:IMUX.IMUX.3.DELAY</td></tr>
<tr><td>RX_SERDES_DATA7_25</td><td>input</td><td>TCELL42:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>RX_SERDES_DATA7_26</td><td>input</td><td>TCELL42:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>RX_SERDES_DATA7_27</td><td>input</td><td>TCELL42:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>RX_SERDES_DATA7_28</td><td>input</td><td>TCELL42:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>RX_SERDES_DATA7_29</td><td>input</td><td>TCELL42:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>RX_SERDES_DATA7_3</td><td>input</td><td>TCELL39:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>RX_SERDES_DATA7_30</td><td>input</td><td>TCELL42:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>RX_SERDES_DATA7_31</td><td>input</td><td>TCELL42:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>RX_SERDES_DATA7_4</td><td>input</td><td>TCELL39:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>RX_SERDES_DATA7_5</td><td>input</td><td>TCELL39:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>RX_SERDES_DATA7_6</td><td>input</td><td>TCELL39:IMUX.IMUX.3.DELAY</td></tr>
<tr><td>RX_SERDES_DATA7_7</td><td>input</td><td>TCELL39:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>RX_SERDES_DATA7_8</td><td>input</td><td>TCELL40:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>RX_SERDES_DATA7_9</td><td>input</td><td>TCELL40:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>RX_SERDES_DATA8_0</td><td>input</td><td>TCELL52:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>RX_SERDES_DATA8_1</td><td>input</td><td>TCELL52:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>RX_SERDES_DATA8_10</td><td>input</td><td>TCELL53:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>RX_SERDES_DATA8_11</td><td>input</td><td>TCELL53:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>RX_SERDES_DATA8_12</td><td>input</td><td>TCELL53:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>RX_SERDES_DATA8_13</td><td>input</td><td>TCELL53:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>RX_SERDES_DATA8_14</td><td>input</td><td>TCELL53:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>RX_SERDES_DATA8_15</td><td>input</td><td>TCELL53:IMUX.IMUX.3.DELAY</td></tr>
<tr><td>RX_SERDES_DATA8_16</td><td>input</td><td>TCELL54:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>RX_SERDES_DATA8_17</td><td>input</td><td>TCELL54:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>RX_SERDES_DATA8_18</td><td>input</td><td>TCELL54:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>RX_SERDES_DATA8_19</td><td>input</td><td>TCELL54:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>RX_SERDES_DATA8_2</td><td>input</td><td>TCELL52:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>RX_SERDES_DATA8_20</td><td>input</td><td>TCELL54:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>RX_SERDES_DATA8_21</td><td>input</td><td>TCELL54:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>RX_SERDES_DATA8_22</td><td>input</td><td>TCELL54:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>RX_SERDES_DATA8_23</td><td>input</td><td>TCELL54:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>RX_SERDES_DATA8_24</td><td>input</td><td>TCELL55:IMUX.IMUX.3.DELAY</td></tr>
<tr><td>RX_SERDES_DATA8_25</td><td>input</td><td>TCELL55:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>RX_SERDES_DATA8_26</td><td>input</td><td>TCELL55:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>RX_SERDES_DATA8_27</td><td>input</td><td>TCELL55:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>RX_SERDES_DATA8_28</td><td>input</td><td>TCELL55:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>RX_SERDES_DATA8_29</td><td>input</td><td>TCELL55:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>RX_SERDES_DATA8_3</td><td>input</td><td>TCELL52:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>RX_SERDES_DATA8_30</td><td>input</td><td>TCELL55:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>RX_SERDES_DATA8_31</td><td>input</td><td>TCELL55:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>RX_SERDES_DATA8_4</td><td>input</td><td>TCELL52:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>RX_SERDES_DATA8_5</td><td>input</td><td>TCELL52:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>RX_SERDES_DATA8_6</td><td>input</td><td>TCELL52:IMUX.IMUX.3.DELAY</td></tr>
<tr><td>RX_SERDES_DATA8_7</td><td>input</td><td>TCELL52:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>RX_SERDES_DATA8_8</td><td>input</td><td>TCELL53:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>RX_SERDES_DATA8_9</td><td>input</td><td>TCELL53:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>RX_SERDES_DATA9_0</td><td>input</td><td>TCELL56:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>RX_SERDES_DATA9_1</td><td>input</td><td>TCELL57:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>RX_SERDES_DATA9_10</td><td>input</td><td>TCELL57:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>RX_SERDES_DATA9_11</td><td>input</td><td>TCELL57:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>RX_SERDES_DATA9_12</td><td>input</td><td>TCELL57:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>RX_SERDES_DATA9_13</td><td>input</td><td>TCELL57:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>RX_SERDES_DATA9_14</td><td>input</td><td>TCELL59:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>RX_SERDES_DATA9_15</td><td>input</td><td>TCELL57:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>RX_SERDES_DATA9_16</td><td>input</td><td>TCELL58:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>RX_SERDES_DATA9_17</td><td>input</td><td>TCELL57:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>RX_SERDES_DATA9_18</td><td>input</td><td>TCELL57:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>RX_SERDES_DATA9_19</td><td>input</td><td>TCELL59:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>RX_SERDES_DATA9_2</td><td>input</td><td>TCELL57:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>RX_SERDES_DATA9_20</td><td>input</td><td>TCELL58:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>RX_SERDES_DATA9_21</td><td>input</td><td>TCELL58:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>RX_SERDES_DATA9_22</td><td>input</td><td>TCELL59:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>RX_SERDES_DATA9_23</td><td>input</td><td>TCELL58:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>RX_SERDES_DATA9_24</td><td>input</td><td>TCELL59:IMUX.IMUX.3.DELAY</td></tr>
<tr><td>RX_SERDES_DATA9_25</td><td>input</td><td>TCELL57:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>RX_SERDES_DATA9_26</td><td>input</td><td>TCELL59:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>RX_SERDES_DATA9_27</td><td>input</td><td>TCELL59:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>RX_SERDES_DATA9_28</td><td>input</td><td>TCELL57:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>RX_SERDES_DATA9_29</td><td>input</td><td>TCELL56:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>RX_SERDES_DATA9_3</td><td>input</td><td>TCELL57:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>RX_SERDES_DATA9_30</td><td>input</td><td>TCELL57:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>RX_SERDES_DATA9_31</td><td>input</td><td>TCELL59:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>RX_SERDES_DATA9_4</td><td>input</td><td>TCELL57:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>RX_SERDES_DATA9_5</td><td>input</td><td>TCELL57:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>RX_SERDES_DATA9_6</td><td>input</td><td>TCELL57:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>RX_SERDES_DATA9_7</td><td>input</td><td>TCELL56:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>RX_SERDES_DATA9_8</td><td>input</td><td>TCELL57:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>RX_SERDES_DATA9_9</td><td>input</td><td>TCELL57:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>RX_SERDES_RESET0</td><td>input</td><td>TCELL34:IMUX.IMUX.2.DELAY</td></tr>
<tr><td>RX_SERDES_RESET1</td><td>input</td><td>TCELL33:IMUX.IMUX.2.DELAY</td></tr>
<tr><td>RX_SERDES_RESET2</td><td>input</td><td>TCELL32:IMUX.IMUX.2.DELAY</td></tr>
<tr><td>RX_SERDES_RESET3</td><td>input</td><td>TCELL31:IMUX.IMUX.2.DELAY</td></tr>
<tr><td>RX_SERDES_RESET4</td><td>input</td><td>TCELL30:IMUX.IMUX.2.DELAY</td></tr>
<tr><td>RX_SERDES_RESET5</td><td>input</td><td>TCELL29:IMUX.IMUX.2.DELAY</td></tr>
<tr><td>RX_SERDES_RESET6</td><td>input</td><td>TCELL28:IMUX.IMUX.2.DELAY</td></tr>
<tr><td>RX_SERDES_RESET7</td><td>input</td><td>TCELL27:IMUX.IMUX.2.DELAY</td></tr>
<tr><td>RX_SERDES_RESET8</td><td>input</td><td>TCELL26:IMUX.IMUX.2.DELAY</td></tr>
<tr><td>RX_SERDES_RESET9</td><td>input</td><td>TCELL25:IMUX.IMUX.2.DELAY</td></tr>
<tr><td>RX_SOPOUT0</td><td>output</td><td>TCELL90:OUT.16.TMIN</td></tr>
<tr><td>RX_SOPOUT1</td><td>output</td><td>TCELL98:OUT.16.TMIN</td></tr>
<tr><td>RX_SOPOUT2</td><td>output</td><td>TCELL106:OUT.16.TMIN</td></tr>
<tr><td>RX_SOPOUT3</td><td>output</td><td>TCELL114:OUT.16.TMIN</td></tr>
<tr><td>SCAN_EN_N</td><td>input</td><td>TCELL33:IMUX.CTRL.2</td></tr>
<tr><td>SCAN_IN_CMAC0</td><td>input</td><td>TCELL0:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC1</td><td>input</td><td>TCELL1:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC10</td><td>input</td><td>TCELL10:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC100</td><td>input</td><td>TCELL44:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC101</td><td>input</td><td>TCELL45:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC102</td><td>input</td><td>TCELL46:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC103</td><td>input</td><td>TCELL47:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC104</td><td>input</td><td>TCELL48:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC105</td><td>input</td><td>TCELL49:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC106</td><td>input</td><td>TCELL50:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC107</td><td>input</td><td>TCELL51:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC108</td><td>input</td><td>TCELL52:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC109</td><td>input</td><td>TCELL53:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC11</td><td>input</td><td>TCELL11:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC110</td><td>input</td><td>TCELL54:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC111</td><td>input</td><td>TCELL55:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC112</td><td>input</td><td>TCELL0:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC113</td><td>input</td><td>TCELL1:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC114</td><td>input</td><td>TCELL2:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC115</td><td>input</td><td>TCELL3:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC116</td><td>input</td><td>TCELL4:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC117</td><td>input</td><td>TCELL5:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC118</td><td>input</td><td>TCELL6:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC119</td><td>input</td><td>TCELL7:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC12</td><td>input</td><td>TCELL12:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC120</td><td>input</td><td>TCELL8:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC121</td><td>input</td><td>TCELL9:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC122</td><td>input</td><td>TCELL10:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC123</td><td>input</td><td>TCELL11:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC124</td><td>input</td><td>TCELL12:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC125</td><td>input</td><td>TCELL13:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC126</td><td>input</td><td>TCELL14:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC127</td><td>input</td><td>TCELL15:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC128</td><td>input</td><td>TCELL16:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC129</td><td>input</td><td>TCELL17:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC13</td><td>input</td><td>TCELL13:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC130</td><td>input</td><td>TCELL18:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC131</td><td>input</td><td>TCELL19:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC132</td><td>input</td><td>TCELL20:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC133</td><td>input</td><td>TCELL21:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC134</td><td>input</td><td>TCELL22:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC135</td><td>input</td><td>TCELL23:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC136</td><td>input</td><td>TCELL24:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC137</td><td>input</td><td>TCELL25:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC138</td><td>input</td><td>TCELL26:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC139</td><td>input</td><td>TCELL27:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC14</td><td>input</td><td>TCELL14:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC140</td><td>input</td><td>TCELL28:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC141</td><td>input</td><td>TCELL29:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC142</td><td>input</td><td>TCELL30:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC143</td><td>input</td><td>TCELL31:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC144</td><td>input</td><td>TCELL32:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC145</td><td>input</td><td>TCELL33:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC146</td><td>input</td><td>TCELL34:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC147</td><td>input</td><td>TCELL35:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC148</td><td>input</td><td>TCELL36:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC149</td><td>input</td><td>TCELL37:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC15</td><td>input</td><td>TCELL15:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC150</td><td>input</td><td>TCELL38:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC151</td><td>input</td><td>TCELL39:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC152</td><td>input</td><td>TCELL40:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC153</td><td>input</td><td>TCELL41:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC154</td><td>input</td><td>TCELL42:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC155</td><td>input</td><td>TCELL43:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC156</td><td>input</td><td>TCELL44:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC157</td><td>input</td><td>TCELL45:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC158</td><td>input</td><td>TCELL46:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC159</td><td>input</td><td>TCELL47:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC16</td><td>input</td><td>TCELL16:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC160</td><td>input</td><td>TCELL48:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC161</td><td>input</td><td>TCELL49:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC162</td><td>input</td><td>TCELL50:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC163</td><td>input</td><td>TCELL51:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC164</td><td>input</td><td>TCELL52:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC165</td><td>input</td><td>TCELL53:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC166</td><td>input</td><td>TCELL54:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC167</td><td>input</td><td>TCELL55:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC168</td><td>input</td><td>TCELL0:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC169</td><td>input</td><td>TCELL1:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC17</td><td>input</td><td>TCELL17:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC170</td><td>input</td><td>TCELL2:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC171</td><td>input</td><td>TCELL3:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC172</td><td>input</td><td>TCELL4:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC173</td><td>input</td><td>TCELL5:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC174</td><td>input</td><td>TCELL6:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC175</td><td>input</td><td>TCELL7:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC176</td><td>input</td><td>TCELL8:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC177</td><td>input</td><td>TCELL9:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC178</td><td>input</td><td>TCELL10:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC179</td><td>input</td><td>TCELL11:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC18</td><td>input</td><td>TCELL18:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC180</td><td>input</td><td>TCELL12:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC181</td><td>input</td><td>TCELL13:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC19</td><td>input</td><td>TCELL19:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC2</td><td>input</td><td>TCELL2:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC20</td><td>input</td><td>TCELL20:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC21</td><td>input</td><td>TCELL21:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC22</td><td>input</td><td>TCELL22:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC23</td><td>input</td><td>TCELL23:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC24</td><td>input</td><td>TCELL24:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC25</td><td>input</td><td>TCELL25:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC26</td><td>input</td><td>TCELL26:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC27</td><td>input</td><td>TCELL27:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC28</td><td>input</td><td>TCELL28:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC29</td><td>input</td><td>TCELL29:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC3</td><td>input</td><td>TCELL3:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC30</td><td>input</td><td>TCELL30:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC31</td><td>input</td><td>TCELL31:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC32</td><td>input</td><td>TCELL32:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC33</td><td>input</td><td>TCELL33:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC34</td><td>input</td><td>TCELL34:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC35</td><td>input</td><td>TCELL35:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC36</td><td>input</td><td>TCELL36:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC37</td><td>input</td><td>TCELL37:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC38</td><td>input</td><td>TCELL38:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC39</td><td>input</td><td>TCELL39:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC4</td><td>input</td><td>TCELL4:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC40</td><td>input</td><td>TCELL40:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC41</td><td>input</td><td>TCELL41:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC42</td><td>input</td><td>TCELL42:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC43</td><td>input</td><td>TCELL43:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC44</td><td>input</td><td>TCELL44:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC45</td><td>input</td><td>TCELL45:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC46</td><td>input</td><td>TCELL46:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC47</td><td>input</td><td>TCELL47:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC48</td><td>input</td><td>TCELL48:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC49</td><td>input</td><td>TCELL49:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC5</td><td>input</td><td>TCELL5:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC50</td><td>input</td><td>TCELL50:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC51</td><td>input</td><td>TCELL51:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC52</td><td>input</td><td>TCELL52:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC53</td><td>input</td><td>TCELL53:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC54</td><td>input</td><td>TCELL54:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC55</td><td>input</td><td>TCELL55:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC56</td><td>input</td><td>TCELL0:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC57</td><td>input</td><td>TCELL1:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC58</td><td>input</td><td>TCELL2:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC59</td><td>input</td><td>TCELL3:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC6</td><td>input</td><td>TCELL6:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC60</td><td>input</td><td>TCELL4:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC61</td><td>input</td><td>TCELL5:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC62</td><td>input</td><td>TCELL6:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC63</td><td>input</td><td>TCELL7:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC64</td><td>input</td><td>TCELL8:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC65</td><td>input</td><td>TCELL9:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC66</td><td>input</td><td>TCELL10:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC67</td><td>input</td><td>TCELL11:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC68</td><td>input</td><td>TCELL12:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC69</td><td>input</td><td>TCELL13:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC7</td><td>input</td><td>TCELL7:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC70</td><td>input</td><td>TCELL14:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC71</td><td>input</td><td>TCELL15:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC72</td><td>input</td><td>TCELL16:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC73</td><td>input</td><td>TCELL17:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC74</td><td>input</td><td>TCELL18:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC75</td><td>input</td><td>TCELL19:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC76</td><td>input</td><td>TCELL20:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC77</td><td>input</td><td>TCELL21:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC78</td><td>input</td><td>TCELL22:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC79</td><td>input</td><td>TCELL23:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC8</td><td>input</td><td>TCELL8:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC80</td><td>input</td><td>TCELL24:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC81</td><td>input</td><td>TCELL25:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC82</td><td>input</td><td>TCELL26:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC83</td><td>input</td><td>TCELL27:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC84</td><td>input</td><td>TCELL28:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC85</td><td>input</td><td>TCELL29:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC86</td><td>input</td><td>TCELL30:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC87</td><td>input</td><td>TCELL31:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC88</td><td>input</td><td>TCELL32:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC89</td><td>input</td><td>TCELL33:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC9</td><td>input</td><td>TCELL9:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC90</td><td>input</td><td>TCELL34:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC91</td><td>input</td><td>TCELL35:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC92</td><td>input</td><td>TCELL36:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC93</td><td>input</td><td>TCELL37:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC94</td><td>input</td><td>TCELL38:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC95</td><td>input</td><td>TCELL39:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC96</td><td>input</td><td>TCELL40:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC97</td><td>input</td><td>TCELL41:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC98</td><td>input</td><td>TCELL42:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>SCAN_IN_CMAC99</td><td>input</td><td>TCELL43:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>SCAN_IN_DRPCTRL0</td><td>input</td><td>TCELL14:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>SCAN_IN_DRPCTRL1</td><td>input</td><td>TCELL15:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>SCAN_IN_DRPCTRL10</td><td>input</td><td>TCELL24:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>SCAN_IN_DRPCTRL11</td><td>input</td><td>TCELL25:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>SCAN_IN_DRPCTRL12</td><td>input</td><td>TCELL26:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>SCAN_IN_DRPCTRL2</td><td>input</td><td>TCELL16:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>SCAN_IN_DRPCTRL3</td><td>input</td><td>TCELL17:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>SCAN_IN_DRPCTRL4</td><td>input</td><td>TCELL18:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>SCAN_IN_DRPCTRL5</td><td>input</td><td>TCELL19:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>SCAN_IN_DRPCTRL6</td><td>input</td><td>TCELL20:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>SCAN_IN_DRPCTRL7</td><td>input</td><td>TCELL21:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>SCAN_IN_DRPCTRL8</td><td>input</td><td>TCELL22:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>SCAN_IN_DRPCTRL9</td><td>input</td><td>TCELL23:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>SCAN_OUT_CMAC0</td><td>output</td><td>TCELL60:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC1</td><td>output</td><td>TCELL60:OUT.2.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC10</td><td>output</td><td>TCELL65:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC100</td><td>output</td><td>TCELL59:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC101</td><td>output</td><td>TCELL58:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC102</td><td>output</td><td>TCELL57:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC103</td><td>output</td><td>TCELL56:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC104</td><td>output</td><td>TCELL55:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC105</td><td>output</td><td>TCELL54:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC106</td><td>output</td><td>TCELL53:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC107</td><td>output</td><td>TCELL52:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC108</td><td>output</td><td>TCELL51:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC109</td><td>output</td><td>TCELL50:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC11</td><td>output</td><td>TCELL65:OUT.2.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC110</td><td>output</td><td>TCELL49:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC111</td><td>output</td><td>TCELL48:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC112</td><td>output</td><td>TCELL47:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC113</td><td>output</td><td>TCELL46:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC114</td><td>output</td><td>TCELL45:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC115</td><td>output</td><td>TCELL44:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC116</td><td>output</td><td>TCELL43:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC117</td><td>output</td><td>TCELL42:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC118</td><td>output</td><td>TCELL41:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC119</td><td>output</td><td>TCELL40:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC12</td><td>output</td><td>TCELL66:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC120</td><td>output</td><td>TCELL39:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC121</td><td>output</td><td>TCELL38:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC122</td><td>output</td><td>TCELL37:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC123</td><td>output</td><td>TCELL36:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC124</td><td>output</td><td>TCELL35:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC125</td><td>output</td><td>TCELL34:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC126</td><td>output</td><td>TCELL33:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC127</td><td>output</td><td>TCELL32:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC128</td><td>output</td><td>TCELL31:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC129</td><td>output</td><td>TCELL30:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC13</td><td>output</td><td>TCELL66:OUT.2.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC130</td><td>output</td><td>TCELL29:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC131</td><td>output</td><td>TCELL28:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC132</td><td>output</td><td>TCELL27:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC133</td><td>output</td><td>TCELL26:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC134</td><td>output</td><td>TCELL25:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC135</td><td>output</td><td>TCELL24:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC136</td><td>output</td><td>TCELL23:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC137</td><td>output</td><td>TCELL22:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC138</td><td>output</td><td>TCELL21:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC139</td><td>output</td><td>TCELL20:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC14</td><td>output</td><td>TCELL67:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC140</td><td>output</td><td>TCELL19:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC141</td><td>output</td><td>TCELL18:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC142</td><td>output</td><td>TCELL17:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC143</td><td>output</td><td>TCELL16:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC144</td><td>output</td><td>TCELL15:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC145</td><td>output</td><td>TCELL14:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC146</td><td>output</td><td>TCELL13:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC147</td><td>output</td><td>TCELL12:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC148</td><td>output</td><td>TCELL11:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC149</td><td>output</td><td>TCELL10:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC15</td><td>output</td><td>TCELL67:OUT.2.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC150</td><td>output</td><td>TCELL9:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC151</td><td>output</td><td>TCELL8:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC152</td><td>output</td><td>TCELL7:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC153</td><td>output</td><td>TCELL6:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC154</td><td>output</td><td>TCELL5:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC155</td><td>output</td><td>TCELL4:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC156</td><td>output</td><td>TCELL3:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC157</td><td>output</td><td>TCELL2:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC158</td><td>output</td><td>TCELL1:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC159</td><td>output</td><td>TCELL0:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC16</td><td>output</td><td>TCELL68:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC160</td><td>output</td><td>TCELL59:OUT.24.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC161</td><td>output</td><td>TCELL58:OUT.24.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC162</td><td>output</td><td>TCELL57:OUT.24.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC163</td><td>output</td><td>TCELL56:OUT.24.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC164</td><td>output</td><td>TCELL55:OUT.24.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC165</td><td>output</td><td>TCELL54:OUT.24.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC166</td><td>output</td><td>TCELL53:OUT.24.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC167</td><td>output</td><td>TCELL52:OUT.24.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC168</td><td>output</td><td>TCELL51:OUT.24.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC169</td><td>output</td><td>TCELL50:OUT.24.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC17</td><td>output</td><td>TCELL68:OUT.2.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC170</td><td>output</td><td>TCELL49:OUT.24.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC171</td><td>output</td><td>TCELL48:OUT.24.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC172</td><td>output</td><td>TCELL47:OUT.24.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC173</td><td>output</td><td>TCELL46:OUT.24.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC174</td><td>output</td><td>TCELL45:OUT.24.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC175</td><td>output</td><td>TCELL44:OUT.24.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC176</td><td>output</td><td>TCELL43:OUT.24.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC177</td><td>output</td><td>TCELL42:OUT.24.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC178</td><td>output</td><td>TCELL41:OUT.24.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC179</td><td>output</td><td>TCELL40:OUT.24.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC18</td><td>output</td><td>TCELL69:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC180</td><td>output</td><td>TCELL39:OUT.24.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC181</td><td>output</td><td>TCELL38:OUT.24.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC19</td><td>output</td><td>TCELL69:OUT.2.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC2</td><td>output</td><td>TCELL61:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC20</td><td>output</td><td>TCELL70:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC21</td><td>output</td><td>TCELL70:OUT.2.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC22</td><td>output</td><td>TCELL71:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC23</td><td>output</td><td>TCELL71:OUT.2.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC24</td><td>output</td><td>TCELL72:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC25</td><td>output</td><td>TCELL72:OUT.2.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC26</td><td>output</td><td>TCELL73:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC27</td><td>output</td><td>TCELL73:OUT.2.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC28</td><td>output</td><td>TCELL74:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC29</td><td>output</td><td>TCELL74:OUT.2.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC3</td><td>output</td><td>TCELL61:OUT.2.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC30</td><td>output</td><td>TCELL75:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC31</td><td>output</td><td>TCELL75:OUT.2.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC32</td><td>output</td><td>TCELL76:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC33</td><td>output</td><td>TCELL76:OUT.2.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC34</td><td>output</td><td>TCELL77:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC35</td><td>output</td><td>TCELL77:OUT.2.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC36</td><td>output</td><td>TCELL78:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC37</td><td>output</td><td>TCELL78:OUT.2.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC38</td><td>output</td><td>TCELL79:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC39</td><td>output</td><td>TCELL79:OUT.2.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC4</td><td>output</td><td>TCELL62:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC40</td><td>output</td><td>TCELL80:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC41</td><td>output</td><td>TCELL80:OUT.2.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC42</td><td>output</td><td>TCELL81:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC43</td><td>output</td><td>TCELL81:OUT.2.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC44</td><td>output</td><td>TCELL82:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC45</td><td>output</td><td>TCELL82:OUT.2.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC46</td><td>output</td><td>TCELL83:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC47</td><td>output</td><td>TCELL83:OUT.2.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC48</td><td>output</td><td>TCELL84:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC49</td><td>output</td><td>TCELL84:OUT.2.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC5</td><td>output</td><td>TCELL62:OUT.2.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC50</td><td>output</td><td>TCELL85:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC51</td><td>output</td><td>TCELL85:OUT.2.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC52</td><td>output</td><td>TCELL86:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC53</td><td>output</td><td>TCELL86:OUT.2.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC54</td><td>output</td><td>TCELL87:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC55</td><td>output</td><td>TCELL87:OUT.2.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC56</td><td>output</td><td>TCELL88:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC57</td><td>output</td><td>TCELL88:OUT.2.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC58</td><td>output</td><td>TCELL89:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC59</td><td>output</td><td>TCELL89:OUT.2.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC6</td><td>output</td><td>TCELL63:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC60</td><td>output</td><td>TCELL90:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC61</td><td>output</td><td>TCELL90:OUT.2.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC62</td><td>output</td><td>TCELL91:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC63</td><td>output</td><td>TCELL91:OUT.2.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC64</td><td>output</td><td>TCELL92:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC65</td><td>output</td><td>TCELL92:OUT.2.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC66</td><td>output</td><td>TCELL93:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC67</td><td>output</td><td>TCELL93:OUT.2.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC68</td><td>output</td><td>TCELL94:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC69</td><td>output</td><td>TCELL94:OUT.2.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC7</td><td>output</td><td>TCELL63:OUT.2.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC70</td><td>output</td><td>TCELL95:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC71</td><td>output</td><td>TCELL95:OUT.2.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC72</td><td>output</td><td>TCELL96:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC73</td><td>output</td><td>TCELL96:OUT.2.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC74</td><td>output</td><td>TCELL97:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC75</td><td>output</td><td>TCELL97:OUT.2.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC76</td><td>output</td><td>TCELL98:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC77</td><td>output</td><td>TCELL98:OUT.2.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC78</td><td>output</td><td>TCELL99:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC79</td><td>output</td><td>TCELL99:OUT.2.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC8</td><td>output</td><td>TCELL64:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC80</td><td>output</td><td>TCELL100:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC81</td><td>output</td><td>TCELL100:OUT.2.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC82</td><td>output</td><td>TCELL101:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC83</td><td>output</td><td>TCELL101:OUT.2.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC84</td><td>output</td><td>TCELL102:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC85</td><td>output</td><td>TCELL102:OUT.2.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC86</td><td>output</td><td>TCELL103:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC87</td><td>output</td><td>TCELL103:OUT.2.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC88</td><td>output</td><td>TCELL104:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC89</td><td>output</td><td>TCELL104:OUT.2.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC9</td><td>output</td><td>TCELL64:OUT.2.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC90</td><td>output</td><td>TCELL105:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC91</td><td>output</td><td>TCELL105:OUT.2.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC92</td><td>output</td><td>TCELL106:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC93</td><td>output</td><td>TCELL106:OUT.2.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC94</td><td>output</td><td>TCELL107:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC95</td><td>output</td><td>TCELL107:OUT.2.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC96</td><td>output</td><td>TCELL108:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC97</td><td>output</td><td>TCELL108:OUT.2.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC98</td><td>output</td><td>TCELL109:OUT.28.TMIN</td></tr>
<tr><td>SCAN_OUT_CMAC99</td><td>output</td><td>TCELL109:OUT.2.TMIN</td></tr>
<tr><td>SCAN_OUT_DRPCTRL0</td><td>output</td><td>TCELL37:OUT.24.TMIN</td></tr>
<tr><td>SCAN_OUT_DRPCTRL1</td><td>output</td><td>TCELL36:OUT.24.TMIN</td></tr>
<tr><td>SCAN_OUT_DRPCTRL10</td><td>output</td><td>TCELL27:OUT.24.TMIN</td></tr>
<tr><td>SCAN_OUT_DRPCTRL11</td><td>output</td><td>TCELL26:OUT.24.TMIN</td></tr>
<tr><td>SCAN_OUT_DRPCTRL12</td><td>output</td><td>TCELL25:OUT.24.TMIN</td></tr>
<tr><td>SCAN_OUT_DRPCTRL2</td><td>output</td><td>TCELL35:OUT.24.TMIN</td></tr>
<tr><td>SCAN_OUT_DRPCTRL3</td><td>output</td><td>TCELL34:OUT.24.TMIN</td></tr>
<tr><td>SCAN_OUT_DRPCTRL4</td><td>output</td><td>TCELL33:OUT.24.TMIN</td></tr>
<tr><td>SCAN_OUT_DRPCTRL5</td><td>output</td><td>TCELL32:OUT.24.TMIN</td></tr>
<tr><td>SCAN_OUT_DRPCTRL6</td><td>output</td><td>TCELL31:OUT.24.TMIN</td></tr>
<tr><td>SCAN_OUT_DRPCTRL7</td><td>output</td><td>TCELL30:OUT.24.TMIN</td></tr>
<tr><td>SCAN_OUT_DRPCTRL8</td><td>output</td><td>TCELL29:OUT.24.TMIN</td></tr>
<tr><td>SCAN_OUT_DRPCTRL9</td><td>output</td><td>TCELL28:OUT.24.TMIN</td></tr>
<tr><td>STAT_RX_ALIGNED</td><td>output</td><td>TCELL1:OUT.16.TMIN</td></tr>
<tr><td>STAT_RX_ALIGNED_ERR</td><td>output</td><td>TCELL2:OUT.16.TMIN</td></tr>
<tr><td>STAT_RX_BAD_CODE0</td><td>output</td><td>TCELL39:OUT.0.TMIN</td></tr>
<tr><td>STAT_RX_BAD_CODE1</td><td>output</td><td>TCELL39:OUT.2.TMIN</td></tr>
<tr><td>STAT_RX_BAD_CODE2</td><td>output</td><td>TCELL39:OUT.4.TMIN</td></tr>
<tr><td>STAT_RX_BAD_CODE3</td><td>output</td><td>TCELL39:OUT.6.TMIN</td></tr>
<tr><td>STAT_RX_BAD_CODE4</td><td>output</td><td>TCELL39:OUT.8.TMIN</td></tr>
<tr><td>STAT_RX_BAD_CODE5</td><td>output</td><td>TCELL39:OUT.10.TMIN</td></tr>
<tr><td>STAT_RX_BAD_CODE6</td><td>output</td><td>TCELL39:OUT.12.TMIN</td></tr>
<tr><td>STAT_RX_BAD_FCS0</td><td>output</td><td>TCELL38:OUT.8.TMIN</td></tr>
<tr><td>STAT_RX_BAD_FCS1</td><td>output</td><td>TCELL38:OUT.10.TMIN</td></tr>
<tr><td>STAT_RX_BAD_FCS2</td><td>output</td><td>TCELL38:OUT.12.TMIN</td></tr>
<tr><td>STAT_RX_BAD_FCS3</td><td>output</td><td>TCELL38:OUT.14.TMIN</td></tr>
<tr><td>STAT_RX_BAD_PREAMBLE</td><td>output</td><td>TCELL40:OUT.8.TMIN</td></tr>
<tr><td>STAT_RX_BAD_SFD</td><td>output</td><td>TCELL40:OUT.6.TMIN</td></tr>
<tr><td>STAT_RX_BIP_ERR_0</td><td>output</td><td>TCELL36:OUT.0.TMIN</td></tr>
<tr><td>STAT_RX_BIP_ERR_1</td><td>output</td><td>TCELL36:OUT.2.TMIN</td></tr>
<tr><td>STAT_RX_BIP_ERR_10</td><td>output</td><td>TCELL37:OUT.4.TMIN</td></tr>
<tr><td>STAT_RX_BIP_ERR_11</td><td>output</td><td>TCELL37:OUT.6.TMIN</td></tr>
<tr><td>STAT_RX_BIP_ERR_12</td><td>output</td><td>TCELL37:OUT.8.TMIN</td></tr>
<tr><td>STAT_RX_BIP_ERR_13</td><td>output</td><td>TCELL37:OUT.10.TMIN</td></tr>
<tr><td>STAT_RX_BIP_ERR_14</td><td>output</td><td>TCELL37:OUT.12.TMIN</td></tr>
<tr><td>STAT_RX_BIP_ERR_15</td><td>output</td><td>TCELL37:OUT.14.TMIN</td></tr>
<tr><td>STAT_RX_BIP_ERR_16</td><td>output</td><td>TCELL38:OUT.0.TMIN</td></tr>
<tr><td>STAT_RX_BIP_ERR_17</td><td>output</td><td>TCELL38:OUT.2.TMIN</td></tr>
<tr><td>STAT_RX_BIP_ERR_18</td><td>output</td><td>TCELL38:OUT.4.TMIN</td></tr>
<tr><td>STAT_RX_BIP_ERR_19</td><td>output</td><td>TCELL38:OUT.6.TMIN</td></tr>
<tr><td>STAT_RX_BIP_ERR_2</td><td>output</td><td>TCELL36:OUT.4.TMIN</td></tr>
<tr><td>STAT_RX_BIP_ERR_3</td><td>output</td><td>TCELL36:OUT.6.TMIN</td></tr>
<tr><td>STAT_RX_BIP_ERR_4</td><td>output</td><td>TCELL36:OUT.8.TMIN</td></tr>
<tr><td>STAT_RX_BIP_ERR_5</td><td>output</td><td>TCELL36:OUT.10.TMIN</td></tr>
<tr><td>STAT_RX_BIP_ERR_6</td><td>output</td><td>TCELL36:OUT.12.TMIN</td></tr>
<tr><td>STAT_RX_BIP_ERR_7</td><td>output</td><td>TCELL36:OUT.14.TMIN</td></tr>
<tr><td>STAT_RX_BIP_ERR_8</td><td>output</td><td>TCELL37:OUT.0.TMIN</td></tr>
<tr><td>STAT_RX_BIP_ERR_9</td><td>output</td><td>TCELL37:OUT.2.TMIN</td></tr>
<tr><td>STAT_RX_BLOCK_LOCK0</td><td>output</td><td>TCELL69:OUT.3.TMIN</td></tr>
<tr><td>STAT_RX_BLOCK_LOCK1</td><td>output</td><td>TCELL69:OUT.7.TMIN</td></tr>
<tr><td>STAT_RX_BLOCK_LOCK10</td><td>output</td><td>TCELL70:OUT.11.TMIN</td></tr>
<tr><td>STAT_RX_BLOCK_LOCK11</td><td>output</td><td>TCELL70:OUT.15.TMIN</td></tr>
<tr><td>STAT_RX_BLOCK_LOCK12</td><td>output</td><td>TCELL70:OUT.19.TMIN</td></tr>
<tr><td>STAT_RX_BLOCK_LOCK13</td><td>output</td><td>TCELL70:OUT.23.TMIN</td></tr>
<tr><td>STAT_RX_BLOCK_LOCK14</td><td>output</td><td>TCELL70:OUT.27.TMIN</td></tr>
<tr><td>STAT_RX_BLOCK_LOCK15</td><td>output</td><td>TCELL70:OUT.31.TMIN</td></tr>
<tr><td>STAT_RX_BLOCK_LOCK16</td><td>output</td><td>TCELL71:OUT.3.TMIN</td></tr>
<tr><td>STAT_RX_BLOCK_LOCK17</td><td>output</td><td>TCELL71:OUT.7.TMIN</td></tr>
<tr><td>STAT_RX_BLOCK_LOCK18</td><td>output</td><td>TCELL71:OUT.11.TMIN</td></tr>
<tr><td>STAT_RX_BLOCK_LOCK19</td><td>output</td><td>TCELL71:OUT.15.TMIN</td></tr>
<tr><td>STAT_RX_BLOCK_LOCK2</td><td>output</td><td>TCELL69:OUT.11.TMIN</td></tr>
<tr><td>STAT_RX_BLOCK_LOCK3</td><td>output</td><td>TCELL69:OUT.15.TMIN</td></tr>
<tr><td>STAT_RX_BLOCK_LOCK4</td><td>output</td><td>TCELL69:OUT.19.TMIN</td></tr>
<tr><td>STAT_RX_BLOCK_LOCK5</td><td>output</td><td>TCELL69:OUT.23.TMIN</td></tr>
<tr><td>STAT_RX_BLOCK_LOCK6</td><td>output</td><td>TCELL69:OUT.27.TMIN</td></tr>
<tr><td>STAT_RX_BLOCK_LOCK7</td><td>output</td><td>TCELL69:OUT.31.TMIN</td></tr>
<tr><td>STAT_RX_BLOCK_LOCK8</td><td>output</td><td>TCELL70:OUT.3.TMIN</td></tr>
<tr><td>STAT_RX_BLOCK_LOCK9</td><td>output</td><td>TCELL70:OUT.7.TMIN</td></tr>
<tr><td>STAT_RX_BROADCAST</td><td>output</td><td>TCELL56:OUT.12.TMIN</td></tr>
<tr><td>STAT_RX_FRAGMENT0</td><td>output</td><td>TCELL71:OUT.19.TMIN</td></tr>
<tr><td>STAT_RX_FRAGMENT1</td><td>output</td><td>TCELL71:OUT.23.TMIN</td></tr>
<tr><td>STAT_RX_FRAGMENT2</td><td>output</td><td>TCELL71:OUT.27.TMIN</td></tr>
<tr><td>STAT_RX_FRAGMENT3</td><td>output</td><td>TCELL71:OUT.31.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_0_0</td><td>output</td><td>TCELL72:OUT.1.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_0_1</td><td>output</td><td>TCELL72:OUT.5.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_0_2</td><td>output</td><td>TCELL72:OUT.9.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_0_3</td><td>output</td><td>TCELL72:OUT.13.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_10_0</td><td>output</td><td>TCELL72:OUT.3.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_10_1</td><td>output</td><td>TCELL72:OUT.7.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_10_2</td><td>output</td><td>TCELL72:OUT.11.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_10_3</td><td>output</td><td>TCELL72:OUT.15.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_11_0</td><td>output</td><td>TCELL72:OUT.19.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_11_1</td><td>output</td><td>TCELL72:OUT.23.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_11_2</td><td>output</td><td>TCELL72:OUT.27.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_11_3</td><td>output</td><td>TCELL72:OUT.31.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_12_0</td><td>output</td><td>TCELL73:OUT.3.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_12_1</td><td>output</td><td>TCELL73:OUT.7.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_12_2</td><td>output</td><td>TCELL73:OUT.11.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_12_3</td><td>output</td><td>TCELL73:OUT.15.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_13_0</td><td>output</td><td>TCELL73:OUT.19.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_13_1</td><td>output</td><td>TCELL73:OUT.23.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_13_2</td><td>output</td><td>TCELL73:OUT.27.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_13_3</td><td>output</td><td>TCELL73:OUT.31.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_14_0</td><td>output</td><td>TCELL74:OUT.3.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_14_1</td><td>output</td><td>TCELL74:OUT.7.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_14_2</td><td>output</td><td>TCELL74:OUT.11.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_14_3</td><td>output</td><td>TCELL74:OUT.15.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_15_0</td><td>output</td><td>TCELL74:OUT.19.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_15_1</td><td>output</td><td>TCELL74:OUT.23.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_15_2</td><td>output</td><td>TCELL74:OUT.27.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_15_3</td><td>output</td><td>TCELL74:OUT.31.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_16_0</td><td>output</td><td>TCELL75:OUT.3.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_16_1</td><td>output</td><td>TCELL75:OUT.7.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_16_2</td><td>output</td><td>TCELL75:OUT.11.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_16_3</td><td>output</td><td>TCELL75:OUT.15.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_17_0</td><td>output</td><td>TCELL75:OUT.19.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_17_1</td><td>output</td><td>TCELL75:OUT.23.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_17_2</td><td>output</td><td>TCELL75:OUT.27.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_17_3</td><td>output</td><td>TCELL75:OUT.31.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_18_0</td><td>output</td><td>TCELL76:OUT.3.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_18_1</td><td>output</td><td>TCELL76:OUT.7.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_18_2</td><td>output</td><td>TCELL76:OUT.11.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_18_3</td><td>output</td><td>TCELL76:OUT.15.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_19_0</td><td>output</td><td>TCELL76:OUT.19.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_19_1</td><td>output</td><td>TCELL76:OUT.23.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_19_2</td><td>output</td><td>TCELL76:OUT.27.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_19_3</td><td>output</td><td>TCELL76:OUT.31.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_1_0</td><td>output</td><td>TCELL72:OUT.17.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_1_1</td><td>output</td><td>TCELL72:OUT.21.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_1_2</td><td>output</td><td>TCELL72:OUT.25.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_1_3</td><td>output</td><td>TCELL72:OUT.29.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_2_0</td><td>output</td><td>TCELL73:OUT.1.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_2_1</td><td>output</td><td>TCELL73:OUT.5.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_2_2</td><td>output</td><td>TCELL73:OUT.9.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_2_3</td><td>output</td><td>TCELL73:OUT.13.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_3_0</td><td>output</td><td>TCELL73:OUT.17.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_3_1</td><td>output</td><td>TCELL73:OUT.21.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_3_2</td><td>output</td><td>TCELL73:OUT.25.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_3_3</td><td>output</td><td>TCELL73:OUT.29.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_4_0</td><td>output</td><td>TCELL74:OUT.1.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_4_1</td><td>output</td><td>TCELL74:OUT.5.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_4_2</td><td>output</td><td>TCELL74:OUT.9.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_4_3</td><td>output</td><td>TCELL74:OUT.13.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_5_0</td><td>output</td><td>TCELL74:OUT.17.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_5_1</td><td>output</td><td>TCELL74:OUT.21.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_5_2</td><td>output</td><td>TCELL74:OUT.25.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_5_3</td><td>output</td><td>TCELL74:OUT.29.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_6_0</td><td>output</td><td>TCELL75:OUT.1.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_6_1</td><td>output</td><td>TCELL75:OUT.5.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_6_2</td><td>output</td><td>TCELL75:OUT.9.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_6_3</td><td>output</td><td>TCELL75:OUT.13.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_7_0</td><td>output</td><td>TCELL75:OUT.17.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_7_1</td><td>output</td><td>TCELL75:OUT.21.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_7_2</td><td>output</td><td>TCELL75:OUT.25.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_7_3</td><td>output</td><td>TCELL75:OUT.29.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_8_0</td><td>output</td><td>TCELL76:OUT.1.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_8_1</td><td>output</td><td>TCELL76:OUT.5.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_8_2</td><td>output</td><td>TCELL76:OUT.9.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_8_3</td><td>output</td><td>TCELL76:OUT.13.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_9_0</td><td>output</td><td>TCELL76:OUT.17.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_9_1</td><td>output</td><td>TCELL76:OUT.21.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_9_2</td><td>output</td><td>TCELL76:OUT.25.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_9_3</td><td>output</td><td>TCELL76:OUT.29.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_VALID_0</td><td>output</td><td>TCELL77:OUT.1.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_VALID_1</td><td>output</td><td>TCELL77:OUT.5.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_VALID_10</td><td>output</td><td>TCELL77:OUT.3.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_VALID_11</td><td>output</td><td>TCELL77:OUT.7.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_VALID_12</td><td>output</td><td>TCELL77:OUT.11.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_VALID_13</td><td>output</td><td>TCELL77:OUT.15.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_VALID_14</td><td>output</td><td>TCELL77:OUT.19.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_VALID_15</td><td>output</td><td>TCELL77:OUT.23.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_VALID_16</td><td>output</td><td>TCELL77:OUT.27.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_VALID_17</td><td>output</td><td>TCELL77:OUT.31.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_VALID_18</td><td>output</td><td>TCELL78:OUT.31.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_VALID_19</td><td>output</td><td>TCELL79:OUT.31.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_VALID_2</td><td>output</td><td>TCELL77:OUT.9.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_VALID_3</td><td>output</td><td>TCELL77:OUT.13.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_VALID_4</td><td>output</td><td>TCELL77:OUT.17.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_VALID_5</td><td>output</td><td>TCELL77:OUT.21.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_VALID_6</td><td>output</td><td>TCELL77:OUT.25.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_VALID_7</td><td>output</td><td>TCELL77:OUT.29.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_VALID_8</td><td>output</td><td>TCELL78:OUT.29.TMIN</td></tr>
<tr><td>STAT_RX_FRAMING_ERR_VALID_9</td><td>output</td><td>TCELL79:OUT.29.TMIN</td></tr>
<tr><td>STAT_RX_GOT_SIGNAL_OS</td><td>output</td><td>TCELL4:OUT.16.TMIN</td></tr>
<tr><td>STAT_RX_HI_BER</td><td>output</td><td>TCELL2:OUT.14.TMIN</td></tr>
<tr><td>STAT_RX_INRANGEERR</td><td>output</td><td>TCELL4:OUT.6.TMIN</td></tr>
<tr><td>STAT_RX_INTERNAL_LOCAL_FAULT</td><td>output</td><td>TCELL2:OUT.12.TMIN</td></tr>
<tr><td>STAT_RX_JABBER</td><td>output</td><td>TCELL2:OUT.10.TMIN</td></tr>
<tr><td>STAT_RX_LANE0_VLM_BIP7_0</td><td>output</td><td>TCELL41:OUT.0.TMIN</td></tr>
<tr><td>STAT_RX_LANE0_VLM_BIP7_1</td><td>output</td><td>TCELL41:OUT.2.TMIN</td></tr>
<tr><td>STAT_RX_LANE0_VLM_BIP7_2</td><td>output</td><td>TCELL41:OUT.4.TMIN</td></tr>
<tr><td>STAT_RX_LANE0_VLM_BIP7_3</td><td>output</td><td>TCELL41:OUT.6.TMIN</td></tr>
<tr><td>STAT_RX_LANE0_VLM_BIP7_4</td><td>output</td><td>TCELL41:OUT.8.TMIN</td></tr>
<tr><td>STAT_RX_LANE0_VLM_BIP7_5</td><td>output</td><td>TCELL41:OUT.10.TMIN</td></tr>
<tr><td>STAT_RX_LANE0_VLM_BIP7_6</td><td>output</td><td>TCELL41:OUT.12.TMIN</td></tr>
<tr><td>STAT_RX_LANE0_VLM_BIP7_7</td><td>output</td><td>TCELL41:OUT.14.TMIN</td></tr>
<tr><td>STAT_RX_LANE0_VLM_BIP7_VALID</td><td>output</td><td>TCELL40:OUT.10.TMIN</td></tr>
<tr><td>STAT_RX_LOCAL_FAULT</td><td>output</td><td>TCELL2:OUT.8.TMIN</td></tr>
<tr><td>STAT_RX_MF_ERR0</td><td>output</td><td>TCELL0:OUT.0.TMIN</td></tr>
<tr><td>STAT_RX_MF_ERR1</td><td>output</td><td>TCELL0:OUT.2.TMIN</td></tr>
<tr><td>STAT_RX_MF_ERR10</td><td>output</td><td>TCELL1:OUT.4.TMIN</td></tr>
<tr><td>STAT_RX_MF_ERR11</td><td>output</td><td>TCELL1:OUT.6.TMIN</td></tr>
<tr><td>STAT_RX_MF_ERR12</td><td>output</td><td>TCELL1:OUT.8.TMIN</td></tr>
<tr><td>STAT_RX_MF_ERR13</td><td>output</td><td>TCELL1:OUT.10.TMIN</td></tr>
<tr><td>STAT_RX_MF_ERR14</td><td>output</td><td>TCELL1:OUT.12.TMIN</td></tr>
<tr><td>STAT_RX_MF_ERR15</td><td>output</td><td>TCELL1:OUT.14.TMIN</td></tr>
<tr><td>STAT_RX_MF_ERR16</td><td>output</td><td>TCELL2:OUT.0.TMIN</td></tr>
<tr><td>STAT_RX_MF_ERR17</td><td>output</td><td>TCELL2:OUT.2.TMIN</td></tr>
<tr><td>STAT_RX_MF_ERR18</td><td>output</td><td>TCELL2:OUT.4.TMIN</td></tr>
<tr><td>STAT_RX_MF_ERR19</td><td>output</td><td>TCELL2:OUT.6.TMIN</td></tr>
<tr><td>STAT_RX_MF_ERR2</td><td>output</td><td>TCELL0:OUT.4.TMIN</td></tr>
<tr><td>STAT_RX_MF_ERR3</td><td>output</td><td>TCELL0:OUT.6.TMIN</td></tr>
<tr><td>STAT_RX_MF_ERR4</td><td>output</td><td>TCELL0:OUT.8.TMIN</td></tr>
<tr><td>STAT_RX_MF_ERR5</td><td>output</td><td>TCELL0:OUT.10.TMIN</td></tr>
<tr><td>STAT_RX_MF_ERR6</td><td>output</td><td>TCELL0:OUT.12.TMIN</td></tr>
<tr><td>STAT_RX_MF_ERR7</td><td>output</td><td>TCELL0:OUT.14.TMIN</td></tr>
<tr><td>STAT_RX_MF_ERR8</td><td>output</td><td>TCELL1:OUT.0.TMIN</td></tr>
<tr><td>STAT_RX_MF_ERR9</td><td>output</td><td>TCELL1:OUT.2.TMIN</td></tr>
<tr><td>STAT_RX_MF_LEN_ERR0</td><td>output</td><td>TCELL0:OUT.30.TMIN</td></tr>
<tr><td>STAT_RX_MF_LEN_ERR1</td><td>output</td><td>TCELL1:OUT.30.TMIN</td></tr>
<tr><td>STAT_RX_MF_LEN_ERR10</td><td>output</td><td>TCELL10:OUT.30.TMIN</td></tr>
<tr><td>STAT_RX_MF_LEN_ERR11</td><td>output</td><td>TCELL11:OUT.30.TMIN</td></tr>
<tr><td>STAT_RX_MF_LEN_ERR12</td><td>output</td><td>TCELL12:OUT.30.TMIN</td></tr>
<tr><td>STAT_RX_MF_LEN_ERR13</td><td>output</td><td>TCELL13:OUT.30.TMIN</td></tr>
<tr><td>STAT_RX_MF_LEN_ERR14</td><td>output</td><td>TCELL14:OUT.30.TMIN</td></tr>
<tr><td>STAT_RX_MF_LEN_ERR15</td><td>output</td><td>TCELL15:OUT.30.TMIN</td></tr>
<tr><td>STAT_RX_MF_LEN_ERR16</td><td>output</td><td>TCELL16:OUT.30.TMIN</td></tr>
<tr><td>STAT_RX_MF_LEN_ERR17</td><td>output</td><td>TCELL17:OUT.30.TMIN</td></tr>
<tr><td>STAT_RX_MF_LEN_ERR18</td><td>output</td><td>TCELL18:OUT.30.TMIN</td></tr>
<tr><td>STAT_RX_MF_LEN_ERR19</td><td>output</td><td>TCELL19:OUT.30.TMIN</td></tr>
<tr><td>STAT_RX_MF_LEN_ERR2</td><td>output</td><td>TCELL2:OUT.30.TMIN</td></tr>
<tr><td>STAT_RX_MF_LEN_ERR3</td><td>output</td><td>TCELL3:OUT.30.TMIN</td></tr>
<tr><td>STAT_RX_MF_LEN_ERR4</td><td>output</td><td>TCELL4:OUT.30.TMIN</td></tr>
<tr><td>STAT_RX_MF_LEN_ERR5</td><td>output</td><td>TCELL5:OUT.30.TMIN</td></tr>
<tr><td>STAT_RX_MF_LEN_ERR6</td><td>output</td><td>TCELL6:OUT.30.TMIN</td></tr>
<tr><td>STAT_RX_MF_LEN_ERR7</td><td>output</td><td>TCELL7:OUT.30.TMIN</td></tr>
<tr><td>STAT_RX_MF_LEN_ERR8</td><td>output</td><td>TCELL8:OUT.30.TMIN</td></tr>
<tr><td>STAT_RX_MF_LEN_ERR9</td><td>output</td><td>TCELL9:OUT.30.TMIN</td></tr>
<tr><td>STAT_RX_MF_REPEAT_ERR0</td><td>output</td><td>TCELL0:OUT.26.TMIN</td></tr>
<tr><td>STAT_RX_MF_REPEAT_ERR1</td><td>output</td><td>TCELL1:OUT.26.TMIN</td></tr>
<tr><td>STAT_RX_MF_REPEAT_ERR10</td><td>output</td><td>TCELL10:OUT.26.TMIN</td></tr>
<tr><td>STAT_RX_MF_REPEAT_ERR11</td><td>output</td><td>TCELL11:OUT.26.TMIN</td></tr>
<tr><td>STAT_RX_MF_REPEAT_ERR12</td><td>output</td><td>TCELL12:OUT.26.TMIN</td></tr>
<tr><td>STAT_RX_MF_REPEAT_ERR13</td><td>output</td><td>TCELL13:OUT.26.TMIN</td></tr>
<tr><td>STAT_RX_MF_REPEAT_ERR14</td><td>output</td><td>TCELL14:OUT.26.TMIN</td></tr>
<tr><td>STAT_RX_MF_REPEAT_ERR15</td><td>output</td><td>TCELL15:OUT.26.TMIN</td></tr>
<tr><td>STAT_RX_MF_REPEAT_ERR16</td><td>output</td><td>TCELL16:OUT.26.TMIN</td></tr>
<tr><td>STAT_RX_MF_REPEAT_ERR17</td><td>output</td><td>TCELL17:OUT.26.TMIN</td></tr>
<tr><td>STAT_RX_MF_REPEAT_ERR18</td><td>output</td><td>TCELL18:OUT.26.TMIN</td></tr>
<tr><td>STAT_RX_MF_REPEAT_ERR19</td><td>output</td><td>TCELL19:OUT.26.TMIN</td></tr>
<tr><td>STAT_RX_MF_REPEAT_ERR2</td><td>output</td><td>TCELL2:OUT.26.TMIN</td></tr>
<tr><td>STAT_RX_MF_REPEAT_ERR3</td><td>output</td><td>TCELL3:OUT.26.TMIN</td></tr>
<tr><td>STAT_RX_MF_REPEAT_ERR4</td><td>output</td><td>TCELL4:OUT.26.TMIN</td></tr>
<tr><td>STAT_RX_MF_REPEAT_ERR5</td><td>output</td><td>TCELL5:OUT.26.TMIN</td></tr>
<tr><td>STAT_RX_MF_REPEAT_ERR6</td><td>output</td><td>TCELL6:OUT.26.TMIN</td></tr>
<tr><td>STAT_RX_MF_REPEAT_ERR7</td><td>output</td><td>TCELL7:OUT.26.TMIN</td></tr>
<tr><td>STAT_RX_MF_REPEAT_ERR8</td><td>output</td><td>TCELL8:OUT.26.TMIN</td></tr>
<tr><td>STAT_RX_MF_REPEAT_ERR9</td><td>output</td><td>TCELL9:OUT.26.TMIN</td></tr>
<tr><td>STAT_RX_MISALIGNED</td><td>output</td><td>TCELL80:OUT.29.TMIN</td></tr>
<tr><td>STAT_RX_MULTICAST</td><td>output</td><td>TCELL80:OUT.31.TMIN</td></tr>
<tr><td>STAT_RX_OVERSIZE</td><td>output</td><td>TCELL81:OUT.31.TMIN</td></tr>
<tr><td>STAT_RX_PACKET_1024_1518_BYTES</td><td>output</td><td>TCELL82:OUT.29.TMIN</td></tr>
<tr><td>STAT_RX_PACKET_128_255_BYTES</td><td>output</td><td>TCELL82:OUT.31.TMIN</td></tr>
<tr><td>STAT_RX_PACKET_1519_1522_BYTES</td><td>output</td><td>TCELL83:OUT.29.TMIN</td></tr>
<tr><td>STAT_RX_PACKET_1523_1548_BYTES</td><td>output</td><td>TCELL83:OUT.31.TMIN</td></tr>
<tr><td>STAT_RX_PACKET_1549_2047_BYTES</td><td>output</td><td>TCELL84:OUT.29.TMIN</td></tr>
<tr><td>STAT_RX_PACKET_2048_4095_BYTES</td><td>output</td><td>TCELL84:OUT.31.TMIN</td></tr>
<tr><td>STAT_RX_PACKET_256_511_BYTES</td><td>output</td><td>TCELL85:OUT.29.TMIN</td></tr>
<tr><td>STAT_RX_PACKET_4096_8191_BYTES</td><td>output</td><td>TCELL85:OUT.31.TMIN</td></tr>
<tr><td>STAT_RX_PACKET_512_1023_BYTES</td><td>output</td><td>TCELL86:OUT.29.TMIN</td></tr>
<tr><td>STAT_RX_PACKET_64_BYTES</td><td>output</td><td>TCELL86:OUT.31.TMIN</td></tr>
<tr><td>STAT_RX_PACKET_65_127_BYTES</td><td>output</td><td>TCELL87:OUT.29.TMIN</td></tr>
<tr><td>STAT_RX_PACKET_8192_9215_BYTES</td><td>output</td><td>TCELL87:OUT.31.TMIN</td></tr>
<tr><td>STAT_RX_PACKET_BAD_FCS</td><td>output</td><td>TCELL57:OUT.10.TMIN</td></tr>
<tr><td>STAT_RX_PACKET_LARGE</td><td>output</td><td>TCELL57:OUT.8.TMIN</td></tr>
<tr><td>STAT_RX_PACKET_SMALL0</td><td>output</td><td>TCELL57:OUT.0.TMIN</td></tr>
<tr><td>STAT_RX_PACKET_SMALL1</td><td>output</td><td>TCELL57:OUT.2.TMIN</td></tr>
<tr><td>STAT_RX_PACKET_SMALL2</td><td>output</td><td>TCELL57:OUT.4.TMIN</td></tr>
<tr><td>STAT_RX_PACKET_SMALL3</td><td>output</td><td>TCELL57:OUT.6.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE</td><td>output</td><td>TCELL4:OUT.4.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA0_0</td><td>output</td><td>TCELL33:OUT.0.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA0_1</td><td>output</td><td>TCELL33:OUT.2.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA0_10</td><td>output</td><td>TCELL32:OUT.4.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA0_11</td><td>output</td><td>TCELL32:OUT.6.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA0_12</td><td>output</td><td>TCELL32:OUT.8.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA0_13</td><td>output</td><td>TCELL32:OUT.10.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA0_14</td><td>output</td><td>TCELL32:OUT.12.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA0_15</td><td>output</td><td>TCELL32:OUT.14.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA0_2</td><td>output</td><td>TCELL33:OUT.4.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA0_3</td><td>output</td><td>TCELL33:OUT.6.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA0_4</td><td>output</td><td>TCELL33:OUT.8.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA0_5</td><td>output</td><td>TCELL33:OUT.10.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA0_6</td><td>output</td><td>TCELL33:OUT.12.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA0_7</td><td>output</td><td>TCELL33:OUT.14.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA0_8</td><td>output</td><td>TCELL32:OUT.0.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA0_9</td><td>output</td><td>TCELL32:OUT.2.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA1_0</td><td>output</td><td>TCELL31:OUT.0.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA1_1</td><td>output</td><td>TCELL31:OUT.2.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA1_10</td><td>output</td><td>TCELL30:OUT.4.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA1_11</td><td>output</td><td>TCELL30:OUT.6.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA1_12</td><td>output</td><td>TCELL30:OUT.8.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA1_13</td><td>output</td><td>TCELL30:OUT.10.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA1_14</td><td>output</td><td>TCELL30:OUT.12.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA1_15</td><td>output</td><td>TCELL30:OUT.14.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA1_2</td><td>output</td><td>TCELL31:OUT.4.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA1_3</td><td>output</td><td>TCELL31:OUT.6.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA1_4</td><td>output</td><td>TCELL31:OUT.8.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA1_5</td><td>output</td><td>TCELL31:OUT.10.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA1_6</td><td>output</td><td>TCELL31:OUT.12.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA1_7</td><td>output</td><td>TCELL31:OUT.14.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA1_8</td><td>output</td><td>TCELL30:OUT.0.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA1_9</td><td>output</td><td>TCELL30:OUT.2.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA2_0</td><td>output</td><td>TCELL29:OUT.0.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA2_1</td><td>output</td><td>TCELL29:OUT.2.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA2_10</td><td>output</td><td>TCELL28:OUT.4.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA2_11</td><td>output</td><td>TCELL28:OUT.6.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA2_12</td><td>output</td><td>TCELL28:OUT.8.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA2_13</td><td>output</td><td>TCELL28:OUT.10.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA2_14</td><td>output</td><td>TCELL28:OUT.12.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA2_15</td><td>output</td><td>TCELL28:OUT.14.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA2_2</td><td>output</td><td>TCELL29:OUT.4.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA2_3</td><td>output</td><td>TCELL29:OUT.6.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA2_4</td><td>output</td><td>TCELL29:OUT.8.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA2_5</td><td>output</td><td>TCELL29:OUT.10.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA2_6</td><td>output</td><td>TCELL29:OUT.12.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA2_7</td><td>output</td><td>TCELL29:OUT.14.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA2_8</td><td>output</td><td>TCELL28:OUT.0.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA2_9</td><td>output</td><td>TCELL28:OUT.2.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA3_0</td><td>output</td><td>TCELL27:OUT.0.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA3_1</td><td>output</td><td>TCELL27:OUT.2.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA3_10</td><td>output</td><td>TCELL26:OUT.4.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA3_11</td><td>output</td><td>TCELL26:OUT.6.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA3_12</td><td>output</td><td>TCELL26:OUT.8.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA3_13</td><td>output</td><td>TCELL26:OUT.10.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA3_14</td><td>output</td><td>TCELL26:OUT.12.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA3_15</td><td>output</td><td>TCELL26:OUT.14.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA3_2</td><td>output</td><td>TCELL27:OUT.4.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA3_3</td><td>output</td><td>TCELL27:OUT.6.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA3_4</td><td>output</td><td>TCELL27:OUT.8.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA3_5</td><td>output</td><td>TCELL27:OUT.10.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA3_6</td><td>output</td><td>TCELL27:OUT.12.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA3_7</td><td>output</td><td>TCELL27:OUT.14.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA3_8</td><td>output</td><td>TCELL26:OUT.0.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA3_9</td><td>output</td><td>TCELL26:OUT.2.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA4_0</td><td>output</td><td>TCELL25:OUT.0.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA4_1</td><td>output</td><td>TCELL25:OUT.2.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA4_10</td><td>output</td><td>TCELL24:OUT.4.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA4_11</td><td>output</td><td>TCELL24:OUT.6.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA4_12</td><td>output</td><td>TCELL24:OUT.8.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA4_13</td><td>output</td><td>TCELL24:OUT.10.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA4_14</td><td>output</td><td>TCELL24:OUT.12.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA4_15</td><td>output</td><td>TCELL24:OUT.14.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA4_2</td><td>output</td><td>TCELL25:OUT.4.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA4_3</td><td>output</td><td>TCELL25:OUT.6.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA4_4</td><td>output</td><td>TCELL25:OUT.8.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA4_5</td><td>output</td><td>TCELL25:OUT.10.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA4_6</td><td>output</td><td>TCELL25:OUT.12.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA4_7</td><td>output</td><td>TCELL25:OUT.14.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA4_8</td><td>output</td><td>TCELL24:OUT.0.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA4_9</td><td>output</td><td>TCELL24:OUT.2.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA5_0</td><td>output</td><td>TCELL23:OUT.0.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA5_1</td><td>output</td><td>TCELL23:OUT.2.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA5_10</td><td>output</td><td>TCELL22:OUT.4.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA5_11</td><td>output</td><td>TCELL22:OUT.6.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA5_12</td><td>output</td><td>TCELL22:OUT.8.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA5_13</td><td>output</td><td>TCELL22:OUT.10.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA5_14</td><td>output</td><td>TCELL22:OUT.12.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA5_15</td><td>output</td><td>TCELL22:OUT.14.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA5_2</td><td>output</td><td>TCELL23:OUT.4.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA5_3</td><td>output</td><td>TCELL23:OUT.6.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA5_4</td><td>output</td><td>TCELL23:OUT.8.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA5_5</td><td>output</td><td>TCELL23:OUT.10.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA5_6</td><td>output</td><td>TCELL23:OUT.12.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA5_7</td><td>output</td><td>TCELL23:OUT.14.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA5_8</td><td>output</td><td>TCELL22:OUT.0.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA5_9</td><td>output</td><td>TCELL22:OUT.2.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA6_0</td><td>output</td><td>TCELL21:OUT.0.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA6_1</td><td>output</td><td>TCELL21:OUT.2.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA6_10</td><td>output</td><td>TCELL20:OUT.4.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA6_11</td><td>output</td><td>TCELL20:OUT.6.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA6_12</td><td>output</td><td>TCELL20:OUT.8.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA6_13</td><td>output</td><td>TCELL20:OUT.10.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA6_14</td><td>output</td><td>TCELL20:OUT.12.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA6_15</td><td>output</td><td>TCELL20:OUT.14.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA6_2</td><td>output</td><td>TCELL21:OUT.4.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA6_3</td><td>output</td><td>TCELL21:OUT.6.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA6_4</td><td>output</td><td>TCELL21:OUT.8.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA6_5</td><td>output</td><td>TCELL21:OUT.10.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA6_6</td><td>output</td><td>TCELL21:OUT.12.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA6_7</td><td>output</td><td>TCELL21:OUT.14.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA6_8</td><td>output</td><td>TCELL20:OUT.0.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA6_9</td><td>output</td><td>TCELL20:OUT.2.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA7_0</td><td>output</td><td>TCELL19:OUT.0.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA7_1</td><td>output</td><td>TCELL19:OUT.2.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA7_10</td><td>output</td><td>TCELL18:OUT.4.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA7_11</td><td>output</td><td>TCELL18:OUT.6.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA7_12</td><td>output</td><td>TCELL18:OUT.8.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA7_13</td><td>output</td><td>TCELL18:OUT.10.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA7_14</td><td>output</td><td>TCELL18:OUT.12.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA7_15</td><td>output</td><td>TCELL18:OUT.14.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA7_2</td><td>output</td><td>TCELL19:OUT.4.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA7_3</td><td>output</td><td>TCELL19:OUT.6.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA7_4</td><td>output</td><td>TCELL19:OUT.8.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA7_5</td><td>output</td><td>TCELL19:OUT.10.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA7_6</td><td>output</td><td>TCELL19:OUT.12.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA7_7</td><td>output</td><td>TCELL19:OUT.14.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA7_8</td><td>output</td><td>TCELL18:OUT.0.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA7_9</td><td>output</td><td>TCELL18:OUT.2.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA8_0</td><td>output</td><td>TCELL17:OUT.0.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA8_1</td><td>output</td><td>TCELL17:OUT.2.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA8_10</td><td>output</td><td>TCELL16:OUT.4.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA8_11</td><td>output</td><td>TCELL16:OUT.6.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA8_12</td><td>output</td><td>TCELL16:OUT.8.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA8_13</td><td>output</td><td>TCELL16:OUT.10.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA8_14</td><td>output</td><td>TCELL16:OUT.12.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA8_15</td><td>output</td><td>TCELL16:OUT.14.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA8_2</td><td>output</td><td>TCELL17:OUT.4.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA8_3</td><td>output</td><td>TCELL17:OUT.6.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA8_4</td><td>output</td><td>TCELL17:OUT.8.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA8_5</td><td>output</td><td>TCELL17:OUT.10.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA8_6</td><td>output</td><td>TCELL17:OUT.12.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA8_7</td><td>output</td><td>TCELL17:OUT.14.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA8_8</td><td>output</td><td>TCELL16:OUT.0.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_QUANTA8_9</td><td>output</td><td>TCELL16:OUT.2.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_REQ0</td><td>output</td><td>TCELL5:OUT.0.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_REQ1</td><td>output</td><td>TCELL5:OUT.2.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_REQ2</td><td>output</td><td>TCELL5:OUT.4.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_REQ3</td><td>output</td><td>TCELL5:OUT.6.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_REQ4</td><td>output</td><td>TCELL5:OUT.8.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_REQ5</td><td>output</td><td>TCELL5:OUT.10.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_REQ6</td><td>output</td><td>TCELL5:OUT.12.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_REQ7</td><td>output</td><td>TCELL5:OUT.14.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_REQ8</td><td>output</td><td>TCELL4:OUT.0.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_VALID0</td><td>output</td><td>TCELL3:OUT.0.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_VALID1</td><td>output</td><td>TCELL3:OUT.2.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_VALID2</td><td>output</td><td>TCELL3:OUT.4.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_VALID3</td><td>output</td><td>TCELL3:OUT.6.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_VALID4</td><td>output</td><td>TCELL3:OUT.8.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_VALID5</td><td>output</td><td>TCELL3:OUT.10.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_VALID6</td><td>output</td><td>TCELL3:OUT.12.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_VALID7</td><td>output</td><td>TCELL3:OUT.14.TMIN</td></tr>
<tr><td>STAT_RX_PAUSE_VALID8</td><td>output</td><td>TCELL3:OUT.16.TMIN</td></tr>
<tr><td>STAT_RX_RECEIVED_LOCAL_FAULT</td><td>output</td><td>TCELL68:OUT.31.TMIN</td></tr>
<tr><td>STAT_RX_REMOTE_FAULT</td><td>output</td><td>TCELL68:OUT.27.TMIN</td></tr>
<tr><td>STAT_RX_STATUS</td><td>output</td><td>TCELL56:OUT.10.TMIN</td></tr>
<tr><td>STAT_RX_STOMPED_FCS0</td><td>output</td><td>TCELL68:OUT.11.TMIN</td></tr>
<tr><td>STAT_RX_STOMPED_FCS1</td><td>output</td><td>TCELL68:OUT.15.TMIN</td></tr>
<tr><td>STAT_RX_STOMPED_FCS2</td><td>output</td><td>TCELL68:OUT.19.TMIN</td></tr>
<tr><td>STAT_RX_STOMPED_FCS3</td><td>output</td><td>TCELL68:OUT.23.TMIN</td></tr>
<tr><td>STAT_RX_SYNCED0</td><td>output</td><td>TCELL20:OUT.30.TMIN</td></tr>
<tr><td>STAT_RX_SYNCED1</td><td>output</td><td>TCELL21:OUT.30.TMIN</td></tr>
<tr><td>STAT_RX_SYNCED10</td><td>output</td><td>TCELL30:OUT.30.TMIN</td></tr>
<tr><td>STAT_RX_SYNCED11</td><td>output</td><td>TCELL31:OUT.30.TMIN</td></tr>
<tr><td>STAT_RX_SYNCED12</td><td>output</td><td>TCELL32:OUT.30.TMIN</td></tr>
<tr><td>STAT_RX_SYNCED13</td><td>output</td><td>TCELL33:OUT.30.TMIN</td></tr>
<tr><td>STAT_RX_SYNCED14</td><td>output</td><td>TCELL34:OUT.30.TMIN</td></tr>
<tr><td>STAT_RX_SYNCED15</td><td>output</td><td>TCELL35:OUT.30.TMIN</td></tr>
<tr><td>STAT_RX_SYNCED16</td><td>output</td><td>TCELL36:OUT.30.TMIN</td></tr>
<tr><td>STAT_RX_SYNCED17</td><td>output</td><td>TCELL37:OUT.30.TMIN</td></tr>
<tr><td>STAT_RX_SYNCED18</td><td>output</td><td>TCELL38:OUT.30.TMIN</td></tr>
<tr><td>STAT_RX_SYNCED19</td><td>output</td><td>TCELL39:OUT.30.TMIN</td></tr>
<tr><td>STAT_RX_SYNCED2</td><td>output</td><td>TCELL22:OUT.30.TMIN</td></tr>
<tr><td>STAT_RX_SYNCED3</td><td>output</td><td>TCELL23:OUT.30.TMIN</td></tr>
<tr><td>STAT_RX_SYNCED4</td><td>output</td><td>TCELL24:OUT.30.TMIN</td></tr>
<tr><td>STAT_RX_SYNCED5</td><td>output</td><td>TCELL25:OUT.30.TMIN</td></tr>
<tr><td>STAT_RX_SYNCED6</td><td>output</td><td>TCELL26:OUT.30.TMIN</td></tr>
<tr><td>STAT_RX_SYNCED7</td><td>output</td><td>TCELL27:OUT.30.TMIN</td></tr>
<tr><td>STAT_RX_SYNCED8</td><td>output</td><td>TCELL28:OUT.30.TMIN</td></tr>
<tr><td>STAT_RX_SYNCED9</td><td>output</td><td>TCELL29:OUT.30.TMIN</td></tr>
<tr><td>STAT_RX_SYNCED_ERR0</td><td>output</td><td>TCELL20:OUT.26.TMIN</td></tr>
<tr><td>STAT_RX_SYNCED_ERR1</td><td>output</td><td>TCELL21:OUT.26.TMIN</td></tr>
<tr><td>STAT_RX_SYNCED_ERR10</td><td>output</td><td>TCELL30:OUT.26.TMIN</td></tr>
<tr><td>STAT_RX_SYNCED_ERR11</td><td>output</td><td>TCELL31:OUT.26.TMIN</td></tr>
<tr><td>STAT_RX_SYNCED_ERR12</td><td>output</td><td>TCELL32:OUT.26.TMIN</td></tr>
<tr><td>STAT_RX_SYNCED_ERR13</td><td>output</td><td>TCELL33:OUT.26.TMIN</td></tr>
<tr><td>STAT_RX_SYNCED_ERR14</td><td>output</td><td>TCELL34:OUT.26.TMIN</td></tr>
<tr><td>STAT_RX_SYNCED_ERR15</td><td>output</td><td>TCELL35:OUT.26.TMIN</td></tr>
<tr><td>STAT_RX_SYNCED_ERR16</td><td>output</td><td>TCELL36:OUT.26.TMIN</td></tr>
<tr><td>STAT_RX_SYNCED_ERR17</td><td>output</td><td>TCELL37:OUT.26.TMIN</td></tr>
<tr><td>STAT_RX_SYNCED_ERR18</td><td>output</td><td>TCELL38:OUT.26.TMIN</td></tr>
<tr><td>STAT_RX_SYNCED_ERR19</td><td>output</td><td>TCELL39:OUT.26.TMIN</td></tr>
<tr><td>STAT_RX_SYNCED_ERR2</td><td>output</td><td>TCELL22:OUT.26.TMIN</td></tr>
<tr><td>STAT_RX_SYNCED_ERR3</td><td>output</td><td>TCELL23:OUT.26.TMIN</td></tr>
<tr><td>STAT_RX_SYNCED_ERR4</td><td>output</td><td>TCELL24:OUT.26.TMIN</td></tr>
<tr><td>STAT_RX_SYNCED_ERR5</td><td>output</td><td>TCELL25:OUT.26.TMIN</td></tr>
<tr><td>STAT_RX_SYNCED_ERR6</td><td>output</td><td>TCELL26:OUT.26.TMIN</td></tr>
<tr><td>STAT_RX_SYNCED_ERR7</td><td>output</td><td>TCELL27:OUT.26.TMIN</td></tr>
<tr><td>STAT_RX_SYNCED_ERR8</td><td>output</td><td>TCELL28:OUT.26.TMIN</td></tr>
<tr><td>STAT_RX_SYNCED_ERR9</td><td>output</td><td>TCELL29:OUT.26.TMIN</td></tr>
<tr><td>STAT_RX_TEST_PATTERN_MISMATCH0</td><td>output</td><td>TCELL40:OUT.0.TMIN</td></tr>
<tr><td>STAT_RX_TEST_PATTERN_MISMATCH1</td><td>output</td><td>TCELL40:OUT.2.TMIN</td></tr>
<tr><td>STAT_RX_TEST_PATTERN_MISMATCH2</td><td>output</td><td>TCELL40:OUT.4.TMIN</td></tr>
<tr><td>STAT_RX_TOOLONG</td><td>output</td><td>TCELL35:OUT.14.TMIN</td></tr>
<tr><td>STAT_RX_TOTAL_BYTES0</td><td>output</td><td>TCELL42:OUT.0.TMIN</td></tr>
<tr><td>STAT_RX_TOTAL_BYTES1</td><td>output</td><td>TCELL42:OUT.2.TMIN</td></tr>
<tr><td>STAT_RX_TOTAL_BYTES2</td><td>output</td><td>TCELL42:OUT.4.TMIN</td></tr>
<tr><td>STAT_RX_TOTAL_BYTES3</td><td>output</td><td>TCELL42:OUT.6.TMIN</td></tr>
<tr><td>STAT_RX_TOTAL_BYTES4</td><td>output</td><td>TCELL42:OUT.8.TMIN</td></tr>
<tr><td>STAT_RX_TOTAL_BYTES5</td><td>output</td><td>TCELL42:OUT.10.TMIN</td></tr>
<tr><td>STAT_RX_TOTAL_BYTES6</td><td>output</td><td>TCELL42:OUT.12.TMIN</td></tr>
<tr><td>STAT_RX_TOTAL_BYTES7</td><td>output</td><td>TCELL42:OUT.14.TMIN</td></tr>
<tr><td>STAT_RX_TOTAL_GOOD_BYTES0</td><td>output</td><td>TCELL34:OUT.0.TMIN</td></tr>
<tr><td>STAT_RX_TOTAL_GOOD_BYTES1</td><td>output</td><td>TCELL34:OUT.2.TMIN</td></tr>
<tr><td>STAT_RX_TOTAL_GOOD_BYTES10</td><td>output</td><td>TCELL35:OUT.4.TMIN</td></tr>
<tr><td>STAT_RX_TOTAL_GOOD_BYTES11</td><td>output</td><td>TCELL35:OUT.6.TMIN</td></tr>
<tr><td>STAT_RX_TOTAL_GOOD_BYTES12</td><td>output</td><td>TCELL35:OUT.8.TMIN</td></tr>
<tr><td>STAT_RX_TOTAL_GOOD_BYTES13</td><td>output</td><td>TCELL35:OUT.10.TMIN</td></tr>
<tr><td>STAT_RX_TOTAL_GOOD_BYTES2</td><td>output</td><td>TCELL34:OUT.4.TMIN</td></tr>
<tr><td>STAT_RX_TOTAL_GOOD_BYTES3</td><td>output</td><td>TCELL34:OUT.6.TMIN</td></tr>
<tr><td>STAT_RX_TOTAL_GOOD_BYTES4</td><td>output</td><td>TCELL34:OUT.8.TMIN</td></tr>
<tr><td>STAT_RX_TOTAL_GOOD_BYTES5</td><td>output</td><td>TCELL34:OUT.10.TMIN</td></tr>
<tr><td>STAT_RX_TOTAL_GOOD_BYTES6</td><td>output</td><td>TCELL34:OUT.12.TMIN</td></tr>
<tr><td>STAT_RX_TOTAL_GOOD_BYTES7</td><td>output</td><td>TCELL34:OUT.14.TMIN</td></tr>
<tr><td>STAT_RX_TOTAL_GOOD_BYTES8</td><td>output</td><td>TCELL35:OUT.0.TMIN</td></tr>
<tr><td>STAT_RX_TOTAL_GOOD_BYTES9</td><td>output</td><td>TCELL35:OUT.2.TMIN</td></tr>
<tr><td>STAT_RX_TOTAL_GOOD_PACKETS</td><td>output</td><td>TCELL35:OUT.12.TMIN</td></tr>
<tr><td>STAT_RX_TOTAL_PACKETS0</td><td>output</td><td>TCELL43:OUT.8.TMIN</td></tr>
<tr><td>STAT_RX_TOTAL_PACKETS1</td><td>output</td><td>TCELL43:OUT.10.TMIN</td></tr>
<tr><td>STAT_RX_TOTAL_PACKETS2</td><td>output</td><td>TCELL43:OUT.12.TMIN</td></tr>
<tr><td>STAT_RX_TOTAL_PACKETS3</td><td>output</td><td>TCELL43:OUT.14.TMIN</td></tr>
<tr><td>STAT_RX_TRUNCATED</td><td>output</td><td>TCELL57:OUT.14.TMIN</td></tr>
<tr><td>STAT_RX_UNDERSIZE0</td><td>output</td><td>TCELL4:OUT.8.TMIN</td></tr>
<tr><td>STAT_RX_UNDERSIZE1</td><td>output</td><td>TCELL4:OUT.10.TMIN</td></tr>
<tr><td>STAT_RX_UNDERSIZE2</td><td>output</td><td>TCELL4:OUT.12.TMIN</td></tr>
<tr><td>STAT_RX_UNDERSIZE3</td><td>output</td><td>TCELL4:OUT.14.TMIN</td></tr>
<tr><td>STAT_RX_UNICAST</td><td>output</td><td>TCELL57:OUT.12.TMIN</td></tr>
<tr><td>STAT_RX_USER_PAUSE</td><td>output</td><td>TCELL4:OUT.2.TMIN</td></tr>
<tr><td>STAT_RX_VLAN</td><td>output</td><td>TCELL39:OUT.14.TMIN</td></tr>
<tr><td>STAT_RX_VL_DEMUXED0</td><td>output</td><td>TCELL45:OUT.0.TMIN</td></tr>
<tr><td>STAT_RX_VL_DEMUXED1</td><td>output</td><td>TCELL45:OUT.2.TMIN</td></tr>
<tr><td>STAT_RX_VL_DEMUXED10</td><td>output</td><td>TCELL44:OUT.4.TMIN</td></tr>
<tr><td>STAT_RX_VL_DEMUXED11</td><td>output</td><td>TCELL44:OUT.6.TMIN</td></tr>
<tr><td>STAT_RX_VL_DEMUXED12</td><td>output</td><td>TCELL44:OUT.8.TMIN</td></tr>
<tr><td>STAT_RX_VL_DEMUXED13</td><td>output</td><td>TCELL44:OUT.10.TMIN</td></tr>
<tr><td>STAT_RX_VL_DEMUXED14</td><td>output</td><td>TCELL44:OUT.12.TMIN</td></tr>
<tr><td>STAT_RX_VL_DEMUXED15</td><td>output</td><td>TCELL44:OUT.14.TMIN</td></tr>
<tr><td>STAT_RX_VL_DEMUXED16</td><td>output</td><td>TCELL43:OUT.0.TMIN</td></tr>
<tr><td>STAT_RX_VL_DEMUXED17</td><td>output</td><td>TCELL43:OUT.2.TMIN</td></tr>
<tr><td>STAT_RX_VL_DEMUXED18</td><td>output</td><td>TCELL43:OUT.4.TMIN</td></tr>
<tr><td>STAT_RX_VL_DEMUXED19</td><td>output</td><td>TCELL43:OUT.6.TMIN</td></tr>
<tr><td>STAT_RX_VL_DEMUXED2</td><td>output</td><td>TCELL45:OUT.4.TMIN</td></tr>
<tr><td>STAT_RX_VL_DEMUXED3</td><td>output</td><td>TCELL45:OUT.6.TMIN</td></tr>
<tr><td>STAT_RX_VL_DEMUXED4</td><td>output</td><td>TCELL45:OUT.8.TMIN</td></tr>
<tr><td>STAT_RX_VL_DEMUXED5</td><td>output</td><td>TCELL45:OUT.10.TMIN</td></tr>
<tr><td>STAT_RX_VL_DEMUXED6</td><td>output</td><td>TCELL45:OUT.12.TMIN</td></tr>
<tr><td>STAT_RX_VL_DEMUXED7</td><td>output</td><td>TCELL45:OUT.14.TMIN</td></tr>
<tr><td>STAT_RX_VL_DEMUXED8</td><td>output</td><td>TCELL44:OUT.0.TMIN</td></tr>
<tr><td>STAT_RX_VL_DEMUXED9</td><td>output</td><td>TCELL44:OUT.2.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_0_0</td><td>output</td><td>TCELL6:OUT.0.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_0_1</td><td>output</td><td>TCELL6:OUT.2.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_0_2</td><td>output</td><td>TCELL6:OUT.4.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_0_3</td><td>output</td><td>TCELL6:OUT.6.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_0_4</td><td>output</td><td>TCELL6:OUT.8.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_10_0</td><td>output</td><td>TCELL11:OUT.0.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_10_1</td><td>output</td><td>TCELL11:OUT.2.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_10_2</td><td>output</td><td>TCELL11:OUT.4.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_10_3</td><td>output</td><td>TCELL11:OUT.6.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_10_4</td><td>output</td><td>TCELL11:OUT.8.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_11_0</td><td>output</td><td>TCELL11:OUT.10.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_11_1</td><td>output</td><td>TCELL11:OUT.12.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_11_2</td><td>output</td><td>TCELL11:OUT.14.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_11_3</td><td>output</td><td>TCELL11:OUT.16.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_11_4</td><td>output</td><td>TCELL11:OUT.18.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_12_0</td><td>output</td><td>TCELL12:OUT.0.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_12_1</td><td>output</td><td>TCELL12:OUT.2.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_12_2</td><td>output</td><td>TCELL12:OUT.4.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_12_3</td><td>output</td><td>TCELL12:OUT.6.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_12_4</td><td>output</td><td>TCELL12:OUT.8.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_13_0</td><td>output</td><td>TCELL12:OUT.10.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_13_1</td><td>output</td><td>TCELL12:OUT.12.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_13_2</td><td>output</td><td>TCELL12:OUT.14.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_13_3</td><td>output</td><td>TCELL12:OUT.16.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_13_4</td><td>output</td><td>TCELL12:OUT.18.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_14_0</td><td>output</td><td>TCELL13:OUT.0.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_14_1</td><td>output</td><td>TCELL13:OUT.2.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_14_2</td><td>output</td><td>TCELL13:OUT.4.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_14_3</td><td>output</td><td>TCELL13:OUT.6.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_14_4</td><td>output</td><td>TCELL13:OUT.8.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_15_0</td><td>output</td><td>TCELL13:OUT.10.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_15_1</td><td>output</td><td>TCELL13:OUT.12.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_15_2</td><td>output</td><td>TCELL13:OUT.14.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_15_3</td><td>output</td><td>TCELL13:OUT.16.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_15_4</td><td>output</td><td>TCELL13:OUT.18.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_16_0</td><td>output</td><td>TCELL14:OUT.0.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_16_1</td><td>output</td><td>TCELL14:OUT.2.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_16_2</td><td>output</td><td>TCELL14:OUT.4.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_16_3</td><td>output</td><td>TCELL14:OUT.6.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_16_4</td><td>output</td><td>TCELL14:OUT.8.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_17_0</td><td>output</td><td>TCELL14:OUT.10.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_17_1</td><td>output</td><td>TCELL14:OUT.12.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_17_2</td><td>output</td><td>TCELL14:OUT.14.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_17_3</td><td>output</td><td>TCELL14:OUT.16.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_17_4</td><td>output</td><td>TCELL14:OUT.18.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_18_0</td><td>output</td><td>TCELL15:OUT.0.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_18_1</td><td>output</td><td>TCELL15:OUT.2.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_18_2</td><td>output</td><td>TCELL15:OUT.4.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_18_3</td><td>output</td><td>TCELL15:OUT.6.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_18_4</td><td>output</td><td>TCELL15:OUT.8.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_19_0</td><td>output</td><td>TCELL15:OUT.10.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_19_1</td><td>output</td><td>TCELL15:OUT.12.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_19_2</td><td>output</td><td>TCELL15:OUT.14.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_19_3</td><td>output</td><td>TCELL15:OUT.16.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_19_4</td><td>output</td><td>TCELL15:OUT.18.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_1_0</td><td>output</td><td>TCELL6:OUT.10.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_1_1</td><td>output</td><td>TCELL6:OUT.12.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_1_2</td><td>output</td><td>TCELL6:OUT.14.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_1_3</td><td>output</td><td>TCELL6:OUT.16.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_1_4</td><td>output</td><td>TCELL6:OUT.18.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_2_0</td><td>output</td><td>TCELL7:OUT.0.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_2_1</td><td>output</td><td>TCELL7:OUT.2.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_2_2</td><td>output</td><td>TCELL7:OUT.4.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_2_3</td><td>output</td><td>TCELL7:OUT.6.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_2_4</td><td>output</td><td>TCELL7:OUT.8.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_3_0</td><td>output</td><td>TCELL7:OUT.10.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_3_1</td><td>output</td><td>TCELL7:OUT.12.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_3_2</td><td>output</td><td>TCELL7:OUT.14.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_3_3</td><td>output</td><td>TCELL7:OUT.16.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_3_4</td><td>output</td><td>TCELL7:OUT.18.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_4_0</td><td>output</td><td>TCELL8:OUT.0.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_4_1</td><td>output</td><td>TCELL8:OUT.2.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_4_2</td><td>output</td><td>TCELL8:OUT.4.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_4_3</td><td>output</td><td>TCELL8:OUT.6.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_4_4</td><td>output</td><td>TCELL8:OUT.8.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_5_0</td><td>output</td><td>TCELL8:OUT.10.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_5_1</td><td>output</td><td>TCELL8:OUT.12.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_5_2</td><td>output</td><td>TCELL8:OUT.14.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_5_3</td><td>output</td><td>TCELL8:OUT.16.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_5_4</td><td>output</td><td>TCELL8:OUT.18.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_6_0</td><td>output</td><td>TCELL9:OUT.0.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_6_1</td><td>output</td><td>TCELL9:OUT.2.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_6_2</td><td>output</td><td>TCELL9:OUT.4.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_6_3</td><td>output</td><td>TCELL9:OUT.6.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_6_4</td><td>output</td><td>TCELL9:OUT.8.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_7_0</td><td>output</td><td>TCELL9:OUT.10.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_7_1</td><td>output</td><td>TCELL9:OUT.12.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_7_2</td><td>output</td><td>TCELL9:OUT.14.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_7_3</td><td>output</td><td>TCELL9:OUT.16.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_7_4</td><td>output</td><td>TCELL9:OUT.18.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_8_0</td><td>output</td><td>TCELL10:OUT.0.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_8_1</td><td>output</td><td>TCELL10:OUT.2.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_8_2</td><td>output</td><td>TCELL10:OUT.4.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_8_3</td><td>output</td><td>TCELL10:OUT.6.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_8_4</td><td>output</td><td>TCELL10:OUT.8.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_9_0</td><td>output</td><td>TCELL10:OUT.10.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_9_1</td><td>output</td><td>TCELL10:OUT.12.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_9_2</td><td>output</td><td>TCELL10:OUT.14.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_9_3</td><td>output</td><td>TCELL10:OUT.16.TMIN</td></tr>
<tr><td>STAT_RX_VL_NUMBER_9_4</td><td>output</td><td>TCELL10:OUT.18.TMIN</td></tr>
<tr><td>STAT_TX_BAD_FCS</td><td>output</td><td>TCELL60:OUT.27.TMIN</td></tr>
<tr><td>STAT_TX_BROADCAST</td><td>output</td><td>TCELL60:OUT.31.TMIN</td></tr>
<tr><td>STAT_TX_FRAME_ERROR</td><td>output</td><td>TCELL61:OUT.31.TMIN</td></tr>
<tr><td>STAT_TX_LOCAL_FAULT</td><td>output</td><td>TCELL61:OUT.27.TMIN</td></tr>
<tr><td>STAT_TX_MULTICAST</td><td>output</td><td>TCELL61:OUT.23.TMIN</td></tr>
<tr><td>STAT_TX_PACKET_1024_1518_BYTES</td><td>output</td><td>TCELL61:OUT.19.TMIN</td></tr>
<tr><td>STAT_TX_PACKET_128_255_BYTES</td><td>output</td><td>TCELL61:OUT.15.TMIN</td></tr>
<tr><td>STAT_TX_PACKET_1519_1522_BYTES</td><td>output</td><td>TCELL61:OUT.11.TMIN</td></tr>
<tr><td>STAT_TX_PACKET_1523_1548_BYTES</td><td>output</td><td>TCELL61:OUT.7.TMIN</td></tr>
<tr><td>STAT_TX_PACKET_1549_2047_BYTES</td><td>output</td><td>TCELL61:OUT.3.TMIN</td></tr>
<tr><td>STAT_TX_PACKET_2048_4095_BYTES</td><td>output</td><td>TCELL62:OUT.3.TMIN</td></tr>
<tr><td>STAT_TX_PACKET_256_511_BYTES</td><td>output</td><td>TCELL62:OUT.7.TMIN</td></tr>
<tr><td>STAT_TX_PACKET_4096_8191_BYTES</td><td>output</td><td>TCELL62:OUT.11.TMIN</td></tr>
<tr><td>STAT_TX_PACKET_512_1023_BYTES</td><td>output</td><td>TCELL62:OUT.15.TMIN</td></tr>
<tr><td>STAT_TX_PACKET_64_BYTES</td><td>output</td><td>TCELL62:OUT.19.TMIN</td></tr>
<tr><td>STAT_TX_PACKET_65_127_BYTES</td><td>output</td><td>TCELL62:OUT.23.TMIN</td></tr>
<tr><td>STAT_TX_PACKET_8192_9215_BYTES</td><td>output</td><td>TCELL62:OUT.27.TMIN</td></tr>
<tr><td>STAT_TX_PACKET_LARGE</td><td>output</td><td>TCELL62:OUT.31.TMIN</td></tr>
<tr><td>STAT_TX_PACKET_SMALL</td><td>output</td><td>TCELL63:OUT.31.TMIN</td></tr>
<tr><td>STAT_TX_PAUSE</td><td>output</td><td>TCELL63:OUT.27.TMIN</td></tr>
<tr><td>STAT_TX_PAUSE_VALID0</td><td>output</td><td>TCELL65:OUT.3.TMIN</td></tr>
<tr><td>STAT_TX_PAUSE_VALID1</td><td>output</td><td>TCELL65:OUT.7.TMIN</td></tr>
<tr><td>STAT_TX_PAUSE_VALID2</td><td>output</td><td>TCELL65:OUT.11.TMIN</td></tr>
<tr><td>STAT_TX_PAUSE_VALID3</td><td>output</td><td>TCELL65:OUT.15.TMIN</td></tr>
<tr><td>STAT_TX_PAUSE_VALID4</td><td>output</td><td>TCELL65:OUT.19.TMIN</td></tr>
<tr><td>STAT_TX_PAUSE_VALID5</td><td>output</td><td>TCELL65:OUT.23.TMIN</td></tr>
<tr><td>STAT_TX_PAUSE_VALID6</td><td>output</td><td>TCELL65:OUT.27.TMIN</td></tr>
<tr><td>STAT_TX_PAUSE_VALID7</td><td>output</td><td>TCELL65:OUT.31.TMIN</td></tr>
<tr><td>STAT_TX_PAUSE_VALID8</td><td>output</td><td>TCELL66:OUT.3.TMIN</td></tr>
<tr><td>STAT_TX_PTP_FIFO_READ_ERROR</td><td>output</td><td>TCELL67:OUT.31.TMIN</td></tr>
<tr><td>STAT_TX_PTP_FIFO_WRITE_ERROR</td><td>output</td><td>TCELL67:OUT.27.TMIN</td></tr>
<tr><td>STAT_TX_TOTAL_BYTES0</td><td>output</td><td>TCELL66:OUT.7.TMIN</td></tr>
<tr><td>STAT_TX_TOTAL_BYTES1</td><td>output</td><td>TCELL66:OUT.11.TMIN</td></tr>
<tr><td>STAT_TX_TOTAL_BYTES2</td><td>output</td><td>TCELL66:OUT.15.TMIN</td></tr>
<tr><td>STAT_TX_TOTAL_BYTES3</td><td>output</td><td>TCELL66:OUT.19.TMIN</td></tr>
<tr><td>STAT_TX_TOTAL_BYTES4</td><td>output</td><td>TCELL66:OUT.23.TMIN</td></tr>
<tr><td>STAT_TX_TOTAL_BYTES5</td><td>output</td><td>TCELL66:OUT.27.TMIN</td></tr>
<tr><td>STAT_TX_TOTAL_BYTES6</td><td>output</td><td>TCELL66:OUT.31.TMIN</td></tr>
<tr><td>STAT_TX_TOTAL_GOOD_BYTES0</td><td>output</td><td>TCELL64:OUT.3.TMIN</td></tr>
<tr><td>STAT_TX_TOTAL_GOOD_BYTES1</td><td>output</td><td>TCELL64:OUT.7.TMIN</td></tr>
<tr><td>STAT_TX_TOTAL_GOOD_BYTES10</td><td>output</td><td>TCELL63:OUT.11.TMIN</td></tr>
<tr><td>STAT_TX_TOTAL_GOOD_BYTES11</td><td>output</td><td>TCELL63:OUT.15.TMIN</td></tr>
<tr><td>STAT_TX_TOTAL_GOOD_BYTES12</td><td>output</td><td>TCELL63:OUT.19.TMIN</td></tr>
<tr><td>STAT_TX_TOTAL_GOOD_BYTES13</td><td>output</td><td>TCELL63:OUT.23.TMIN</td></tr>
<tr><td>STAT_TX_TOTAL_GOOD_BYTES2</td><td>output</td><td>TCELL64:OUT.11.TMIN</td></tr>
<tr><td>STAT_TX_TOTAL_GOOD_BYTES3</td><td>output</td><td>TCELL64:OUT.15.TMIN</td></tr>
<tr><td>STAT_TX_TOTAL_GOOD_BYTES4</td><td>output</td><td>TCELL64:OUT.19.TMIN</td></tr>
<tr><td>STAT_TX_TOTAL_GOOD_BYTES5</td><td>output</td><td>TCELL64:OUT.23.TMIN</td></tr>
<tr><td>STAT_TX_TOTAL_GOOD_BYTES6</td><td>output</td><td>TCELL64:OUT.27.TMIN</td></tr>
<tr><td>STAT_TX_TOTAL_GOOD_BYTES7</td><td>output</td><td>TCELL64:OUT.31.TMIN</td></tr>
<tr><td>STAT_TX_TOTAL_GOOD_BYTES8</td><td>output</td><td>TCELL63:OUT.3.TMIN</td></tr>
<tr><td>STAT_TX_TOTAL_GOOD_BYTES9</td><td>output</td><td>TCELL63:OUT.7.TMIN</td></tr>
<tr><td>STAT_TX_TOTAL_GOOD_PACKETS</td><td>output</td><td>TCELL67:OUT.23.TMIN</td></tr>
<tr><td>STAT_TX_TOTAL_PACKETS</td><td>output</td><td>TCELL67:OUT.19.TMIN</td></tr>
<tr><td>STAT_TX_UNICAST</td><td>output</td><td>TCELL67:OUT.15.TMIN</td></tr>
<tr><td>STAT_TX_USER_PAUSE</td><td>output</td><td>TCELL67:OUT.11.TMIN</td></tr>
<tr><td>STAT_TX_VLAN</td><td>output</td><td>TCELL67:OUT.7.TMIN</td></tr>
<tr><td>TEST_MODE_N</td><td>input</td><td>TCELL55:IMUX.CTRL.3</td></tr>
<tr><td>TEST_RESET</td><td>input</td><td>TCELL33:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>TX_CLK_B</td><td>input</td><td>TCELL30:IMUX.CTRL.2</td></tr>
<tr><td>TX_DATAIN0_0</td><td>input</td><td>TCELL60:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>TX_DATAIN0_1</td><td>input</td><td>TCELL60:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TX_DATAIN0_10</td><td>input</td><td>TCELL61:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>TX_DATAIN0_100</td><td>input</td><td>TCELL64:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>TX_DATAIN0_101</td><td>input</td><td>TCELL64:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>TX_DATAIN0_102</td><td>input</td><td>TCELL64:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>TX_DATAIN0_103</td><td>input</td><td>TCELL64:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>TX_DATAIN0_104</td><td>input</td><td>TCELL65:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>TX_DATAIN0_105</td><td>input</td><td>TCELL65:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>TX_DATAIN0_106</td><td>input</td><td>TCELL65:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TX_DATAIN0_107</td><td>input</td><td>TCELL65:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>TX_DATAIN0_108</td><td>input</td><td>TCELL65:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>TX_DATAIN0_109</td><td>input</td><td>TCELL65:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>TX_DATAIN0_11</td><td>input</td><td>TCELL61:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>TX_DATAIN0_110</td><td>input</td><td>TCELL65:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>TX_DATAIN0_111</td><td>input</td><td>TCELL65:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>TX_DATAIN0_112</td><td>input</td><td>TCELL66:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>TX_DATAIN0_113</td><td>input</td><td>TCELL66:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>TX_DATAIN0_114</td><td>input</td><td>TCELL66:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TX_DATAIN0_115</td><td>input</td><td>TCELL66:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>TX_DATAIN0_116</td><td>input</td><td>TCELL66:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>TX_DATAIN0_117</td><td>input</td><td>TCELL66:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>TX_DATAIN0_118</td><td>input</td><td>TCELL66:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>TX_DATAIN0_119</td><td>input</td><td>TCELL66:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>TX_DATAIN0_12</td><td>input</td><td>TCELL61:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>TX_DATAIN0_120</td><td>input</td><td>TCELL67:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>TX_DATAIN0_121</td><td>input</td><td>TCELL67:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>TX_DATAIN0_122</td><td>input</td><td>TCELL67:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TX_DATAIN0_123</td><td>input</td><td>TCELL67:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>TX_DATAIN0_124</td><td>input</td><td>TCELL67:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>TX_DATAIN0_125</td><td>input</td><td>TCELL67:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>TX_DATAIN0_126</td><td>input</td><td>TCELL67:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>TX_DATAIN0_127</td><td>input</td><td>TCELL67:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>TX_DATAIN0_13</td><td>input</td><td>TCELL61:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>TX_DATAIN0_14</td><td>input</td><td>TCELL61:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>TX_DATAIN0_15</td><td>input</td><td>TCELL61:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>TX_DATAIN0_16</td><td>input</td><td>TCELL62:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>TX_DATAIN0_17</td><td>input</td><td>TCELL62:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TX_DATAIN0_18</td><td>input</td><td>TCELL62:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>TX_DATAIN0_19</td><td>input</td><td>TCELL62:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>TX_DATAIN0_2</td><td>input</td><td>TCELL60:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>TX_DATAIN0_20</td><td>input</td><td>TCELL62:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>TX_DATAIN0_21</td><td>input</td><td>TCELL62:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>TX_DATAIN0_22</td><td>input</td><td>TCELL62:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>TX_DATAIN0_23</td><td>input</td><td>TCELL62:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>TX_DATAIN0_24</td><td>input</td><td>TCELL63:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>TX_DATAIN0_25</td><td>input</td><td>TCELL63:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TX_DATAIN0_26</td><td>input</td><td>TCELL63:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>TX_DATAIN0_27</td><td>input</td><td>TCELL63:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>TX_DATAIN0_28</td><td>input</td><td>TCELL63:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>TX_DATAIN0_29</td><td>input</td><td>TCELL63:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>TX_DATAIN0_3</td><td>input</td><td>TCELL60:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>TX_DATAIN0_30</td><td>input</td><td>TCELL63:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>TX_DATAIN0_31</td><td>input</td><td>TCELL63:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>TX_DATAIN0_32</td><td>input</td><td>TCELL64:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>TX_DATAIN0_33</td><td>input</td><td>TCELL64:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TX_DATAIN0_34</td><td>input</td><td>TCELL64:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>TX_DATAIN0_35</td><td>input</td><td>TCELL64:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>TX_DATAIN0_36</td><td>input</td><td>TCELL64:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>TX_DATAIN0_37</td><td>input</td><td>TCELL64:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>TX_DATAIN0_38</td><td>input</td><td>TCELL64:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>TX_DATAIN0_39</td><td>input</td><td>TCELL64:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>TX_DATAIN0_4</td><td>input</td><td>TCELL60:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>TX_DATAIN0_40</td><td>input</td><td>TCELL65:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>TX_DATAIN0_41</td><td>input</td><td>TCELL65:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TX_DATAIN0_42</td><td>input</td><td>TCELL65:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>TX_DATAIN0_43</td><td>input</td><td>TCELL65:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>TX_DATAIN0_44</td><td>input</td><td>TCELL65:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>TX_DATAIN0_45</td><td>input</td><td>TCELL65:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>TX_DATAIN0_46</td><td>input</td><td>TCELL65:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>TX_DATAIN0_47</td><td>input</td><td>TCELL65:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>TX_DATAIN0_48</td><td>input</td><td>TCELL66:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>TX_DATAIN0_49</td><td>input</td><td>TCELL66:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TX_DATAIN0_5</td><td>input</td><td>TCELL60:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>TX_DATAIN0_50</td><td>input</td><td>TCELL66:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>TX_DATAIN0_51</td><td>input</td><td>TCELL66:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>TX_DATAIN0_52</td><td>input</td><td>TCELL66:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>TX_DATAIN0_53</td><td>input</td><td>TCELL66:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>TX_DATAIN0_54</td><td>input</td><td>TCELL66:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>TX_DATAIN0_55</td><td>input</td><td>TCELL66:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>TX_DATAIN0_56</td><td>input</td><td>TCELL67:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>TX_DATAIN0_57</td><td>input</td><td>TCELL67:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TX_DATAIN0_58</td><td>input</td><td>TCELL67:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>TX_DATAIN0_59</td><td>input</td><td>TCELL67:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>TX_DATAIN0_6</td><td>input</td><td>TCELL60:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>TX_DATAIN0_60</td><td>input</td><td>TCELL67:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>TX_DATAIN0_61</td><td>input</td><td>TCELL67:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>TX_DATAIN0_62</td><td>input</td><td>TCELL67:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>TX_DATAIN0_63</td><td>input</td><td>TCELL67:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>TX_DATAIN0_64</td><td>input</td><td>TCELL60:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>TX_DATAIN0_65</td><td>input</td><td>TCELL60:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>TX_DATAIN0_66</td><td>input</td><td>TCELL60:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TX_DATAIN0_67</td><td>input</td><td>TCELL60:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>TX_DATAIN0_68</td><td>input</td><td>TCELL60:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>TX_DATAIN0_69</td><td>input</td><td>TCELL60:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>TX_DATAIN0_7</td><td>input</td><td>TCELL60:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>TX_DATAIN0_70</td><td>input</td><td>TCELL60:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>TX_DATAIN0_71</td><td>input</td><td>TCELL60:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>TX_DATAIN0_72</td><td>input</td><td>TCELL61:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>TX_DATAIN0_73</td><td>input</td><td>TCELL61:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>TX_DATAIN0_74</td><td>input</td><td>TCELL61:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TX_DATAIN0_75</td><td>input</td><td>TCELL61:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>TX_DATAIN0_76</td><td>input</td><td>TCELL61:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>TX_DATAIN0_77</td><td>input</td><td>TCELL61:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>TX_DATAIN0_78</td><td>input</td><td>TCELL61:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>TX_DATAIN0_79</td><td>input</td><td>TCELL61:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>TX_DATAIN0_8</td><td>input</td><td>TCELL61:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>TX_DATAIN0_80</td><td>input</td><td>TCELL62:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>TX_DATAIN0_81</td><td>input</td><td>TCELL62:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>TX_DATAIN0_82</td><td>input</td><td>TCELL62:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TX_DATAIN0_83</td><td>input</td><td>TCELL62:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>TX_DATAIN0_84</td><td>input</td><td>TCELL62:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>TX_DATAIN0_85</td><td>input</td><td>TCELL62:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>TX_DATAIN0_86</td><td>input</td><td>TCELL62:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>TX_DATAIN0_87</td><td>input</td><td>TCELL62:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>TX_DATAIN0_88</td><td>input</td><td>TCELL63:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>TX_DATAIN0_89</td><td>input</td><td>TCELL63:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>TX_DATAIN0_9</td><td>input</td><td>TCELL61:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TX_DATAIN0_90</td><td>input</td><td>TCELL63:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TX_DATAIN0_91</td><td>input</td><td>TCELL63:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>TX_DATAIN0_92</td><td>input</td><td>TCELL63:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>TX_DATAIN0_93</td><td>input</td><td>TCELL63:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>TX_DATAIN0_94</td><td>input</td><td>TCELL63:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>TX_DATAIN0_95</td><td>input</td><td>TCELL63:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>TX_DATAIN0_96</td><td>input</td><td>TCELL64:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>TX_DATAIN0_97</td><td>input</td><td>TCELL64:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>TX_DATAIN0_98</td><td>input</td><td>TCELL64:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TX_DATAIN0_99</td><td>input</td><td>TCELL64:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>TX_DATAIN1_0</td><td>input</td><td>TCELL68:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>TX_DATAIN1_1</td><td>input</td><td>TCELL68:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TX_DATAIN1_10</td><td>input</td><td>TCELL69:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>TX_DATAIN1_100</td><td>input</td><td>TCELL72:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>TX_DATAIN1_101</td><td>input</td><td>TCELL72:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>TX_DATAIN1_102</td><td>input</td><td>TCELL72:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>TX_DATAIN1_103</td><td>input</td><td>TCELL72:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>TX_DATAIN1_104</td><td>input</td><td>TCELL73:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>TX_DATAIN1_105</td><td>input</td><td>TCELL73:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>TX_DATAIN1_106</td><td>input</td><td>TCELL73:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TX_DATAIN1_107</td><td>input</td><td>TCELL73:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>TX_DATAIN1_108</td><td>input</td><td>TCELL73:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>TX_DATAIN1_109</td><td>input</td><td>TCELL73:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>TX_DATAIN1_11</td><td>input</td><td>TCELL69:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>TX_DATAIN1_110</td><td>input</td><td>TCELL73:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>TX_DATAIN1_111</td><td>input</td><td>TCELL73:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>TX_DATAIN1_112</td><td>input</td><td>TCELL74:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>TX_DATAIN1_113</td><td>input</td><td>TCELL74:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>TX_DATAIN1_114</td><td>input</td><td>TCELL74:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TX_DATAIN1_115</td><td>input</td><td>TCELL74:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>TX_DATAIN1_116</td><td>input</td><td>TCELL74:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>TX_DATAIN1_117</td><td>input</td><td>TCELL74:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>TX_DATAIN1_118</td><td>input</td><td>TCELL74:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>TX_DATAIN1_119</td><td>input</td><td>TCELL74:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>TX_DATAIN1_12</td><td>input</td><td>TCELL69:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>TX_DATAIN1_120</td><td>input</td><td>TCELL75:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>TX_DATAIN1_121</td><td>input</td><td>TCELL75:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>TX_DATAIN1_122</td><td>input</td><td>TCELL75:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TX_DATAIN1_123</td><td>input</td><td>TCELL75:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>TX_DATAIN1_124</td><td>input</td><td>TCELL75:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>TX_DATAIN1_125</td><td>input</td><td>TCELL75:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>TX_DATAIN1_126</td><td>input</td><td>TCELL75:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>TX_DATAIN1_127</td><td>input</td><td>TCELL75:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>TX_DATAIN1_13</td><td>input</td><td>TCELL69:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>TX_DATAIN1_14</td><td>input</td><td>TCELL69:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>TX_DATAIN1_15</td><td>input</td><td>TCELL69:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>TX_DATAIN1_16</td><td>input</td><td>TCELL70:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>TX_DATAIN1_17</td><td>input</td><td>TCELL70:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TX_DATAIN1_18</td><td>input</td><td>TCELL70:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>TX_DATAIN1_19</td><td>input</td><td>TCELL70:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>TX_DATAIN1_2</td><td>input</td><td>TCELL68:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>TX_DATAIN1_20</td><td>input</td><td>TCELL70:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>TX_DATAIN1_21</td><td>input</td><td>TCELL70:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>TX_DATAIN1_22</td><td>input</td><td>TCELL70:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>TX_DATAIN1_23</td><td>input</td><td>TCELL70:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>TX_DATAIN1_24</td><td>input</td><td>TCELL71:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>TX_DATAIN1_25</td><td>input</td><td>TCELL71:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TX_DATAIN1_26</td><td>input</td><td>TCELL71:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>TX_DATAIN1_27</td><td>input</td><td>TCELL71:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>TX_DATAIN1_28</td><td>input</td><td>TCELL71:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>TX_DATAIN1_29</td><td>input</td><td>TCELL71:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>TX_DATAIN1_3</td><td>input</td><td>TCELL68:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>TX_DATAIN1_30</td><td>input</td><td>TCELL71:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>TX_DATAIN1_31</td><td>input</td><td>TCELL71:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>TX_DATAIN1_32</td><td>input</td><td>TCELL72:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>TX_DATAIN1_33</td><td>input</td><td>TCELL72:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TX_DATAIN1_34</td><td>input</td><td>TCELL72:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>TX_DATAIN1_35</td><td>input</td><td>TCELL72:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>TX_DATAIN1_36</td><td>input</td><td>TCELL72:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>TX_DATAIN1_37</td><td>input</td><td>TCELL72:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>TX_DATAIN1_38</td><td>input</td><td>TCELL72:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>TX_DATAIN1_39</td><td>input</td><td>TCELL72:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>TX_DATAIN1_4</td><td>input</td><td>TCELL68:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>TX_DATAIN1_40</td><td>input</td><td>TCELL73:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>TX_DATAIN1_41</td><td>input</td><td>TCELL73:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TX_DATAIN1_42</td><td>input</td><td>TCELL73:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>TX_DATAIN1_43</td><td>input</td><td>TCELL73:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>TX_DATAIN1_44</td><td>input</td><td>TCELL73:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>TX_DATAIN1_45</td><td>input</td><td>TCELL73:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>TX_DATAIN1_46</td><td>input</td><td>TCELL73:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>TX_DATAIN1_47</td><td>input</td><td>TCELL73:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>TX_DATAIN1_48</td><td>input</td><td>TCELL74:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>TX_DATAIN1_49</td><td>input</td><td>TCELL74:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TX_DATAIN1_5</td><td>input</td><td>TCELL68:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>TX_DATAIN1_50</td><td>input</td><td>TCELL74:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>TX_DATAIN1_51</td><td>input</td><td>TCELL74:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>TX_DATAIN1_52</td><td>input</td><td>TCELL74:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>TX_DATAIN1_53</td><td>input</td><td>TCELL74:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>TX_DATAIN1_54</td><td>input</td><td>TCELL74:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>TX_DATAIN1_55</td><td>input</td><td>TCELL74:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>TX_DATAIN1_56</td><td>input</td><td>TCELL75:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>TX_DATAIN1_57</td><td>input</td><td>TCELL75:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TX_DATAIN1_58</td><td>input</td><td>TCELL75:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>TX_DATAIN1_59</td><td>input</td><td>TCELL75:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>TX_DATAIN1_6</td><td>input</td><td>TCELL68:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>TX_DATAIN1_60</td><td>input</td><td>TCELL75:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>TX_DATAIN1_61</td><td>input</td><td>TCELL75:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>TX_DATAIN1_62</td><td>input</td><td>TCELL75:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>TX_DATAIN1_63</td><td>input</td><td>TCELL75:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>TX_DATAIN1_64</td><td>input</td><td>TCELL68:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>TX_DATAIN1_65</td><td>input</td><td>TCELL68:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>TX_DATAIN1_66</td><td>input</td><td>TCELL68:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TX_DATAIN1_67</td><td>input</td><td>TCELL68:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>TX_DATAIN1_68</td><td>input</td><td>TCELL68:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>TX_DATAIN1_69</td><td>input</td><td>TCELL68:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>TX_DATAIN1_7</td><td>input</td><td>TCELL68:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>TX_DATAIN1_70</td><td>input</td><td>TCELL68:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>TX_DATAIN1_71</td><td>input</td><td>TCELL68:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>TX_DATAIN1_72</td><td>input</td><td>TCELL69:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>TX_DATAIN1_73</td><td>input</td><td>TCELL69:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>TX_DATAIN1_74</td><td>input</td><td>TCELL69:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TX_DATAIN1_75</td><td>input</td><td>TCELL69:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>TX_DATAIN1_76</td><td>input</td><td>TCELL69:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>TX_DATAIN1_77</td><td>input</td><td>TCELL69:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>TX_DATAIN1_78</td><td>input</td><td>TCELL69:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>TX_DATAIN1_79</td><td>input</td><td>TCELL69:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>TX_DATAIN1_8</td><td>input</td><td>TCELL69:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>TX_DATAIN1_80</td><td>input</td><td>TCELL70:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>TX_DATAIN1_81</td><td>input</td><td>TCELL70:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>TX_DATAIN1_82</td><td>input</td><td>TCELL70:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TX_DATAIN1_83</td><td>input</td><td>TCELL70:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>TX_DATAIN1_84</td><td>input</td><td>TCELL70:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>TX_DATAIN1_85</td><td>input</td><td>TCELL70:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>TX_DATAIN1_86</td><td>input</td><td>TCELL70:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>TX_DATAIN1_87</td><td>input</td><td>TCELL70:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>TX_DATAIN1_88</td><td>input</td><td>TCELL71:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>TX_DATAIN1_89</td><td>input</td><td>TCELL71:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>TX_DATAIN1_9</td><td>input</td><td>TCELL69:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TX_DATAIN1_90</td><td>input</td><td>TCELL71:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TX_DATAIN1_91</td><td>input</td><td>TCELL71:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>TX_DATAIN1_92</td><td>input</td><td>TCELL71:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>TX_DATAIN1_93</td><td>input</td><td>TCELL71:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>TX_DATAIN1_94</td><td>input</td><td>TCELL71:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>TX_DATAIN1_95</td><td>input</td><td>TCELL71:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>TX_DATAIN1_96</td><td>input</td><td>TCELL72:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>TX_DATAIN1_97</td><td>input</td><td>TCELL72:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>TX_DATAIN1_98</td><td>input</td><td>TCELL72:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TX_DATAIN1_99</td><td>input</td><td>TCELL72:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>TX_DATAIN2_0</td><td>input</td><td>TCELL76:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>TX_DATAIN2_1</td><td>input</td><td>TCELL76:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TX_DATAIN2_10</td><td>input</td><td>TCELL77:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>TX_DATAIN2_100</td><td>input</td><td>TCELL80:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>TX_DATAIN2_101</td><td>input</td><td>TCELL80:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>TX_DATAIN2_102</td><td>input</td><td>TCELL80:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>TX_DATAIN2_103</td><td>input</td><td>TCELL80:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>TX_DATAIN2_104</td><td>input</td><td>TCELL81:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>TX_DATAIN2_105</td><td>input</td><td>TCELL81:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>TX_DATAIN2_106</td><td>input</td><td>TCELL81:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TX_DATAIN2_107</td><td>input</td><td>TCELL81:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>TX_DATAIN2_108</td><td>input</td><td>TCELL81:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>TX_DATAIN2_109</td><td>input</td><td>TCELL81:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>TX_DATAIN2_11</td><td>input</td><td>TCELL77:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>TX_DATAIN2_110</td><td>input</td><td>TCELL81:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>TX_DATAIN2_111</td><td>input</td><td>TCELL81:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>TX_DATAIN2_112</td><td>input</td><td>TCELL82:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>TX_DATAIN2_113</td><td>input</td><td>TCELL82:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>TX_DATAIN2_114</td><td>input</td><td>TCELL82:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TX_DATAIN2_115</td><td>input</td><td>TCELL82:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>TX_DATAIN2_116</td><td>input</td><td>TCELL82:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>TX_DATAIN2_117</td><td>input</td><td>TCELL82:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>TX_DATAIN2_118</td><td>input</td><td>TCELL82:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>TX_DATAIN2_119</td><td>input</td><td>TCELL82:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>TX_DATAIN2_12</td><td>input</td><td>TCELL77:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>TX_DATAIN2_120</td><td>input</td><td>TCELL83:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>TX_DATAIN2_121</td><td>input</td><td>TCELL83:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>TX_DATAIN2_122</td><td>input</td><td>TCELL83:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TX_DATAIN2_123</td><td>input</td><td>TCELL83:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>TX_DATAIN2_124</td><td>input</td><td>TCELL83:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>TX_DATAIN2_125</td><td>input</td><td>TCELL83:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>TX_DATAIN2_126</td><td>input</td><td>TCELL83:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>TX_DATAIN2_127</td><td>input</td><td>TCELL83:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>TX_DATAIN2_13</td><td>input</td><td>TCELL77:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>TX_DATAIN2_14</td><td>input</td><td>TCELL77:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>TX_DATAIN2_15</td><td>input</td><td>TCELL77:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>TX_DATAIN2_16</td><td>input</td><td>TCELL78:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>TX_DATAIN2_17</td><td>input</td><td>TCELL78:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TX_DATAIN2_18</td><td>input</td><td>TCELL78:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>TX_DATAIN2_19</td><td>input</td><td>TCELL78:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>TX_DATAIN2_2</td><td>input</td><td>TCELL76:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>TX_DATAIN2_20</td><td>input</td><td>TCELL78:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>TX_DATAIN2_21</td><td>input</td><td>TCELL78:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>TX_DATAIN2_22</td><td>input</td><td>TCELL78:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>TX_DATAIN2_23</td><td>input</td><td>TCELL78:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>TX_DATAIN2_24</td><td>input</td><td>TCELL79:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>TX_DATAIN2_25</td><td>input</td><td>TCELL79:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TX_DATAIN2_26</td><td>input</td><td>TCELL79:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>TX_DATAIN2_27</td><td>input</td><td>TCELL79:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>TX_DATAIN2_28</td><td>input</td><td>TCELL79:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>TX_DATAIN2_29</td><td>input</td><td>TCELL79:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>TX_DATAIN2_3</td><td>input</td><td>TCELL76:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>TX_DATAIN2_30</td><td>input</td><td>TCELL79:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>TX_DATAIN2_31</td><td>input</td><td>TCELL79:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>TX_DATAIN2_32</td><td>input</td><td>TCELL80:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>TX_DATAIN2_33</td><td>input</td><td>TCELL80:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TX_DATAIN2_34</td><td>input</td><td>TCELL80:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>TX_DATAIN2_35</td><td>input</td><td>TCELL80:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>TX_DATAIN2_36</td><td>input</td><td>TCELL80:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>TX_DATAIN2_37</td><td>input</td><td>TCELL80:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>TX_DATAIN2_38</td><td>input</td><td>TCELL80:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>TX_DATAIN2_39</td><td>input</td><td>TCELL80:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>TX_DATAIN2_4</td><td>input</td><td>TCELL76:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>TX_DATAIN2_40</td><td>input</td><td>TCELL81:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>TX_DATAIN2_41</td><td>input</td><td>TCELL81:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TX_DATAIN2_42</td><td>input</td><td>TCELL81:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>TX_DATAIN2_43</td><td>input</td><td>TCELL81:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>TX_DATAIN2_44</td><td>input</td><td>TCELL81:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>TX_DATAIN2_45</td><td>input</td><td>TCELL81:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>TX_DATAIN2_46</td><td>input</td><td>TCELL81:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>TX_DATAIN2_47</td><td>input</td><td>TCELL81:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>TX_DATAIN2_48</td><td>input</td><td>TCELL82:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>TX_DATAIN2_49</td><td>input</td><td>TCELL82:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TX_DATAIN2_5</td><td>input</td><td>TCELL76:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>TX_DATAIN2_50</td><td>input</td><td>TCELL82:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>TX_DATAIN2_51</td><td>input</td><td>TCELL82:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>TX_DATAIN2_52</td><td>input</td><td>TCELL82:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>TX_DATAIN2_53</td><td>input</td><td>TCELL82:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>TX_DATAIN2_54</td><td>input</td><td>TCELL82:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>TX_DATAIN2_55</td><td>input</td><td>TCELL82:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>TX_DATAIN2_56</td><td>input</td><td>TCELL83:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>TX_DATAIN2_57</td><td>input</td><td>TCELL83:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TX_DATAIN2_58</td><td>input</td><td>TCELL83:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>TX_DATAIN2_59</td><td>input</td><td>TCELL83:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>TX_DATAIN2_6</td><td>input</td><td>TCELL76:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>TX_DATAIN2_60</td><td>input</td><td>TCELL83:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>TX_DATAIN2_61</td><td>input</td><td>TCELL83:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>TX_DATAIN2_62</td><td>input</td><td>TCELL83:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>TX_DATAIN2_63</td><td>input</td><td>TCELL83:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>TX_DATAIN2_64</td><td>input</td><td>TCELL76:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>TX_DATAIN2_65</td><td>input</td><td>TCELL76:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>TX_DATAIN2_66</td><td>input</td><td>TCELL76:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TX_DATAIN2_67</td><td>input</td><td>TCELL76:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>TX_DATAIN2_68</td><td>input</td><td>TCELL76:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>TX_DATAIN2_69</td><td>input</td><td>TCELL76:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>TX_DATAIN2_7</td><td>input</td><td>TCELL76:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>TX_DATAIN2_70</td><td>input</td><td>TCELL76:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>TX_DATAIN2_71</td><td>input</td><td>TCELL76:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>TX_DATAIN2_72</td><td>input</td><td>TCELL77:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>TX_DATAIN2_73</td><td>input</td><td>TCELL77:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>TX_DATAIN2_74</td><td>input</td><td>TCELL77:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TX_DATAIN2_75</td><td>input</td><td>TCELL77:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>TX_DATAIN2_76</td><td>input</td><td>TCELL77:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>TX_DATAIN2_77</td><td>input</td><td>TCELL77:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>TX_DATAIN2_78</td><td>input</td><td>TCELL77:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>TX_DATAIN2_79</td><td>input</td><td>TCELL77:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>TX_DATAIN2_8</td><td>input</td><td>TCELL77:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>TX_DATAIN2_80</td><td>input</td><td>TCELL78:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>TX_DATAIN2_81</td><td>input</td><td>TCELL78:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>TX_DATAIN2_82</td><td>input</td><td>TCELL78:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TX_DATAIN2_83</td><td>input</td><td>TCELL78:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>TX_DATAIN2_84</td><td>input</td><td>TCELL78:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>TX_DATAIN2_85</td><td>input</td><td>TCELL78:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>TX_DATAIN2_86</td><td>input</td><td>TCELL78:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>TX_DATAIN2_87</td><td>input</td><td>TCELL78:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>TX_DATAIN2_88</td><td>input</td><td>TCELL79:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>TX_DATAIN2_89</td><td>input</td><td>TCELL79:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>TX_DATAIN2_9</td><td>input</td><td>TCELL77:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TX_DATAIN2_90</td><td>input</td><td>TCELL79:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TX_DATAIN2_91</td><td>input</td><td>TCELL79:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>TX_DATAIN2_92</td><td>input</td><td>TCELL79:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>TX_DATAIN2_93</td><td>input</td><td>TCELL79:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>TX_DATAIN2_94</td><td>input</td><td>TCELL79:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>TX_DATAIN2_95</td><td>input</td><td>TCELL79:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>TX_DATAIN2_96</td><td>input</td><td>TCELL80:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>TX_DATAIN2_97</td><td>input</td><td>TCELL80:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>TX_DATAIN2_98</td><td>input</td><td>TCELL80:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TX_DATAIN2_99</td><td>input</td><td>TCELL80:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>TX_DATAIN3_0</td><td>input</td><td>TCELL84:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>TX_DATAIN3_1</td><td>input</td><td>TCELL84:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TX_DATAIN3_10</td><td>input</td><td>TCELL85:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>TX_DATAIN3_100</td><td>input</td><td>TCELL88:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>TX_DATAIN3_101</td><td>input</td><td>TCELL88:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>TX_DATAIN3_102</td><td>input</td><td>TCELL88:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>TX_DATAIN3_103</td><td>input</td><td>TCELL88:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>TX_DATAIN3_104</td><td>input</td><td>TCELL89:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>TX_DATAIN3_105</td><td>input</td><td>TCELL89:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>TX_DATAIN3_106</td><td>input</td><td>TCELL89:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TX_DATAIN3_107</td><td>input</td><td>TCELL89:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>TX_DATAIN3_108</td><td>input</td><td>TCELL89:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>TX_DATAIN3_109</td><td>input</td><td>TCELL89:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>TX_DATAIN3_11</td><td>input</td><td>TCELL85:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>TX_DATAIN3_110</td><td>input</td><td>TCELL89:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>TX_DATAIN3_111</td><td>input</td><td>TCELL89:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>TX_DATAIN3_112</td><td>input</td><td>TCELL90:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>TX_DATAIN3_113</td><td>input</td><td>TCELL90:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>TX_DATAIN3_114</td><td>input</td><td>TCELL90:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TX_DATAIN3_115</td><td>input</td><td>TCELL90:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>TX_DATAIN3_116</td><td>input</td><td>TCELL90:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>TX_DATAIN3_117</td><td>input</td><td>TCELL90:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>TX_DATAIN3_118</td><td>input</td><td>TCELL90:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>TX_DATAIN3_119</td><td>input</td><td>TCELL90:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>TX_DATAIN3_12</td><td>input</td><td>TCELL85:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>TX_DATAIN3_120</td><td>input</td><td>TCELL91:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>TX_DATAIN3_121</td><td>input</td><td>TCELL91:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>TX_DATAIN3_122</td><td>input</td><td>TCELL91:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TX_DATAIN3_123</td><td>input</td><td>TCELL91:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>TX_DATAIN3_124</td><td>input</td><td>TCELL91:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>TX_DATAIN3_125</td><td>input</td><td>TCELL91:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>TX_DATAIN3_126</td><td>input</td><td>TCELL91:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>TX_DATAIN3_127</td><td>input</td><td>TCELL91:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>TX_DATAIN3_13</td><td>input</td><td>TCELL85:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>TX_DATAIN3_14</td><td>input</td><td>TCELL85:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>TX_DATAIN3_15</td><td>input</td><td>TCELL85:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>TX_DATAIN3_16</td><td>input</td><td>TCELL86:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>TX_DATAIN3_17</td><td>input</td><td>TCELL86:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TX_DATAIN3_18</td><td>input</td><td>TCELL86:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>TX_DATAIN3_19</td><td>input</td><td>TCELL86:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>TX_DATAIN3_2</td><td>input</td><td>TCELL84:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>TX_DATAIN3_20</td><td>input</td><td>TCELL86:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>TX_DATAIN3_21</td><td>input</td><td>TCELL86:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>TX_DATAIN3_22</td><td>input</td><td>TCELL86:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>TX_DATAIN3_23</td><td>input</td><td>TCELL86:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>TX_DATAIN3_24</td><td>input</td><td>TCELL87:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>TX_DATAIN3_25</td><td>input</td><td>TCELL87:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TX_DATAIN3_26</td><td>input</td><td>TCELL87:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>TX_DATAIN3_27</td><td>input</td><td>TCELL87:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>TX_DATAIN3_28</td><td>input</td><td>TCELL87:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>TX_DATAIN3_29</td><td>input</td><td>TCELL87:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>TX_DATAIN3_3</td><td>input</td><td>TCELL84:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>TX_DATAIN3_30</td><td>input</td><td>TCELL87:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>TX_DATAIN3_31</td><td>input</td><td>TCELL87:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>TX_DATAIN3_32</td><td>input</td><td>TCELL88:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>TX_DATAIN3_33</td><td>input</td><td>TCELL88:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TX_DATAIN3_34</td><td>input</td><td>TCELL88:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>TX_DATAIN3_35</td><td>input</td><td>TCELL88:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>TX_DATAIN3_36</td><td>input</td><td>TCELL88:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>TX_DATAIN3_37</td><td>input</td><td>TCELL88:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>TX_DATAIN3_38</td><td>input</td><td>TCELL88:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>TX_DATAIN3_39</td><td>input</td><td>TCELL88:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>TX_DATAIN3_4</td><td>input</td><td>TCELL84:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>TX_DATAIN3_40</td><td>input</td><td>TCELL89:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>TX_DATAIN3_41</td><td>input</td><td>TCELL89:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TX_DATAIN3_42</td><td>input</td><td>TCELL89:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>TX_DATAIN3_43</td><td>input</td><td>TCELL89:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>TX_DATAIN3_44</td><td>input</td><td>TCELL89:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>TX_DATAIN3_45</td><td>input</td><td>TCELL89:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>TX_DATAIN3_46</td><td>input</td><td>TCELL89:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>TX_DATAIN3_47</td><td>input</td><td>TCELL89:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>TX_DATAIN3_48</td><td>input</td><td>TCELL90:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>TX_DATAIN3_49</td><td>input</td><td>TCELL90:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TX_DATAIN3_5</td><td>input</td><td>TCELL84:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>TX_DATAIN3_50</td><td>input</td><td>TCELL90:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>TX_DATAIN3_51</td><td>input</td><td>TCELL90:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>TX_DATAIN3_52</td><td>input</td><td>TCELL90:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>TX_DATAIN3_53</td><td>input</td><td>TCELL90:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>TX_DATAIN3_54</td><td>input</td><td>TCELL90:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>TX_DATAIN3_55</td><td>input</td><td>TCELL90:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>TX_DATAIN3_56</td><td>input</td><td>TCELL91:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>TX_DATAIN3_57</td><td>input</td><td>TCELL91:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TX_DATAIN3_58</td><td>input</td><td>TCELL91:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>TX_DATAIN3_59</td><td>input</td><td>TCELL91:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>TX_DATAIN3_6</td><td>input</td><td>TCELL84:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>TX_DATAIN3_60</td><td>input</td><td>TCELL91:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>TX_DATAIN3_61</td><td>input</td><td>TCELL91:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>TX_DATAIN3_62</td><td>input</td><td>TCELL91:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>TX_DATAIN3_63</td><td>input</td><td>TCELL91:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>TX_DATAIN3_64</td><td>input</td><td>TCELL84:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>TX_DATAIN3_65</td><td>input</td><td>TCELL84:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>TX_DATAIN3_66</td><td>input</td><td>TCELL84:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TX_DATAIN3_67</td><td>input</td><td>TCELL84:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>TX_DATAIN3_68</td><td>input</td><td>TCELL84:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>TX_DATAIN3_69</td><td>input</td><td>TCELL84:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>TX_DATAIN3_7</td><td>input</td><td>TCELL84:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>TX_DATAIN3_70</td><td>input</td><td>TCELL84:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>TX_DATAIN3_71</td><td>input</td><td>TCELL84:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>TX_DATAIN3_72</td><td>input</td><td>TCELL85:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>TX_DATAIN3_73</td><td>input</td><td>TCELL85:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>TX_DATAIN3_74</td><td>input</td><td>TCELL85:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TX_DATAIN3_75</td><td>input</td><td>TCELL85:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>TX_DATAIN3_76</td><td>input</td><td>TCELL85:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>TX_DATAIN3_77</td><td>input</td><td>TCELL85:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>TX_DATAIN3_78</td><td>input</td><td>TCELL85:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>TX_DATAIN3_79</td><td>input</td><td>TCELL85:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>TX_DATAIN3_8</td><td>input</td><td>TCELL85:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>TX_DATAIN3_80</td><td>input</td><td>TCELL86:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>TX_DATAIN3_81</td><td>input</td><td>TCELL86:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>TX_DATAIN3_82</td><td>input</td><td>TCELL86:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TX_DATAIN3_83</td><td>input</td><td>TCELL86:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>TX_DATAIN3_84</td><td>input</td><td>TCELL86:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>TX_DATAIN3_85</td><td>input</td><td>TCELL86:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>TX_DATAIN3_86</td><td>input</td><td>TCELL86:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>TX_DATAIN3_87</td><td>input</td><td>TCELL86:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>TX_DATAIN3_88</td><td>input</td><td>TCELL87:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>TX_DATAIN3_89</td><td>input</td><td>TCELL87:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>TX_DATAIN3_9</td><td>input</td><td>TCELL85:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TX_DATAIN3_90</td><td>input</td><td>TCELL87:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TX_DATAIN3_91</td><td>input</td><td>TCELL87:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>TX_DATAIN3_92</td><td>input</td><td>TCELL87:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>TX_DATAIN3_93</td><td>input</td><td>TCELL87:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>TX_DATAIN3_94</td><td>input</td><td>TCELL87:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>TX_DATAIN3_95</td><td>input</td><td>TCELL87:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>TX_DATAIN3_96</td><td>input</td><td>TCELL88:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>TX_DATAIN3_97</td><td>input</td><td>TCELL88:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>TX_DATAIN3_98</td><td>input</td><td>TCELL88:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TX_DATAIN3_99</td><td>input</td><td>TCELL88:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>TX_ENAIN0</td><td>input</td><td>TCELL60:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>TX_ENAIN1</td><td>input</td><td>TCELL68:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>TX_ENAIN2</td><td>input</td><td>TCELL76:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>TX_ENAIN3</td><td>input</td><td>TCELL84:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>TX_EOPIN0</td><td>input</td><td>TCELL61:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>TX_EOPIN1</td><td>input</td><td>TCELL69:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>TX_EOPIN2</td><td>input</td><td>TCELL77:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>TX_EOPIN3</td><td>input</td><td>TCELL85:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>TX_ERRIN0</td><td>input</td><td>TCELL63:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>TX_ERRIN1</td><td>input</td><td>TCELL71:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>TX_ERRIN2</td><td>input</td><td>TCELL79:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>TX_ERRIN3</td><td>input</td><td>TCELL87:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>TX_MTYIN0_0</td><td>input</td><td>TCELL64:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>TX_MTYIN0_1</td><td>input</td><td>TCELL65:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>TX_MTYIN0_2</td><td>input</td><td>TCELL66:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>TX_MTYIN0_3</td><td>input</td><td>TCELL67:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>TX_MTYIN1_0</td><td>input</td><td>TCELL72:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>TX_MTYIN1_1</td><td>input</td><td>TCELL73:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>TX_MTYIN1_2</td><td>input</td><td>TCELL74:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>TX_MTYIN1_3</td><td>input</td><td>TCELL75:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>TX_MTYIN2_0</td><td>input</td><td>TCELL80:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>TX_MTYIN2_1</td><td>input</td><td>TCELL81:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>TX_MTYIN2_2</td><td>input</td><td>TCELL82:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>TX_MTYIN2_3</td><td>input</td><td>TCELL83:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>TX_MTYIN3_0</td><td>input</td><td>TCELL88:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>TX_MTYIN3_1</td><td>input</td><td>TCELL89:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>TX_MTYIN3_2</td><td>input</td><td>TCELL90:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>TX_MTYIN3_3</td><td>input</td><td>TCELL91:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>TX_OVFOUT</td><td>output</td><td>TCELL68:OUT.7.TMIN</td></tr>
<tr><td>TX_PTP_1588OP_IN0</td><td>input</td><td>TCELL15:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>TX_PTP_1588OP_IN1</td><td>input</td><td>TCELL15:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>TX_PTP_CHKSUM_OFFSET_IN0</td><td>input</td><td>TCELL13:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>TX_PTP_CHKSUM_OFFSET_IN1</td><td>input</td><td>TCELL13:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>TX_PTP_CHKSUM_OFFSET_IN10</td><td>input</td><td>TCELL14:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>TX_PTP_CHKSUM_OFFSET_IN11</td><td>input</td><td>TCELL14:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>TX_PTP_CHKSUM_OFFSET_IN12</td><td>input</td><td>TCELL14:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>TX_PTP_CHKSUM_OFFSET_IN13</td><td>input</td><td>TCELL14:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>TX_PTP_CHKSUM_OFFSET_IN14</td><td>input</td><td>TCELL14:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>TX_PTP_CHKSUM_OFFSET_IN15</td><td>input</td><td>TCELL14:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>TX_PTP_CHKSUM_OFFSET_IN2</td><td>input</td><td>TCELL13:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>TX_PTP_CHKSUM_OFFSET_IN3</td><td>input</td><td>TCELL13:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>TX_PTP_CHKSUM_OFFSET_IN4</td><td>input</td><td>TCELL13:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>TX_PTP_CHKSUM_OFFSET_IN5</td><td>input</td><td>TCELL13:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>TX_PTP_CHKSUM_OFFSET_IN6</td><td>input</td><td>TCELL13:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>TX_PTP_CHKSUM_OFFSET_IN7</td><td>input</td><td>TCELL13:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>TX_PTP_CHKSUM_OFFSET_IN8</td><td>input</td><td>TCELL14:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>TX_PTP_CHKSUM_OFFSET_IN9</td><td>input</td><td>TCELL14:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>TX_PTP_PCSLANE_OUT0</td><td>output</td><td>TCELL60:OUT.3.TMIN</td></tr>
<tr><td>TX_PTP_PCSLANE_OUT1</td><td>output</td><td>TCELL60:OUT.7.TMIN</td></tr>
<tr><td>TX_PTP_PCSLANE_OUT2</td><td>output</td><td>TCELL60:OUT.11.TMIN</td></tr>
<tr><td>TX_PTP_PCSLANE_OUT3</td><td>output</td><td>TCELL60:OUT.15.TMIN</td></tr>
<tr><td>TX_PTP_PCSLANE_OUT4</td><td>output</td><td>TCELL60:OUT.19.TMIN</td></tr>
<tr><td>TX_PTP_RXTSTAMP_IN0</td><td>input</td><td>TCELL5:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>TX_PTP_RXTSTAMP_IN1</td><td>input</td><td>TCELL5:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>TX_PTP_RXTSTAMP_IN10</td><td>input</td><td>TCELL6:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>TX_PTP_RXTSTAMP_IN11</td><td>input</td><td>TCELL6:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>TX_PTP_RXTSTAMP_IN12</td><td>input</td><td>TCELL6:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>TX_PTP_RXTSTAMP_IN13</td><td>input</td><td>TCELL6:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>TX_PTP_RXTSTAMP_IN14</td><td>input</td><td>TCELL6:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>TX_PTP_RXTSTAMP_IN15</td><td>input</td><td>TCELL6:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>TX_PTP_RXTSTAMP_IN16</td><td>input</td><td>TCELL7:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>TX_PTP_RXTSTAMP_IN17</td><td>input</td><td>TCELL7:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>TX_PTP_RXTSTAMP_IN18</td><td>input</td><td>TCELL7:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>TX_PTP_RXTSTAMP_IN19</td><td>input</td><td>TCELL7:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>TX_PTP_RXTSTAMP_IN2</td><td>input</td><td>TCELL5:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>TX_PTP_RXTSTAMP_IN20</td><td>input</td><td>TCELL7:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>TX_PTP_RXTSTAMP_IN21</td><td>input</td><td>TCELL7:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>TX_PTP_RXTSTAMP_IN22</td><td>input</td><td>TCELL7:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>TX_PTP_RXTSTAMP_IN23</td><td>input</td><td>TCELL7:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>TX_PTP_RXTSTAMP_IN24</td><td>input</td><td>TCELL8:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>TX_PTP_RXTSTAMP_IN25</td><td>input</td><td>TCELL8:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>TX_PTP_RXTSTAMP_IN26</td><td>input</td><td>TCELL8:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>TX_PTP_RXTSTAMP_IN27</td><td>input</td><td>TCELL8:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>TX_PTP_RXTSTAMP_IN28</td><td>input</td><td>TCELL8:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>TX_PTP_RXTSTAMP_IN29</td><td>input</td><td>TCELL8:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>TX_PTP_RXTSTAMP_IN3</td><td>input</td><td>TCELL5:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>TX_PTP_RXTSTAMP_IN30</td><td>input</td><td>TCELL8:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>TX_PTP_RXTSTAMP_IN31</td><td>input</td><td>TCELL8:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>TX_PTP_RXTSTAMP_IN32</td><td>input</td><td>TCELL9:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>TX_PTP_RXTSTAMP_IN33</td><td>input</td><td>TCELL9:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>TX_PTP_RXTSTAMP_IN34</td><td>input</td><td>TCELL9:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>TX_PTP_RXTSTAMP_IN35</td><td>input</td><td>TCELL9:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>TX_PTP_RXTSTAMP_IN36</td><td>input</td><td>TCELL9:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>TX_PTP_RXTSTAMP_IN37</td><td>input</td><td>TCELL9:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>TX_PTP_RXTSTAMP_IN38</td><td>input</td><td>TCELL9:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>TX_PTP_RXTSTAMP_IN39</td><td>input</td><td>TCELL9:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>TX_PTP_RXTSTAMP_IN4</td><td>input</td><td>TCELL5:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>TX_PTP_RXTSTAMP_IN40</td><td>input</td><td>TCELL10:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>TX_PTP_RXTSTAMP_IN41</td><td>input</td><td>TCELL10:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>TX_PTP_RXTSTAMP_IN42</td><td>input</td><td>TCELL10:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>TX_PTP_RXTSTAMP_IN43</td><td>input</td><td>TCELL10:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>TX_PTP_RXTSTAMP_IN44</td><td>input</td><td>TCELL10:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>TX_PTP_RXTSTAMP_IN45</td><td>input</td><td>TCELL10:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>TX_PTP_RXTSTAMP_IN46</td><td>input</td><td>TCELL10:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>TX_PTP_RXTSTAMP_IN47</td><td>input</td><td>TCELL10:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>TX_PTP_RXTSTAMP_IN48</td><td>input</td><td>TCELL11:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>TX_PTP_RXTSTAMP_IN49</td><td>input</td><td>TCELL11:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>TX_PTP_RXTSTAMP_IN5</td><td>input</td><td>TCELL5:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>TX_PTP_RXTSTAMP_IN50</td><td>input</td><td>TCELL11:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>TX_PTP_RXTSTAMP_IN51</td><td>input</td><td>TCELL11:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>TX_PTP_RXTSTAMP_IN52</td><td>input</td><td>TCELL11:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>TX_PTP_RXTSTAMP_IN53</td><td>input</td><td>TCELL11:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>TX_PTP_RXTSTAMP_IN54</td><td>input</td><td>TCELL11:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>TX_PTP_RXTSTAMP_IN55</td><td>input</td><td>TCELL11:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>TX_PTP_RXTSTAMP_IN56</td><td>input</td><td>TCELL12:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>TX_PTP_RXTSTAMP_IN57</td><td>input</td><td>TCELL12:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>TX_PTP_RXTSTAMP_IN58</td><td>input</td><td>TCELL12:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>TX_PTP_RXTSTAMP_IN59</td><td>input</td><td>TCELL12:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>TX_PTP_RXTSTAMP_IN6</td><td>input</td><td>TCELL5:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>TX_PTP_RXTSTAMP_IN60</td><td>input</td><td>TCELL12:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>TX_PTP_RXTSTAMP_IN61</td><td>input</td><td>TCELL12:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>TX_PTP_RXTSTAMP_IN62</td><td>input</td><td>TCELL12:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>TX_PTP_RXTSTAMP_IN63</td><td>input</td><td>TCELL12:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>TX_PTP_RXTSTAMP_IN7</td><td>input</td><td>TCELL5:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>TX_PTP_RXTSTAMP_IN8</td><td>input</td><td>TCELL6:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>TX_PTP_RXTSTAMP_IN9</td><td>input</td><td>TCELL6:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>TX_PTP_TAG_FIELD_IN0</td><td>input</td><td>TCELL1:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>TX_PTP_TAG_FIELD_IN1</td><td>input</td><td>TCELL1:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>TX_PTP_TAG_FIELD_IN10</td><td>input</td><td>TCELL2:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>TX_PTP_TAG_FIELD_IN11</td><td>input</td><td>TCELL2:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>TX_PTP_TAG_FIELD_IN12</td><td>input</td><td>TCELL2:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>TX_PTP_TAG_FIELD_IN13</td><td>input</td><td>TCELL2:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>TX_PTP_TAG_FIELD_IN14</td><td>input</td><td>TCELL2:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>TX_PTP_TAG_FIELD_IN15</td><td>input</td><td>TCELL2:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>TX_PTP_TAG_FIELD_IN2</td><td>input</td><td>TCELL1:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>TX_PTP_TAG_FIELD_IN3</td><td>input</td><td>TCELL1:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>TX_PTP_TAG_FIELD_IN4</td><td>input</td><td>TCELL1:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>TX_PTP_TAG_FIELD_IN5</td><td>input</td><td>TCELL1:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>TX_PTP_TAG_FIELD_IN6</td><td>input</td><td>TCELL1:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>TX_PTP_TAG_FIELD_IN7</td><td>input</td><td>TCELL1:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>TX_PTP_TAG_FIELD_IN8</td><td>input</td><td>TCELL2:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>TX_PTP_TAG_FIELD_IN9</td><td>input</td><td>TCELL2:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>TX_PTP_TSTAMP_OFFSET_IN0</td><td>input</td><td>TCELL3:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>TX_PTP_TSTAMP_OFFSET_IN1</td><td>input</td><td>TCELL3:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>TX_PTP_TSTAMP_OFFSET_IN10</td><td>input</td><td>TCELL4:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>TX_PTP_TSTAMP_OFFSET_IN11</td><td>input</td><td>TCELL4:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>TX_PTP_TSTAMP_OFFSET_IN12</td><td>input</td><td>TCELL4:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>TX_PTP_TSTAMP_OFFSET_IN13</td><td>input</td><td>TCELL4:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>TX_PTP_TSTAMP_OFFSET_IN14</td><td>input</td><td>TCELL4:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>TX_PTP_TSTAMP_OFFSET_IN15</td><td>input</td><td>TCELL4:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>TX_PTP_TSTAMP_OFFSET_IN2</td><td>input</td><td>TCELL3:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>TX_PTP_TSTAMP_OFFSET_IN3</td><td>input</td><td>TCELL3:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>TX_PTP_TSTAMP_OFFSET_IN4</td><td>input</td><td>TCELL3:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>TX_PTP_TSTAMP_OFFSET_IN5</td><td>input</td><td>TCELL3:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>TX_PTP_TSTAMP_OFFSET_IN6</td><td>input</td><td>TCELL3:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>TX_PTP_TSTAMP_OFFSET_IN7</td><td>input</td><td>TCELL3:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>TX_PTP_TSTAMP_OFFSET_IN8</td><td>input</td><td>TCELL4:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>TX_PTP_TSTAMP_OFFSET_IN9</td><td>input</td><td>TCELL4:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>TX_PTP_TSTAMP_OUT0</td><td>output</td><td>TCELL60:OUT.1.TMIN</td></tr>
<tr><td>TX_PTP_TSTAMP_OUT1</td><td>output</td><td>TCELL60:OUT.5.TMIN</td></tr>
<tr><td>TX_PTP_TSTAMP_OUT10</td><td>output</td><td>TCELL61:OUT.9.TMIN</td></tr>
<tr><td>TX_PTP_TSTAMP_OUT11</td><td>output</td><td>TCELL61:OUT.13.TMIN</td></tr>
<tr><td>TX_PTP_TSTAMP_OUT12</td><td>output</td><td>TCELL61:OUT.17.TMIN</td></tr>
<tr><td>TX_PTP_TSTAMP_OUT13</td><td>output</td><td>TCELL61:OUT.21.TMIN</td></tr>
<tr><td>TX_PTP_TSTAMP_OUT14</td><td>output</td><td>TCELL61:OUT.25.TMIN</td></tr>
<tr><td>TX_PTP_TSTAMP_OUT15</td><td>output</td><td>TCELL61:OUT.29.TMIN</td></tr>
<tr><td>TX_PTP_TSTAMP_OUT16</td><td>output</td><td>TCELL62:OUT.1.TMIN</td></tr>
<tr><td>TX_PTP_TSTAMP_OUT17</td><td>output</td><td>TCELL62:OUT.5.TMIN</td></tr>
<tr><td>TX_PTP_TSTAMP_OUT18</td><td>output</td><td>TCELL62:OUT.9.TMIN</td></tr>
<tr><td>TX_PTP_TSTAMP_OUT19</td><td>output</td><td>TCELL62:OUT.13.TMIN</td></tr>
<tr><td>TX_PTP_TSTAMP_OUT2</td><td>output</td><td>TCELL60:OUT.9.TMIN</td></tr>
<tr><td>TX_PTP_TSTAMP_OUT20</td><td>output</td><td>TCELL62:OUT.17.TMIN</td></tr>
<tr><td>TX_PTP_TSTAMP_OUT21</td><td>output</td><td>TCELL62:OUT.21.TMIN</td></tr>
<tr><td>TX_PTP_TSTAMP_OUT22</td><td>output</td><td>TCELL62:OUT.25.TMIN</td></tr>
<tr><td>TX_PTP_TSTAMP_OUT23</td><td>output</td><td>TCELL62:OUT.29.TMIN</td></tr>
<tr><td>TX_PTP_TSTAMP_OUT24</td><td>output</td><td>TCELL63:OUT.1.TMIN</td></tr>
<tr><td>TX_PTP_TSTAMP_OUT25</td><td>output</td><td>TCELL63:OUT.5.TMIN</td></tr>
<tr><td>TX_PTP_TSTAMP_OUT26</td><td>output</td><td>TCELL63:OUT.9.TMIN</td></tr>
<tr><td>TX_PTP_TSTAMP_OUT27</td><td>output</td><td>TCELL63:OUT.13.TMIN</td></tr>
<tr><td>TX_PTP_TSTAMP_OUT28</td><td>output</td><td>TCELL63:OUT.17.TMIN</td></tr>
<tr><td>TX_PTP_TSTAMP_OUT29</td><td>output</td><td>TCELL63:OUT.21.TMIN</td></tr>
<tr><td>TX_PTP_TSTAMP_OUT3</td><td>output</td><td>TCELL60:OUT.13.TMIN</td></tr>
<tr><td>TX_PTP_TSTAMP_OUT30</td><td>output</td><td>TCELL63:OUT.25.TMIN</td></tr>
<tr><td>TX_PTP_TSTAMP_OUT31</td><td>output</td><td>TCELL63:OUT.29.TMIN</td></tr>
<tr><td>TX_PTP_TSTAMP_OUT32</td><td>output</td><td>TCELL64:OUT.1.TMIN</td></tr>
<tr><td>TX_PTP_TSTAMP_OUT33</td><td>output</td><td>TCELL64:OUT.5.TMIN</td></tr>
<tr><td>TX_PTP_TSTAMP_OUT34</td><td>output</td><td>TCELL64:OUT.9.TMIN</td></tr>
<tr><td>TX_PTP_TSTAMP_OUT35</td><td>output</td><td>TCELL64:OUT.13.TMIN</td></tr>
<tr><td>TX_PTP_TSTAMP_OUT36</td><td>output</td><td>TCELL64:OUT.17.TMIN</td></tr>
<tr><td>TX_PTP_TSTAMP_OUT37</td><td>output</td><td>TCELL64:OUT.21.TMIN</td></tr>
<tr><td>TX_PTP_TSTAMP_OUT38</td><td>output</td><td>TCELL64:OUT.25.TMIN</td></tr>
<tr><td>TX_PTP_TSTAMP_OUT39</td><td>output</td><td>TCELL64:OUT.29.TMIN</td></tr>
<tr><td>TX_PTP_TSTAMP_OUT4</td><td>output</td><td>TCELL60:OUT.17.TMIN</td></tr>
<tr><td>TX_PTP_TSTAMP_OUT40</td><td>output</td><td>TCELL65:OUT.1.TMIN</td></tr>
<tr><td>TX_PTP_TSTAMP_OUT41</td><td>output</td><td>TCELL65:OUT.5.TMIN</td></tr>
<tr><td>TX_PTP_TSTAMP_OUT42</td><td>output</td><td>TCELL65:OUT.9.TMIN</td></tr>
<tr><td>TX_PTP_TSTAMP_OUT43</td><td>output</td><td>TCELL65:OUT.13.TMIN</td></tr>
<tr><td>TX_PTP_TSTAMP_OUT44</td><td>output</td><td>TCELL65:OUT.17.TMIN</td></tr>
<tr><td>TX_PTP_TSTAMP_OUT45</td><td>output</td><td>TCELL65:OUT.21.TMIN</td></tr>
<tr><td>TX_PTP_TSTAMP_OUT46</td><td>output</td><td>TCELL65:OUT.25.TMIN</td></tr>
<tr><td>TX_PTP_TSTAMP_OUT47</td><td>output</td><td>TCELL65:OUT.29.TMIN</td></tr>
<tr><td>TX_PTP_TSTAMP_OUT48</td><td>output</td><td>TCELL66:OUT.1.TMIN</td></tr>
<tr><td>TX_PTP_TSTAMP_OUT49</td><td>output</td><td>TCELL66:OUT.5.TMIN</td></tr>
<tr><td>TX_PTP_TSTAMP_OUT5</td><td>output</td><td>TCELL60:OUT.21.TMIN</td></tr>
<tr><td>TX_PTP_TSTAMP_OUT50</td><td>output</td><td>TCELL66:OUT.9.TMIN</td></tr>
<tr><td>TX_PTP_TSTAMP_OUT51</td><td>output</td><td>TCELL66:OUT.13.TMIN</td></tr>
<tr><td>TX_PTP_TSTAMP_OUT52</td><td>output</td><td>TCELL66:OUT.17.TMIN</td></tr>
<tr><td>TX_PTP_TSTAMP_OUT53</td><td>output</td><td>TCELL66:OUT.21.TMIN</td></tr>
<tr><td>TX_PTP_TSTAMP_OUT54</td><td>output</td><td>TCELL66:OUT.25.TMIN</td></tr>
<tr><td>TX_PTP_TSTAMP_OUT55</td><td>output</td><td>TCELL66:OUT.29.TMIN</td></tr>
<tr><td>TX_PTP_TSTAMP_OUT56</td><td>output</td><td>TCELL67:OUT.1.TMIN</td></tr>
<tr><td>TX_PTP_TSTAMP_OUT57</td><td>output</td><td>TCELL67:OUT.5.TMIN</td></tr>
<tr><td>TX_PTP_TSTAMP_OUT58</td><td>output</td><td>TCELL67:OUT.9.TMIN</td></tr>
<tr><td>TX_PTP_TSTAMP_OUT59</td><td>output</td><td>TCELL67:OUT.13.TMIN</td></tr>
<tr><td>TX_PTP_TSTAMP_OUT6</td><td>output</td><td>TCELL60:OUT.25.TMIN</td></tr>
<tr><td>TX_PTP_TSTAMP_OUT60</td><td>output</td><td>TCELL67:OUT.17.TMIN</td></tr>
<tr><td>TX_PTP_TSTAMP_OUT61</td><td>output</td><td>TCELL67:OUT.21.TMIN</td></tr>
<tr><td>TX_PTP_TSTAMP_OUT62</td><td>output</td><td>TCELL67:OUT.25.TMIN</td></tr>
<tr><td>TX_PTP_TSTAMP_OUT63</td><td>output</td><td>TCELL67:OUT.29.TMIN</td></tr>
<tr><td>TX_PTP_TSTAMP_OUT64</td><td>output</td><td>TCELL68:OUT.1.TMIN</td></tr>
<tr><td>TX_PTP_TSTAMP_OUT65</td><td>output</td><td>TCELL68:OUT.5.TMIN</td></tr>
<tr><td>TX_PTP_TSTAMP_OUT66</td><td>output</td><td>TCELL68:OUT.9.TMIN</td></tr>
<tr><td>TX_PTP_TSTAMP_OUT67</td><td>output</td><td>TCELL68:OUT.13.TMIN</td></tr>
<tr><td>TX_PTP_TSTAMP_OUT68</td><td>output</td><td>TCELL68:OUT.17.TMIN</td></tr>
<tr><td>TX_PTP_TSTAMP_OUT69</td><td>output</td><td>TCELL68:OUT.21.TMIN</td></tr>
<tr><td>TX_PTP_TSTAMP_OUT7</td><td>output</td><td>TCELL60:OUT.29.TMIN</td></tr>
<tr><td>TX_PTP_TSTAMP_OUT70</td><td>output</td><td>TCELL68:OUT.25.TMIN</td></tr>
<tr><td>TX_PTP_TSTAMP_OUT71</td><td>output</td><td>TCELL68:OUT.29.TMIN</td></tr>
<tr><td>TX_PTP_TSTAMP_OUT72</td><td>output</td><td>TCELL69:OUT.1.TMIN</td></tr>
<tr><td>TX_PTP_TSTAMP_OUT73</td><td>output</td><td>TCELL69:OUT.5.TMIN</td></tr>
<tr><td>TX_PTP_TSTAMP_OUT74</td><td>output</td><td>TCELL69:OUT.9.TMIN</td></tr>
<tr><td>TX_PTP_TSTAMP_OUT75</td><td>output</td><td>TCELL69:OUT.13.TMIN</td></tr>
<tr><td>TX_PTP_TSTAMP_OUT76</td><td>output</td><td>TCELL69:OUT.17.TMIN</td></tr>
<tr><td>TX_PTP_TSTAMP_OUT77</td><td>output</td><td>TCELL69:OUT.21.TMIN</td></tr>
<tr><td>TX_PTP_TSTAMP_OUT78</td><td>output</td><td>TCELL69:OUT.25.TMIN</td></tr>
<tr><td>TX_PTP_TSTAMP_OUT79</td><td>output</td><td>TCELL69:OUT.29.TMIN</td></tr>
<tr><td>TX_PTP_TSTAMP_OUT8</td><td>output</td><td>TCELL61:OUT.1.TMIN</td></tr>
<tr><td>TX_PTP_TSTAMP_OUT9</td><td>output</td><td>TCELL61:OUT.5.TMIN</td></tr>
<tr><td>TX_PTP_TSTAMP_TAG_OUT0</td><td>output</td><td>TCELL70:OUT.1.TMIN</td></tr>
<tr><td>TX_PTP_TSTAMP_TAG_OUT1</td><td>output</td><td>TCELL70:OUT.5.TMIN</td></tr>
<tr><td>TX_PTP_TSTAMP_TAG_OUT10</td><td>output</td><td>TCELL71:OUT.9.TMIN</td></tr>
<tr><td>TX_PTP_TSTAMP_TAG_OUT11</td><td>output</td><td>TCELL71:OUT.13.TMIN</td></tr>
<tr><td>TX_PTP_TSTAMP_TAG_OUT12</td><td>output</td><td>TCELL71:OUT.17.TMIN</td></tr>
<tr><td>TX_PTP_TSTAMP_TAG_OUT13</td><td>output</td><td>TCELL71:OUT.21.TMIN</td></tr>
<tr><td>TX_PTP_TSTAMP_TAG_OUT14</td><td>output</td><td>TCELL71:OUT.25.TMIN</td></tr>
<tr><td>TX_PTP_TSTAMP_TAG_OUT15</td><td>output</td><td>TCELL71:OUT.29.TMIN</td></tr>
<tr><td>TX_PTP_TSTAMP_TAG_OUT2</td><td>output</td><td>TCELL70:OUT.9.TMIN</td></tr>
<tr><td>TX_PTP_TSTAMP_TAG_OUT3</td><td>output</td><td>TCELL70:OUT.13.TMIN</td></tr>
<tr><td>TX_PTP_TSTAMP_TAG_OUT4</td><td>output</td><td>TCELL70:OUT.17.TMIN</td></tr>
<tr><td>TX_PTP_TSTAMP_TAG_OUT5</td><td>output</td><td>TCELL70:OUT.21.TMIN</td></tr>
<tr><td>TX_PTP_TSTAMP_TAG_OUT6</td><td>output</td><td>TCELL70:OUT.25.TMIN</td></tr>
<tr><td>TX_PTP_TSTAMP_TAG_OUT7</td><td>output</td><td>TCELL70:OUT.29.TMIN</td></tr>
<tr><td>TX_PTP_TSTAMP_TAG_OUT8</td><td>output</td><td>TCELL71:OUT.1.TMIN</td></tr>
<tr><td>TX_PTP_TSTAMP_TAG_OUT9</td><td>output</td><td>TCELL71:OUT.5.TMIN</td></tr>
<tr><td>TX_PTP_TSTAMP_VALID_OUT</td><td>output</td><td>TCELL60:OUT.23.TMIN</td></tr>
<tr><td>TX_PTP_UPD_CHKSUM_IN</td><td>input</td><td>TCELL15:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>TX_RDYOUT</td><td>output</td><td>TCELL68:OUT.3.TMIN</td></tr>
<tr><td>TX_RESET</td><td>input</td><td>TCELL26:IMUX.IMUX.5.DELAY</td></tr>
<tr><td>TX_SERDES_ALT_DATA0_0</td><td>output</td><td>TCELL5:OUT.15.TMIN</td></tr>
<tr><td>TX_SERDES_ALT_DATA0_1</td><td>output</td><td>TCELL5:OUT.17.TMIN</td></tr>
<tr><td>TX_SERDES_ALT_DATA0_10</td><td>output</td><td>TCELL10:OUT.25.TMIN</td></tr>
<tr><td>TX_SERDES_ALT_DATA0_11</td><td>output</td><td>TCELL10:OUT.27.TMIN</td></tr>
<tr><td>TX_SERDES_ALT_DATA0_12</td><td>output</td><td>TCELL11:OUT.27.TMIN</td></tr>
<tr><td>TX_SERDES_ALT_DATA0_13</td><td>output</td><td>TCELL11:OUT.29.TMIN</td></tr>
<tr><td>TX_SERDES_ALT_DATA0_14</td><td>output</td><td>TCELL12:OUT.29.TMIN</td></tr>
<tr><td>TX_SERDES_ALT_DATA0_15</td><td>output</td><td>TCELL12:OUT.31.TMIN</td></tr>
<tr><td>TX_SERDES_ALT_DATA0_2</td><td>output</td><td>TCELL6:OUT.17.TMIN</td></tr>
<tr><td>TX_SERDES_ALT_DATA0_3</td><td>output</td><td>TCELL6:OUT.19.TMIN</td></tr>
<tr><td>TX_SERDES_ALT_DATA0_4</td><td>output</td><td>TCELL7:OUT.19.TMIN</td></tr>
<tr><td>TX_SERDES_ALT_DATA0_5</td><td>output</td><td>TCELL7:OUT.21.TMIN</td></tr>
<tr><td>TX_SERDES_ALT_DATA0_6</td><td>output</td><td>TCELL8:OUT.21.TMIN</td></tr>
<tr><td>TX_SERDES_ALT_DATA0_7</td><td>output</td><td>TCELL8:OUT.23.TMIN</td></tr>
<tr><td>TX_SERDES_ALT_DATA0_8</td><td>output</td><td>TCELL9:OUT.23.TMIN</td></tr>
<tr><td>TX_SERDES_ALT_DATA0_9</td><td>output</td><td>TCELL9:OUT.25.TMIN</td></tr>
<tr><td>TX_SERDES_ALT_DATA1_0</td><td>output</td><td>TCELL18:OUT.15.TMIN</td></tr>
<tr><td>TX_SERDES_ALT_DATA1_1</td><td>output</td><td>TCELL18:OUT.17.TMIN</td></tr>
<tr><td>TX_SERDES_ALT_DATA1_10</td><td>output</td><td>TCELL23:OUT.25.TMIN</td></tr>
<tr><td>TX_SERDES_ALT_DATA1_11</td><td>output</td><td>TCELL23:OUT.27.TMIN</td></tr>
<tr><td>TX_SERDES_ALT_DATA1_12</td><td>output</td><td>TCELL24:OUT.27.TMIN</td></tr>
<tr><td>TX_SERDES_ALT_DATA1_13</td><td>output</td><td>TCELL24:OUT.29.TMIN</td></tr>
<tr><td>TX_SERDES_ALT_DATA1_14</td><td>output</td><td>TCELL25:OUT.29.TMIN</td></tr>
<tr><td>TX_SERDES_ALT_DATA1_15</td><td>output</td><td>TCELL25:OUT.31.TMIN</td></tr>
<tr><td>TX_SERDES_ALT_DATA1_2</td><td>output</td><td>TCELL19:OUT.17.TMIN</td></tr>
<tr><td>TX_SERDES_ALT_DATA1_3</td><td>output</td><td>TCELL19:OUT.19.TMIN</td></tr>
<tr><td>TX_SERDES_ALT_DATA1_4</td><td>output</td><td>TCELL20:OUT.19.TMIN</td></tr>
<tr><td>TX_SERDES_ALT_DATA1_5</td><td>output</td><td>TCELL20:OUT.21.TMIN</td></tr>
<tr><td>TX_SERDES_ALT_DATA1_6</td><td>output</td><td>TCELL21:OUT.21.TMIN</td></tr>
<tr><td>TX_SERDES_ALT_DATA1_7</td><td>output</td><td>TCELL21:OUT.23.TMIN</td></tr>
<tr><td>TX_SERDES_ALT_DATA1_8</td><td>output</td><td>TCELL22:OUT.23.TMIN</td></tr>
<tr><td>TX_SERDES_ALT_DATA1_9</td><td>output</td><td>TCELL22:OUT.25.TMIN</td></tr>
<tr><td>TX_SERDES_ALT_DATA2_0</td><td>output</td><td>TCELL31:OUT.15.TMIN</td></tr>
<tr><td>TX_SERDES_ALT_DATA2_1</td><td>output</td><td>TCELL31:OUT.17.TMIN</td></tr>
<tr><td>TX_SERDES_ALT_DATA2_10</td><td>output</td><td>TCELL36:OUT.25.TMIN</td></tr>
<tr><td>TX_SERDES_ALT_DATA2_11</td><td>output</td><td>TCELL36:OUT.27.TMIN</td></tr>
<tr><td>TX_SERDES_ALT_DATA2_12</td><td>output</td><td>TCELL37:OUT.27.TMIN</td></tr>
<tr><td>TX_SERDES_ALT_DATA2_13</td><td>output</td><td>TCELL37:OUT.29.TMIN</td></tr>
<tr><td>TX_SERDES_ALT_DATA2_14</td><td>output</td><td>TCELL38:OUT.29.TMIN</td></tr>
<tr><td>TX_SERDES_ALT_DATA2_15</td><td>output</td><td>TCELL38:OUT.31.TMIN</td></tr>
<tr><td>TX_SERDES_ALT_DATA2_2</td><td>output</td><td>TCELL32:OUT.17.TMIN</td></tr>
<tr><td>TX_SERDES_ALT_DATA2_3</td><td>output</td><td>TCELL32:OUT.19.TMIN</td></tr>
<tr><td>TX_SERDES_ALT_DATA2_4</td><td>output</td><td>TCELL33:OUT.19.TMIN</td></tr>
<tr><td>TX_SERDES_ALT_DATA2_5</td><td>output</td><td>TCELL33:OUT.21.TMIN</td></tr>
<tr><td>TX_SERDES_ALT_DATA2_6</td><td>output</td><td>TCELL34:OUT.21.TMIN</td></tr>
<tr><td>TX_SERDES_ALT_DATA2_7</td><td>output</td><td>TCELL34:OUT.23.TMIN</td></tr>
<tr><td>TX_SERDES_ALT_DATA2_8</td><td>output</td><td>TCELL35:OUT.23.TMIN</td></tr>
<tr><td>TX_SERDES_ALT_DATA2_9</td><td>output</td><td>TCELL35:OUT.25.TMIN</td></tr>
<tr><td>TX_SERDES_ALT_DATA3_0</td><td>output</td><td>TCELL44:OUT.15.TMIN</td></tr>
<tr><td>TX_SERDES_ALT_DATA3_1</td><td>output</td><td>TCELL44:OUT.17.TMIN</td></tr>
<tr><td>TX_SERDES_ALT_DATA3_10</td><td>output</td><td>TCELL49:OUT.25.TMIN</td></tr>
<tr><td>TX_SERDES_ALT_DATA3_11</td><td>output</td><td>TCELL49:OUT.27.TMIN</td></tr>
<tr><td>TX_SERDES_ALT_DATA3_12</td><td>output</td><td>TCELL50:OUT.27.TMIN</td></tr>
<tr><td>TX_SERDES_ALT_DATA3_13</td><td>output</td><td>TCELL50:OUT.29.TMIN</td></tr>
<tr><td>TX_SERDES_ALT_DATA3_14</td><td>output</td><td>TCELL51:OUT.29.TMIN</td></tr>
<tr><td>TX_SERDES_ALT_DATA3_15</td><td>output</td><td>TCELL51:OUT.31.TMIN</td></tr>
<tr><td>TX_SERDES_ALT_DATA3_2</td><td>output</td><td>TCELL45:OUT.17.TMIN</td></tr>
<tr><td>TX_SERDES_ALT_DATA3_3</td><td>output</td><td>TCELL45:OUT.19.TMIN</td></tr>
<tr><td>TX_SERDES_ALT_DATA3_4</td><td>output</td><td>TCELL46:OUT.19.TMIN</td></tr>
<tr><td>TX_SERDES_ALT_DATA3_5</td><td>output</td><td>TCELL46:OUT.21.TMIN</td></tr>
<tr><td>TX_SERDES_ALT_DATA3_6</td><td>output</td><td>TCELL47:OUT.21.TMIN</td></tr>
<tr><td>TX_SERDES_ALT_DATA3_7</td><td>output</td><td>TCELL47:OUT.23.TMIN</td></tr>
<tr><td>TX_SERDES_ALT_DATA3_8</td><td>output</td><td>TCELL48:OUT.23.TMIN</td></tr>
<tr><td>TX_SERDES_ALT_DATA3_9</td><td>output</td><td>TCELL48:OUT.25.TMIN</td></tr>
<tr><td>TX_SERDES_DATA0_0</td><td>output</td><td>TCELL4:OUT.17.TMIN</td></tr>
<tr><td>TX_SERDES_DATA0_1</td><td>output</td><td>TCELL4:OUT.19.TMIN</td></tr>
<tr><td>TX_SERDES_DATA0_10</td><td>output</td><td>TCELL5:OUT.23.TMIN</td></tr>
<tr><td>TX_SERDES_DATA0_11</td><td>output</td><td>TCELL5:OUT.25.TMIN</td></tr>
<tr><td>TX_SERDES_DATA0_12</td><td>output</td><td>TCELL5:OUT.27.TMIN</td></tr>
<tr><td>TX_SERDES_DATA0_13</td><td>output</td><td>TCELL5:OUT.29.TMIN</td></tr>
<tr><td>TX_SERDES_DATA0_14</td><td>output</td><td>TCELL5:OUT.31.TMIN</td></tr>
<tr><td>TX_SERDES_DATA0_15</td><td>output</td><td>TCELL6:OUT.15.TMIN</td></tr>
<tr><td>TX_SERDES_DATA0_16</td><td>output</td><td>TCELL6:OUT.21.TMIN</td></tr>
<tr><td>TX_SERDES_DATA0_17</td><td>output</td><td>TCELL6:OUT.23.TMIN</td></tr>
<tr><td>TX_SERDES_DATA0_18</td><td>output</td><td>TCELL6:OUT.25.TMIN</td></tr>
<tr><td>TX_SERDES_DATA0_19</td><td>output</td><td>TCELL6:OUT.27.TMIN</td></tr>
<tr><td>TX_SERDES_DATA0_2</td><td>output</td><td>TCELL4:OUT.21.TMIN</td></tr>
<tr><td>TX_SERDES_DATA0_20</td><td>output</td><td>TCELL6:OUT.29.TMIN</td></tr>
<tr><td>TX_SERDES_DATA0_21</td><td>output</td><td>TCELL6:OUT.31.TMIN</td></tr>
<tr><td>TX_SERDES_DATA0_22</td><td>output</td><td>TCELL7:OUT.15.TMIN</td></tr>
<tr><td>TX_SERDES_DATA0_23</td><td>output</td><td>TCELL7:OUT.17.TMIN</td></tr>
<tr><td>TX_SERDES_DATA0_24</td><td>output</td><td>TCELL7:OUT.23.TMIN</td></tr>
<tr><td>TX_SERDES_DATA0_25</td><td>output</td><td>TCELL7:OUT.25.TMIN</td></tr>
<tr><td>TX_SERDES_DATA0_26</td><td>output</td><td>TCELL7:OUT.27.TMIN</td></tr>
<tr><td>TX_SERDES_DATA0_27</td><td>output</td><td>TCELL7:OUT.29.TMIN</td></tr>
<tr><td>TX_SERDES_DATA0_28</td><td>output</td><td>TCELL7:OUT.31.TMIN</td></tr>
<tr><td>TX_SERDES_DATA0_29</td><td>output</td><td>TCELL8:OUT.15.TMIN</td></tr>
<tr><td>TX_SERDES_DATA0_3</td><td>output</td><td>TCELL4:OUT.23.TMIN</td></tr>
<tr><td>TX_SERDES_DATA0_30</td><td>output</td><td>TCELL8:OUT.17.TMIN</td></tr>
<tr><td>TX_SERDES_DATA0_31</td><td>output</td><td>TCELL8:OUT.19.TMIN</td></tr>
<tr><td>TX_SERDES_DATA0_32</td><td>output</td><td>TCELL8:OUT.25.TMIN</td></tr>
<tr><td>TX_SERDES_DATA0_33</td><td>output</td><td>TCELL8:OUT.27.TMIN</td></tr>
<tr><td>TX_SERDES_DATA0_34</td><td>output</td><td>TCELL8:OUT.29.TMIN</td></tr>
<tr><td>TX_SERDES_DATA0_35</td><td>output</td><td>TCELL8:OUT.31.TMIN</td></tr>
<tr><td>TX_SERDES_DATA0_36</td><td>output</td><td>TCELL9:OUT.15.TMIN</td></tr>
<tr><td>TX_SERDES_DATA0_37</td><td>output</td><td>TCELL9:OUT.17.TMIN</td></tr>
<tr><td>TX_SERDES_DATA0_38</td><td>output</td><td>TCELL9:OUT.19.TMIN</td></tr>
<tr><td>TX_SERDES_DATA0_39</td><td>output</td><td>TCELL9:OUT.21.TMIN</td></tr>
<tr><td>TX_SERDES_DATA0_4</td><td>output</td><td>TCELL4:OUT.25.TMIN</td></tr>
<tr><td>TX_SERDES_DATA0_40</td><td>output</td><td>TCELL9:OUT.27.TMIN</td></tr>
<tr><td>TX_SERDES_DATA0_41</td><td>output</td><td>TCELL9:OUT.29.TMIN</td></tr>
<tr><td>TX_SERDES_DATA0_42</td><td>output</td><td>TCELL9:OUT.31.TMIN</td></tr>
<tr><td>TX_SERDES_DATA0_43</td><td>output</td><td>TCELL10:OUT.15.TMIN</td></tr>
<tr><td>TX_SERDES_DATA0_44</td><td>output</td><td>TCELL10:OUT.17.TMIN</td></tr>
<tr><td>TX_SERDES_DATA0_45</td><td>output</td><td>TCELL10:OUT.19.TMIN</td></tr>
<tr><td>TX_SERDES_DATA0_46</td><td>output</td><td>TCELL10:OUT.21.TMIN</td></tr>
<tr><td>TX_SERDES_DATA0_47</td><td>output</td><td>TCELL10:OUT.23.TMIN</td></tr>
<tr><td>TX_SERDES_DATA0_48</td><td>output</td><td>TCELL10:OUT.29.TMIN</td></tr>
<tr><td>TX_SERDES_DATA0_49</td><td>output</td><td>TCELL10:OUT.31.TMIN</td></tr>
<tr><td>TX_SERDES_DATA0_5</td><td>output</td><td>TCELL4:OUT.27.TMIN</td></tr>
<tr><td>TX_SERDES_DATA0_50</td><td>output</td><td>TCELL11:OUT.15.TMIN</td></tr>
<tr><td>TX_SERDES_DATA0_51</td><td>output</td><td>TCELL11:OUT.17.TMIN</td></tr>
<tr><td>TX_SERDES_DATA0_52</td><td>output</td><td>TCELL11:OUT.19.TMIN</td></tr>
<tr><td>TX_SERDES_DATA0_53</td><td>output</td><td>TCELL11:OUT.21.TMIN</td></tr>
<tr><td>TX_SERDES_DATA0_54</td><td>output</td><td>TCELL11:OUT.23.TMIN</td></tr>
<tr><td>TX_SERDES_DATA0_55</td><td>output</td><td>TCELL11:OUT.25.TMIN</td></tr>
<tr><td>TX_SERDES_DATA0_56</td><td>output</td><td>TCELL11:OUT.31.TMIN</td></tr>
<tr><td>TX_SERDES_DATA0_57</td><td>output</td><td>TCELL12:OUT.15.TMIN</td></tr>
<tr><td>TX_SERDES_DATA0_58</td><td>output</td><td>TCELL12:OUT.17.TMIN</td></tr>
<tr><td>TX_SERDES_DATA0_59</td><td>output</td><td>TCELL12:OUT.19.TMIN</td></tr>
<tr><td>TX_SERDES_DATA0_6</td><td>output</td><td>TCELL4:OUT.29.TMIN</td></tr>
<tr><td>TX_SERDES_DATA0_60</td><td>output</td><td>TCELL12:OUT.21.TMIN</td></tr>
<tr><td>TX_SERDES_DATA0_61</td><td>output</td><td>TCELL12:OUT.23.TMIN</td></tr>
<tr><td>TX_SERDES_DATA0_62</td><td>output</td><td>TCELL12:OUT.25.TMIN</td></tr>
<tr><td>TX_SERDES_DATA0_63</td><td>output</td><td>TCELL12:OUT.27.TMIN</td></tr>
<tr><td>TX_SERDES_DATA0_7</td><td>output</td><td>TCELL4:OUT.31.TMIN</td></tr>
<tr><td>TX_SERDES_DATA0_8</td><td>output</td><td>TCELL5:OUT.19.TMIN</td></tr>
<tr><td>TX_SERDES_DATA0_9</td><td>output</td><td>TCELL5:OUT.21.TMIN</td></tr>
<tr><td>TX_SERDES_DATA1_0</td><td>output</td><td>TCELL17:OUT.17.TMIN</td></tr>
<tr><td>TX_SERDES_DATA1_1</td><td>output</td><td>TCELL17:OUT.19.TMIN</td></tr>
<tr><td>TX_SERDES_DATA1_10</td><td>output</td><td>TCELL18:OUT.23.TMIN</td></tr>
<tr><td>TX_SERDES_DATA1_11</td><td>output</td><td>TCELL18:OUT.25.TMIN</td></tr>
<tr><td>TX_SERDES_DATA1_12</td><td>output</td><td>TCELL18:OUT.27.TMIN</td></tr>
<tr><td>TX_SERDES_DATA1_13</td><td>output</td><td>TCELL18:OUT.29.TMIN</td></tr>
<tr><td>TX_SERDES_DATA1_14</td><td>output</td><td>TCELL18:OUT.31.TMIN</td></tr>
<tr><td>TX_SERDES_DATA1_15</td><td>output</td><td>TCELL19:OUT.15.TMIN</td></tr>
<tr><td>TX_SERDES_DATA1_16</td><td>output</td><td>TCELL19:OUT.21.TMIN</td></tr>
<tr><td>TX_SERDES_DATA1_17</td><td>output</td><td>TCELL19:OUT.23.TMIN</td></tr>
<tr><td>TX_SERDES_DATA1_18</td><td>output</td><td>TCELL19:OUT.25.TMIN</td></tr>
<tr><td>TX_SERDES_DATA1_19</td><td>output</td><td>TCELL19:OUT.27.TMIN</td></tr>
<tr><td>TX_SERDES_DATA1_2</td><td>output</td><td>TCELL17:OUT.21.TMIN</td></tr>
<tr><td>TX_SERDES_DATA1_20</td><td>output</td><td>TCELL19:OUT.29.TMIN</td></tr>
<tr><td>TX_SERDES_DATA1_21</td><td>output</td><td>TCELL19:OUT.31.TMIN</td></tr>
<tr><td>TX_SERDES_DATA1_22</td><td>output</td><td>TCELL20:OUT.15.TMIN</td></tr>
<tr><td>TX_SERDES_DATA1_23</td><td>output</td><td>TCELL20:OUT.17.TMIN</td></tr>
<tr><td>TX_SERDES_DATA1_24</td><td>output</td><td>TCELL20:OUT.23.TMIN</td></tr>
<tr><td>TX_SERDES_DATA1_25</td><td>output</td><td>TCELL20:OUT.25.TMIN</td></tr>
<tr><td>TX_SERDES_DATA1_26</td><td>output</td><td>TCELL20:OUT.27.TMIN</td></tr>
<tr><td>TX_SERDES_DATA1_27</td><td>output</td><td>TCELL20:OUT.29.TMIN</td></tr>
<tr><td>TX_SERDES_DATA1_28</td><td>output</td><td>TCELL20:OUT.31.TMIN</td></tr>
<tr><td>TX_SERDES_DATA1_29</td><td>output</td><td>TCELL21:OUT.15.TMIN</td></tr>
<tr><td>TX_SERDES_DATA1_3</td><td>output</td><td>TCELL17:OUT.23.TMIN</td></tr>
<tr><td>TX_SERDES_DATA1_30</td><td>output</td><td>TCELL21:OUT.17.TMIN</td></tr>
<tr><td>TX_SERDES_DATA1_31</td><td>output</td><td>TCELL21:OUT.19.TMIN</td></tr>
<tr><td>TX_SERDES_DATA1_32</td><td>output</td><td>TCELL21:OUT.25.TMIN</td></tr>
<tr><td>TX_SERDES_DATA1_33</td><td>output</td><td>TCELL21:OUT.27.TMIN</td></tr>
<tr><td>TX_SERDES_DATA1_34</td><td>output</td><td>TCELL21:OUT.29.TMIN</td></tr>
<tr><td>TX_SERDES_DATA1_35</td><td>output</td><td>TCELL21:OUT.31.TMIN</td></tr>
<tr><td>TX_SERDES_DATA1_36</td><td>output</td><td>TCELL22:OUT.15.TMIN</td></tr>
<tr><td>TX_SERDES_DATA1_37</td><td>output</td><td>TCELL22:OUT.17.TMIN</td></tr>
<tr><td>TX_SERDES_DATA1_38</td><td>output</td><td>TCELL22:OUT.19.TMIN</td></tr>
<tr><td>TX_SERDES_DATA1_39</td><td>output</td><td>TCELL22:OUT.21.TMIN</td></tr>
<tr><td>TX_SERDES_DATA1_4</td><td>output</td><td>TCELL17:OUT.25.TMIN</td></tr>
<tr><td>TX_SERDES_DATA1_40</td><td>output</td><td>TCELL22:OUT.27.TMIN</td></tr>
<tr><td>TX_SERDES_DATA1_41</td><td>output</td><td>TCELL22:OUT.29.TMIN</td></tr>
<tr><td>TX_SERDES_DATA1_42</td><td>output</td><td>TCELL22:OUT.31.TMIN</td></tr>
<tr><td>TX_SERDES_DATA1_43</td><td>output</td><td>TCELL23:OUT.15.TMIN</td></tr>
<tr><td>TX_SERDES_DATA1_44</td><td>output</td><td>TCELL23:OUT.17.TMIN</td></tr>
<tr><td>TX_SERDES_DATA1_45</td><td>output</td><td>TCELL23:OUT.19.TMIN</td></tr>
<tr><td>TX_SERDES_DATA1_46</td><td>output</td><td>TCELL23:OUT.21.TMIN</td></tr>
<tr><td>TX_SERDES_DATA1_47</td><td>output</td><td>TCELL23:OUT.23.TMIN</td></tr>
<tr><td>TX_SERDES_DATA1_48</td><td>output</td><td>TCELL23:OUT.29.TMIN</td></tr>
<tr><td>TX_SERDES_DATA1_49</td><td>output</td><td>TCELL23:OUT.31.TMIN</td></tr>
<tr><td>TX_SERDES_DATA1_5</td><td>output</td><td>TCELL17:OUT.27.TMIN</td></tr>
<tr><td>TX_SERDES_DATA1_50</td><td>output</td><td>TCELL24:OUT.15.TMIN</td></tr>
<tr><td>TX_SERDES_DATA1_51</td><td>output</td><td>TCELL24:OUT.17.TMIN</td></tr>
<tr><td>TX_SERDES_DATA1_52</td><td>output</td><td>TCELL24:OUT.19.TMIN</td></tr>
<tr><td>TX_SERDES_DATA1_53</td><td>output</td><td>TCELL24:OUT.21.TMIN</td></tr>
<tr><td>TX_SERDES_DATA1_54</td><td>output</td><td>TCELL24:OUT.23.TMIN</td></tr>
<tr><td>TX_SERDES_DATA1_55</td><td>output</td><td>TCELL24:OUT.25.TMIN</td></tr>
<tr><td>TX_SERDES_DATA1_56</td><td>output</td><td>TCELL24:OUT.31.TMIN</td></tr>
<tr><td>TX_SERDES_DATA1_57</td><td>output</td><td>TCELL25:OUT.15.TMIN</td></tr>
<tr><td>TX_SERDES_DATA1_58</td><td>output</td><td>TCELL25:OUT.17.TMIN</td></tr>
<tr><td>TX_SERDES_DATA1_59</td><td>output</td><td>TCELL25:OUT.19.TMIN</td></tr>
<tr><td>TX_SERDES_DATA1_6</td><td>output</td><td>TCELL17:OUT.29.TMIN</td></tr>
<tr><td>TX_SERDES_DATA1_60</td><td>output</td><td>TCELL25:OUT.21.TMIN</td></tr>
<tr><td>TX_SERDES_DATA1_61</td><td>output</td><td>TCELL25:OUT.23.TMIN</td></tr>
<tr><td>TX_SERDES_DATA1_62</td><td>output</td><td>TCELL25:OUT.25.TMIN</td></tr>
<tr><td>TX_SERDES_DATA1_63</td><td>output</td><td>TCELL25:OUT.27.TMIN</td></tr>
<tr><td>TX_SERDES_DATA1_7</td><td>output</td><td>TCELL17:OUT.31.TMIN</td></tr>
<tr><td>TX_SERDES_DATA1_8</td><td>output</td><td>TCELL18:OUT.19.TMIN</td></tr>
<tr><td>TX_SERDES_DATA1_9</td><td>output</td><td>TCELL18:OUT.21.TMIN</td></tr>
<tr><td>TX_SERDES_DATA2_0</td><td>output</td><td>TCELL30:OUT.17.TMIN</td></tr>
<tr><td>TX_SERDES_DATA2_1</td><td>output</td><td>TCELL30:OUT.19.TMIN</td></tr>
<tr><td>TX_SERDES_DATA2_10</td><td>output</td><td>TCELL31:OUT.23.TMIN</td></tr>
<tr><td>TX_SERDES_DATA2_11</td><td>output</td><td>TCELL31:OUT.25.TMIN</td></tr>
<tr><td>TX_SERDES_DATA2_12</td><td>output</td><td>TCELL31:OUT.27.TMIN</td></tr>
<tr><td>TX_SERDES_DATA2_13</td><td>output</td><td>TCELL31:OUT.29.TMIN</td></tr>
<tr><td>TX_SERDES_DATA2_14</td><td>output</td><td>TCELL31:OUT.31.TMIN</td></tr>
<tr><td>TX_SERDES_DATA2_15</td><td>output</td><td>TCELL32:OUT.15.TMIN</td></tr>
<tr><td>TX_SERDES_DATA2_16</td><td>output</td><td>TCELL32:OUT.21.TMIN</td></tr>
<tr><td>TX_SERDES_DATA2_17</td><td>output</td><td>TCELL32:OUT.23.TMIN</td></tr>
<tr><td>TX_SERDES_DATA2_18</td><td>output</td><td>TCELL32:OUT.25.TMIN</td></tr>
<tr><td>TX_SERDES_DATA2_19</td><td>output</td><td>TCELL32:OUT.27.TMIN</td></tr>
<tr><td>TX_SERDES_DATA2_2</td><td>output</td><td>TCELL30:OUT.21.TMIN</td></tr>
<tr><td>TX_SERDES_DATA2_20</td><td>output</td><td>TCELL32:OUT.29.TMIN</td></tr>
<tr><td>TX_SERDES_DATA2_21</td><td>output</td><td>TCELL32:OUT.31.TMIN</td></tr>
<tr><td>TX_SERDES_DATA2_22</td><td>output</td><td>TCELL33:OUT.15.TMIN</td></tr>
<tr><td>TX_SERDES_DATA2_23</td><td>output</td><td>TCELL33:OUT.17.TMIN</td></tr>
<tr><td>TX_SERDES_DATA2_24</td><td>output</td><td>TCELL33:OUT.23.TMIN</td></tr>
<tr><td>TX_SERDES_DATA2_25</td><td>output</td><td>TCELL33:OUT.25.TMIN</td></tr>
<tr><td>TX_SERDES_DATA2_26</td><td>output</td><td>TCELL33:OUT.27.TMIN</td></tr>
<tr><td>TX_SERDES_DATA2_27</td><td>output</td><td>TCELL33:OUT.29.TMIN</td></tr>
<tr><td>TX_SERDES_DATA2_28</td><td>output</td><td>TCELL33:OUT.31.TMIN</td></tr>
<tr><td>TX_SERDES_DATA2_29</td><td>output</td><td>TCELL34:OUT.15.TMIN</td></tr>
<tr><td>TX_SERDES_DATA2_3</td><td>output</td><td>TCELL30:OUT.23.TMIN</td></tr>
<tr><td>TX_SERDES_DATA2_30</td><td>output</td><td>TCELL34:OUT.17.TMIN</td></tr>
<tr><td>TX_SERDES_DATA2_31</td><td>output</td><td>TCELL34:OUT.19.TMIN</td></tr>
<tr><td>TX_SERDES_DATA2_32</td><td>output</td><td>TCELL34:OUT.25.TMIN</td></tr>
<tr><td>TX_SERDES_DATA2_33</td><td>output</td><td>TCELL34:OUT.27.TMIN</td></tr>
<tr><td>TX_SERDES_DATA2_34</td><td>output</td><td>TCELL34:OUT.29.TMIN</td></tr>
<tr><td>TX_SERDES_DATA2_35</td><td>output</td><td>TCELL34:OUT.31.TMIN</td></tr>
<tr><td>TX_SERDES_DATA2_36</td><td>output</td><td>TCELL35:OUT.15.TMIN</td></tr>
<tr><td>TX_SERDES_DATA2_37</td><td>output</td><td>TCELL35:OUT.17.TMIN</td></tr>
<tr><td>TX_SERDES_DATA2_38</td><td>output</td><td>TCELL35:OUT.19.TMIN</td></tr>
<tr><td>TX_SERDES_DATA2_39</td><td>output</td><td>TCELL35:OUT.21.TMIN</td></tr>
<tr><td>TX_SERDES_DATA2_4</td><td>output</td><td>TCELL30:OUT.25.TMIN</td></tr>
<tr><td>TX_SERDES_DATA2_40</td><td>output</td><td>TCELL35:OUT.27.TMIN</td></tr>
<tr><td>TX_SERDES_DATA2_41</td><td>output</td><td>TCELL35:OUT.29.TMIN</td></tr>
<tr><td>TX_SERDES_DATA2_42</td><td>output</td><td>TCELL35:OUT.31.TMIN</td></tr>
<tr><td>TX_SERDES_DATA2_43</td><td>output</td><td>TCELL36:OUT.15.TMIN</td></tr>
<tr><td>TX_SERDES_DATA2_44</td><td>output</td><td>TCELL36:OUT.17.TMIN</td></tr>
<tr><td>TX_SERDES_DATA2_45</td><td>output</td><td>TCELL36:OUT.19.TMIN</td></tr>
<tr><td>TX_SERDES_DATA2_46</td><td>output</td><td>TCELL36:OUT.21.TMIN</td></tr>
<tr><td>TX_SERDES_DATA2_47</td><td>output</td><td>TCELL36:OUT.23.TMIN</td></tr>
<tr><td>TX_SERDES_DATA2_48</td><td>output</td><td>TCELL36:OUT.29.TMIN</td></tr>
<tr><td>TX_SERDES_DATA2_49</td><td>output</td><td>TCELL36:OUT.31.TMIN</td></tr>
<tr><td>TX_SERDES_DATA2_5</td><td>output</td><td>TCELL30:OUT.27.TMIN</td></tr>
<tr><td>TX_SERDES_DATA2_50</td><td>output</td><td>TCELL37:OUT.15.TMIN</td></tr>
<tr><td>TX_SERDES_DATA2_51</td><td>output</td><td>TCELL37:OUT.17.TMIN</td></tr>
<tr><td>TX_SERDES_DATA2_52</td><td>output</td><td>TCELL37:OUT.19.TMIN</td></tr>
<tr><td>TX_SERDES_DATA2_53</td><td>output</td><td>TCELL37:OUT.21.TMIN</td></tr>
<tr><td>TX_SERDES_DATA2_54</td><td>output</td><td>TCELL37:OUT.23.TMIN</td></tr>
<tr><td>TX_SERDES_DATA2_55</td><td>output</td><td>TCELL37:OUT.25.TMIN</td></tr>
<tr><td>TX_SERDES_DATA2_56</td><td>output</td><td>TCELL37:OUT.31.TMIN</td></tr>
<tr><td>TX_SERDES_DATA2_57</td><td>output</td><td>TCELL38:OUT.15.TMIN</td></tr>
<tr><td>TX_SERDES_DATA2_58</td><td>output</td><td>TCELL38:OUT.17.TMIN</td></tr>
<tr><td>TX_SERDES_DATA2_59</td><td>output</td><td>TCELL38:OUT.19.TMIN</td></tr>
<tr><td>TX_SERDES_DATA2_6</td><td>output</td><td>TCELL30:OUT.29.TMIN</td></tr>
<tr><td>TX_SERDES_DATA2_60</td><td>output</td><td>TCELL38:OUT.21.TMIN</td></tr>
<tr><td>TX_SERDES_DATA2_61</td><td>output</td><td>TCELL38:OUT.23.TMIN</td></tr>
<tr><td>TX_SERDES_DATA2_62</td><td>output</td><td>TCELL38:OUT.25.TMIN</td></tr>
<tr><td>TX_SERDES_DATA2_63</td><td>output</td><td>TCELL38:OUT.27.TMIN</td></tr>
<tr><td>TX_SERDES_DATA2_7</td><td>output</td><td>TCELL30:OUT.31.TMIN</td></tr>
<tr><td>TX_SERDES_DATA2_8</td><td>output</td><td>TCELL31:OUT.19.TMIN</td></tr>
<tr><td>TX_SERDES_DATA2_9</td><td>output</td><td>TCELL31:OUT.21.TMIN</td></tr>
<tr><td>TX_SERDES_DATA3_0</td><td>output</td><td>TCELL43:OUT.17.TMIN</td></tr>
<tr><td>TX_SERDES_DATA3_1</td><td>output</td><td>TCELL43:OUT.19.TMIN</td></tr>
<tr><td>TX_SERDES_DATA3_10</td><td>output</td><td>TCELL44:OUT.23.TMIN</td></tr>
<tr><td>TX_SERDES_DATA3_11</td><td>output</td><td>TCELL44:OUT.25.TMIN</td></tr>
<tr><td>TX_SERDES_DATA3_12</td><td>output</td><td>TCELL44:OUT.27.TMIN</td></tr>
<tr><td>TX_SERDES_DATA3_13</td><td>output</td><td>TCELL44:OUT.29.TMIN</td></tr>
<tr><td>TX_SERDES_DATA3_14</td><td>output</td><td>TCELL44:OUT.31.TMIN</td></tr>
<tr><td>TX_SERDES_DATA3_15</td><td>output</td><td>TCELL45:OUT.15.TMIN</td></tr>
<tr><td>TX_SERDES_DATA3_16</td><td>output</td><td>TCELL45:OUT.21.TMIN</td></tr>
<tr><td>TX_SERDES_DATA3_17</td><td>output</td><td>TCELL45:OUT.23.TMIN</td></tr>
<tr><td>TX_SERDES_DATA3_18</td><td>output</td><td>TCELL45:OUT.25.TMIN</td></tr>
<tr><td>TX_SERDES_DATA3_19</td><td>output</td><td>TCELL45:OUT.27.TMIN</td></tr>
<tr><td>TX_SERDES_DATA3_2</td><td>output</td><td>TCELL43:OUT.21.TMIN</td></tr>
<tr><td>TX_SERDES_DATA3_20</td><td>output</td><td>TCELL45:OUT.29.TMIN</td></tr>
<tr><td>TX_SERDES_DATA3_21</td><td>output</td><td>TCELL45:OUT.31.TMIN</td></tr>
<tr><td>TX_SERDES_DATA3_22</td><td>output</td><td>TCELL46:OUT.15.TMIN</td></tr>
<tr><td>TX_SERDES_DATA3_23</td><td>output</td><td>TCELL46:OUT.17.TMIN</td></tr>
<tr><td>TX_SERDES_DATA3_24</td><td>output</td><td>TCELL46:OUT.23.TMIN</td></tr>
<tr><td>TX_SERDES_DATA3_25</td><td>output</td><td>TCELL46:OUT.25.TMIN</td></tr>
<tr><td>TX_SERDES_DATA3_26</td><td>output</td><td>TCELL46:OUT.27.TMIN</td></tr>
<tr><td>TX_SERDES_DATA3_27</td><td>output</td><td>TCELL46:OUT.29.TMIN</td></tr>
<tr><td>TX_SERDES_DATA3_28</td><td>output</td><td>TCELL46:OUT.31.TMIN</td></tr>
<tr><td>TX_SERDES_DATA3_29</td><td>output</td><td>TCELL47:OUT.15.TMIN</td></tr>
<tr><td>TX_SERDES_DATA3_3</td><td>output</td><td>TCELL43:OUT.23.TMIN</td></tr>
<tr><td>TX_SERDES_DATA3_30</td><td>output</td><td>TCELL47:OUT.17.TMIN</td></tr>
<tr><td>TX_SERDES_DATA3_31</td><td>output</td><td>TCELL47:OUT.19.TMIN</td></tr>
<tr><td>TX_SERDES_DATA3_32</td><td>output</td><td>TCELL47:OUT.25.TMIN</td></tr>
<tr><td>TX_SERDES_DATA3_33</td><td>output</td><td>TCELL47:OUT.27.TMIN</td></tr>
<tr><td>TX_SERDES_DATA3_34</td><td>output</td><td>TCELL47:OUT.29.TMIN</td></tr>
<tr><td>TX_SERDES_DATA3_35</td><td>output</td><td>TCELL47:OUT.31.TMIN</td></tr>
<tr><td>TX_SERDES_DATA3_36</td><td>output</td><td>TCELL48:OUT.15.TMIN</td></tr>
<tr><td>TX_SERDES_DATA3_37</td><td>output</td><td>TCELL48:OUT.17.TMIN</td></tr>
<tr><td>TX_SERDES_DATA3_38</td><td>output</td><td>TCELL48:OUT.19.TMIN</td></tr>
<tr><td>TX_SERDES_DATA3_39</td><td>output</td><td>TCELL48:OUT.21.TMIN</td></tr>
<tr><td>TX_SERDES_DATA3_4</td><td>output</td><td>TCELL43:OUT.25.TMIN</td></tr>
<tr><td>TX_SERDES_DATA3_40</td><td>output</td><td>TCELL48:OUT.27.TMIN</td></tr>
<tr><td>TX_SERDES_DATA3_41</td><td>output</td><td>TCELL48:OUT.29.TMIN</td></tr>
<tr><td>TX_SERDES_DATA3_42</td><td>output</td><td>TCELL48:OUT.31.TMIN</td></tr>
<tr><td>TX_SERDES_DATA3_43</td><td>output</td><td>TCELL49:OUT.15.TMIN</td></tr>
<tr><td>TX_SERDES_DATA3_44</td><td>output</td><td>TCELL49:OUT.17.TMIN</td></tr>
<tr><td>TX_SERDES_DATA3_45</td><td>output</td><td>TCELL49:OUT.19.TMIN</td></tr>
<tr><td>TX_SERDES_DATA3_46</td><td>output</td><td>TCELL49:OUT.21.TMIN</td></tr>
<tr><td>TX_SERDES_DATA3_47</td><td>output</td><td>TCELL49:OUT.23.TMIN</td></tr>
<tr><td>TX_SERDES_DATA3_48</td><td>output</td><td>TCELL49:OUT.29.TMIN</td></tr>
<tr><td>TX_SERDES_DATA3_49</td><td>output</td><td>TCELL49:OUT.31.TMIN</td></tr>
<tr><td>TX_SERDES_DATA3_5</td><td>output</td><td>TCELL43:OUT.27.TMIN</td></tr>
<tr><td>TX_SERDES_DATA3_50</td><td>output</td><td>TCELL50:OUT.15.TMIN</td></tr>
<tr><td>TX_SERDES_DATA3_51</td><td>output</td><td>TCELL50:OUT.17.TMIN</td></tr>
<tr><td>TX_SERDES_DATA3_52</td><td>output</td><td>TCELL50:OUT.19.TMIN</td></tr>
<tr><td>TX_SERDES_DATA3_53</td><td>output</td><td>TCELL50:OUT.21.TMIN</td></tr>
<tr><td>TX_SERDES_DATA3_54</td><td>output</td><td>TCELL50:OUT.23.TMIN</td></tr>
<tr><td>TX_SERDES_DATA3_55</td><td>output</td><td>TCELL50:OUT.25.TMIN</td></tr>
<tr><td>TX_SERDES_DATA3_56</td><td>output</td><td>TCELL50:OUT.31.TMIN</td></tr>
<tr><td>TX_SERDES_DATA3_57</td><td>output</td><td>TCELL51:OUT.15.TMIN</td></tr>
<tr><td>TX_SERDES_DATA3_58</td><td>output</td><td>TCELL51:OUT.17.TMIN</td></tr>
<tr><td>TX_SERDES_DATA3_59</td><td>output</td><td>TCELL51:OUT.19.TMIN</td></tr>
<tr><td>TX_SERDES_DATA3_6</td><td>output</td><td>TCELL43:OUT.29.TMIN</td></tr>
<tr><td>TX_SERDES_DATA3_60</td><td>output</td><td>TCELL51:OUT.21.TMIN</td></tr>
<tr><td>TX_SERDES_DATA3_61</td><td>output</td><td>TCELL51:OUT.23.TMIN</td></tr>
<tr><td>TX_SERDES_DATA3_62</td><td>output</td><td>TCELL51:OUT.25.TMIN</td></tr>
<tr><td>TX_SERDES_DATA3_63</td><td>output</td><td>TCELL51:OUT.27.TMIN</td></tr>
<tr><td>TX_SERDES_DATA3_7</td><td>output</td><td>TCELL43:OUT.31.TMIN</td></tr>
<tr><td>TX_SERDES_DATA3_8</td><td>output</td><td>TCELL44:OUT.19.TMIN</td></tr>
<tr><td>TX_SERDES_DATA3_9</td><td>output</td><td>TCELL44:OUT.21.TMIN</td></tr>
<tr><td>TX_SERDES_DATA4_0</td><td>output</td><td>TCELL0:OUT.23.TMIN</td></tr>
<tr><td>TX_SERDES_DATA4_1</td><td>output</td><td>TCELL0:OUT.25.TMIN</td></tr>
<tr><td>TX_SERDES_DATA4_10</td><td>output</td><td>TCELL1:OUT.25.TMIN</td></tr>
<tr><td>TX_SERDES_DATA4_11</td><td>output</td><td>TCELL1:OUT.27.TMIN</td></tr>
<tr><td>TX_SERDES_DATA4_12</td><td>output</td><td>TCELL1:OUT.29.TMIN</td></tr>
<tr><td>TX_SERDES_DATA4_13</td><td>output</td><td>TCELL1:OUT.31.TMIN</td></tr>
<tr><td>TX_SERDES_DATA4_14</td><td>output</td><td>TCELL1:OUT.15.TMIN</td></tr>
<tr><td>TX_SERDES_DATA4_15</td><td>output</td><td>TCELL1:OUT.17.TMIN</td></tr>
<tr><td>TX_SERDES_DATA4_16</td><td>output</td><td>TCELL2:OUT.19.TMIN</td></tr>
<tr><td>TX_SERDES_DATA4_17</td><td>output</td><td>TCELL2:OUT.21.TMIN</td></tr>
<tr><td>TX_SERDES_DATA4_18</td><td>output</td><td>TCELL2:OUT.23.TMIN</td></tr>
<tr><td>TX_SERDES_DATA4_19</td><td>output</td><td>TCELL2:OUT.25.TMIN</td></tr>
<tr><td>TX_SERDES_DATA4_2</td><td>output</td><td>TCELL0:OUT.27.TMIN</td></tr>
<tr><td>TX_SERDES_DATA4_20</td><td>output</td><td>TCELL2:OUT.27.TMIN</td></tr>
<tr><td>TX_SERDES_DATA4_21</td><td>output</td><td>TCELL2:OUT.29.TMIN</td></tr>
<tr><td>TX_SERDES_DATA4_22</td><td>output</td><td>TCELL2:OUT.31.TMIN</td></tr>
<tr><td>TX_SERDES_DATA4_23</td><td>output</td><td>TCELL2:OUT.15.TMIN</td></tr>
<tr><td>TX_SERDES_DATA4_24</td><td>output</td><td>TCELL3:OUT.17.TMIN</td></tr>
<tr><td>TX_SERDES_DATA4_25</td><td>output</td><td>TCELL3:OUT.19.TMIN</td></tr>
<tr><td>TX_SERDES_DATA4_26</td><td>output</td><td>TCELL3:OUT.21.TMIN</td></tr>
<tr><td>TX_SERDES_DATA4_27</td><td>output</td><td>TCELL3:OUT.23.TMIN</td></tr>
<tr><td>TX_SERDES_DATA4_28</td><td>output</td><td>TCELL3:OUT.25.TMIN</td></tr>
<tr><td>TX_SERDES_DATA4_29</td><td>output</td><td>TCELL3:OUT.27.TMIN</td></tr>
<tr><td>TX_SERDES_DATA4_3</td><td>output</td><td>TCELL0:OUT.29.TMIN</td></tr>
<tr><td>TX_SERDES_DATA4_30</td><td>output</td><td>TCELL3:OUT.29.TMIN</td></tr>
<tr><td>TX_SERDES_DATA4_31</td><td>output</td><td>TCELL3:OUT.31.TMIN</td></tr>
<tr><td>TX_SERDES_DATA4_4</td><td>output</td><td>TCELL0:OUT.31.TMIN</td></tr>
<tr><td>TX_SERDES_DATA4_5</td><td>output</td><td>TCELL0:OUT.15.TMIN</td></tr>
<tr><td>TX_SERDES_DATA4_6</td><td>output</td><td>TCELL0:OUT.17.TMIN</td></tr>
<tr><td>TX_SERDES_DATA4_7</td><td>output</td><td>TCELL0:OUT.19.TMIN</td></tr>
<tr><td>TX_SERDES_DATA4_8</td><td>output</td><td>TCELL1:OUT.21.TMIN</td></tr>
<tr><td>TX_SERDES_DATA4_9</td><td>output</td><td>TCELL1:OUT.23.TMIN</td></tr>
<tr><td>TX_SERDES_DATA5_0</td><td>output</td><td>TCELL13:OUT.23.TMIN</td></tr>
<tr><td>TX_SERDES_DATA5_1</td><td>output</td><td>TCELL13:OUT.25.TMIN</td></tr>
<tr><td>TX_SERDES_DATA5_10</td><td>output</td><td>TCELL14:OUT.25.TMIN</td></tr>
<tr><td>TX_SERDES_DATA5_11</td><td>output</td><td>TCELL14:OUT.27.TMIN</td></tr>
<tr><td>TX_SERDES_DATA5_12</td><td>output</td><td>TCELL14:OUT.29.TMIN</td></tr>
<tr><td>TX_SERDES_DATA5_13</td><td>output</td><td>TCELL14:OUT.31.TMIN</td></tr>
<tr><td>TX_SERDES_DATA5_14</td><td>output</td><td>TCELL14:OUT.15.TMIN</td></tr>
<tr><td>TX_SERDES_DATA5_15</td><td>output</td><td>TCELL14:OUT.17.TMIN</td></tr>
<tr><td>TX_SERDES_DATA5_16</td><td>output</td><td>TCELL15:OUT.19.TMIN</td></tr>
<tr><td>TX_SERDES_DATA5_17</td><td>output</td><td>TCELL15:OUT.21.TMIN</td></tr>
<tr><td>TX_SERDES_DATA5_18</td><td>output</td><td>TCELL15:OUT.23.TMIN</td></tr>
<tr><td>TX_SERDES_DATA5_19</td><td>output</td><td>TCELL15:OUT.25.TMIN</td></tr>
<tr><td>TX_SERDES_DATA5_2</td><td>output</td><td>TCELL13:OUT.27.TMIN</td></tr>
<tr><td>TX_SERDES_DATA5_20</td><td>output</td><td>TCELL15:OUT.27.TMIN</td></tr>
<tr><td>TX_SERDES_DATA5_21</td><td>output</td><td>TCELL15:OUT.29.TMIN</td></tr>
<tr><td>TX_SERDES_DATA5_22</td><td>output</td><td>TCELL15:OUT.31.TMIN</td></tr>
<tr><td>TX_SERDES_DATA5_23</td><td>output</td><td>TCELL15:OUT.15.TMIN</td></tr>
<tr><td>TX_SERDES_DATA5_24</td><td>output</td><td>TCELL16:OUT.17.TMIN</td></tr>
<tr><td>TX_SERDES_DATA5_25</td><td>output</td><td>TCELL16:OUT.19.TMIN</td></tr>
<tr><td>TX_SERDES_DATA5_26</td><td>output</td><td>TCELL16:OUT.21.TMIN</td></tr>
<tr><td>TX_SERDES_DATA5_27</td><td>output</td><td>TCELL16:OUT.23.TMIN</td></tr>
<tr><td>TX_SERDES_DATA5_28</td><td>output</td><td>TCELL16:OUT.25.TMIN</td></tr>
<tr><td>TX_SERDES_DATA5_29</td><td>output</td><td>TCELL16:OUT.27.TMIN</td></tr>
<tr><td>TX_SERDES_DATA5_3</td><td>output</td><td>TCELL13:OUT.29.TMIN</td></tr>
<tr><td>TX_SERDES_DATA5_30</td><td>output</td><td>TCELL16:OUT.29.TMIN</td></tr>
<tr><td>TX_SERDES_DATA5_31</td><td>output</td><td>TCELL16:OUT.31.TMIN</td></tr>
<tr><td>TX_SERDES_DATA5_4</td><td>output</td><td>TCELL13:OUT.31.TMIN</td></tr>
<tr><td>TX_SERDES_DATA5_5</td><td>output</td><td>TCELL13:OUT.15.TMIN</td></tr>
<tr><td>TX_SERDES_DATA5_6</td><td>output</td><td>TCELL13:OUT.17.TMIN</td></tr>
<tr><td>TX_SERDES_DATA5_7</td><td>output</td><td>TCELL13:OUT.19.TMIN</td></tr>
<tr><td>TX_SERDES_DATA5_8</td><td>output</td><td>TCELL14:OUT.21.TMIN</td></tr>
<tr><td>TX_SERDES_DATA5_9</td><td>output</td><td>TCELL14:OUT.23.TMIN</td></tr>
<tr><td>TX_SERDES_DATA6_0</td><td>output</td><td>TCELL26:OUT.23.TMIN</td></tr>
<tr><td>TX_SERDES_DATA6_1</td><td>output</td><td>TCELL26:OUT.25.TMIN</td></tr>
<tr><td>TX_SERDES_DATA6_10</td><td>output</td><td>TCELL27:OUT.25.TMIN</td></tr>
<tr><td>TX_SERDES_DATA6_11</td><td>output</td><td>TCELL27:OUT.27.TMIN</td></tr>
<tr><td>TX_SERDES_DATA6_12</td><td>output</td><td>TCELL27:OUT.29.TMIN</td></tr>
<tr><td>TX_SERDES_DATA6_13</td><td>output</td><td>TCELL27:OUT.31.TMIN</td></tr>
<tr><td>TX_SERDES_DATA6_14</td><td>output</td><td>TCELL27:OUT.15.TMIN</td></tr>
<tr><td>TX_SERDES_DATA6_15</td><td>output</td><td>TCELL27:OUT.17.TMIN</td></tr>
<tr><td>TX_SERDES_DATA6_16</td><td>output</td><td>TCELL28:OUT.19.TMIN</td></tr>
<tr><td>TX_SERDES_DATA6_17</td><td>output</td><td>TCELL28:OUT.21.TMIN</td></tr>
<tr><td>TX_SERDES_DATA6_18</td><td>output</td><td>TCELL28:OUT.23.TMIN</td></tr>
<tr><td>TX_SERDES_DATA6_19</td><td>output</td><td>TCELL28:OUT.25.TMIN</td></tr>
<tr><td>TX_SERDES_DATA6_2</td><td>output</td><td>TCELL26:OUT.27.TMIN</td></tr>
<tr><td>TX_SERDES_DATA6_20</td><td>output</td><td>TCELL28:OUT.27.TMIN</td></tr>
<tr><td>TX_SERDES_DATA6_21</td><td>output</td><td>TCELL28:OUT.29.TMIN</td></tr>
<tr><td>TX_SERDES_DATA6_22</td><td>output</td><td>TCELL28:OUT.31.TMIN</td></tr>
<tr><td>TX_SERDES_DATA6_23</td><td>output</td><td>TCELL28:OUT.15.TMIN</td></tr>
<tr><td>TX_SERDES_DATA6_24</td><td>output</td><td>TCELL29:OUT.17.TMIN</td></tr>
<tr><td>TX_SERDES_DATA6_25</td><td>output</td><td>TCELL29:OUT.19.TMIN</td></tr>
<tr><td>TX_SERDES_DATA6_26</td><td>output</td><td>TCELL29:OUT.21.TMIN</td></tr>
<tr><td>TX_SERDES_DATA6_27</td><td>output</td><td>TCELL29:OUT.23.TMIN</td></tr>
<tr><td>TX_SERDES_DATA6_28</td><td>output</td><td>TCELL29:OUT.25.TMIN</td></tr>
<tr><td>TX_SERDES_DATA6_29</td><td>output</td><td>TCELL29:OUT.27.TMIN</td></tr>
<tr><td>TX_SERDES_DATA6_3</td><td>output</td><td>TCELL26:OUT.29.TMIN</td></tr>
<tr><td>TX_SERDES_DATA6_30</td><td>output</td><td>TCELL29:OUT.29.TMIN</td></tr>
<tr><td>TX_SERDES_DATA6_31</td><td>output</td><td>TCELL29:OUT.31.TMIN</td></tr>
<tr><td>TX_SERDES_DATA6_4</td><td>output</td><td>TCELL26:OUT.31.TMIN</td></tr>
<tr><td>TX_SERDES_DATA6_5</td><td>output</td><td>TCELL26:OUT.15.TMIN</td></tr>
<tr><td>TX_SERDES_DATA6_6</td><td>output</td><td>TCELL26:OUT.17.TMIN</td></tr>
<tr><td>TX_SERDES_DATA6_7</td><td>output</td><td>TCELL26:OUT.19.TMIN</td></tr>
<tr><td>TX_SERDES_DATA6_8</td><td>output</td><td>TCELL27:OUT.21.TMIN</td></tr>
<tr><td>TX_SERDES_DATA6_9</td><td>output</td><td>TCELL27:OUT.23.TMIN</td></tr>
<tr><td>TX_SERDES_DATA7_0</td><td>output</td><td>TCELL39:OUT.23.TMIN</td></tr>
<tr><td>TX_SERDES_DATA7_1</td><td>output</td><td>TCELL39:OUT.25.TMIN</td></tr>
<tr><td>TX_SERDES_DATA7_10</td><td>output</td><td>TCELL40:OUT.25.TMIN</td></tr>
<tr><td>TX_SERDES_DATA7_11</td><td>output</td><td>TCELL40:OUT.27.TMIN</td></tr>
<tr><td>TX_SERDES_DATA7_12</td><td>output</td><td>TCELL40:OUT.29.TMIN</td></tr>
<tr><td>TX_SERDES_DATA7_13</td><td>output</td><td>TCELL40:OUT.31.TMIN</td></tr>
<tr><td>TX_SERDES_DATA7_14</td><td>output</td><td>TCELL40:OUT.15.TMIN</td></tr>
<tr><td>TX_SERDES_DATA7_15</td><td>output</td><td>TCELL40:OUT.17.TMIN</td></tr>
<tr><td>TX_SERDES_DATA7_16</td><td>output</td><td>TCELL41:OUT.19.TMIN</td></tr>
<tr><td>TX_SERDES_DATA7_17</td><td>output</td><td>TCELL41:OUT.21.TMIN</td></tr>
<tr><td>TX_SERDES_DATA7_18</td><td>output</td><td>TCELL41:OUT.23.TMIN</td></tr>
<tr><td>TX_SERDES_DATA7_19</td><td>output</td><td>TCELL41:OUT.25.TMIN</td></tr>
<tr><td>TX_SERDES_DATA7_2</td><td>output</td><td>TCELL39:OUT.27.TMIN</td></tr>
<tr><td>TX_SERDES_DATA7_20</td><td>output</td><td>TCELL41:OUT.27.TMIN</td></tr>
<tr><td>TX_SERDES_DATA7_21</td><td>output</td><td>TCELL41:OUT.29.TMIN</td></tr>
<tr><td>TX_SERDES_DATA7_22</td><td>output</td><td>TCELL41:OUT.31.TMIN</td></tr>
<tr><td>TX_SERDES_DATA7_23</td><td>output</td><td>TCELL41:OUT.15.TMIN</td></tr>
<tr><td>TX_SERDES_DATA7_24</td><td>output</td><td>TCELL42:OUT.17.TMIN</td></tr>
<tr><td>TX_SERDES_DATA7_25</td><td>output</td><td>TCELL42:OUT.19.TMIN</td></tr>
<tr><td>TX_SERDES_DATA7_26</td><td>output</td><td>TCELL42:OUT.21.TMIN</td></tr>
<tr><td>TX_SERDES_DATA7_27</td><td>output</td><td>TCELL42:OUT.23.TMIN</td></tr>
<tr><td>TX_SERDES_DATA7_28</td><td>output</td><td>TCELL42:OUT.25.TMIN</td></tr>
<tr><td>TX_SERDES_DATA7_29</td><td>output</td><td>TCELL42:OUT.27.TMIN</td></tr>
<tr><td>TX_SERDES_DATA7_3</td><td>output</td><td>TCELL39:OUT.29.TMIN</td></tr>
<tr><td>TX_SERDES_DATA7_30</td><td>output</td><td>TCELL42:OUT.29.TMIN</td></tr>
<tr><td>TX_SERDES_DATA7_31</td><td>output</td><td>TCELL42:OUT.31.TMIN</td></tr>
<tr><td>TX_SERDES_DATA7_4</td><td>output</td><td>TCELL39:OUT.31.TMIN</td></tr>
<tr><td>TX_SERDES_DATA7_5</td><td>output</td><td>TCELL39:OUT.15.TMIN</td></tr>
<tr><td>TX_SERDES_DATA7_6</td><td>output</td><td>TCELL39:OUT.17.TMIN</td></tr>
<tr><td>TX_SERDES_DATA7_7</td><td>output</td><td>TCELL39:OUT.19.TMIN</td></tr>
<tr><td>TX_SERDES_DATA7_8</td><td>output</td><td>TCELL40:OUT.21.TMIN</td></tr>
<tr><td>TX_SERDES_DATA7_9</td><td>output</td><td>TCELL40:OUT.23.TMIN</td></tr>
<tr><td>TX_SERDES_DATA8_0</td><td>output</td><td>TCELL52:OUT.17.TMIN</td></tr>
<tr><td>TX_SERDES_DATA8_1</td><td>output</td><td>TCELL52:OUT.19.TMIN</td></tr>
<tr><td>TX_SERDES_DATA8_10</td><td>output</td><td>TCELL53:OUT.19.TMIN</td></tr>
<tr><td>TX_SERDES_DATA8_11</td><td>output</td><td>TCELL53:OUT.21.TMIN</td></tr>
<tr><td>TX_SERDES_DATA8_12</td><td>output</td><td>TCELL53:OUT.23.TMIN</td></tr>
<tr><td>TX_SERDES_DATA8_13</td><td>output</td><td>TCELL53:OUT.25.TMIN</td></tr>
<tr><td>TX_SERDES_DATA8_14</td><td>output</td><td>TCELL53:OUT.27.TMIN</td></tr>
<tr><td>TX_SERDES_DATA8_15</td><td>output</td><td>TCELL53:OUT.29.TMIN</td></tr>
<tr><td>TX_SERDES_DATA8_16</td><td>output</td><td>TCELL54:OUT.31.TMIN</td></tr>
<tr><td>TX_SERDES_DATA8_17</td><td>output</td><td>TCELL54:OUT.15.TMIN</td></tr>
<tr><td>TX_SERDES_DATA8_18</td><td>output</td><td>TCELL54:OUT.17.TMIN</td></tr>
<tr><td>TX_SERDES_DATA8_19</td><td>output</td><td>TCELL54:OUT.19.TMIN</td></tr>
<tr><td>TX_SERDES_DATA8_2</td><td>output</td><td>TCELL52:OUT.21.TMIN</td></tr>
<tr><td>TX_SERDES_DATA8_20</td><td>output</td><td>TCELL54:OUT.21.TMIN</td></tr>
<tr><td>TX_SERDES_DATA8_21</td><td>output</td><td>TCELL54:OUT.23.TMIN</td></tr>
<tr><td>TX_SERDES_DATA8_22</td><td>output</td><td>TCELL54:OUT.25.TMIN</td></tr>
<tr><td>TX_SERDES_DATA8_23</td><td>output</td><td>TCELL54:OUT.27.TMIN</td></tr>
<tr><td>TX_SERDES_DATA8_24</td><td>output</td><td>TCELL55:OUT.29.TMIN</td></tr>
<tr><td>TX_SERDES_DATA8_25</td><td>output</td><td>TCELL55:OUT.31.TMIN</td></tr>
<tr><td>TX_SERDES_DATA8_26</td><td>output</td><td>TCELL55:OUT.15.TMIN</td></tr>
<tr><td>TX_SERDES_DATA8_27</td><td>output</td><td>TCELL55:OUT.17.TMIN</td></tr>
<tr><td>TX_SERDES_DATA8_28</td><td>output</td><td>TCELL55:OUT.19.TMIN</td></tr>
<tr><td>TX_SERDES_DATA8_29</td><td>output</td><td>TCELL55:OUT.21.TMIN</td></tr>
<tr><td>TX_SERDES_DATA8_3</td><td>output</td><td>TCELL52:OUT.23.TMIN</td></tr>
<tr><td>TX_SERDES_DATA8_30</td><td>output</td><td>TCELL55:OUT.23.TMIN</td></tr>
<tr><td>TX_SERDES_DATA8_31</td><td>output</td><td>TCELL55:OUT.25.TMIN</td></tr>
<tr><td>TX_SERDES_DATA8_4</td><td>output</td><td>TCELL52:OUT.25.TMIN</td></tr>
<tr><td>TX_SERDES_DATA8_5</td><td>output</td><td>TCELL52:OUT.27.TMIN</td></tr>
<tr><td>TX_SERDES_DATA8_6</td><td>output</td><td>TCELL52:OUT.29.TMIN</td></tr>
<tr><td>TX_SERDES_DATA8_7</td><td>output</td><td>TCELL52:OUT.31.TMIN</td></tr>
<tr><td>TX_SERDES_DATA8_8</td><td>output</td><td>TCELL53:OUT.15.TMIN</td></tr>
<tr><td>TX_SERDES_DATA8_9</td><td>output</td><td>TCELL53:OUT.17.TMIN</td></tr>
<tr><td>TX_SERDES_DATA9_0</td><td>output</td><td>TCELL56:OUT.17.TMIN</td></tr>
<tr><td>TX_SERDES_DATA9_1</td><td>output</td><td>TCELL56:OUT.19.TMIN</td></tr>
<tr><td>TX_SERDES_DATA9_10</td><td>output</td><td>TCELL57:OUT.19.TMIN</td></tr>
<tr><td>TX_SERDES_DATA9_11</td><td>output</td><td>TCELL57:OUT.21.TMIN</td></tr>
<tr><td>TX_SERDES_DATA9_12</td><td>output</td><td>TCELL57:OUT.23.TMIN</td></tr>
<tr><td>TX_SERDES_DATA9_13</td><td>output</td><td>TCELL57:OUT.25.TMIN</td></tr>
<tr><td>TX_SERDES_DATA9_14</td><td>output</td><td>TCELL57:OUT.27.TMIN</td></tr>
<tr><td>TX_SERDES_DATA9_15</td><td>output</td><td>TCELL57:OUT.29.TMIN</td></tr>
<tr><td>TX_SERDES_DATA9_16</td><td>output</td><td>TCELL58:OUT.31.TMIN</td></tr>
<tr><td>TX_SERDES_DATA9_17</td><td>output</td><td>TCELL58:OUT.15.TMIN</td></tr>
<tr><td>TX_SERDES_DATA9_18</td><td>output</td><td>TCELL58:OUT.17.TMIN</td></tr>
<tr><td>TX_SERDES_DATA9_19</td><td>output</td><td>TCELL58:OUT.19.TMIN</td></tr>
<tr><td>TX_SERDES_DATA9_2</td><td>output</td><td>TCELL56:OUT.21.TMIN</td></tr>
<tr><td>TX_SERDES_DATA9_20</td><td>output</td><td>TCELL58:OUT.21.TMIN</td></tr>
<tr><td>TX_SERDES_DATA9_21</td><td>output</td><td>TCELL58:OUT.23.TMIN</td></tr>
<tr><td>TX_SERDES_DATA9_22</td><td>output</td><td>TCELL58:OUT.25.TMIN</td></tr>
<tr><td>TX_SERDES_DATA9_23</td><td>output</td><td>TCELL58:OUT.27.TMIN</td></tr>
<tr><td>TX_SERDES_DATA9_24</td><td>output</td><td>TCELL59:OUT.29.TMIN</td></tr>
<tr><td>TX_SERDES_DATA9_25</td><td>output</td><td>TCELL59:OUT.31.TMIN</td></tr>
<tr><td>TX_SERDES_DATA9_26</td><td>output</td><td>TCELL59:OUT.15.TMIN</td></tr>
<tr><td>TX_SERDES_DATA9_27</td><td>output</td><td>TCELL59:OUT.17.TMIN</td></tr>
<tr><td>TX_SERDES_DATA9_28</td><td>output</td><td>TCELL59:OUT.19.TMIN</td></tr>
<tr><td>TX_SERDES_DATA9_29</td><td>output</td><td>TCELL59:OUT.21.TMIN</td></tr>
<tr><td>TX_SERDES_DATA9_3</td><td>output</td><td>TCELL56:OUT.23.TMIN</td></tr>
<tr><td>TX_SERDES_DATA9_30</td><td>output</td><td>TCELL59:OUT.23.TMIN</td></tr>
<tr><td>TX_SERDES_DATA9_31</td><td>output</td><td>TCELL59:OUT.25.TMIN</td></tr>
<tr><td>TX_SERDES_DATA9_4</td><td>output</td><td>TCELL56:OUT.25.TMIN</td></tr>
<tr><td>TX_SERDES_DATA9_5</td><td>output</td><td>TCELL56:OUT.27.TMIN</td></tr>
<tr><td>TX_SERDES_DATA9_6</td><td>output</td><td>TCELL56:OUT.29.TMIN</td></tr>
<tr><td>TX_SERDES_DATA9_7</td><td>output</td><td>TCELL56:OUT.31.TMIN</td></tr>
<tr><td>TX_SERDES_DATA9_8</td><td>output</td><td>TCELL57:OUT.15.TMIN</td></tr>
<tr><td>TX_SERDES_DATA9_9</td><td>output</td><td>TCELL57:OUT.17.TMIN</td></tr>
<tr><td>TX_SOPIN0</td><td>input</td><td>TCELL62:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>TX_SOPIN1</td><td>input</td><td>TCELL70:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>TX_SOPIN2</td><td>input</td><td>TCELL78:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>TX_SOPIN3</td><td>input</td><td>TCELL86:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>TX_UNFOUT</td><td>output</td><td>TCELL67:OUT.3.TMIN</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires"><a class="header" href="#bel-wires">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale CMAC bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:OUT.0.TMIN</td><td>CMAC.STAT_RX_MF_ERR0</td></tr>
<tr><td>TCELL0:OUT.2.TMIN</td><td>CMAC.STAT_RX_MF_ERR1</td></tr>
<tr><td>TCELL0:OUT.4.TMIN</td><td>CMAC.STAT_RX_MF_ERR2</td></tr>
<tr><td>TCELL0:OUT.6.TMIN</td><td>CMAC.STAT_RX_MF_ERR3</td></tr>
<tr><td>TCELL0:OUT.8.TMIN</td><td>CMAC.STAT_RX_MF_ERR4</td></tr>
<tr><td>TCELL0:OUT.10.TMIN</td><td>CMAC.STAT_RX_MF_ERR5</td></tr>
<tr><td>TCELL0:OUT.12.TMIN</td><td>CMAC.STAT_RX_MF_ERR6</td></tr>
<tr><td>TCELL0:OUT.14.TMIN</td><td>CMAC.STAT_RX_MF_ERR7</td></tr>
<tr><td>TCELL0:OUT.15.TMIN</td><td>CMAC.TX_SERDES_DATA4_5</td></tr>
<tr><td>TCELL0:OUT.17.TMIN</td><td>CMAC.TX_SERDES_DATA4_6</td></tr>
<tr><td>TCELL0:OUT.19.TMIN</td><td>CMAC.TX_SERDES_DATA4_7</td></tr>
<tr><td>TCELL0:OUT.23.TMIN</td><td>CMAC.TX_SERDES_DATA4_0</td></tr>
<tr><td>TCELL0:OUT.25.TMIN</td><td>CMAC.TX_SERDES_DATA4_1</td></tr>
<tr><td>TCELL0:OUT.26.TMIN</td><td>CMAC.STAT_RX_MF_REPEAT_ERR0</td></tr>
<tr><td>TCELL0:OUT.27.TMIN</td><td>CMAC.TX_SERDES_DATA4_2</td></tr>
<tr><td>TCELL0:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC159</td></tr>
<tr><td>TCELL0:OUT.29.TMIN</td><td>CMAC.TX_SERDES_DATA4_3</td></tr>
<tr><td>TCELL0:OUT.30.TMIN</td><td>CMAC.STAT_RX_MF_LEN_ERR0</td></tr>
<tr><td>TCELL0:OUT.31.TMIN</td><td>CMAC.TX_SERDES_DATA4_4</td></tr>
<tr><td>TCELL0:IMUX.IMUX.0.DELAY</td><td>CMAC.SCAN_IN_CMAC0</td></tr>
<tr><td>TCELL0:IMUX.IMUX.1.DELAY</td><td>CMAC.RX_SERDES_DATA4_0</td></tr>
<tr><td>TCELL0:IMUX.IMUX.3.DELAY</td><td>CMAC.RX_SERDES_DATA4_1</td></tr>
<tr><td>TCELL0:IMUX.IMUX.6.DELAY</td><td>CMAC.RX_SERDES_DATA4_2</td></tr>
<tr><td>TCELL0:IMUX.IMUX.9.DELAY</td><td>CMAC.RX_SERDES_DATA4_3</td></tr>
<tr><td>TCELL0:IMUX.IMUX.12.DELAY</td><td>CMAC.RX_SERDES_DATA4_4</td></tr>
<tr><td>TCELL0:IMUX.IMUX.15.DELAY</td><td>CMAC.RX_SERDES_DATA4_5</td></tr>
<tr><td>TCELL0:IMUX.IMUX.16.DELAY</td><td>CMAC.SCAN_IN_CMAC56</td></tr>
<tr><td>TCELL0:IMUX.IMUX.18.DELAY</td><td>CMAC.RX_SERDES_DATA4_6</td></tr>
<tr><td>TCELL0:IMUX.IMUX.21.DELAY</td><td>CMAC.RX_SERDES_DATA4_7</td></tr>
<tr><td>TCELL0:IMUX.IMUX.30.DELAY</td><td>CMAC.SCAN_IN_CMAC112</td></tr>
<tr><td>TCELL0:IMUX.IMUX.46.DELAY</td><td>CMAC.SCAN_IN_CMAC168</td></tr>
<tr><td>TCELL1:OUT.0.TMIN</td><td>CMAC.STAT_RX_MF_ERR8</td></tr>
<tr><td>TCELL1:OUT.2.TMIN</td><td>CMAC.STAT_RX_MF_ERR9</td></tr>
<tr><td>TCELL1:OUT.4.TMIN</td><td>CMAC.STAT_RX_MF_ERR10</td></tr>
<tr><td>TCELL1:OUT.6.TMIN</td><td>CMAC.STAT_RX_MF_ERR11</td></tr>
<tr><td>TCELL1:OUT.8.TMIN</td><td>CMAC.STAT_RX_MF_ERR12</td></tr>
<tr><td>TCELL1:OUT.10.TMIN</td><td>CMAC.STAT_RX_MF_ERR13</td></tr>
<tr><td>TCELL1:OUT.12.TMIN</td><td>CMAC.STAT_RX_MF_ERR14</td></tr>
<tr><td>TCELL1:OUT.14.TMIN</td><td>CMAC.STAT_RX_MF_ERR15</td></tr>
<tr><td>TCELL1:OUT.15.TMIN</td><td>CMAC.TX_SERDES_DATA4_14</td></tr>
<tr><td>TCELL1:OUT.16.TMIN</td><td>CMAC.STAT_RX_ALIGNED</td></tr>
<tr><td>TCELL1:OUT.17.TMIN</td><td>CMAC.TX_SERDES_DATA4_15</td></tr>
<tr><td>TCELL1:OUT.21.TMIN</td><td>CMAC.TX_SERDES_DATA4_8</td></tr>
<tr><td>TCELL1:OUT.23.TMIN</td><td>CMAC.TX_SERDES_DATA4_9</td></tr>
<tr><td>TCELL1:OUT.25.TMIN</td><td>CMAC.TX_SERDES_DATA4_10</td></tr>
<tr><td>TCELL1:OUT.26.TMIN</td><td>CMAC.STAT_RX_MF_REPEAT_ERR1</td></tr>
<tr><td>TCELL1:OUT.27.TMIN</td><td>CMAC.TX_SERDES_DATA4_11</td></tr>
<tr><td>TCELL1:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC158</td></tr>
<tr><td>TCELL1:OUT.29.TMIN</td><td>CMAC.TX_SERDES_DATA4_12</td></tr>
<tr><td>TCELL1:OUT.30.TMIN</td><td>CMAC.STAT_RX_MF_LEN_ERR1</td></tr>
<tr><td>TCELL1:OUT.31.TMIN</td><td>CMAC.TX_SERDES_DATA4_13</td></tr>
<tr><td>TCELL1:IMUX.IMUX.0.DELAY</td><td>CMAC.SCAN_IN_CMAC1</td></tr>
<tr><td>TCELL1:IMUX.IMUX.1.DELAY</td><td>CMAC.RX_SERDES_DATA4_8</td></tr>
<tr><td>TCELL1:IMUX.IMUX.3.DELAY</td><td>CMAC.RX_SERDES_DATA4_9</td></tr>
<tr><td>TCELL1:IMUX.IMUX.6.DELAY</td><td>CMAC.RX_SERDES_DATA4_10</td></tr>
<tr><td>TCELL1:IMUX.IMUX.9.DELAY</td><td>CMAC.RX_SERDES_DATA4_11</td></tr>
<tr><td>TCELL1:IMUX.IMUX.12.DELAY</td><td>CMAC.RX_SERDES_DATA4_12</td></tr>
<tr><td>TCELL1:IMUX.IMUX.15.DELAY</td><td>CMAC.RX_SERDES_DATA4_13</td></tr>
<tr><td>TCELL1:IMUX.IMUX.16.DELAY</td><td>CMAC.SCAN_IN_CMAC57</td></tr>
<tr><td>TCELL1:IMUX.IMUX.18.DELAY</td><td>CMAC.RX_SERDES_DATA4_14</td></tr>
<tr><td>TCELL1:IMUX.IMUX.21.DELAY</td><td>CMAC.RX_SERDES_DATA4_15</td></tr>
<tr><td>TCELL1:IMUX.IMUX.26.DELAY</td><td>CMAC.TX_PTP_TAG_FIELD_IN0</td></tr>
<tr><td>TCELL1:IMUX.IMUX.29.DELAY</td><td>CMAC.TX_PTP_TAG_FIELD_IN1</td></tr>
<tr><td>TCELL1:IMUX.IMUX.30.DELAY</td><td>CMAC.SCAN_IN_CMAC113</td></tr>
<tr><td>TCELL1:IMUX.IMUX.32.DELAY</td><td>CMAC.TX_PTP_TAG_FIELD_IN2</td></tr>
<tr><td>TCELL1:IMUX.IMUX.35.DELAY</td><td>CMAC.TX_PTP_TAG_FIELD_IN3</td></tr>
<tr><td>TCELL1:IMUX.IMUX.38.DELAY</td><td>CMAC.TX_PTP_TAG_FIELD_IN4</td></tr>
<tr><td>TCELL1:IMUX.IMUX.41.DELAY</td><td>CMAC.TX_PTP_TAG_FIELD_IN5</td></tr>
<tr><td>TCELL1:IMUX.IMUX.44.DELAY</td><td>CMAC.TX_PTP_TAG_FIELD_IN6</td></tr>
<tr><td>TCELL1:IMUX.IMUX.46.DELAY</td><td>CMAC.SCAN_IN_CMAC169</td></tr>
<tr><td>TCELL1:IMUX.IMUX.47.DELAY</td><td>CMAC.TX_PTP_TAG_FIELD_IN7</td></tr>
<tr><td>TCELL2:OUT.0.TMIN</td><td>CMAC.STAT_RX_MF_ERR16</td></tr>
<tr><td>TCELL2:OUT.2.TMIN</td><td>CMAC.STAT_RX_MF_ERR17</td></tr>
<tr><td>TCELL2:OUT.4.TMIN</td><td>CMAC.STAT_RX_MF_ERR18</td></tr>
<tr><td>TCELL2:OUT.6.TMIN</td><td>CMAC.STAT_RX_MF_ERR19</td></tr>
<tr><td>TCELL2:OUT.8.TMIN</td><td>CMAC.STAT_RX_LOCAL_FAULT</td></tr>
<tr><td>TCELL2:OUT.10.TMIN</td><td>CMAC.STAT_RX_JABBER</td></tr>
<tr><td>TCELL2:OUT.12.TMIN</td><td>CMAC.STAT_RX_INTERNAL_LOCAL_FAULT</td></tr>
<tr><td>TCELL2:OUT.14.TMIN</td><td>CMAC.STAT_RX_HI_BER</td></tr>
<tr><td>TCELL2:OUT.15.TMIN</td><td>CMAC.TX_SERDES_DATA4_23</td></tr>
<tr><td>TCELL2:OUT.16.TMIN</td><td>CMAC.STAT_RX_ALIGNED_ERR</td></tr>
<tr><td>TCELL2:OUT.19.TMIN</td><td>CMAC.TX_SERDES_DATA4_16</td></tr>
<tr><td>TCELL2:OUT.21.TMIN</td><td>CMAC.TX_SERDES_DATA4_17</td></tr>
<tr><td>TCELL2:OUT.23.TMIN</td><td>CMAC.TX_SERDES_DATA4_18</td></tr>
<tr><td>TCELL2:OUT.25.TMIN</td><td>CMAC.TX_SERDES_DATA4_19</td></tr>
<tr><td>TCELL2:OUT.26.TMIN</td><td>CMAC.STAT_RX_MF_REPEAT_ERR2</td></tr>
<tr><td>TCELL2:OUT.27.TMIN</td><td>CMAC.TX_SERDES_DATA4_20</td></tr>
<tr><td>TCELL2:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC157</td></tr>
<tr><td>TCELL2:OUT.29.TMIN</td><td>CMAC.TX_SERDES_DATA4_21</td></tr>
<tr><td>TCELL2:OUT.30.TMIN</td><td>CMAC.STAT_RX_MF_LEN_ERR2</td></tr>
<tr><td>TCELL2:OUT.31.TMIN</td><td>CMAC.TX_SERDES_DATA4_22</td></tr>
<tr><td>TCELL2:IMUX.IMUX.0.DELAY</td><td>CMAC.SCAN_IN_CMAC2</td></tr>
<tr><td>TCELL2:IMUX.IMUX.1.DELAY</td><td>CMAC.RX_SERDES_DATA4_16</td></tr>
<tr><td>TCELL2:IMUX.IMUX.3.DELAY</td><td>CMAC.RX_SERDES_DATA4_17</td></tr>
<tr><td>TCELL2:IMUX.IMUX.6.DELAY</td><td>CMAC.RX_SERDES_DATA4_18</td></tr>
<tr><td>TCELL2:IMUX.IMUX.9.DELAY</td><td>CMAC.RX_SERDES_DATA4_19</td></tr>
<tr><td>TCELL2:IMUX.IMUX.12.DELAY</td><td>CMAC.RX_SERDES_DATA4_20</td></tr>
<tr><td>TCELL2:IMUX.IMUX.15.DELAY</td><td>CMAC.RX_SERDES_DATA4_21</td></tr>
<tr><td>TCELL2:IMUX.IMUX.16.DELAY</td><td>CMAC.SCAN_IN_CMAC58</td></tr>
<tr><td>TCELL2:IMUX.IMUX.18.DELAY</td><td>CMAC.RX_SERDES_DATA4_22</td></tr>
<tr><td>TCELL2:IMUX.IMUX.21.DELAY</td><td>CMAC.RX_SERDES_DATA4_23</td></tr>
<tr><td>TCELL2:IMUX.IMUX.26.DELAY</td><td>CMAC.TX_PTP_TAG_FIELD_IN8</td></tr>
<tr><td>TCELL2:IMUX.IMUX.29.DELAY</td><td>CMAC.TX_PTP_TAG_FIELD_IN9</td></tr>
<tr><td>TCELL2:IMUX.IMUX.30.DELAY</td><td>CMAC.SCAN_IN_CMAC114</td></tr>
<tr><td>TCELL2:IMUX.IMUX.32.DELAY</td><td>CMAC.TX_PTP_TAG_FIELD_IN10</td></tr>
<tr><td>TCELL2:IMUX.IMUX.35.DELAY</td><td>CMAC.TX_PTP_TAG_FIELD_IN11</td></tr>
<tr><td>TCELL2:IMUX.IMUX.38.DELAY</td><td>CMAC.TX_PTP_TAG_FIELD_IN12</td></tr>
<tr><td>TCELL2:IMUX.IMUX.41.DELAY</td><td>CMAC.TX_PTP_TAG_FIELD_IN13</td></tr>
<tr><td>TCELL2:IMUX.IMUX.44.DELAY</td><td>CMAC.TX_PTP_TAG_FIELD_IN14</td></tr>
<tr><td>TCELL2:IMUX.IMUX.46.DELAY</td><td>CMAC.SCAN_IN_CMAC170</td></tr>
<tr><td>TCELL2:IMUX.IMUX.47.DELAY</td><td>CMAC.TX_PTP_TAG_FIELD_IN15</td></tr>
<tr><td>TCELL3:OUT.0.TMIN</td><td>CMAC.STAT_RX_PAUSE_VALID0</td></tr>
<tr><td>TCELL3:OUT.2.TMIN</td><td>CMAC.STAT_RX_PAUSE_VALID1</td></tr>
<tr><td>TCELL3:OUT.4.TMIN</td><td>CMAC.STAT_RX_PAUSE_VALID2</td></tr>
<tr><td>TCELL3:OUT.6.TMIN</td><td>CMAC.STAT_RX_PAUSE_VALID3</td></tr>
<tr><td>TCELL3:OUT.8.TMIN</td><td>CMAC.STAT_RX_PAUSE_VALID4</td></tr>
<tr><td>TCELL3:OUT.10.TMIN</td><td>CMAC.STAT_RX_PAUSE_VALID5</td></tr>
<tr><td>TCELL3:OUT.12.TMIN</td><td>CMAC.STAT_RX_PAUSE_VALID6</td></tr>
<tr><td>TCELL3:OUT.14.TMIN</td><td>CMAC.STAT_RX_PAUSE_VALID7</td></tr>
<tr><td>TCELL3:OUT.16.TMIN</td><td>CMAC.STAT_RX_PAUSE_VALID8</td></tr>
<tr><td>TCELL3:OUT.17.TMIN</td><td>CMAC.TX_SERDES_DATA4_24</td></tr>
<tr><td>TCELL3:OUT.19.TMIN</td><td>CMAC.TX_SERDES_DATA4_25</td></tr>
<tr><td>TCELL3:OUT.21.TMIN</td><td>CMAC.TX_SERDES_DATA4_26</td></tr>
<tr><td>TCELL3:OUT.23.TMIN</td><td>CMAC.TX_SERDES_DATA4_27</td></tr>
<tr><td>TCELL3:OUT.25.TMIN</td><td>CMAC.TX_SERDES_DATA4_28</td></tr>
<tr><td>TCELL3:OUT.26.TMIN</td><td>CMAC.STAT_RX_MF_REPEAT_ERR3</td></tr>
<tr><td>TCELL3:OUT.27.TMIN</td><td>CMAC.TX_SERDES_DATA4_29</td></tr>
<tr><td>TCELL3:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC156</td></tr>
<tr><td>TCELL3:OUT.29.TMIN</td><td>CMAC.TX_SERDES_DATA4_30</td></tr>
<tr><td>TCELL3:OUT.30.TMIN</td><td>CMAC.STAT_RX_MF_LEN_ERR3</td></tr>
<tr><td>TCELL3:OUT.31.TMIN</td><td>CMAC.TX_SERDES_DATA4_31</td></tr>
<tr><td>TCELL3:IMUX.IMUX.0.DELAY</td><td>CMAC.SCAN_IN_CMAC3</td></tr>
<tr><td>TCELL3:IMUX.IMUX.1.DELAY</td><td>CMAC.RX_SERDES_DATA4_24</td></tr>
<tr><td>TCELL3:IMUX.IMUX.3.DELAY</td><td>CMAC.RX_SERDES_DATA4_25</td></tr>
<tr><td>TCELL3:IMUX.IMUX.6.DELAY</td><td>CMAC.RX_SERDES_DATA4_26</td></tr>
<tr><td>TCELL3:IMUX.IMUX.9.DELAY</td><td>CMAC.RX_SERDES_DATA4_27</td></tr>
<tr><td>TCELL3:IMUX.IMUX.12.DELAY</td><td>CMAC.RX_SERDES_DATA4_28</td></tr>
<tr><td>TCELL3:IMUX.IMUX.15.DELAY</td><td>CMAC.RX_SERDES_DATA4_29</td></tr>
<tr><td>TCELL3:IMUX.IMUX.16.DELAY</td><td>CMAC.SCAN_IN_CMAC59</td></tr>
<tr><td>TCELL3:IMUX.IMUX.18.DELAY</td><td>CMAC.RX_SERDES_DATA4_30</td></tr>
<tr><td>TCELL3:IMUX.IMUX.21.DELAY</td><td>CMAC.RX_SERDES_DATA4_31</td></tr>
<tr><td>TCELL3:IMUX.IMUX.26.DELAY</td><td>CMAC.TX_PTP_TSTAMP_OFFSET_IN0</td></tr>
<tr><td>TCELL3:IMUX.IMUX.29.DELAY</td><td>CMAC.TX_PTP_TSTAMP_OFFSET_IN1</td></tr>
<tr><td>TCELL3:IMUX.IMUX.30.DELAY</td><td>CMAC.SCAN_IN_CMAC115</td></tr>
<tr><td>TCELL3:IMUX.IMUX.32.DELAY</td><td>CMAC.TX_PTP_TSTAMP_OFFSET_IN2</td></tr>
<tr><td>TCELL3:IMUX.IMUX.35.DELAY</td><td>CMAC.TX_PTP_TSTAMP_OFFSET_IN3</td></tr>
<tr><td>TCELL3:IMUX.IMUX.38.DELAY</td><td>CMAC.TX_PTP_TSTAMP_OFFSET_IN4</td></tr>
<tr><td>TCELL3:IMUX.IMUX.41.DELAY</td><td>CMAC.TX_PTP_TSTAMP_OFFSET_IN5</td></tr>
<tr><td>TCELL3:IMUX.IMUX.44.DELAY</td><td>CMAC.TX_PTP_TSTAMP_OFFSET_IN6</td></tr>
<tr><td>TCELL3:IMUX.IMUX.46.DELAY</td><td>CMAC.SCAN_IN_CMAC171</td></tr>
<tr><td>TCELL3:IMUX.IMUX.47.DELAY</td><td>CMAC.TX_PTP_TSTAMP_OFFSET_IN7</td></tr>
<tr><td>TCELL4:OUT.0.TMIN</td><td>CMAC.STAT_RX_PAUSE_REQ8</td></tr>
<tr><td>TCELL4:OUT.2.TMIN</td><td>CMAC.STAT_RX_USER_PAUSE</td></tr>
<tr><td>TCELL4:OUT.4.TMIN</td><td>CMAC.STAT_RX_PAUSE</td></tr>
<tr><td>TCELL4:OUT.6.TMIN</td><td>CMAC.STAT_RX_INRANGEERR</td></tr>
<tr><td>TCELL4:OUT.8.TMIN</td><td>CMAC.STAT_RX_UNDERSIZE0</td></tr>
<tr><td>TCELL4:OUT.10.TMIN</td><td>CMAC.STAT_RX_UNDERSIZE1</td></tr>
<tr><td>TCELL4:OUT.12.TMIN</td><td>CMAC.STAT_RX_UNDERSIZE2</td></tr>
<tr><td>TCELL4:OUT.14.TMIN</td><td>CMAC.STAT_RX_UNDERSIZE3</td></tr>
<tr><td>TCELL4:OUT.16.TMIN</td><td>CMAC.STAT_RX_GOT_SIGNAL_OS</td></tr>
<tr><td>TCELL4:OUT.17.TMIN</td><td>CMAC.TX_SERDES_DATA0_0</td></tr>
<tr><td>TCELL4:OUT.19.TMIN</td><td>CMAC.TX_SERDES_DATA0_1</td></tr>
<tr><td>TCELL4:OUT.21.TMIN</td><td>CMAC.TX_SERDES_DATA0_2</td></tr>
<tr><td>TCELL4:OUT.23.TMIN</td><td>CMAC.TX_SERDES_DATA0_3</td></tr>
<tr><td>TCELL4:OUT.25.TMIN</td><td>CMAC.TX_SERDES_DATA0_4</td></tr>
<tr><td>TCELL4:OUT.26.TMIN</td><td>CMAC.STAT_RX_MF_REPEAT_ERR4</td></tr>
<tr><td>TCELL4:OUT.27.TMIN</td><td>CMAC.TX_SERDES_DATA0_5</td></tr>
<tr><td>TCELL4:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC155</td></tr>
<tr><td>TCELL4:OUT.29.TMIN</td><td>CMAC.TX_SERDES_DATA0_6</td></tr>
<tr><td>TCELL4:OUT.30.TMIN</td><td>CMAC.STAT_RX_MF_LEN_ERR4</td></tr>
<tr><td>TCELL4:OUT.31.TMIN</td><td>CMAC.TX_SERDES_DATA0_7</td></tr>
<tr><td>TCELL4:IMUX.IMUX.0.DELAY</td><td>CMAC.SCAN_IN_CMAC4</td></tr>
<tr><td>TCELL4:IMUX.IMUX.1.DELAY</td><td>CMAC.RX_SERDES_DATA0_0</td></tr>
<tr><td>TCELL4:IMUX.IMUX.3.DELAY</td><td>CMAC.RX_SERDES_DATA0_1</td></tr>
<tr><td>TCELL4:IMUX.IMUX.6.DELAY</td><td>CMAC.RX_SERDES_DATA0_2</td></tr>
<tr><td>TCELL4:IMUX.IMUX.9.DELAY</td><td>CMAC.RX_SERDES_DATA0_3</td></tr>
<tr><td>TCELL4:IMUX.IMUX.12.DELAY</td><td>CMAC.RX_SERDES_DATA0_4</td></tr>
<tr><td>TCELL4:IMUX.IMUX.15.DELAY</td><td>CMAC.RX_SERDES_DATA0_5</td></tr>
<tr><td>TCELL4:IMUX.IMUX.16.DELAY</td><td>CMAC.SCAN_IN_CMAC60</td></tr>
<tr><td>TCELL4:IMUX.IMUX.18.DELAY</td><td>CMAC.RX_SERDES_DATA0_6</td></tr>
<tr><td>TCELL4:IMUX.IMUX.21.DELAY</td><td>CMAC.RX_SERDES_DATA0_7</td></tr>
<tr><td>TCELL4:IMUX.IMUX.26.DELAY</td><td>CMAC.TX_PTP_TSTAMP_OFFSET_IN8</td></tr>
<tr><td>TCELL4:IMUX.IMUX.29.DELAY</td><td>CMAC.TX_PTP_TSTAMP_OFFSET_IN9</td></tr>
<tr><td>TCELL4:IMUX.IMUX.30.DELAY</td><td>CMAC.SCAN_IN_CMAC116</td></tr>
<tr><td>TCELL4:IMUX.IMUX.32.DELAY</td><td>CMAC.TX_PTP_TSTAMP_OFFSET_IN10</td></tr>
<tr><td>TCELL4:IMUX.IMUX.35.DELAY</td><td>CMAC.TX_PTP_TSTAMP_OFFSET_IN11</td></tr>
<tr><td>TCELL4:IMUX.IMUX.38.DELAY</td><td>CMAC.TX_PTP_TSTAMP_OFFSET_IN12</td></tr>
<tr><td>TCELL4:IMUX.IMUX.41.DELAY</td><td>CMAC.TX_PTP_TSTAMP_OFFSET_IN13</td></tr>
<tr><td>TCELL4:IMUX.IMUX.44.DELAY</td><td>CMAC.TX_PTP_TSTAMP_OFFSET_IN14</td></tr>
<tr><td>TCELL4:IMUX.IMUX.46.DELAY</td><td>CMAC.SCAN_IN_CMAC172</td></tr>
<tr><td>TCELL4:IMUX.IMUX.47.DELAY</td><td>CMAC.TX_PTP_TSTAMP_OFFSET_IN15</td></tr>
<tr><td>TCELL5:OUT.0.TMIN</td><td>CMAC.STAT_RX_PAUSE_REQ0</td></tr>
<tr><td>TCELL5:OUT.2.TMIN</td><td>CMAC.STAT_RX_PAUSE_REQ1</td></tr>
<tr><td>TCELL5:OUT.4.TMIN</td><td>CMAC.STAT_RX_PAUSE_REQ2</td></tr>
<tr><td>TCELL5:OUT.6.TMIN</td><td>CMAC.STAT_RX_PAUSE_REQ3</td></tr>
<tr><td>TCELL5:OUT.8.TMIN</td><td>CMAC.STAT_RX_PAUSE_REQ4</td></tr>
<tr><td>TCELL5:OUT.10.TMIN</td><td>CMAC.STAT_RX_PAUSE_REQ5</td></tr>
<tr><td>TCELL5:OUT.12.TMIN</td><td>CMAC.STAT_RX_PAUSE_REQ6</td></tr>
<tr><td>TCELL5:OUT.14.TMIN</td><td>CMAC.STAT_RX_PAUSE_REQ7</td></tr>
<tr><td>TCELL5:OUT.15.TMIN</td><td>CMAC.TX_SERDES_ALT_DATA0_0</td></tr>
<tr><td>TCELL5:OUT.17.TMIN</td><td>CMAC.TX_SERDES_ALT_DATA0_1</td></tr>
<tr><td>TCELL5:OUT.19.TMIN</td><td>CMAC.TX_SERDES_DATA0_8</td></tr>
<tr><td>TCELL5:OUT.21.TMIN</td><td>CMAC.TX_SERDES_DATA0_9</td></tr>
<tr><td>TCELL5:OUT.23.TMIN</td><td>CMAC.TX_SERDES_DATA0_10</td></tr>
<tr><td>TCELL5:OUT.25.TMIN</td><td>CMAC.TX_SERDES_DATA0_11</td></tr>
<tr><td>TCELL5:OUT.26.TMIN</td><td>CMAC.STAT_RX_MF_REPEAT_ERR5</td></tr>
<tr><td>TCELL5:OUT.27.TMIN</td><td>CMAC.TX_SERDES_DATA0_12</td></tr>
<tr><td>TCELL5:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC154</td></tr>
<tr><td>TCELL5:OUT.29.TMIN</td><td>CMAC.TX_SERDES_DATA0_13</td></tr>
<tr><td>TCELL5:OUT.30.TMIN</td><td>CMAC.STAT_RX_MF_LEN_ERR5</td></tr>
<tr><td>TCELL5:OUT.31.TMIN</td><td>CMAC.TX_SERDES_DATA0_14</td></tr>
<tr><td>TCELL5:IMUX.IMUX.0.DELAY</td><td>CMAC.SCAN_IN_CMAC5</td></tr>
<tr><td>TCELL5:IMUX.IMUX.1.DELAY</td><td>CMAC.RX_SERDES_ALT_DATA0_0</td></tr>
<tr><td>TCELL5:IMUX.IMUX.3.DELAY</td><td>CMAC.RX_SERDES_ALT_DATA0_1</td></tr>
<tr><td>TCELL5:IMUX.IMUX.6.DELAY</td><td>CMAC.RX_SERDES_DATA0_8</td></tr>
<tr><td>TCELL5:IMUX.IMUX.9.DELAY</td><td>CMAC.RX_SERDES_DATA0_9</td></tr>
<tr><td>TCELL5:IMUX.IMUX.12.DELAY</td><td>CMAC.RX_SERDES_DATA0_10</td></tr>
<tr><td>TCELL5:IMUX.IMUX.15.DELAY</td><td>CMAC.RX_SERDES_DATA0_11</td></tr>
<tr><td>TCELL5:IMUX.IMUX.16.DELAY</td><td>CMAC.SCAN_IN_CMAC61</td></tr>
<tr><td>TCELL5:IMUX.IMUX.18.DELAY</td><td>CMAC.RX_SERDES_DATA0_12</td></tr>
<tr><td>TCELL5:IMUX.IMUX.21.DELAY</td><td>CMAC.RX_SERDES_DATA0_13</td></tr>
<tr><td>TCELL5:IMUX.IMUX.24.DELAY</td><td>CMAC.RX_SERDES_DATA0_14</td></tr>
<tr><td>TCELL5:IMUX.IMUX.26.DELAY</td><td>CMAC.TX_PTP_RXTSTAMP_IN0</td></tr>
<tr><td>TCELL5:IMUX.IMUX.29.DELAY</td><td>CMAC.TX_PTP_RXTSTAMP_IN1</td></tr>
<tr><td>TCELL5:IMUX.IMUX.30.DELAY</td><td>CMAC.SCAN_IN_CMAC117</td></tr>
<tr><td>TCELL5:IMUX.IMUX.32.DELAY</td><td>CMAC.TX_PTP_RXTSTAMP_IN2</td></tr>
<tr><td>TCELL5:IMUX.IMUX.35.DELAY</td><td>CMAC.TX_PTP_RXTSTAMP_IN3</td></tr>
<tr><td>TCELL5:IMUX.IMUX.38.DELAY</td><td>CMAC.TX_PTP_RXTSTAMP_IN4</td></tr>
<tr><td>TCELL5:IMUX.IMUX.41.DELAY</td><td>CMAC.TX_PTP_RXTSTAMP_IN5</td></tr>
<tr><td>TCELL5:IMUX.IMUX.44.DELAY</td><td>CMAC.TX_PTP_RXTSTAMP_IN6</td></tr>
<tr><td>TCELL5:IMUX.IMUX.46.DELAY</td><td>CMAC.SCAN_IN_CMAC173</td></tr>
<tr><td>TCELL5:IMUX.IMUX.47.DELAY</td><td>CMAC.TX_PTP_RXTSTAMP_IN7</td></tr>
<tr><td>TCELL6:OUT.0.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_0_0</td></tr>
<tr><td>TCELL6:OUT.2.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_0_1</td></tr>
<tr><td>TCELL6:OUT.4.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_0_2</td></tr>
<tr><td>TCELL6:OUT.6.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_0_3</td></tr>
<tr><td>TCELL6:OUT.8.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_0_4</td></tr>
<tr><td>TCELL6:OUT.10.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_1_0</td></tr>
<tr><td>TCELL6:OUT.12.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_1_1</td></tr>
<tr><td>TCELL6:OUT.14.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_1_2</td></tr>
<tr><td>TCELL6:OUT.15.TMIN</td><td>CMAC.TX_SERDES_DATA0_15</td></tr>
<tr><td>TCELL6:OUT.16.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_1_3</td></tr>
<tr><td>TCELL6:OUT.17.TMIN</td><td>CMAC.TX_SERDES_ALT_DATA0_2</td></tr>
<tr><td>TCELL6:OUT.18.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_1_4</td></tr>
<tr><td>TCELL6:OUT.19.TMIN</td><td>CMAC.TX_SERDES_ALT_DATA0_3</td></tr>
<tr><td>TCELL6:OUT.21.TMIN</td><td>CMAC.TX_SERDES_DATA0_16</td></tr>
<tr><td>TCELL6:OUT.23.TMIN</td><td>CMAC.TX_SERDES_DATA0_17</td></tr>
<tr><td>TCELL6:OUT.25.TMIN</td><td>CMAC.TX_SERDES_DATA0_18</td></tr>
<tr><td>TCELL6:OUT.26.TMIN</td><td>CMAC.STAT_RX_MF_REPEAT_ERR6</td></tr>
<tr><td>TCELL6:OUT.27.TMIN</td><td>CMAC.TX_SERDES_DATA0_19</td></tr>
<tr><td>TCELL6:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC153</td></tr>
<tr><td>TCELL6:OUT.29.TMIN</td><td>CMAC.TX_SERDES_DATA0_20</td></tr>
<tr><td>TCELL6:OUT.30.TMIN</td><td>CMAC.STAT_RX_MF_LEN_ERR6</td></tr>
<tr><td>TCELL6:OUT.31.TMIN</td><td>CMAC.TX_SERDES_DATA0_21</td></tr>
<tr><td>TCELL6:IMUX.IMUX.0.DELAY</td><td>CMAC.SCAN_IN_CMAC6</td></tr>
<tr><td>TCELL6:IMUX.IMUX.1.DELAY</td><td>CMAC.RX_SERDES_DATA0_15</td></tr>
<tr><td>TCELL6:IMUX.IMUX.3.DELAY</td><td>CMAC.RX_SERDES_ALT_DATA0_2</td></tr>
<tr><td>TCELL6:IMUX.IMUX.6.DELAY</td><td>CMAC.RX_SERDES_ALT_DATA0_3</td></tr>
<tr><td>TCELL6:IMUX.IMUX.9.DELAY</td><td>CMAC.RX_SERDES_DATA0_16</td></tr>
<tr><td>TCELL6:IMUX.IMUX.12.DELAY</td><td>CMAC.RX_SERDES_DATA0_17</td></tr>
<tr><td>TCELL6:IMUX.IMUX.15.DELAY</td><td>CMAC.RX_SERDES_DATA0_18</td></tr>
<tr><td>TCELL6:IMUX.IMUX.16.DELAY</td><td>CMAC.SCAN_IN_CMAC62</td></tr>
<tr><td>TCELL6:IMUX.IMUX.18.DELAY</td><td>CMAC.RX_SERDES_DATA0_19</td></tr>
<tr><td>TCELL6:IMUX.IMUX.21.DELAY</td><td>CMAC.RX_SERDES_DATA0_20</td></tr>
<tr><td>TCELL6:IMUX.IMUX.24.DELAY</td><td>CMAC.RX_SERDES_DATA0_21</td></tr>
<tr><td>TCELL6:IMUX.IMUX.26.DELAY</td><td>CMAC.TX_PTP_RXTSTAMP_IN8</td></tr>
<tr><td>TCELL6:IMUX.IMUX.29.DELAY</td><td>CMAC.TX_PTP_RXTSTAMP_IN9</td></tr>
<tr><td>TCELL6:IMUX.IMUX.30.DELAY</td><td>CMAC.SCAN_IN_CMAC118</td></tr>
<tr><td>TCELL6:IMUX.IMUX.32.DELAY</td><td>CMAC.TX_PTP_RXTSTAMP_IN10</td></tr>
<tr><td>TCELL6:IMUX.IMUX.35.DELAY</td><td>CMAC.TX_PTP_RXTSTAMP_IN11</td></tr>
<tr><td>TCELL6:IMUX.IMUX.38.DELAY</td><td>CMAC.TX_PTP_RXTSTAMP_IN12</td></tr>
<tr><td>TCELL6:IMUX.IMUX.41.DELAY</td><td>CMAC.TX_PTP_RXTSTAMP_IN13</td></tr>
<tr><td>TCELL6:IMUX.IMUX.44.DELAY</td><td>CMAC.TX_PTP_RXTSTAMP_IN14</td></tr>
<tr><td>TCELL6:IMUX.IMUX.46.DELAY</td><td>CMAC.SCAN_IN_CMAC174</td></tr>
<tr><td>TCELL6:IMUX.IMUX.47.DELAY</td><td>CMAC.TX_PTP_RXTSTAMP_IN15</td></tr>
<tr><td>TCELL7:OUT.0.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_2_0</td></tr>
<tr><td>TCELL7:OUT.2.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_2_1</td></tr>
<tr><td>TCELL7:OUT.4.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_2_2</td></tr>
<tr><td>TCELL7:OUT.6.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_2_3</td></tr>
<tr><td>TCELL7:OUT.8.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_2_4</td></tr>
<tr><td>TCELL7:OUT.10.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_3_0</td></tr>
<tr><td>TCELL7:OUT.12.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_3_1</td></tr>
<tr><td>TCELL7:OUT.14.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_3_2</td></tr>
<tr><td>TCELL7:OUT.15.TMIN</td><td>CMAC.TX_SERDES_DATA0_22</td></tr>
<tr><td>TCELL7:OUT.16.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_3_3</td></tr>
<tr><td>TCELL7:OUT.17.TMIN</td><td>CMAC.TX_SERDES_DATA0_23</td></tr>
<tr><td>TCELL7:OUT.18.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_3_4</td></tr>
<tr><td>TCELL7:OUT.19.TMIN</td><td>CMAC.TX_SERDES_ALT_DATA0_4</td></tr>
<tr><td>TCELL7:OUT.21.TMIN</td><td>CMAC.TX_SERDES_ALT_DATA0_5</td></tr>
<tr><td>TCELL7:OUT.23.TMIN</td><td>CMAC.TX_SERDES_DATA0_24</td></tr>
<tr><td>TCELL7:OUT.25.TMIN</td><td>CMAC.TX_SERDES_DATA0_25</td></tr>
<tr><td>TCELL7:OUT.26.TMIN</td><td>CMAC.STAT_RX_MF_REPEAT_ERR7</td></tr>
<tr><td>TCELL7:OUT.27.TMIN</td><td>CMAC.TX_SERDES_DATA0_26</td></tr>
<tr><td>TCELL7:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC152</td></tr>
<tr><td>TCELL7:OUT.29.TMIN</td><td>CMAC.TX_SERDES_DATA0_27</td></tr>
<tr><td>TCELL7:OUT.30.TMIN</td><td>CMAC.STAT_RX_MF_LEN_ERR7</td></tr>
<tr><td>TCELL7:OUT.31.TMIN</td><td>CMAC.TX_SERDES_DATA0_28</td></tr>
<tr><td>TCELL7:IMUX.IMUX.0.DELAY</td><td>CMAC.SCAN_IN_CMAC7</td></tr>
<tr><td>TCELL7:IMUX.IMUX.1.DELAY</td><td>CMAC.RX_SERDES_DATA0_22</td></tr>
<tr><td>TCELL7:IMUX.IMUX.3.DELAY</td><td>CMAC.RX_SERDES_DATA0_23</td></tr>
<tr><td>TCELL7:IMUX.IMUX.6.DELAY</td><td>CMAC.RX_SERDES_ALT_DATA0_4</td></tr>
<tr><td>TCELL7:IMUX.IMUX.9.DELAY</td><td>CMAC.RX_SERDES_ALT_DATA0_5</td></tr>
<tr><td>TCELL7:IMUX.IMUX.12.DELAY</td><td>CMAC.RX_SERDES_DATA0_24</td></tr>
<tr><td>TCELL7:IMUX.IMUX.15.DELAY</td><td>CMAC.RX_SERDES_DATA0_25</td></tr>
<tr><td>TCELL7:IMUX.IMUX.16.DELAY</td><td>CMAC.SCAN_IN_CMAC63</td></tr>
<tr><td>TCELL7:IMUX.IMUX.18.DELAY</td><td>CMAC.RX_SERDES_DATA0_26</td></tr>
<tr><td>TCELL7:IMUX.IMUX.21.DELAY</td><td>CMAC.RX_SERDES_DATA0_27</td></tr>
<tr><td>TCELL7:IMUX.IMUX.24.DELAY</td><td>CMAC.RX_SERDES_DATA0_28</td></tr>
<tr><td>TCELL7:IMUX.IMUX.26.DELAY</td><td>CMAC.TX_PTP_RXTSTAMP_IN16</td></tr>
<tr><td>TCELL7:IMUX.IMUX.29.DELAY</td><td>CMAC.TX_PTP_RXTSTAMP_IN17</td></tr>
<tr><td>TCELL7:IMUX.IMUX.30.DELAY</td><td>CMAC.SCAN_IN_CMAC119</td></tr>
<tr><td>TCELL7:IMUX.IMUX.32.DELAY</td><td>CMAC.TX_PTP_RXTSTAMP_IN18</td></tr>
<tr><td>TCELL7:IMUX.IMUX.35.DELAY</td><td>CMAC.TX_PTP_RXTSTAMP_IN19</td></tr>
<tr><td>TCELL7:IMUX.IMUX.38.DELAY</td><td>CMAC.TX_PTP_RXTSTAMP_IN20</td></tr>
<tr><td>TCELL7:IMUX.IMUX.41.DELAY</td><td>CMAC.TX_PTP_RXTSTAMP_IN21</td></tr>
<tr><td>TCELL7:IMUX.IMUX.44.DELAY</td><td>CMAC.TX_PTP_RXTSTAMP_IN22</td></tr>
<tr><td>TCELL7:IMUX.IMUX.46.DELAY</td><td>CMAC.SCAN_IN_CMAC175</td></tr>
<tr><td>TCELL7:IMUX.IMUX.47.DELAY</td><td>CMAC.TX_PTP_RXTSTAMP_IN23</td></tr>
<tr><td>TCELL8:OUT.0.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_4_0</td></tr>
<tr><td>TCELL8:OUT.2.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_4_1</td></tr>
<tr><td>TCELL8:OUT.4.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_4_2</td></tr>
<tr><td>TCELL8:OUT.6.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_4_3</td></tr>
<tr><td>TCELL8:OUT.8.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_4_4</td></tr>
<tr><td>TCELL8:OUT.10.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_5_0</td></tr>
<tr><td>TCELL8:OUT.12.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_5_1</td></tr>
<tr><td>TCELL8:OUT.14.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_5_2</td></tr>
<tr><td>TCELL8:OUT.15.TMIN</td><td>CMAC.TX_SERDES_DATA0_29</td></tr>
<tr><td>TCELL8:OUT.16.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_5_3</td></tr>
<tr><td>TCELL8:OUT.17.TMIN</td><td>CMAC.TX_SERDES_DATA0_30</td></tr>
<tr><td>TCELL8:OUT.18.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_5_4</td></tr>
<tr><td>TCELL8:OUT.19.TMIN</td><td>CMAC.TX_SERDES_DATA0_31</td></tr>
<tr><td>TCELL8:OUT.21.TMIN</td><td>CMAC.TX_SERDES_ALT_DATA0_6</td></tr>
<tr><td>TCELL8:OUT.23.TMIN</td><td>CMAC.TX_SERDES_ALT_DATA0_7</td></tr>
<tr><td>TCELL8:OUT.25.TMIN</td><td>CMAC.TX_SERDES_DATA0_32</td></tr>
<tr><td>TCELL8:OUT.26.TMIN</td><td>CMAC.STAT_RX_MF_REPEAT_ERR8</td></tr>
<tr><td>TCELL8:OUT.27.TMIN</td><td>CMAC.TX_SERDES_DATA0_33</td></tr>
<tr><td>TCELL8:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC151</td></tr>
<tr><td>TCELL8:OUT.29.TMIN</td><td>CMAC.TX_SERDES_DATA0_34</td></tr>
<tr><td>TCELL8:OUT.30.TMIN</td><td>CMAC.STAT_RX_MF_LEN_ERR8</td></tr>
<tr><td>TCELL8:OUT.31.TMIN</td><td>CMAC.TX_SERDES_DATA0_35</td></tr>
<tr><td>TCELL8:IMUX.IMUX.0.DELAY</td><td>CMAC.SCAN_IN_CMAC8</td></tr>
<tr><td>TCELL8:IMUX.IMUX.1.DELAY</td><td>CMAC.RX_SERDES_DATA0_29</td></tr>
<tr><td>TCELL8:IMUX.IMUX.3.DELAY</td><td>CMAC.RX_SERDES_DATA0_30</td></tr>
<tr><td>TCELL8:IMUX.IMUX.6.DELAY</td><td>CMAC.RX_SERDES_DATA0_31</td></tr>
<tr><td>TCELL8:IMUX.IMUX.9.DELAY</td><td>CMAC.RX_SERDES_ALT_DATA0_6</td></tr>
<tr><td>TCELL8:IMUX.IMUX.12.DELAY</td><td>CMAC.RX_SERDES_ALT_DATA0_7</td></tr>
<tr><td>TCELL8:IMUX.IMUX.15.DELAY</td><td>CMAC.RX_SERDES_DATA0_32</td></tr>
<tr><td>TCELL8:IMUX.IMUX.16.DELAY</td><td>CMAC.SCAN_IN_CMAC64</td></tr>
<tr><td>TCELL8:IMUX.IMUX.18.DELAY</td><td>CMAC.RX_SERDES_DATA0_33</td></tr>
<tr><td>TCELL8:IMUX.IMUX.21.DELAY</td><td>CMAC.RX_SERDES_DATA0_34</td></tr>
<tr><td>TCELL8:IMUX.IMUX.24.DELAY</td><td>CMAC.RX_SERDES_DATA0_35</td></tr>
<tr><td>TCELL8:IMUX.IMUX.26.DELAY</td><td>CMAC.TX_PTP_RXTSTAMP_IN24</td></tr>
<tr><td>TCELL8:IMUX.IMUX.29.DELAY</td><td>CMAC.TX_PTP_RXTSTAMP_IN25</td></tr>
<tr><td>TCELL8:IMUX.IMUX.30.DELAY</td><td>CMAC.SCAN_IN_CMAC120</td></tr>
<tr><td>TCELL8:IMUX.IMUX.32.DELAY</td><td>CMAC.TX_PTP_RXTSTAMP_IN26</td></tr>
<tr><td>TCELL8:IMUX.IMUX.35.DELAY</td><td>CMAC.TX_PTP_RXTSTAMP_IN27</td></tr>
<tr><td>TCELL8:IMUX.IMUX.38.DELAY</td><td>CMAC.TX_PTP_RXTSTAMP_IN28</td></tr>
<tr><td>TCELL8:IMUX.IMUX.41.DELAY</td><td>CMAC.TX_PTP_RXTSTAMP_IN29</td></tr>
<tr><td>TCELL8:IMUX.IMUX.44.DELAY</td><td>CMAC.TX_PTP_RXTSTAMP_IN30</td></tr>
<tr><td>TCELL8:IMUX.IMUX.46.DELAY</td><td>CMAC.SCAN_IN_CMAC176</td></tr>
<tr><td>TCELL8:IMUX.IMUX.47.DELAY</td><td>CMAC.TX_PTP_RXTSTAMP_IN31</td></tr>
<tr><td>TCELL9:OUT.0.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_6_0</td></tr>
<tr><td>TCELL9:OUT.2.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_6_1</td></tr>
<tr><td>TCELL9:OUT.4.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_6_2</td></tr>
<tr><td>TCELL9:OUT.6.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_6_3</td></tr>
<tr><td>TCELL9:OUT.8.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_6_4</td></tr>
<tr><td>TCELL9:OUT.10.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_7_0</td></tr>
<tr><td>TCELL9:OUT.12.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_7_1</td></tr>
<tr><td>TCELL9:OUT.14.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_7_2</td></tr>
<tr><td>TCELL9:OUT.15.TMIN</td><td>CMAC.TX_SERDES_DATA0_36</td></tr>
<tr><td>TCELL9:OUT.16.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_7_3</td></tr>
<tr><td>TCELL9:OUT.17.TMIN</td><td>CMAC.TX_SERDES_DATA0_37</td></tr>
<tr><td>TCELL9:OUT.18.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_7_4</td></tr>
<tr><td>TCELL9:OUT.19.TMIN</td><td>CMAC.TX_SERDES_DATA0_38</td></tr>
<tr><td>TCELL9:OUT.21.TMIN</td><td>CMAC.TX_SERDES_DATA0_39</td></tr>
<tr><td>TCELL9:OUT.23.TMIN</td><td>CMAC.TX_SERDES_ALT_DATA0_8</td></tr>
<tr><td>TCELL9:OUT.25.TMIN</td><td>CMAC.TX_SERDES_ALT_DATA0_9</td></tr>
<tr><td>TCELL9:OUT.26.TMIN</td><td>CMAC.STAT_RX_MF_REPEAT_ERR9</td></tr>
<tr><td>TCELL9:OUT.27.TMIN</td><td>CMAC.TX_SERDES_DATA0_40</td></tr>
<tr><td>TCELL9:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC150</td></tr>
<tr><td>TCELL9:OUT.29.TMIN</td><td>CMAC.TX_SERDES_DATA0_41</td></tr>
<tr><td>TCELL9:OUT.30.TMIN</td><td>CMAC.STAT_RX_MF_LEN_ERR9</td></tr>
<tr><td>TCELL9:OUT.31.TMIN</td><td>CMAC.TX_SERDES_DATA0_42</td></tr>
<tr><td>TCELL9:IMUX.IMUX.0.DELAY</td><td>CMAC.SCAN_IN_CMAC9</td></tr>
<tr><td>TCELL9:IMUX.IMUX.1.DELAY</td><td>CMAC.RX_SERDES_DATA0_36</td></tr>
<tr><td>TCELL9:IMUX.IMUX.3.DELAY</td><td>CMAC.RX_SERDES_DATA0_37</td></tr>
<tr><td>TCELL9:IMUX.IMUX.6.DELAY</td><td>CMAC.RX_SERDES_DATA0_38</td></tr>
<tr><td>TCELL9:IMUX.IMUX.9.DELAY</td><td>CMAC.RX_SERDES_DATA0_39</td></tr>
<tr><td>TCELL9:IMUX.IMUX.12.DELAY</td><td>CMAC.RX_SERDES_ALT_DATA0_8</td></tr>
<tr><td>TCELL9:IMUX.IMUX.15.DELAY</td><td>CMAC.RX_SERDES_ALT_DATA0_9</td></tr>
<tr><td>TCELL9:IMUX.IMUX.16.DELAY</td><td>CMAC.SCAN_IN_CMAC65</td></tr>
<tr><td>TCELL9:IMUX.IMUX.18.DELAY</td><td>CMAC.RX_SERDES_DATA0_40</td></tr>
<tr><td>TCELL9:IMUX.IMUX.21.DELAY</td><td>CMAC.RX_SERDES_DATA0_41</td></tr>
<tr><td>TCELL9:IMUX.IMUX.24.DELAY</td><td>CMAC.RX_SERDES_DATA0_42</td></tr>
<tr><td>TCELL9:IMUX.IMUX.26.DELAY</td><td>CMAC.TX_PTP_RXTSTAMP_IN32</td></tr>
<tr><td>TCELL9:IMUX.IMUX.29.DELAY</td><td>CMAC.TX_PTP_RXTSTAMP_IN33</td></tr>
<tr><td>TCELL9:IMUX.IMUX.30.DELAY</td><td>CMAC.SCAN_IN_CMAC121</td></tr>
<tr><td>TCELL9:IMUX.IMUX.32.DELAY</td><td>CMAC.TX_PTP_RXTSTAMP_IN34</td></tr>
<tr><td>TCELL9:IMUX.IMUX.35.DELAY</td><td>CMAC.TX_PTP_RXTSTAMP_IN35</td></tr>
<tr><td>TCELL9:IMUX.IMUX.38.DELAY</td><td>CMAC.TX_PTP_RXTSTAMP_IN36</td></tr>
<tr><td>TCELL9:IMUX.IMUX.41.DELAY</td><td>CMAC.TX_PTP_RXTSTAMP_IN37</td></tr>
<tr><td>TCELL9:IMUX.IMUX.44.DELAY</td><td>CMAC.TX_PTP_RXTSTAMP_IN38</td></tr>
<tr><td>TCELL9:IMUX.IMUX.46.DELAY</td><td>CMAC.SCAN_IN_CMAC177</td></tr>
<tr><td>TCELL9:IMUX.IMUX.47.DELAY</td><td>CMAC.TX_PTP_RXTSTAMP_IN39</td></tr>
<tr><td>TCELL10:OUT.0.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_8_0</td></tr>
<tr><td>TCELL10:OUT.2.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_8_1</td></tr>
<tr><td>TCELL10:OUT.4.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_8_2</td></tr>
<tr><td>TCELL10:OUT.6.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_8_3</td></tr>
<tr><td>TCELL10:OUT.8.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_8_4</td></tr>
<tr><td>TCELL10:OUT.10.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_9_0</td></tr>
<tr><td>TCELL10:OUT.12.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_9_1</td></tr>
<tr><td>TCELL10:OUT.14.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_9_2</td></tr>
<tr><td>TCELL10:OUT.15.TMIN</td><td>CMAC.TX_SERDES_DATA0_43</td></tr>
<tr><td>TCELL10:OUT.16.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_9_3</td></tr>
<tr><td>TCELL10:OUT.17.TMIN</td><td>CMAC.TX_SERDES_DATA0_44</td></tr>
<tr><td>TCELL10:OUT.18.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_9_4</td></tr>
<tr><td>TCELL10:OUT.19.TMIN</td><td>CMAC.TX_SERDES_DATA0_45</td></tr>
<tr><td>TCELL10:OUT.21.TMIN</td><td>CMAC.TX_SERDES_DATA0_46</td></tr>
<tr><td>TCELL10:OUT.23.TMIN</td><td>CMAC.TX_SERDES_DATA0_47</td></tr>
<tr><td>TCELL10:OUT.25.TMIN</td><td>CMAC.TX_SERDES_ALT_DATA0_10</td></tr>
<tr><td>TCELL10:OUT.26.TMIN</td><td>CMAC.STAT_RX_MF_REPEAT_ERR10</td></tr>
<tr><td>TCELL10:OUT.27.TMIN</td><td>CMAC.TX_SERDES_ALT_DATA0_11</td></tr>
<tr><td>TCELL10:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC149</td></tr>
<tr><td>TCELL10:OUT.29.TMIN</td><td>CMAC.TX_SERDES_DATA0_48</td></tr>
<tr><td>TCELL10:OUT.30.TMIN</td><td>CMAC.STAT_RX_MF_LEN_ERR10</td></tr>
<tr><td>TCELL10:OUT.31.TMIN</td><td>CMAC.TX_SERDES_DATA0_49</td></tr>
<tr><td>TCELL10:IMUX.IMUX.0.DELAY</td><td>CMAC.SCAN_IN_CMAC10</td></tr>
<tr><td>TCELL10:IMUX.IMUX.1.DELAY</td><td>CMAC.RX_SERDES_DATA0_43</td></tr>
<tr><td>TCELL10:IMUX.IMUX.3.DELAY</td><td>CMAC.RX_SERDES_DATA0_44</td></tr>
<tr><td>TCELL10:IMUX.IMUX.6.DELAY</td><td>CMAC.RX_SERDES_DATA0_45</td></tr>
<tr><td>TCELL10:IMUX.IMUX.9.DELAY</td><td>CMAC.RX_SERDES_DATA0_46</td></tr>
<tr><td>TCELL10:IMUX.IMUX.12.DELAY</td><td>CMAC.RX_SERDES_DATA0_47</td></tr>
<tr><td>TCELL10:IMUX.IMUX.15.DELAY</td><td>CMAC.RX_SERDES_ALT_DATA0_10</td></tr>
<tr><td>TCELL10:IMUX.IMUX.16.DELAY</td><td>CMAC.SCAN_IN_CMAC66</td></tr>
<tr><td>TCELL10:IMUX.IMUX.18.DELAY</td><td>CMAC.RX_SERDES_ALT_DATA0_11</td></tr>
<tr><td>TCELL10:IMUX.IMUX.21.DELAY</td><td>CMAC.RX_SERDES_DATA0_48</td></tr>
<tr><td>TCELL10:IMUX.IMUX.24.DELAY</td><td>CMAC.RX_SERDES_DATA0_49</td></tr>
<tr><td>TCELL10:IMUX.IMUX.26.DELAY</td><td>CMAC.TX_PTP_RXTSTAMP_IN40</td></tr>
<tr><td>TCELL10:IMUX.IMUX.29.DELAY</td><td>CMAC.TX_PTP_RXTSTAMP_IN41</td></tr>
<tr><td>TCELL10:IMUX.IMUX.30.DELAY</td><td>CMAC.SCAN_IN_CMAC122</td></tr>
<tr><td>TCELL10:IMUX.IMUX.32.DELAY</td><td>CMAC.TX_PTP_RXTSTAMP_IN42</td></tr>
<tr><td>TCELL10:IMUX.IMUX.35.DELAY</td><td>CMAC.TX_PTP_RXTSTAMP_IN43</td></tr>
<tr><td>TCELL10:IMUX.IMUX.38.DELAY</td><td>CMAC.TX_PTP_RXTSTAMP_IN44</td></tr>
<tr><td>TCELL10:IMUX.IMUX.41.DELAY</td><td>CMAC.TX_PTP_RXTSTAMP_IN45</td></tr>
<tr><td>TCELL10:IMUX.IMUX.44.DELAY</td><td>CMAC.TX_PTP_RXTSTAMP_IN46</td></tr>
<tr><td>TCELL10:IMUX.IMUX.46.DELAY</td><td>CMAC.SCAN_IN_CMAC178</td></tr>
<tr><td>TCELL10:IMUX.IMUX.47.DELAY</td><td>CMAC.TX_PTP_RXTSTAMP_IN47</td></tr>
<tr><td>TCELL11:OUT.0.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_10_0</td></tr>
<tr><td>TCELL11:OUT.2.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_10_1</td></tr>
<tr><td>TCELL11:OUT.4.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_10_2</td></tr>
<tr><td>TCELL11:OUT.6.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_10_3</td></tr>
<tr><td>TCELL11:OUT.8.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_10_4</td></tr>
<tr><td>TCELL11:OUT.10.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_11_0</td></tr>
<tr><td>TCELL11:OUT.12.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_11_1</td></tr>
<tr><td>TCELL11:OUT.14.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_11_2</td></tr>
<tr><td>TCELL11:OUT.15.TMIN</td><td>CMAC.TX_SERDES_DATA0_50</td></tr>
<tr><td>TCELL11:OUT.16.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_11_3</td></tr>
<tr><td>TCELL11:OUT.17.TMIN</td><td>CMAC.TX_SERDES_DATA0_51</td></tr>
<tr><td>TCELL11:OUT.18.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_11_4</td></tr>
<tr><td>TCELL11:OUT.19.TMIN</td><td>CMAC.TX_SERDES_DATA0_52</td></tr>
<tr><td>TCELL11:OUT.21.TMIN</td><td>CMAC.TX_SERDES_DATA0_53</td></tr>
<tr><td>TCELL11:OUT.23.TMIN</td><td>CMAC.TX_SERDES_DATA0_54</td></tr>
<tr><td>TCELL11:OUT.25.TMIN</td><td>CMAC.TX_SERDES_DATA0_55</td></tr>
<tr><td>TCELL11:OUT.26.TMIN</td><td>CMAC.STAT_RX_MF_REPEAT_ERR11</td></tr>
<tr><td>TCELL11:OUT.27.TMIN</td><td>CMAC.TX_SERDES_ALT_DATA0_12</td></tr>
<tr><td>TCELL11:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC148</td></tr>
<tr><td>TCELL11:OUT.29.TMIN</td><td>CMAC.TX_SERDES_ALT_DATA0_13</td></tr>
<tr><td>TCELL11:OUT.30.TMIN</td><td>CMAC.STAT_RX_MF_LEN_ERR11</td></tr>
<tr><td>TCELL11:OUT.31.TMIN</td><td>CMAC.TX_SERDES_DATA0_56</td></tr>
<tr><td>TCELL11:IMUX.IMUX.0.DELAY</td><td>CMAC.SCAN_IN_CMAC11</td></tr>
<tr><td>TCELL11:IMUX.IMUX.1.DELAY</td><td>CMAC.RX_SERDES_DATA0_50</td></tr>
<tr><td>TCELL11:IMUX.IMUX.3.DELAY</td><td>CMAC.RX_SERDES_DATA0_51</td></tr>
<tr><td>TCELL11:IMUX.IMUX.6.DELAY</td><td>CMAC.RX_SERDES_DATA0_52</td></tr>
<tr><td>TCELL11:IMUX.IMUX.9.DELAY</td><td>CMAC.RX_SERDES_DATA0_53</td></tr>
<tr><td>TCELL11:IMUX.IMUX.12.DELAY</td><td>CMAC.RX_SERDES_DATA0_54</td></tr>
<tr><td>TCELL11:IMUX.IMUX.15.DELAY</td><td>CMAC.RX_SERDES_DATA0_55</td></tr>
<tr><td>TCELL11:IMUX.IMUX.16.DELAY</td><td>CMAC.SCAN_IN_CMAC67</td></tr>
<tr><td>TCELL11:IMUX.IMUX.18.DELAY</td><td>CMAC.RX_SERDES_ALT_DATA0_12</td></tr>
<tr><td>TCELL11:IMUX.IMUX.21.DELAY</td><td>CMAC.RX_SERDES_ALT_DATA0_13</td></tr>
<tr><td>TCELL11:IMUX.IMUX.24.DELAY</td><td>CMAC.RX_SERDES_DATA0_56</td></tr>
<tr><td>TCELL11:IMUX.IMUX.26.DELAY</td><td>CMAC.TX_PTP_RXTSTAMP_IN48</td></tr>
<tr><td>TCELL11:IMUX.IMUX.29.DELAY</td><td>CMAC.TX_PTP_RXTSTAMP_IN49</td></tr>
<tr><td>TCELL11:IMUX.IMUX.30.DELAY</td><td>CMAC.SCAN_IN_CMAC123</td></tr>
<tr><td>TCELL11:IMUX.IMUX.32.DELAY</td><td>CMAC.TX_PTP_RXTSTAMP_IN50</td></tr>
<tr><td>TCELL11:IMUX.IMUX.35.DELAY</td><td>CMAC.TX_PTP_RXTSTAMP_IN51</td></tr>
<tr><td>TCELL11:IMUX.IMUX.38.DELAY</td><td>CMAC.TX_PTP_RXTSTAMP_IN52</td></tr>
<tr><td>TCELL11:IMUX.IMUX.41.DELAY</td><td>CMAC.TX_PTP_RXTSTAMP_IN53</td></tr>
<tr><td>TCELL11:IMUX.IMUX.44.DELAY</td><td>CMAC.TX_PTP_RXTSTAMP_IN54</td></tr>
<tr><td>TCELL11:IMUX.IMUX.46.DELAY</td><td>CMAC.SCAN_IN_CMAC179</td></tr>
<tr><td>TCELL11:IMUX.IMUX.47.DELAY</td><td>CMAC.TX_PTP_RXTSTAMP_IN55</td></tr>
<tr><td>TCELL12:OUT.0.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_12_0</td></tr>
<tr><td>TCELL12:OUT.2.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_12_1</td></tr>
<tr><td>TCELL12:OUT.4.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_12_2</td></tr>
<tr><td>TCELL12:OUT.6.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_12_3</td></tr>
<tr><td>TCELL12:OUT.8.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_12_4</td></tr>
<tr><td>TCELL12:OUT.10.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_13_0</td></tr>
<tr><td>TCELL12:OUT.12.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_13_1</td></tr>
<tr><td>TCELL12:OUT.14.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_13_2</td></tr>
<tr><td>TCELL12:OUT.15.TMIN</td><td>CMAC.TX_SERDES_DATA0_57</td></tr>
<tr><td>TCELL12:OUT.16.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_13_3</td></tr>
<tr><td>TCELL12:OUT.17.TMIN</td><td>CMAC.TX_SERDES_DATA0_58</td></tr>
<tr><td>TCELL12:OUT.18.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_13_4</td></tr>
<tr><td>TCELL12:OUT.19.TMIN</td><td>CMAC.TX_SERDES_DATA0_59</td></tr>
<tr><td>TCELL12:OUT.21.TMIN</td><td>CMAC.TX_SERDES_DATA0_60</td></tr>
<tr><td>TCELL12:OUT.23.TMIN</td><td>CMAC.TX_SERDES_DATA0_61</td></tr>
<tr><td>TCELL12:OUT.25.TMIN</td><td>CMAC.TX_SERDES_DATA0_62</td></tr>
<tr><td>TCELL12:OUT.26.TMIN</td><td>CMAC.STAT_RX_MF_REPEAT_ERR12</td></tr>
<tr><td>TCELL12:OUT.27.TMIN</td><td>CMAC.TX_SERDES_DATA0_63</td></tr>
<tr><td>TCELL12:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC147</td></tr>
<tr><td>TCELL12:OUT.29.TMIN</td><td>CMAC.TX_SERDES_ALT_DATA0_14</td></tr>
<tr><td>TCELL12:OUT.30.TMIN</td><td>CMAC.STAT_RX_MF_LEN_ERR12</td></tr>
<tr><td>TCELL12:OUT.31.TMIN</td><td>CMAC.TX_SERDES_ALT_DATA0_15</td></tr>
<tr><td>TCELL12:IMUX.IMUX.0.DELAY</td><td>CMAC.SCAN_IN_CMAC12</td></tr>
<tr><td>TCELL12:IMUX.IMUX.1.DELAY</td><td>CMAC.RX_SERDES_DATA0_57</td></tr>
<tr><td>TCELL12:IMUX.IMUX.3.DELAY</td><td>CMAC.RX_SERDES_DATA0_58</td></tr>
<tr><td>TCELL12:IMUX.IMUX.6.DELAY</td><td>CMAC.RX_SERDES_DATA0_59</td></tr>
<tr><td>TCELL12:IMUX.IMUX.9.DELAY</td><td>CMAC.RX_SERDES_DATA0_60</td></tr>
<tr><td>TCELL12:IMUX.IMUX.12.DELAY</td><td>CMAC.RX_SERDES_DATA0_61</td></tr>
<tr><td>TCELL12:IMUX.IMUX.15.DELAY</td><td>CMAC.RX_SERDES_DATA0_62</td></tr>
<tr><td>TCELL12:IMUX.IMUX.16.DELAY</td><td>CMAC.SCAN_IN_CMAC68</td></tr>
<tr><td>TCELL12:IMUX.IMUX.18.DELAY</td><td>CMAC.RX_SERDES_DATA0_63</td></tr>
<tr><td>TCELL12:IMUX.IMUX.21.DELAY</td><td>CMAC.RX_SERDES_ALT_DATA0_14</td></tr>
<tr><td>TCELL12:IMUX.IMUX.24.DELAY</td><td>CMAC.RX_SERDES_ALT_DATA0_15</td></tr>
<tr><td>TCELL12:IMUX.IMUX.26.DELAY</td><td>CMAC.TX_PTP_RXTSTAMP_IN56</td></tr>
<tr><td>TCELL12:IMUX.IMUX.29.DELAY</td><td>CMAC.TX_PTP_RXTSTAMP_IN57</td></tr>
<tr><td>TCELL12:IMUX.IMUX.30.DELAY</td><td>CMAC.SCAN_IN_CMAC124</td></tr>
<tr><td>TCELL12:IMUX.IMUX.32.DELAY</td><td>CMAC.TX_PTP_RXTSTAMP_IN58</td></tr>
<tr><td>TCELL12:IMUX.IMUX.35.DELAY</td><td>CMAC.TX_PTP_RXTSTAMP_IN59</td></tr>
<tr><td>TCELL12:IMUX.IMUX.38.DELAY</td><td>CMAC.TX_PTP_RXTSTAMP_IN60</td></tr>
<tr><td>TCELL12:IMUX.IMUX.41.DELAY</td><td>CMAC.TX_PTP_RXTSTAMP_IN61</td></tr>
<tr><td>TCELL12:IMUX.IMUX.44.DELAY</td><td>CMAC.TX_PTP_RXTSTAMP_IN62</td></tr>
<tr><td>TCELL12:IMUX.IMUX.46.DELAY</td><td>CMAC.SCAN_IN_CMAC180</td></tr>
<tr><td>TCELL12:IMUX.IMUX.47.DELAY</td><td>CMAC.TX_PTP_RXTSTAMP_IN63</td></tr>
<tr><td>TCELL13:OUT.0.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_14_0</td></tr>
<tr><td>TCELL13:OUT.2.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_14_1</td></tr>
<tr><td>TCELL13:OUT.4.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_14_2</td></tr>
<tr><td>TCELL13:OUT.6.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_14_3</td></tr>
<tr><td>TCELL13:OUT.8.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_14_4</td></tr>
<tr><td>TCELL13:OUT.10.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_15_0</td></tr>
<tr><td>TCELL13:OUT.12.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_15_1</td></tr>
<tr><td>TCELL13:OUT.14.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_15_2</td></tr>
<tr><td>TCELL13:OUT.15.TMIN</td><td>CMAC.TX_SERDES_DATA5_5</td></tr>
<tr><td>TCELL13:OUT.16.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_15_3</td></tr>
<tr><td>TCELL13:OUT.17.TMIN</td><td>CMAC.TX_SERDES_DATA5_6</td></tr>
<tr><td>TCELL13:OUT.18.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_15_4</td></tr>
<tr><td>TCELL13:OUT.19.TMIN</td><td>CMAC.TX_SERDES_DATA5_7</td></tr>
<tr><td>TCELL13:OUT.23.TMIN</td><td>CMAC.TX_SERDES_DATA5_0</td></tr>
<tr><td>TCELL13:OUT.25.TMIN</td><td>CMAC.TX_SERDES_DATA5_1</td></tr>
<tr><td>TCELL13:OUT.26.TMIN</td><td>CMAC.STAT_RX_MF_REPEAT_ERR13</td></tr>
<tr><td>TCELL13:OUT.27.TMIN</td><td>CMAC.TX_SERDES_DATA5_2</td></tr>
<tr><td>TCELL13:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC146</td></tr>
<tr><td>TCELL13:OUT.29.TMIN</td><td>CMAC.TX_SERDES_DATA5_3</td></tr>
<tr><td>TCELL13:OUT.30.TMIN</td><td>CMAC.STAT_RX_MF_LEN_ERR13</td></tr>
<tr><td>TCELL13:OUT.31.TMIN</td><td>CMAC.TX_SERDES_DATA5_4</td></tr>
<tr><td>TCELL13:IMUX.IMUX.0.DELAY</td><td>CMAC.SCAN_IN_CMAC13</td></tr>
<tr><td>TCELL13:IMUX.IMUX.1.DELAY</td><td>CMAC.RX_SERDES_DATA5_7</td></tr>
<tr><td>TCELL13:IMUX.IMUX.6.DELAY</td><td>CMAC.RX_SERDES_DATA5_0</td></tr>
<tr><td>TCELL13:IMUX.IMUX.9.DELAY</td><td>CMAC.RX_SERDES_DATA5_1</td></tr>
<tr><td>TCELL13:IMUX.IMUX.12.DELAY</td><td>CMAC.RX_SERDES_DATA5_2</td></tr>
<tr><td>TCELL13:IMUX.IMUX.15.DELAY</td><td>CMAC.RX_SERDES_DATA5_3</td></tr>
<tr><td>TCELL13:IMUX.IMUX.16.DELAY</td><td>CMAC.SCAN_IN_CMAC69</td></tr>
<tr><td>TCELL13:IMUX.IMUX.18.DELAY</td><td>CMAC.RX_SERDES_DATA5_4</td></tr>
<tr><td>TCELL13:IMUX.IMUX.21.DELAY</td><td>CMAC.RX_SERDES_DATA5_5</td></tr>
<tr><td>TCELL13:IMUX.IMUX.24.DELAY</td><td>CMAC.RX_SERDES_DATA5_6</td></tr>
<tr><td>TCELL13:IMUX.IMUX.26.DELAY</td><td>CMAC.TX_PTP_CHKSUM_OFFSET_IN0</td></tr>
<tr><td>TCELL13:IMUX.IMUX.29.DELAY</td><td>CMAC.TX_PTP_CHKSUM_OFFSET_IN1</td></tr>
<tr><td>TCELL13:IMUX.IMUX.30.DELAY</td><td>CMAC.SCAN_IN_CMAC125</td></tr>
<tr><td>TCELL13:IMUX.IMUX.32.DELAY</td><td>CMAC.TX_PTP_CHKSUM_OFFSET_IN2</td></tr>
<tr><td>TCELL13:IMUX.IMUX.35.DELAY</td><td>CMAC.TX_PTP_CHKSUM_OFFSET_IN3</td></tr>
<tr><td>TCELL13:IMUX.IMUX.38.DELAY</td><td>CMAC.TX_PTP_CHKSUM_OFFSET_IN4</td></tr>
<tr><td>TCELL13:IMUX.IMUX.41.DELAY</td><td>CMAC.TX_PTP_CHKSUM_OFFSET_IN5</td></tr>
<tr><td>TCELL13:IMUX.IMUX.44.DELAY</td><td>CMAC.TX_PTP_CHKSUM_OFFSET_IN6</td></tr>
<tr><td>TCELL13:IMUX.IMUX.46.DELAY</td><td>CMAC.SCAN_IN_CMAC181</td></tr>
<tr><td>TCELL13:IMUX.IMUX.47.DELAY</td><td>CMAC.TX_PTP_CHKSUM_OFFSET_IN7</td></tr>
<tr><td>TCELL14:OUT.0.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_16_0</td></tr>
<tr><td>TCELL14:OUT.2.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_16_1</td></tr>
<tr><td>TCELL14:OUT.4.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_16_2</td></tr>
<tr><td>TCELL14:OUT.6.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_16_3</td></tr>
<tr><td>TCELL14:OUT.8.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_16_4</td></tr>
<tr><td>TCELL14:OUT.10.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_17_0</td></tr>
<tr><td>TCELL14:OUT.12.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_17_1</td></tr>
<tr><td>TCELL14:OUT.14.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_17_2</td></tr>
<tr><td>TCELL14:OUT.15.TMIN</td><td>CMAC.TX_SERDES_DATA5_14</td></tr>
<tr><td>TCELL14:OUT.16.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_17_3</td></tr>
<tr><td>TCELL14:OUT.17.TMIN</td><td>CMAC.TX_SERDES_DATA5_15</td></tr>
<tr><td>TCELL14:OUT.18.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_17_4</td></tr>
<tr><td>TCELL14:OUT.21.TMIN</td><td>CMAC.TX_SERDES_DATA5_8</td></tr>
<tr><td>TCELL14:OUT.23.TMIN</td><td>CMAC.TX_SERDES_DATA5_9</td></tr>
<tr><td>TCELL14:OUT.25.TMIN</td><td>CMAC.TX_SERDES_DATA5_10</td></tr>
<tr><td>TCELL14:OUT.26.TMIN</td><td>CMAC.STAT_RX_MF_REPEAT_ERR14</td></tr>
<tr><td>TCELL14:OUT.27.TMIN</td><td>CMAC.TX_SERDES_DATA5_11</td></tr>
<tr><td>TCELL14:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC145</td></tr>
<tr><td>TCELL14:OUT.29.TMIN</td><td>CMAC.TX_SERDES_DATA5_12</td></tr>
<tr><td>TCELL14:OUT.30.TMIN</td><td>CMAC.STAT_RX_MF_LEN_ERR14</td></tr>
<tr><td>TCELL14:OUT.31.TMIN</td><td>CMAC.TX_SERDES_DATA5_13</td></tr>
<tr><td>TCELL14:IMUX.IMUX.0.DELAY</td><td>CMAC.SCAN_IN_CMAC14</td></tr>
<tr><td>TCELL14:IMUX.IMUX.3.DELAY</td><td>CMAC.RX_SERDES_DATA5_8</td></tr>
<tr><td>TCELL14:IMUX.IMUX.6.DELAY</td><td>CMAC.RX_SERDES_DATA5_9</td></tr>
<tr><td>TCELL14:IMUX.IMUX.9.DELAY</td><td>CMAC.RX_SERDES_DATA5_10</td></tr>
<tr><td>TCELL14:IMUX.IMUX.12.DELAY</td><td>CMAC.RX_SERDES_DATA5_11</td></tr>
<tr><td>TCELL14:IMUX.IMUX.15.DELAY</td><td>CMAC.RX_SERDES_DATA5_12</td></tr>
<tr><td>TCELL14:IMUX.IMUX.16.DELAY</td><td>CMAC.SCAN_IN_CMAC70</td></tr>
<tr><td>TCELL14:IMUX.IMUX.18.DELAY</td><td>CMAC.RX_SERDES_DATA5_13</td></tr>
<tr><td>TCELL14:IMUX.IMUX.21.DELAY</td><td>CMAC.RX_SERDES_DATA5_14</td></tr>
<tr><td>TCELL14:IMUX.IMUX.24.DELAY</td><td>CMAC.RX_SERDES_DATA5_15</td></tr>
<tr><td>TCELL14:IMUX.IMUX.26.DELAY</td><td>CMAC.TX_PTP_CHKSUM_OFFSET_IN8</td></tr>
<tr><td>TCELL14:IMUX.IMUX.29.DELAY</td><td>CMAC.TX_PTP_CHKSUM_OFFSET_IN9</td></tr>
<tr><td>TCELL14:IMUX.IMUX.30.DELAY</td><td>CMAC.SCAN_IN_CMAC126</td></tr>
<tr><td>TCELL14:IMUX.IMUX.32.DELAY</td><td>CMAC.TX_PTP_CHKSUM_OFFSET_IN10</td></tr>
<tr><td>TCELL14:IMUX.IMUX.35.DELAY</td><td>CMAC.TX_PTP_CHKSUM_OFFSET_IN11</td></tr>
<tr><td>TCELL14:IMUX.IMUX.38.DELAY</td><td>CMAC.TX_PTP_CHKSUM_OFFSET_IN12</td></tr>
<tr><td>TCELL14:IMUX.IMUX.41.DELAY</td><td>CMAC.TX_PTP_CHKSUM_OFFSET_IN13</td></tr>
<tr><td>TCELL14:IMUX.IMUX.44.DELAY</td><td>CMAC.TX_PTP_CHKSUM_OFFSET_IN14</td></tr>
<tr><td>TCELL14:IMUX.IMUX.46.DELAY</td><td>CMAC.SCAN_IN_DRPCTRL0</td></tr>
<tr><td>TCELL14:IMUX.IMUX.47.DELAY</td><td>CMAC.TX_PTP_CHKSUM_OFFSET_IN15</td></tr>
<tr><td>TCELL15:OUT.0.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_18_0</td></tr>
<tr><td>TCELL15:OUT.2.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_18_1</td></tr>
<tr><td>TCELL15:OUT.4.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_18_2</td></tr>
<tr><td>TCELL15:OUT.6.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_18_3</td></tr>
<tr><td>TCELL15:OUT.8.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_18_4</td></tr>
<tr><td>TCELL15:OUT.10.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_19_0</td></tr>
<tr><td>TCELL15:OUT.12.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_19_1</td></tr>
<tr><td>TCELL15:OUT.14.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_19_2</td></tr>
<tr><td>TCELL15:OUT.15.TMIN</td><td>CMAC.TX_SERDES_DATA5_23</td></tr>
<tr><td>TCELL15:OUT.16.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_19_3</td></tr>
<tr><td>TCELL15:OUT.18.TMIN</td><td>CMAC.STAT_RX_VL_NUMBER_19_4</td></tr>
<tr><td>TCELL15:OUT.19.TMIN</td><td>CMAC.TX_SERDES_DATA5_16</td></tr>
<tr><td>TCELL15:OUT.21.TMIN</td><td>CMAC.TX_SERDES_DATA5_17</td></tr>
<tr><td>TCELL15:OUT.23.TMIN</td><td>CMAC.TX_SERDES_DATA5_18</td></tr>
<tr><td>TCELL15:OUT.25.TMIN</td><td>CMAC.TX_SERDES_DATA5_19</td></tr>
<tr><td>TCELL15:OUT.26.TMIN</td><td>CMAC.STAT_RX_MF_REPEAT_ERR15</td></tr>
<tr><td>TCELL15:OUT.27.TMIN</td><td>CMAC.TX_SERDES_DATA5_20</td></tr>
<tr><td>TCELL15:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC144</td></tr>
<tr><td>TCELL15:OUT.29.TMIN</td><td>CMAC.TX_SERDES_DATA5_21</td></tr>
<tr><td>TCELL15:OUT.30.TMIN</td><td>CMAC.STAT_RX_MF_LEN_ERR15</td></tr>
<tr><td>TCELL15:OUT.31.TMIN</td><td>CMAC.TX_SERDES_DATA5_22</td></tr>
<tr><td>TCELL15:IMUX.IMUX.0.DELAY</td><td>CMAC.SCAN_IN_CMAC15</td></tr>
<tr><td>TCELL15:IMUX.IMUX.1.DELAY</td><td>CMAC.RX_SERDES_DATA5_21</td></tr>
<tr><td>TCELL15:IMUX.IMUX.3.DELAY</td><td>CMAC.RX_SERDES_DATA5_22</td></tr>
<tr><td>TCELL15:IMUX.IMUX.6.DELAY</td><td>CMAC.RX_SERDES_DATA5_23</td></tr>
<tr><td>TCELL15:IMUX.IMUX.12.DELAY</td><td>CMAC.RX_SERDES_DATA5_16</td></tr>
<tr><td>TCELL15:IMUX.IMUX.15.DELAY</td><td>CMAC.RX_SERDES_DATA5_17</td></tr>
<tr><td>TCELL15:IMUX.IMUX.16.DELAY</td><td>CMAC.SCAN_IN_CMAC71</td></tr>
<tr><td>TCELL15:IMUX.IMUX.18.DELAY</td><td>CMAC.RX_SERDES_DATA5_18</td></tr>
<tr><td>TCELL15:IMUX.IMUX.21.DELAY</td><td>CMAC.RX_SERDES_DATA5_19</td></tr>
<tr><td>TCELL15:IMUX.IMUX.24.DELAY</td><td>CMAC.RX_SERDES_DATA5_20</td></tr>
<tr><td>TCELL15:IMUX.IMUX.26.DELAY</td><td>CMAC.CTL_TX_PAUSE_ENABLE8</td></tr>
<tr><td>TCELL15:IMUX.IMUX.29.DELAY</td><td>CMAC.TX_PTP_UPD_CHKSUM_IN</td></tr>
<tr><td>TCELL15:IMUX.IMUX.30.DELAY</td><td>CMAC.SCAN_IN_CMAC127</td></tr>
<tr><td>TCELL15:IMUX.IMUX.32.DELAY</td><td>CMAC.TX_PTP_1588OP_IN0</td></tr>
<tr><td>TCELL15:IMUX.IMUX.35.DELAY</td><td>CMAC.TX_PTP_1588OP_IN1</td></tr>
<tr><td>TCELL15:IMUX.IMUX.38.DELAY</td><td>CMAC.CTL_TX_PTP_VLANE_ADJUST_MODE</td></tr>
<tr><td>TCELL15:IMUX.IMUX.46.DELAY</td><td>CMAC.SCAN_IN_DRPCTRL1</td></tr>
<tr><td>TCELL16:OUT.0.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA8_8</td></tr>
<tr><td>TCELL16:OUT.2.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA8_9</td></tr>
<tr><td>TCELL16:OUT.4.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA8_10</td></tr>
<tr><td>TCELL16:OUT.6.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA8_11</td></tr>
<tr><td>TCELL16:OUT.8.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA8_12</td></tr>
<tr><td>TCELL16:OUT.10.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA8_13</td></tr>
<tr><td>TCELL16:OUT.12.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA8_14</td></tr>
<tr><td>TCELL16:OUT.14.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA8_15</td></tr>
<tr><td>TCELL16:OUT.17.TMIN</td><td>CMAC.TX_SERDES_DATA5_24</td></tr>
<tr><td>TCELL16:OUT.19.TMIN</td><td>CMAC.TX_SERDES_DATA5_25</td></tr>
<tr><td>TCELL16:OUT.21.TMIN</td><td>CMAC.TX_SERDES_DATA5_26</td></tr>
<tr><td>TCELL16:OUT.23.TMIN</td><td>CMAC.TX_SERDES_DATA5_27</td></tr>
<tr><td>TCELL16:OUT.25.TMIN</td><td>CMAC.TX_SERDES_DATA5_28</td></tr>
<tr><td>TCELL16:OUT.26.TMIN</td><td>CMAC.STAT_RX_MF_REPEAT_ERR16</td></tr>
<tr><td>TCELL16:OUT.27.TMIN</td><td>CMAC.TX_SERDES_DATA5_29</td></tr>
<tr><td>TCELL16:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC143</td></tr>
<tr><td>TCELL16:OUT.29.TMIN</td><td>CMAC.TX_SERDES_DATA5_30</td></tr>
<tr><td>TCELL16:OUT.30.TMIN</td><td>CMAC.STAT_RX_MF_LEN_ERR16</td></tr>
<tr><td>TCELL16:OUT.31.TMIN</td><td>CMAC.TX_SERDES_DATA5_31</td></tr>
<tr><td>TCELL16:IMUX.IMUX.0.DELAY</td><td>CMAC.SCAN_IN_CMAC16</td></tr>
<tr><td>TCELL16:IMUX.IMUX.1.DELAY</td><td>CMAC.RX_SERDES_DATA5_30</td></tr>
<tr><td>TCELL16:IMUX.IMUX.3.DELAY</td><td>CMAC.RX_SERDES_DATA5_31</td></tr>
<tr><td>TCELL16:IMUX.IMUX.9.DELAY</td><td>CMAC.RX_SERDES_DATA5_24</td></tr>
<tr><td>TCELL16:IMUX.IMUX.12.DELAY</td><td>CMAC.RX_SERDES_DATA5_25</td></tr>
<tr><td>TCELL16:IMUX.IMUX.15.DELAY</td><td>CMAC.RX_SERDES_DATA5_26</td></tr>
<tr><td>TCELL16:IMUX.IMUX.16.DELAY</td><td>CMAC.SCAN_IN_CMAC72</td></tr>
<tr><td>TCELL16:IMUX.IMUX.18.DELAY</td><td>CMAC.RX_SERDES_DATA5_27</td></tr>
<tr><td>TCELL16:IMUX.IMUX.21.DELAY</td><td>CMAC.RX_SERDES_DATA5_28</td></tr>
<tr><td>TCELL16:IMUX.IMUX.24.DELAY</td><td>CMAC.RX_SERDES_DATA5_29</td></tr>
<tr><td>TCELL16:IMUX.IMUX.26.DELAY</td><td>CMAC.CTL_TX_PAUSE_ENABLE0</td></tr>
<tr><td>TCELL16:IMUX.IMUX.29.DELAY</td><td>CMAC.CTL_TX_PAUSE_ENABLE1</td></tr>
<tr><td>TCELL16:IMUX.IMUX.30.DELAY</td><td>CMAC.SCAN_IN_CMAC128</td></tr>
<tr><td>TCELL16:IMUX.IMUX.32.DELAY</td><td>CMAC.CTL_TX_PAUSE_ENABLE2</td></tr>
<tr><td>TCELL16:IMUX.IMUX.35.DELAY</td><td>CMAC.CTL_TX_PAUSE_ENABLE3</td></tr>
<tr><td>TCELL16:IMUX.IMUX.38.DELAY</td><td>CMAC.CTL_TX_PAUSE_ENABLE4</td></tr>
<tr><td>TCELL16:IMUX.IMUX.41.DELAY</td><td>CMAC.CTL_TX_PAUSE_ENABLE5</td></tr>
<tr><td>TCELL16:IMUX.IMUX.44.DELAY</td><td>CMAC.CTL_TX_PAUSE_ENABLE6</td></tr>
<tr><td>TCELL16:IMUX.IMUX.46.DELAY</td><td>CMAC.SCAN_IN_DRPCTRL2</td></tr>
<tr><td>TCELL16:IMUX.IMUX.47.DELAY</td><td>CMAC.CTL_TX_PAUSE_ENABLE7</td></tr>
<tr><td>TCELL17:OUT.0.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA8_0</td></tr>
<tr><td>TCELL17:OUT.2.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA8_1</td></tr>
<tr><td>TCELL17:OUT.4.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA8_2</td></tr>
<tr><td>TCELL17:OUT.6.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA8_3</td></tr>
<tr><td>TCELL17:OUT.8.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA8_4</td></tr>
<tr><td>TCELL17:OUT.10.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA8_5</td></tr>
<tr><td>TCELL17:OUT.12.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA8_6</td></tr>
<tr><td>TCELL17:OUT.14.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA8_7</td></tr>
<tr><td>TCELL17:OUT.17.TMIN</td><td>CMAC.TX_SERDES_DATA1_0</td></tr>
<tr><td>TCELL17:OUT.19.TMIN</td><td>CMAC.TX_SERDES_DATA1_1</td></tr>
<tr><td>TCELL17:OUT.21.TMIN</td><td>CMAC.TX_SERDES_DATA1_2</td></tr>
<tr><td>TCELL17:OUT.23.TMIN</td><td>CMAC.TX_SERDES_DATA1_3</td></tr>
<tr><td>TCELL17:OUT.25.TMIN</td><td>CMAC.TX_SERDES_DATA1_4</td></tr>
<tr><td>TCELL17:OUT.26.TMIN</td><td>CMAC.STAT_RX_MF_REPEAT_ERR17</td></tr>
<tr><td>TCELL17:OUT.27.TMIN</td><td>CMAC.TX_SERDES_DATA1_5</td></tr>
<tr><td>TCELL17:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC142</td></tr>
<tr><td>TCELL17:OUT.29.TMIN</td><td>CMAC.TX_SERDES_DATA1_6</td></tr>
<tr><td>TCELL17:OUT.30.TMIN</td><td>CMAC.STAT_RX_MF_LEN_ERR17</td></tr>
<tr><td>TCELL17:OUT.31.TMIN</td><td>CMAC.TX_SERDES_DATA1_7</td></tr>
<tr><td>TCELL17:IMUX.IMUX.0.DELAY</td><td>CMAC.SCAN_IN_CMAC17</td></tr>
<tr><td>TCELL17:IMUX.IMUX.1.DELAY</td><td>CMAC.RX_SERDES_DATA1_0</td></tr>
<tr><td>TCELL17:IMUX.IMUX.3.DELAY</td><td>CMAC.RX_SERDES_DATA1_1</td></tr>
<tr><td>TCELL17:IMUX.IMUX.6.DELAY</td><td>CMAC.RX_SERDES_DATA1_2</td></tr>
<tr><td>TCELL17:IMUX.IMUX.9.DELAY</td><td>CMAC.RX_SERDES_DATA1_3</td></tr>
<tr><td>TCELL17:IMUX.IMUX.12.DELAY</td><td>CMAC.RX_SERDES_DATA1_4</td></tr>
<tr><td>TCELL17:IMUX.IMUX.15.DELAY</td><td>CMAC.RX_SERDES_DATA1_5</td></tr>
<tr><td>TCELL17:IMUX.IMUX.16.DELAY</td><td>CMAC.SCAN_IN_CMAC73</td></tr>
<tr><td>TCELL17:IMUX.IMUX.18.DELAY</td><td>CMAC.RX_SERDES_DATA1_6</td></tr>
<tr><td>TCELL17:IMUX.IMUX.21.DELAY</td><td>CMAC.RX_SERDES_DATA1_7</td></tr>
<tr><td>TCELL17:IMUX.IMUX.26.DELAY</td><td>CMAC.CTL_TX_LANE0_VLM_BIP7_OVERRIDE_VALUE0</td></tr>
<tr><td>TCELL17:IMUX.IMUX.29.DELAY</td><td>CMAC.CTL_TX_LANE0_VLM_BIP7_OVERRIDE_VALUE1</td></tr>
<tr><td>TCELL17:IMUX.IMUX.30.DELAY</td><td>CMAC.SCAN_IN_CMAC129</td></tr>
<tr><td>TCELL17:IMUX.IMUX.32.DELAY</td><td>CMAC.CTL_TX_LANE0_VLM_BIP7_OVERRIDE_VALUE2</td></tr>
<tr><td>TCELL17:IMUX.IMUX.35.DELAY</td><td>CMAC.CTL_TX_LANE0_VLM_BIP7_OVERRIDE_VALUE3</td></tr>
<tr><td>TCELL17:IMUX.IMUX.38.DELAY</td><td>CMAC.CTL_TX_LANE0_VLM_BIP7_OVERRIDE_VALUE4</td></tr>
<tr><td>TCELL17:IMUX.IMUX.41.DELAY</td><td>CMAC.CTL_TX_LANE0_VLM_BIP7_OVERRIDE_VALUE5</td></tr>
<tr><td>TCELL17:IMUX.IMUX.44.DELAY</td><td>CMAC.CTL_TX_LANE0_VLM_BIP7_OVERRIDE_VALUE6</td></tr>
<tr><td>TCELL17:IMUX.IMUX.46.DELAY</td><td>CMAC.SCAN_IN_DRPCTRL3</td></tr>
<tr><td>TCELL17:IMUX.IMUX.47.DELAY</td><td>CMAC.CTL_TX_LANE0_VLM_BIP7_OVERRIDE_VALUE7</td></tr>
<tr><td>TCELL18:OUT.0.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA7_8</td></tr>
<tr><td>TCELL18:OUT.2.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA7_9</td></tr>
<tr><td>TCELL18:OUT.4.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA7_10</td></tr>
<tr><td>TCELL18:OUT.6.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA7_11</td></tr>
<tr><td>TCELL18:OUT.8.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA7_12</td></tr>
<tr><td>TCELL18:OUT.10.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA7_13</td></tr>
<tr><td>TCELL18:OUT.12.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA7_14</td></tr>
<tr><td>TCELL18:OUT.14.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA7_15</td></tr>
<tr><td>TCELL18:OUT.15.TMIN</td><td>CMAC.TX_SERDES_ALT_DATA1_0</td></tr>
<tr><td>TCELL18:OUT.17.TMIN</td><td>CMAC.TX_SERDES_ALT_DATA1_1</td></tr>
<tr><td>TCELL18:OUT.19.TMIN</td><td>CMAC.TX_SERDES_DATA1_8</td></tr>
<tr><td>TCELL18:OUT.21.TMIN</td><td>CMAC.TX_SERDES_DATA1_9</td></tr>
<tr><td>TCELL18:OUT.23.TMIN</td><td>CMAC.TX_SERDES_DATA1_10</td></tr>
<tr><td>TCELL18:OUT.25.TMIN</td><td>CMAC.TX_SERDES_DATA1_11</td></tr>
<tr><td>TCELL18:OUT.26.TMIN</td><td>CMAC.STAT_RX_MF_REPEAT_ERR18</td></tr>
<tr><td>TCELL18:OUT.27.TMIN</td><td>CMAC.TX_SERDES_DATA1_12</td></tr>
<tr><td>TCELL18:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC141</td></tr>
<tr><td>TCELL18:OUT.29.TMIN</td><td>CMAC.TX_SERDES_DATA1_13</td></tr>
<tr><td>TCELL18:OUT.30.TMIN</td><td>CMAC.STAT_RX_MF_LEN_ERR18</td></tr>
<tr><td>TCELL18:OUT.31.TMIN</td><td>CMAC.TX_SERDES_DATA1_14</td></tr>
<tr><td>TCELL18:IMUX.IMUX.0.DELAY</td><td>CMAC.SCAN_IN_CMAC18</td></tr>
<tr><td>TCELL18:IMUX.IMUX.1.DELAY</td><td>CMAC.RX_SERDES_ALT_DATA1_0</td></tr>
<tr><td>TCELL18:IMUX.IMUX.3.DELAY</td><td>CMAC.RX_SERDES_ALT_DATA1_1</td></tr>
<tr><td>TCELL18:IMUX.IMUX.6.DELAY</td><td>CMAC.RX_SERDES_DATA1_8</td></tr>
<tr><td>TCELL18:IMUX.IMUX.9.DELAY</td><td>CMAC.RX_SERDES_DATA1_9</td></tr>
<tr><td>TCELL18:IMUX.IMUX.12.DELAY</td><td>CMAC.RX_SERDES_DATA1_10</td></tr>
<tr><td>TCELL18:IMUX.IMUX.15.DELAY</td><td>CMAC.RX_SERDES_DATA1_11</td></tr>
<tr><td>TCELL18:IMUX.IMUX.16.DELAY</td><td>CMAC.SCAN_IN_CMAC74</td></tr>
<tr><td>TCELL18:IMUX.IMUX.18.DELAY</td><td>CMAC.RX_SERDES_DATA1_12</td></tr>
<tr><td>TCELL18:IMUX.IMUX.21.DELAY</td><td>CMAC.RX_SERDES_DATA1_13</td></tr>
<tr><td>TCELL18:IMUX.IMUX.24.DELAY</td><td>CMAC.RX_SERDES_DATA1_14</td></tr>
<tr><td>TCELL18:IMUX.IMUX.26.DELAY</td><td>CMAC.CTL_TX_PAUSE_REQ0</td></tr>
<tr><td>TCELL18:IMUX.IMUX.29.DELAY</td><td>CMAC.CTL_TX_PAUSE_REQ1</td></tr>
<tr><td>TCELL18:IMUX.IMUX.30.DELAY</td><td>CMAC.SCAN_IN_CMAC130</td></tr>
<tr><td>TCELL18:IMUX.IMUX.32.DELAY</td><td>CMAC.CTL_TX_PAUSE_REQ2</td></tr>
<tr><td>TCELL18:IMUX.IMUX.35.DELAY</td><td>CMAC.CTL_TX_PAUSE_REQ3</td></tr>
<tr><td>TCELL18:IMUX.IMUX.38.DELAY</td><td>CMAC.CTL_TX_PAUSE_REQ4</td></tr>
<tr><td>TCELL18:IMUX.IMUX.41.DELAY</td><td>CMAC.CTL_TX_PAUSE_REQ5</td></tr>
<tr><td>TCELL18:IMUX.IMUX.44.DELAY</td><td>CMAC.CTL_TX_PAUSE_REQ6</td></tr>
<tr><td>TCELL18:IMUX.IMUX.46.DELAY</td><td>CMAC.SCAN_IN_DRPCTRL4</td></tr>
<tr><td>TCELL18:IMUX.IMUX.47.DELAY</td><td>CMAC.CTL_TX_PAUSE_REQ7</td></tr>
<tr><td>TCELL19:OUT.0.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA7_0</td></tr>
<tr><td>TCELL19:OUT.2.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA7_1</td></tr>
<tr><td>TCELL19:OUT.4.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA7_2</td></tr>
<tr><td>TCELL19:OUT.6.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA7_3</td></tr>
<tr><td>TCELL19:OUT.8.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA7_4</td></tr>
<tr><td>TCELL19:OUT.10.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA7_5</td></tr>
<tr><td>TCELL19:OUT.12.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA7_6</td></tr>
<tr><td>TCELL19:OUT.14.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA7_7</td></tr>
<tr><td>TCELL19:OUT.15.TMIN</td><td>CMAC.TX_SERDES_DATA1_15</td></tr>
<tr><td>TCELL19:OUT.17.TMIN</td><td>CMAC.TX_SERDES_ALT_DATA1_2</td></tr>
<tr><td>TCELL19:OUT.19.TMIN</td><td>CMAC.TX_SERDES_ALT_DATA1_3</td></tr>
<tr><td>TCELL19:OUT.21.TMIN</td><td>CMAC.TX_SERDES_DATA1_16</td></tr>
<tr><td>TCELL19:OUT.23.TMIN</td><td>CMAC.TX_SERDES_DATA1_17</td></tr>
<tr><td>TCELL19:OUT.25.TMIN</td><td>CMAC.TX_SERDES_DATA1_18</td></tr>
<tr><td>TCELL19:OUT.26.TMIN</td><td>CMAC.STAT_RX_MF_REPEAT_ERR19</td></tr>
<tr><td>TCELL19:OUT.27.TMIN</td><td>CMAC.TX_SERDES_DATA1_19</td></tr>
<tr><td>TCELL19:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC140</td></tr>
<tr><td>TCELL19:OUT.29.TMIN</td><td>CMAC.TX_SERDES_DATA1_20</td></tr>
<tr><td>TCELL19:OUT.30.TMIN</td><td>CMAC.STAT_RX_MF_LEN_ERR19</td></tr>
<tr><td>TCELL19:OUT.31.TMIN</td><td>CMAC.TX_SERDES_DATA1_21</td></tr>
<tr><td>TCELL19:IMUX.IMUX.0.DELAY</td><td>CMAC.SCAN_IN_CMAC19</td></tr>
<tr><td>TCELL19:IMUX.IMUX.1.DELAY</td><td>CMAC.RX_SERDES_DATA1_15</td></tr>
<tr><td>TCELL19:IMUX.IMUX.3.DELAY</td><td>CMAC.RX_SERDES_ALT_DATA1_2</td></tr>
<tr><td>TCELL19:IMUX.IMUX.6.DELAY</td><td>CMAC.RX_SERDES_ALT_DATA1_3</td></tr>
<tr><td>TCELL19:IMUX.IMUX.9.DELAY</td><td>CMAC.RX_SERDES_DATA1_16</td></tr>
<tr><td>TCELL19:IMUX.IMUX.12.DELAY</td><td>CMAC.RX_SERDES_DATA1_17</td></tr>
<tr><td>TCELL19:IMUX.IMUX.15.DELAY</td><td>CMAC.RX_SERDES_DATA1_18</td></tr>
<tr><td>TCELL19:IMUX.IMUX.16.DELAY</td><td>CMAC.SCAN_IN_CMAC75</td></tr>
<tr><td>TCELL19:IMUX.IMUX.18.DELAY</td><td>CMAC.RX_SERDES_DATA1_19</td></tr>
<tr><td>TCELL19:IMUX.IMUX.21.DELAY</td><td>CMAC.RX_SERDES_DATA1_20</td></tr>
<tr><td>TCELL19:IMUX.IMUX.24.DELAY</td><td>CMAC.RX_SERDES_DATA1_21</td></tr>
<tr><td>TCELL19:IMUX.IMUX.26.DELAY</td><td>CMAC.CTL_TX_PAUSE_REQ8</td></tr>
<tr><td>TCELL19:IMUX.IMUX.29.DELAY</td><td>CMAC.CTL_TX_LANE0_VLM_BIP7_OVERRIDE</td></tr>
<tr><td>TCELL19:IMUX.IMUX.30.DELAY</td><td>CMAC.SCAN_IN_CMAC131</td></tr>
<tr><td>TCELL19:IMUX.IMUX.32.DELAY</td><td>CMAC.CTL_TX_ENABLE</td></tr>
<tr><td>TCELL19:IMUX.IMUX.35.DELAY</td><td>CMAC.CTL_TX_RESEND_PAUSE</td></tr>
<tr><td>TCELL19:IMUX.IMUX.38.DELAY</td><td>CMAC.CTL_TX_SEND_RFI</td></tr>
<tr><td>TCELL19:IMUX.IMUX.41.DELAY</td><td>CMAC.CTL_TX_SEND_IDLE</td></tr>
<tr><td>TCELL19:IMUX.IMUX.44.DELAY</td><td>CMAC.CTL_TX_TEST_PATTERN</td></tr>
<tr><td>TCELL19:IMUX.IMUX.46.DELAY</td><td>CMAC.SCAN_IN_DRPCTRL5</td></tr>
<tr><td>TCELL19:IMUX.IMUX.47.DELAY</td><td>CMAC.CTL_CAUI4_MODE</td></tr>
<tr><td>TCELL20:OUT.0.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA6_8</td></tr>
<tr><td>TCELL20:OUT.2.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA6_9</td></tr>
<tr><td>TCELL20:OUT.4.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA6_10</td></tr>
<tr><td>TCELL20:OUT.6.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA6_11</td></tr>
<tr><td>TCELL20:OUT.8.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA6_12</td></tr>
<tr><td>TCELL20:OUT.10.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA6_13</td></tr>
<tr><td>TCELL20:OUT.12.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA6_14</td></tr>
<tr><td>TCELL20:OUT.14.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA6_15</td></tr>
<tr><td>TCELL20:OUT.15.TMIN</td><td>CMAC.TX_SERDES_DATA1_22</td></tr>
<tr><td>TCELL20:OUT.17.TMIN</td><td>CMAC.TX_SERDES_DATA1_23</td></tr>
<tr><td>TCELL20:OUT.19.TMIN</td><td>CMAC.TX_SERDES_ALT_DATA1_4</td></tr>
<tr><td>TCELL20:OUT.21.TMIN</td><td>CMAC.TX_SERDES_ALT_DATA1_5</td></tr>
<tr><td>TCELL20:OUT.23.TMIN</td><td>CMAC.TX_SERDES_DATA1_24</td></tr>
<tr><td>TCELL20:OUT.25.TMIN</td><td>CMAC.TX_SERDES_DATA1_25</td></tr>
<tr><td>TCELL20:OUT.26.TMIN</td><td>CMAC.STAT_RX_SYNCED_ERR0</td></tr>
<tr><td>TCELL20:OUT.27.TMIN</td><td>CMAC.TX_SERDES_DATA1_26</td></tr>
<tr><td>TCELL20:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC139</td></tr>
<tr><td>TCELL20:OUT.29.TMIN</td><td>CMAC.TX_SERDES_DATA1_27</td></tr>
<tr><td>TCELL20:OUT.30.TMIN</td><td>CMAC.STAT_RX_SYNCED0</td></tr>
<tr><td>TCELL20:OUT.31.TMIN</td><td>CMAC.TX_SERDES_DATA1_28</td></tr>
<tr><td>TCELL20:IMUX.IMUX.0.DELAY</td><td>CMAC.SCAN_IN_CMAC20</td></tr>
<tr><td>TCELL20:IMUX.IMUX.1.DELAY</td><td>CMAC.RX_SERDES_DATA1_22</td></tr>
<tr><td>TCELL20:IMUX.IMUX.3.DELAY</td><td>CMAC.RX_SERDES_DATA1_23</td></tr>
<tr><td>TCELL20:IMUX.IMUX.6.DELAY</td><td>CMAC.RX_SERDES_ALT_DATA1_4</td></tr>
<tr><td>TCELL20:IMUX.IMUX.9.DELAY</td><td>CMAC.RX_SERDES_ALT_DATA1_5</td></tr>
<tr><td>TCELL20:IMUX.IMUX.12.DELAY</td><td>CMAC.RX_SERDES_DATA1_24</td></tr>
<tr><td>TCELL20:IMUX.IMUX.15.DELAY</td><td>CMAC.RX_SERDES_DATA1_25</td></tr>
<tr><td>TCELL20:IMUX.IMUX.16.DELAY</td><td>CMAC.SCAN_IN_CMAC76</td></tr>
<tr><td>TCELL20:IMUX.IMUX.18.DELAY</td><td>CMAC.RX_SERDES_DATA1_26</td></tr>
<tr><td>TCELL20:IMUX.IMUX.21.DELAY</td><td>CMAC.RX_SERDES_DATA1_27</td></tr>
<tr><td>TCELL20:IMUX.IMUX.24.DELAY</td><td>CMAC.RX_SERDES_DATA1_28</td></tr>
<tr><td>TCELL20:IMUX.IMUX.26.DELAY</td><td>CMAC.CTL_TX_SYSTEMTIMERIN0</td></tr>
<tr><td>TCELL20:IMUX.IMUX.29.DELAY</td><td>CMAC.CTL_TX_SYSTEMTIMERIN1</td></tr>
<tr><td>TCELL20:IMUX.IMUX.30.DELAY</td><td>CMAC.SCAN_IN_CMAC132</td></tr>
<tr><td>TCELL20:IMUX.IMUX.32.DELAY</td><td>CMAC.CTL_TX_SYSTEMTIMERIN2</td></tr>
<tr><td>TCELL20:IMUX.IMUX.35.DELAY</td><td>CMAC.CTL_TX_SYSTEMTIMERIN3</td></tr>
<tr><td>TCELL20:IMUX.IMUX.38.DELAY</td><td>CMAC.CTL_TX_SYSTEMTIMERIN4</td></tr>
<tr><td>TCELL20:IMUX.IMUX.41.DELAY</td><td>CMAC.CTL_TX_SYSTEMTIMERIN5</td></tr>
<tr><td>TCELL20:IMUX.IMUX.44.DELAY</td><td>CMAC.CTL_TX_SYSTEMTIMERIN6</td></tr>
<tr><td>TCELL20:IMUX.IMUX.46.DELAY</td><td>CMAC.SCAN_IN_DRPCTRL6</td></tr>
<tr><td>TCELL20:IMUX.IMUX.47.DELAY</td><td>CMAC.CTL_TX_SYSTEMTIMERIN7</td></tr>
<tr><td>TCELL21:OUT.0.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA6_0</td></tr>
<tr><td>TCELL21:OUT.2.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA6_1</td></tr>
<tr><td>TCELL21:OUT.4.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA6_2</td></tr>
<tr><td>TCELL21:OUT.6.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA6_3</td></tr>
<tr><td>TCELL21:OUT.8.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA6_4</td></tr>
<tr><td>TCELL21:OUT.10.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA6_5</td></tr>
<tr><td>TCELL21:OUT.12.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA6_6</td></tr>
<tr><td>TCELL21:OUT.14.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA6_7</td></tr>
<tr><td>TCELL21:OUT.15.TMIN</td><td>CMAC.TX_SERDES_DATA1_29</td></tr>
<tr><td>TCELL21:OUT.17.TMIN</td><td>CMAC.TX_SERDES_DATA1_30</td></tr>
<tr><td>TCELL21:OUT.19.TMIN</td><td>CMAC.TX_SERDES_DATA1_31</td></tr>
<tr><td>TCELL21:OUT.21.TMIN</td><td>CMAC.TX_SERDES_ALT_DATA1_6</td></tr>
<tr><td>TCELL21:OUT.23.TMIN</td><td>CMAC.TX_SERDES_ALT_DATA1_7</td></tr>
<tr><td>TCELL21:OUT.25.TMIN</td><td>CMAC.TX_SERDES_DATA1_32</td></tr>
<tr><td>TCELL21:OUT.26.TMIN</td><td>CMAC.STAT_RX_SYNCED_ERR1</td></tr>
<tr><td>TCELL21:OUT.27.TMIN</td><td>CMAC.TX_SERDES_DATA1_33</td></tr>
<tr><td>TCELL21:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC138</td></tr>
<tr><td>TCELL21:OUT.29.TMIN</td><td>CMAC.TX_SERDES_DATA1_34</td></tr>
<tr><td>TCELL21:OUT.30.TMIN</td><td>CMAC.STAT_RX_SYNCED1</td></tr>
<tr><td>TCELL21:OUT.31.TMIN</td><td>CMAC.TX_SERDES_DATA1_35</td></tr>
<tr><td>TCELL21:IMUX.IMUX.0.DELAY</td><td>CMAC.SCAN_IN_CMAC21</td></tr>
<tr><td>TCELL21:IMUX.IMUX.1.DELAY</td><td>CMAC.RX_SERDES_DATA1_29</td></tr>
<tr><td>TCELL21:IMUX.IMUX.3.DELAY</td><td>CMAC.RX_SERDES_DATA1_30</td></tr>
<tr><td>TCELL21:IMUX.IMUX.6.DELAY</td><td>CMAC.RX_SERDES_DATA1_31</td></tr>
<tr><td>TCELL21:IMUX.IMUX.9.DELAY</td><td>CMAC.RX_SERDES_ALT_DATA1_6</td></tr>
<tr><td>TCELL21:IMUX.IMUX.12.DELAY</td><td>CMAC.RX_SERDES_ALT_DATA1_7</td></tr>
<tr><td>TCELL21:IMUX.IMUX.15.DELAY</td><td>CMAC.RX_SERDES_DATA1_32</td></tr>
<tr><td>TCELL21:IMUX.IMUX.16.DELAY</td><td>CMAC.SCAN_IN_CMAC77</td></tr>
<tr><td>TCELL21:IMUX.IMUX.18.DELAY</td><td>CMAC.RX_SERDES_DATA1_33</td></tr>
<tr><td>TCELL21:IMUX.IMUX.21.DELAY</td><td>CMAC.RX_SERDES_DATA1_34</td></tr>
<tr><td>TCELL21:IMUX.IMUX.24.DELAY</td><td>CMAC.RX_SERDES_DATA1_35</td></tr>
<tr><td>TCELL21:IMUX.IMUX.26.DELAY</td><td>CMAC.CTL_TX_SYSTEMTIMERIN8</td></tr>
<tr><td>TCELL21:IMUX.IMUX.29.DELAY</td><td>CMAC.CTL_TX_SYSTEMTIMERIN9</td></tr>
<tr><td>TCELL21:IMUX.IMUX.30.DELAY</td><td>CMAC.SCAN_IN_CMAC133</td></tr>
<tr><td>TCELL21:IMUX.IMUX.32.DELAY</td><td>CMAC.CTL_TX_SYSTEMTIMERIN10</td></tr>
<tr><td>TCELL21:IMUX.IMUX.35.DELAY</td><td>CMAC.CTL_TX_SYSTEMTIMERIN11</td></tr>
<tr><td>TCELL21:IMUX.IMUX.38.DELAY</td><td>CMAC.CTL_TX_SYSTEMTIMERIN12</td></tr>
<tr><td>TCELL21:IMUX.IMUX.41.DELAY</td><td>CMAC.CTL_TX_SYSTEMTIMERIN13</td></tr>
<tr><td>TCELL21:IMUX.IMUX.44.DELAY</td><td>CMAC.CTL_TX_SYSTEMTIMERIN14</td></tr>
<tr><td>TCELL21:IMUX.IMUX.46.DELAY</td><td>CMAC.SCAN_IN_DRPCTRL7</td></tr>
<tr><td>TCELL21:IMUX.IMUX.47.DELAY</td><td>CMAC.CTL_TX_SYSTEMTIMERIN15</td></tr>
<tr><td>TCELL22:OUT.0.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA5_8</td></tr>
<tr><td>TCELL22:OUT.2.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA5_9</td></tr>
<tr><td>TCELL22:OUT.4.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA5_10</td></tr>
<tr><td>TCELL22:OUT.6.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA5_11</td></tr>
<tr><td>TCELL22:OUT.8.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA5_12</td></tr>
<tr><td>TCELL22:OUT.10.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA5_13</td></tr>
<tr><td>TCELL22:OUT.12.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA5_14</td></tr>
<tr><td>TCELL22:OUT.14.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA5_15</td></tr>
<tr><td>TCELL22:OUT.15.TMIN</td><td>CMAC.TX_SERDES_DATA1_36</td></tr>
<tr><td>TCELL22:OUT.17.TMIN</td><td>CMAC.TX_SERDES_DATA1_37</td></tr>
<tr><td>TCELL22:OUT.19.TMIN</td><td>CMAC.TX_SERDES_DATA1_38</td></tr>
<tr><td>TCELL22:OUT.21.TMIN</td><td>CMAC.TX_SERDES_DATA1_39</td></tr>
<tr><td>TCELL22:OUT.23.TMIN</td><td>CMAC.TX_SERDES_ALT_DATA1_8</td></tr>
<tr><td>TCELL22:OUT.25.TMIN</td><td>CMAC.TX_SERDES_ALT_DATA1_9</td></tr>
<tr><td>TCELL22:OUT.26.TMIN</td><td>CMAC.STAT_RX_SYNCED_ERR2</td></tr>
<tr><td>TCELL22:OUT.27.TMIN</td><td>CMAC.TX_SERDES_DATA1_40</td></tr>
<tr><td>TCELL22:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC137</td></tr>
<tr><td>TCELL22:OUT.29.TMIN</td><td>CMAC.TX_SERDES_DATA1_41</td></tr>
<tr><td>TCELL22:OUT.30.TMIN</td><td>CMAC.STAT_RX_SYNCED2</td></tr>
<tr><td>TCELL22:OUT.31.TMIN</td><td>CMAC.TX_SERDES_DATA1_42</td></tr>
<tr><td>TCELL22:IMUX.IMUX.0.DELAY</td><td>CMAC.SCAN_IN_CMAC22</td></tr>
<tr><td>TCELL22:IMUX.IMUX.1.DELAY</td><td>CMAC.RX_SERDES_DATA1_36</td></tr>
<tr><td>TCELL22:IMUX.IMUX.3.DELAY</td><td>CMAC.RX_SERDES_DATA1_37</td></tr>
<tr><td>TCELL22:IMUX.IMUX.6.DELAY</td><td>CMAC.RX_SERDES_DATA1_38</td></tr>
<tr><td>TCELL22:IMUX.IMUX.9.DELAY</td><td>CMAC.RX_SERDES_DATA1_39</td></tr>
<tr><td>TCELL22:IMUX.IMUX.12.DELAY</td><td>CMAC.RX_SERDES_ALT_DATA1_8</td></tr>
<tr><td>TCELL22:IMUX.IMUX.15.DELAY</td><td>CMAC.RX_SERDES_ALT_DATA1_9</td></tr>
<tr><td>TCELL22:IMUX.IMUX.16.DELAY</td><td>CMAC.SCAN_IN_CMAC78</td></tr>
<tr><td>TCELL22:IMUX.IMUX.18.DELAY</td><td>CMAC.RX_SERDES_DATA1_40</td></tr>
<tr><td>TCELL22:IMUX.IMUX.21.DELAY</td><td>CMAC.RX_SERDES_DATA1_41</td></tr>
<tr><td>TCELL22:IMUX.IMUX.24.DELAY</td><td>CMAC.RX_SERDES_DATA1_42</td></tr>
<tr><td>TCELL22:IMUX.IMUX.26.DELAY</td><td>CMAC.CTL_TX_SYSTEMTIMERIN16</td></tr>
<tr><td>TCELL22:IMUX.IMUX.29.DELAY</td><td>CMAC.CTL_TX_SYSTEMTIMERIN17</td></tr>
<tr><td>TCELL22:IMUX.IMUX.30.DELAY</td><td>CMAC.SCAN_IN_CMAC134</td></tr>
<tr><td>TCELL22:IMUX.IMUX.32.DELAY</td><td>CMAC.CTL_TX_SYSTEMTIMERIN18</td></tr>
<tr><td>TCELL22:IMUX.IMUX.35.DELAY</td><td>CMAC.CTL_TX_SYSTEMTIMERIN19</td></tr>
<tr><td>TCELL22:IMUX.IMUX.38.DELAY</td><td>CMAC.CTL_TX_SYSTEMTIMERIN20</td></tr>
<tr><td>TCELL22:IMUX.IMUX.41.DELAY</td><td>CMAC.CTL_TX_SYSTEMTIMERIN21</td></tr>
<tr><td>TCELL22:IMUX.IMUX.44.DELAY</td><td>CMAC.CTL_TX_SYSTEMTIMERIN22</td></tr>
<tr><td>TCELL22:IMUX.IMUX.46.DELAY</td><td>CMAC.SCAN_IN_DRPCTRL8</td></tr>
<tr><td>TCELL22:IMUX.IMUX.47.DELAY</td><td>CMAC.CTL_TX_SYSTEMTIMERIN23</td></tr>
<tr><td>TCELL23:OUT.0.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA5_0</td></tr>
<tr><td>TCELL23:OUT.2.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA5_1</td></tr>
<tr><td>TCELL23:OUT.4.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA5_2</td></tr>
<tr><td>TCELL23:OUT.6.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA5_3</td></tr>
<tr><td>TCELL23:OUT.8.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA5_4</td></tr>
<tr><td>TCELL23:OUT.10.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA5_5</td></tr>
<tr><td>TCELL23:OUT.12.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA5_6</td></tr>
<tr><td>TCELL23:OUT.14.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA5_7</td></tr>
<tr><td>TCELL23:OUT.15.TMIN</td><td>CMAC.TX_SERDES_DATA1_43</td></tr>
<tr><td>TCELL23:OUT.17.TMIN</td><td>CMAC.TX_SERDES_DATA1_44</td></tr>
<tr><td>TCELL23:OUT.19.TMIN</td><td>CMAC.TX_SERDES_DATA1_45</td></tr>
<tr><td>TCELL23:OUT.21.TMIN</td><td>CMAC.TX_SERDES_DATA1_46</td></tr>
<tr><td>TCELL23:OUT.23.TMIN</td><td>CMAC.TX_SERDES_DATA1_47</td></tr>
<tr><td>TCELL23:OUT.25.TMIN</td><td>CMAC.TX_SERDES_ALT_DATA1_10</td></tr>
<tr><td>TCELL23:OUT.26.TMIN</td><td>CMAC.STAT_RX_SYNCED_ERR3</td></tr>
<tr><td>TCELL23:OUT.27.TMIN</td><td>CMAC.TX_SERDES_ALT_DATA1_11</td></tr>
<tr><td>TCELL23:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC136</td></tr>
<tr><td>TCELL23:OUT.29.TMIN</td><td>CMAC.TX_SERDES_DATA1_48</td></tr>
<tr><td>TCELL23:OUT.30.TMIN</td><td>CMAC.STAT_RX_SYNCED3</td></tr>
<tr><td>TCELL23:OUT.31.TMIN</td><td>CMAC.TX_SERDES_DATA1_49</td></tr>
<tr><td>TCELL23:IMUX.IMUX.0.DELAY</td><td>CMAC.SCAN_IN_CMAC23</td></tr>
<tr><td>TCELL23:IMUX.IMUX.1.DELAY</td><td>CMAC.RX_SERDES_DATA1_43</td></tr>
<tr><td>TCELL23:IMUX.IMUX.3.DELAY</td><td>CMAC.RX_SERDES_DATA1_44</td></tr>
<tr><td>TCELL23:IMUX.IMUX.6.DELAY</td><td>CMAC.RX_SERDES_DATA1_45</td></tr>
<tr><td>TCELL23:IMUX.IMUX.9.DELAY</td><td>CMAC.RX_SERDES_DATA1_46</td></tr>
<tr><td>TCELL23:IMUX.IMUX.12.DELAY</td><td>CMAC.RX_SERDES_DATA1_47</td></tr>
<tr><td>TCELL23:IMUX.IMUX.15.DELAY</td><td>CMAC.RX_SERDES_ALT_DATA1_10</td></tr>
<tr><td>TCELL23:IMUX.IMUX.16.DELAY</td><td>CMAC.SCAN_IN_CMAC79</td></tr>
<tr><td>TCELL23:IMUX.IMUX.18.DELAY</td><td>CMAC.RX_SERDES_ALT_DATA1_11</td></tr>
<tr><td>TCELL23:IMUX.IMUX.21.DELAY</td><td>CMAC.RX_SERDES_DATA1_48</td></tr>
<tr><td>TCELL23:IMUX.IMUX.24.DELAY</td><td>CMAC.RX_SERDES_DATA1_49</td></tr>
<tr><td>TCELL23:IMUX.IMUX.26.DELAY</td><td>CMAC.CTL_TX_SYSTEMTIMERIN24</td></tr>
<tr><td>TCELL23:IMUX.IMUX.29.DELAY</td><td>CMAC.CTL_TX_SYSTEMTIMERIN25</td></tr>
<tr><td>TCELL23:IMUX.IMUX.30.DELAY</td><td>CMAC.SCAN_IN_CMAC135</td></tr>
<tr><td>TCELL23:IMUX.IMUX.32.DELAY</td><td>CMAC.CTL_TX_SYSTEMTIMERIN26</td></tr>
<tr><td>TCELL23:IMUX.IMUX.35.DELAY</td><td>CMAC.CTL_TX_SYSTEMTIMERIN27</td></tr>
<tr><td>TCELL23:IMUX.IMUX.38.DELAY</td><td>CMAC.CTL_TX_SYSTEMTIMERIN28</td></tr>
<tr><td>TCELL23:IMUX.IMUX.41.DELAY</td><td>CMAC.CTL_TX_SYSTEMTIMERIN29</td></tr>
<tr><td>TCELL23:IMUX.IMUX.44.DELAY</td><td>CMAC.CTL_TX_SYSTEMTIMERIN30</td></tr>
<tr><td>TCELL23:IMUX.IMUX.46.DELAY</td><td>CMAC.SCAN_IN_DRPCTRL9</td></tr>
<tr><td>TCELL23:IMUX.IMUX.47.DELAY</td><td>CMAC.CTL_TX_SYSTEMTIMERIN31</td></tr>
<tr><td>TCELL24:OUT.0.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA4_8</td></tr>
<tr><td>TCELL24:OUT.2.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA4_9</td></tr>
<tr><td>TCELL24:OUT.4.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA4_10</td></tr>
<tr><td>TCELL24:OUT.6.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA4_11</td></tr>
<tr><td>TCELL24:OUT.8.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA4_12</td></tr>
<tr><td>TCELL24:OUT.10.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA4_13</td></tr>
<tr><td>TCELL24:OUT.12.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA4_14</td></tr>
<tr><td>TCELL24:OUT.14.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA4_15</td></tr>
<tr><td>TCELL24:OUT.15.TMIN</td><td>CMAC.TX_SERDES_DATA1_50</td></tr>
<tr><td>TCELL24:OUT.17.TMIN</td><td>CMAC.TX_SERDES_DATA1_51</td></tr>
<tr><td>TCELL24:OUT.19.TMIN</td><td>CMAC.TX_SERDES_DATA1_52</td></tr>
<tr><td>TCELL24:OUT.21.TMIN</td><td>CMAC.TX_SERDES_DATA1_53</td></tr>
<tr><td>TCELL24:OUT.23.TMIN</td><td>CMAC.TX_SERDES_DATA1_54</td></tr>
<tr><td>TCELL24:OUT.25.TMIN</td><td>CMAC.TX_SERDES_DATA1_55</td></tr>
<tr><td>TCELL24:OUT.26.TMIN</td><td>CMAC.STAT_RX_SYNCED_ERR4</td></tr>
<tr><td>TCELL24:OUT.27.TMIN</td><td>CMAC.TX_SERDES_ALT_DATA1_12</td></tr>
<tr><td>TCELL24:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC135</td></tr>
<tr><td>TCELL24:OUT.29.TMIN</td><td>CMAC.TX_SERDES_ALT_DATA1_13</td></tr>
<tr><td>TCELL24:OUT.30.TMIN</td><td>CMAC.STAT_RX_SYNCED4</td></tr>
<tr><td>TCELL24:OUT.31.TMIN</td><td>CMAC.TX_SERDES_DATA1_56</td></tr>
<tr><td>TCELL24:IMUX.IMUX.0.DELAY</td><td>CMAC.SCAN_IN_CMAC24</td></tr>
<tr><td>TCELL24:IMUX.IMUX.1.DELAY</td><td>CMAC.RX_SERDES_DATA1_50</td></tr>
<tr><td>TCELL24:IMUX.IMUX.3.DELAY</td><td>CMAC.RX_SERDES_DATA1_51</td></tr>
<tr><td>TCELL24:IMUX.IMUX.6.DELAY</td><td>CMAC.RX_SERDES_DATA1_52</td></tr>
<tr><td>TCELL24:IMUX.IMUX.9.DELAY</td><td>CMAC.RX_SERDES_DATA1_53</td></tr>
<tr><td>TCELL24:IMUX.IMUX.12.DELAY</td><td>CMAC.RX_SERDES_DATA1_54</td></tr>
<tr><td>TCELL24:IMUX.IMUX.15.DELAY</td><td>CMAC.RX_SERDES_DATA1_55</td></tr>
<tr><td>TCELL24:IMUX.IMUX.16.DELAY</td><td>CMAC.SCAN_IN_CMAC80</td></tr>
<tr><td>TCELL24:IMUX.IMUX.18.DELAY</td><td>CMAC.RX_SERDES_ALT_DATA1_12</td></tr>
<tr><td>TCELL24:IMUX.IMUX.21.DELAY</td><td>CMAC.RX_SERDES_ALT_DATA1_13</td></tr>
<tr><td>TCELL24:IMUX.IMUX.24.DELAY</td><td>CMAC.RX_SERDES_DATA1_56</td></tr>
<tr><td>TCELL24:IMUX.IMUX.26.DELAY</td><td>CMAC.CTL_TX_SYSTEMTIMERIN32</td></tr>
<tr><td>TCELL24:IMUX.IMUX.29.DELAY</td><td>CMAC.CTL_TX_SYSTEMTIMERIN33</td></tr>
<tr><td>TCELL24:IMUX.IMUX.30.DELAY</td><td>CMAC.SCAN_IN_CMAC136</td></tr>
<tr><td>TCELL24:IMUX.IMUX.32.DELAY</td><td>CMAC.CTL_TX_SYSTEMTIMERIN34</td></tr>
<tr><td>TCELL24:IMUX.IMUX.35.DELAY</td><td>CMAC.CTL_TX_SYSTEMTIMERIN35</td></tr>
<tr><td>TCELL24:IMUX.IMUX.38.DELAY</td><td>CMAC.CTL_TX_SYSTEMTIMERIN36</td></tr>
<tr><td>TCELL24:IMUX.IMUX.41.DELAY</td><td>CMAC.CTL_TX_SYSTEMTIMERIN37</td></tr>
<tr><td>TCELL24:IMUX.IMUX.44.DELAY</td><td>CMAC.CTL_TX_SYSTEMTIMERIN38</td></tr>
<tr><td>TCELL24:IMUX.IMUX.46.DELAY</td><td>CMAC.SCAN_IN_DRPCTRL10</td></tr>
<tr><td>TCELL24:IMUX.IMUX.47.DELAY</td><td>CMAC.CTL_TX_SYSTEMTIMERIN39</td></tr>
<tr><td>TCELL25:OUT.0.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA4_0</td></tr>
<tr><td>TCELL25:OUT.2.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA4_1</td></tr>
<tr><td>TCELL25:OUT.4.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA4_2</td></tr>
<tr><td>TCELL25:OUT.6.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA4_3</td></tr>
<tr><td>TCELL25:OUT.8.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA4_4</td></tr>
<tr><td>TCELL25:OUT.10.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA4_5</td></tr>
<tr><td>TCELL25:OUT.12.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA4_6</td></tr>
<tr><td>TCELL25:OUT.14.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA4_7</td></tr>
<tr><td>TCELL25:OUT.15.TMIN</td><td>CMAC.TX_SERDES_DATA1_57</td></tr>
<tr><td>TCELL25:OUT.17.TMIN</td><td>CMAC.TX_SERDES_DATA1_58</td></tr>
<tr><td>TCELL25:OUT.19.TMIN</td><td>CMAC.TX_SERDES_DATA1_59</td></tr>
<tr><td>TCELL25:OUT.21.TMIN</td><td>CMAC.TX_SERDES_DATA1_60</td></tr>
<tr><td>TCELL25:OUT.23.TMIN</td><td>CMAC.TX_SERDES_DATA1_61</td></tr>
<tr><td>TCELL25:OUT.24.TMIN</td><td>CMAC.SCAN_OUT_DRPCTRL12</td></tr>
<tr><td>TCELL25:OUT.25.TMIN</td><td>CMAC.TX_SERDES_DATA1_62</td></tr>
<tr><td>TCELL25:OUT.26.TMIN</td><td>CMAC.STAT_RX_SYNCED_ERR5</td></tr>
<tr><td>TCELL25:OUT.27.TMIN</td><td>CMAC.TX_SERDES_DATA1_63</td></tr>
<tr><td>TCELL25:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC134</td></tr>
<tr><td>TCELL25:OUT.29.TMIN</td><td>CMAC.TX_SERDES_ALT_DATA1_14</td></tr>
<tr><td>TCELL25:OUT.30.TMIN</td><td>CMAC.STAT_RX_SYNCED5</td></tr>
<tr><td>TCELL25:OUT.31.TMIN</td><td>CMAC.TX_SERDES_ALT_DATA1_15</td></tr>
<tr><td>TCELL25:IMUX.IMUX.0.DELAY</td><td>CMAC.SCAN_IN_CMAC25</td></tr>
<tr><td>TCELL25:IMUX.IMUX.1.DELAY</td><td>CMAC.RX_SERDES_DATA1_57</td></tr>
<tr><td>TCELL25:IMUX.IMUX.2.DELAY</td><td>CMAC.RX_SERDES_RESET9</td></tr>
<tr><td>TCELL25:IMUX.IMUX.3.DELAY</td><td>CMAC.RX_SERDES_DATA1_58</td></tr>
<tr><td>TCELL25:IMUX.IMUX.6.DELAY</td><td>CMAC.RX_SERDES_DATA1_59</td></tr>
<tr><td>TCELL25:IMUX.IMUX.9.DELAY</td><td>CMAC.RX_SERDES_DATA1_60</td></tr>
<tr><td>TCELL25:IMUX.IMUX.12.DELAY</td><td>CMAC.RX_SERDES_DATA1_61</td></tr>
<tr><td>TCELL25:IMUX.IMUX.15.DELAY</td><td>CMAC.RX_SERDES_DATA1_62</td></tr>
<tr><td>TCELL25:IMUX.IMUX.16.DELAY</td><td>CMAC.SCAN_IN_CMAC81</td></tr>
<tr><td>TCELL25:IMUX.IMUX.18.DELAY</td><td>CMAC.RX_SERDES_DATA1_63</td></tr>
<tr><td>TCELL25:IMUX.IMUX.21.DELAY</td><td>CMAC.RX_SERDES_ALT_DATA1_14</td></tr>
<tr><td>TCELL25:IMUX.IMUX.24.DELAY</td><td>CMAC.RX_SERDES_ALT_DATA1_15</td></tr>
<tr><td>TCELL25:IMUX.IMUX.26.DELAY</td><td>CMAC.CTL_TX_SYSTEMTIMERIN40</td></tr>
<tr><td>TCELL25:IMUX.IMUX.29.DELAY</td><td>CMAC.CTL_TX_SYSTEMTIMERIN41</td></tr>
<tr><td>TCELL25:IMUX.IMUX.30.DELAY</td><td>CMAC.SCAN_IN_CMAC137</td></tr>
<tr><td>TCELL25:IMUX.IMUX.32.DELAY</td><td>CMAC.CTL_TX_SYSTEMTIMERIN42</td></tr>
<tr><td>TCELL25:IMUX.IMUX.35.DELAY</td><td>CMAC.CTL_TX_SYSTEMTIMERIN43</td></tr>
<tr><td>TCELL25:IMUX.IMUX.38.DELAY</td><td>CMAC.CTL_TX_SYSTEMTIMERIN44</td></tr>
<tr><td>TCELL25:IMUX.IMUX.41.DELAY</td><td>CMAC.CTL_TX_SYSTEMTIMERIN45</td></tr>
<tr><td>TCELL25:IMUX.IMUX.44.DELAY</td><td>CMAC.CTL_TX_SYSTEMTIMERIN46</td></tr>
<tr><td>TCELL25:IMUX.IMUX.46.DELAY</td><td>CMAC.SCAN_IN_DRPCTRL11</td></tr>
<tr><td>TCELL25:IMUX.IMUX.47.DELAY</td><td>CMAC.CTL_TX_SYSTEMTIMERIN47</td></tr>
<tr><td>TCELL26:OUT.0.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA3_8</td></tr>
<tr><td>TCELL26:OUT.2.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA3_9</td></tr>
<tr><td>TCELL26:OUT.4.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA3_10</td></tr>
<tr><td>TCELL26:OUT.6.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA3_11</td></tr>
<tr><td>TCELL26:OUT.8.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA3_12</td></tr>
<tr><td>TCELL26:OUT.10.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA3_13</td></tr>
<tr><td>TCELL26:OUT.12.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA3_14</td></tr>
<tr><td>TCELL26:OUT.14.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA3_15</td></tr>
<tr><td>TCELL26:OUT.15.TMIN</td><td>CMAC.TX_SERDES_DATA6_5</td></tr>
<tr><td>TCELL26:OUT.17.TMIN</td><td>CMAC.TX_SERDES_DATA6_6</td></tr>
<tr><td>TCELL26:OUT.19.TMIN</td><td>CMAC.TX_SERDES_DATA6_7</td></tr>
<tr><td>TCELL26:OUT.23.TMIN</td><td>CMAC.TX_SERDES_DATA6_0</td></tr>
<tr><td>TCELL26:OUT.24.TMIN</td><td>CMAC.SCAN_OUT_DRPCTRL11</td></tr>
<tr><td>TCELL26:OUT.25.TMIN</td><td>CMAC.TX_SERDES_DATA6_1</td></tr>
<tr><td>TCELL26:OUT.26.TMIN</td><td>CMAC.STAT_RX_SYNCED_ERR6</td></tr>
<tr><td>TCELL26:OUT.27.TMIN</td><td>CMAC.TX_SERDES_DATA6_2</td></tr>
<tr><td>TCELL26:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC133</td></tr>
<tr><td>TCELL26:OUT.29.TMIN</td><td>CMAC.TX_SERDES_DATA6_3</td></tr>
<tr><td>TCELL26:OUT.30.TMIN</td><td>CMAC.STAT_RX_SYNCED6</td></tr>
<tr><td>TCELL26:OUT.31.TMIN</td><td>CMAC.TX_SERDES_DATA6_4</td></tr>
<tr><td>TCELL26:IMUX.IMUX.0.DELAY</td><td>CMAC.SCAN_IN_CMAC26</td></tr>
<tr><td>TCELL26:IMUX.IMUX.1.DELAY</td><td>CMAC.RX_SERDES_DATA6_5</td></tr>
<tr><td>TCELL26:IMUX.IMUX.2.DELAY</td><td>CMAC.RX_SERDES_RESET8</td></tr>
<tr><td>TCELL26:IMUX.IMUX.3.DELAY</td><td>CMAC.RX_SERDES_DATA6_6</td></tr>
<tr><td>TCELL26:IMUX.IMUX.4.DELAY</td><td>CMAC.RX_RESET</td></tr>
<tr><td>TCELL26:IMUX.IMUX.5.DELAY</td><td>CMAC.TX_RESET</td></tr>
<tr><td>TCELL26:IMUX.IMUX.6.DELAY</td><td>CMAC.RX_SERDES_DATA6_7</td></tr>
<tr><td>TCELL26:IMUX.IMUX.12.DELAY</td><td>CMAC.RX_SERDES_DATA6_0</td></tr>
<tr><td>TCELL26:IMUX.IMUX.15.DELAY</td><td>CMAC.RX_SERDES_DATA6_1</td></tr>
<tr><td>TCELL26:IMUX.IMUX.16.DELAY</td><td>CMAC.SCAN_IN_CMAC82</td></tr>
<tr><td>TCELL26:IMUX.IMUX.18.DELAY</td><td>CMAC.RX_SERDES_DATA6_2</td></tr>
<tr><td>TCELL26:IMUX.IMUX.21.DELAY</td><td>CMAC.RX_SERDES_DATA6_3</td></tr>
<tr><td>TCELL26:IMUX.IMUX.24.DELAY</td><td>CMAC.RX_SERDES_DATA6_4</td></tr>
<tr><td>TCELL26:IMUX.IMUX.26.DELAY</td><td>CMAC.CTL_TX_SYSTEMTIMERIN48</td></tr>
<tr><td>TCELL26:IMUX.IMUX.29.DELAY</td><td>CMAC.CTL_TX_SYSTEMTIMERIN49</td></tr>
<tr><td>TCELL26:IMUX.IMUX.30.DELAY</td><td>CMAC.SCAN_IN_CMAC138</td></tr>
<tr><td>TCELL26:IMUX.IMUX.32.DELAY</td><td>CMAC.CTL_TX_SYSTEMTIMERIN50</td></tr>
<tr><td>TCELL26:IMUX.IMUX.35.DELAY</td><td>CMAC.CTL_TX_SYSTEMTIMERIN51</td></tr>
<tr><td>TCELL26:IMUX.IMUX.38.DELAY</td><td>CMAC.CTL_TX_SYSTEMTIMERIN52</td></tr>
<tr><td>TCELL26:IMUX.IMUX.41.DELAY</td><td>CMAC.CTL_TX_SYSTEMTIMERIN53</td></tr>
<tr><td>TCELL26:IMUX.IMUX.44.DELAY</td><td>CMAC.CTL_TX_SYSTEMTIMERIN54</td></tr>
<tr><td>TCELL26:IMUX.IMUX.46.DELAY</td><td>CMAC.SCAN_IN_DRPCTRL12</td></tr>
<tr><td>TCELL26:IMUX.IMUX.47.DELAY</td><td>CMAC.CTL_TX_SYSTEMTIMERIN55</td></tr>
<tr><td>TCELL27:OUT.0.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA3_0</td></tr>
<tr><td>TCELL27:OUT.2.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA3_1</td></tr>
<tr><td>TCELL27:OUT.4.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA3_2</td></tr>
<tr><td>TCELL27:OUT.6.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA3_3</td></tr>
<tr><td>TCELL27:OUT.8.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA3_4</td></tr>
<tr><td>TCELL27:OUT.10.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA3_5</td></tr>
<tr><td>TCELL27:OUT.12.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA3_6</td></tr>
<tr><td>TCELL27:OUT.14.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA3_7</td></tr>
<tr><td>TCELL27:OUT.15.TMIN</td><td>CMAC.TX_SERDES_DATA6_14</td></tr>
<tr><td>TCELL27:OUT.17.TMIN</td><td>CMAC.TX_SERDES_DATA6_15</td></tr>
<tr><td>TCELL27:OUT.21.TMIN</td><td>CMAC.TX_SERDES_DATA6_8</td></tr>
<tr><td>TCELL27:OUT.23.TMIN</td><td>CMAC.TX_SERDES_DATA6_9</td></tr>
<tr><td>TCELL27:OUT.24.TMIN</td><td>CMAC.SCAN_OUT_DRPCTRL10</td></tr>
<tr><td>TCELL27:OUT.25.TMIN</td><td>CMAC.TX_SERDES_DATA6_10</td></tr>
<tr><td>TCELL27:OUT.26.TMIN</td><td>CMAC.STAT_RX_SYNCED_ERR7</td></tr>
<tr><td>TCELL27:OUT.27.TMIN</td><td>CMAC.TX_SERDES_DATA6_11</td></tr>
<tr><td>TCELL27:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC132</td></tr>
<tr><td>TCELL27:OUT.29.TMIN</td><td>CMAC.TX_SERDES_DATA6_12</td></tr>
<tr><td>TCELL27:OUT.30.TMIN</td><td>CMAC.STAT_RX_SYNCED7</td></tr>
<tr><td>TCELL27:OUT.31.TMIN</td><td>CMAC.TX_SERDES_DATA6_13</td></tr>
<tr><td>TCELL27:IMUX.CTRL.2</td><td>CMAC.RX_SERDES_CLK_B5</td></tr>
<tr><td>TCELL27:IMUX.CTRL.3</td><td>CMAC.RX_SERDES_CLK_B4</td></tr>
<tr><td>TCELL27:IMUX.IMUX.0.DELAY</td><td>CMAC.SCAN_IN_CMAC27</td></tr>
<tr><td>TCELL27:IMUX.IMUX.1.DELAY</td><td>CMAC.RX_SERDES_DATA6_14</td></tr>
<tr><td>TCELL27:IMUX.IMUX.2.DELAY</td><td>CMAC.RX_SERDES_RESET7</td></tr>
<tr><td>TCELL27:IMUX.IMUX.3.DELAY</td><td>CMAC.RX_SERDES_DATA6_15</td></tr>
<tr><td>TCELL27:IMUX.IMUX.9.DELAY</td><td>CMAC.RX_SERDES_DATA6_8</td></tr>
<tr><td>TCELL27:IMUX.IMUX.12.DELAY</td><td>CMAC.RX_SERDES_DATA6_9</td></tr>
<tr><td>TCELL27:IMUX.IMUX.15.DELAY</td><td>CMAC.RX_SERDES_DATA6_10</td></tr>
<tr><td>TCELL27:IMUX.IMUX.16.DELAY</td><td>CMAC.SCAN_IN_CMAC83</td></tr>
<tr><td>TCELL27:IMUX.IMUX.18.DELAY</td><td>CMAC.RX_SERDES_DATA6_11</td></tr>
<tr><td>TCELL27:IMUX.IMUX.21.DELAY</td><td>CMAC.RX_SERDES_DATA6_12</td></tr>
<tr><td>TCELL27:IMUX.IMUX.24.DELAY</td><td>CMAC.RX_SERDES_DATA6_13</td></tr>
<tr><td>TCELL27:IMUX.IMUX.26.DELAY</td><td>CMAC.CTL_TX_SYSTEMTIMERIN56</td></tr>
<tr><td>TCELL27:IMUX.IMUX.29.DELAY</td><td>CMAC.CTL_TX_SYSTEMTIMERIN57</td></tr>
<tr><td>TCELL27:IMUX.IMUX.30.DELAY</td><td>CMAC.SCAN_IN_CMAC139</td></tr>
<tr><td>TCELL27:IMUX.IMUX.32.DELAY</td><td>CMAC.CTL_TX_SYSTEMTIMERIN58</td></tr>
<tr><td>TCELL27:IMUX.IMUX.35.DELAY</td><td>CMAC.CTL_TX_SYSTEMTIMERIN59</td></tr>
<tr><td>TCELL27:IMUX.IMUX.38.DELAY</td><td>CMAC.CTL_TX_SYSTEMTIMERIN60</td></tr>
<tr><td>TCELL27:IMUX.IMUX.41.DELAY</td><td>CMAC.CTL_TX_SYSTEMTIMERIN61</td></tr>
<tr><td>TCELL27:IMUX.IMUX.44.DELAY</td><td>CMAC.CTL_TX_SYSTEMTIMERIN62</td></tr>
<tr><td>TCELL27:IMUX.IMUX.47.DELAY</td><td>CMAC.CTL_TX_SYSTEMTIMERIN63</td></tr>
<tr><td>TCELL28:OUT.0.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA2_8</td></tr>
<tr><td>TCELL28:OUT.2.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA2_9</td></tr>
<tr><td>TCELL28:OUT.4.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA2_10</td></tr>
<tr><td>TCELL28:OUT.6.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA2_11</td></tr>
<tr><td>TCELL28:OUT.8.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA2_12</td></tr>
<tr><td>TCELL28:OUT.10.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA2_13</td></tr>
<tr><td>TCELL28:OUT.12.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA2_14</td></tr>
<tr><td>TCELL28:OUT.14.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA2_15</td></tr>
<tr><td>TCELL28:OUT.15.TMIN</td><td>CMAC.TX_SERDES_DATA6_23</td></tr>
<tr><td>TCELL28:OUT.19.TMIN</td><td>CMAC.TX_SERDES_DATA6_16</td></tr>
<tr><td>TCELL28:OUT.21.TMIN</td><td>CMAC.TX_SERDES_DATA6_17</td></tr>
<tr><td>TCELL28:OUT.23.TMIN</td><td>CMAC.TX_SERDES_DATA6_18</td></tr>
<tr><td>TCELL28:OUT.24.TMIN</td><td>CMAC.SCAN_OUT_DRPCTRL9</td></tr>
<tr><td>TCELL28:OUT.25.TMIN</td><td>CMAC.TX_SERDES_DATA6_19</td></tr>
<tr><td>TCELL28:OUT.26.TMIN</td><td>CMAC.STAT_RX_SYNCED_ERR8</td></tr>
<tr><td>TCELL28:OUT.27.TMIN</td><td>CMAC.TX_SERDES_DATA6_20</td></tr>
<tr><td>TCELL28:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC131</td></tr>
<tr><td>TCELL28:OUT.29.TMIN</td><td>CMAC.TX_SERDES_DATA6_21</td></tr>
<tr><td>TCELL28:OUT.30.TMIN</td><td>CMAC.STAT_RX_SYNCED8</td></tr>
<tr><td>TCELL28:OUT.31.TMIN</td><td>CMAC.TX_SERDES_DATA6_22</td></tr>
<tr><td>TCELL28:IMUX.CTRL.2</td><td>CMAC.RX_SERDES_CLK_B3</td></tr>
<tr><td>TCELL28:IMUX.CTRL.3</td><td>CMAC.RX_SERDES_CLK_B2</td></tr>
<tr><td>TCELL28:IMUX.IMUX.0.DELAY</td><td>CMAC.SCAN_IN_CMAC28</td></tr>
<tr><td>TCELL28:IMUX.IMUX.1.DELAY</td><td>CMAC.RX_SERDES_DATA6_23</td></tr>
<tr><td>TCELL28:IMUX.IMUX.2.DELAY</td><td>CMAC.RX_SERDES_RESET6</td></tr>
<tr><td>TCELL28:IMUX.IMUX.6.DELAY</td><td>CMAC.RX_SERDES_DATA6_16</td></tr>
<tr><td>TCELL28:IMUX.IMUX.9.DELAY</td><td>CMAC.RX_SERDES_DATA6_17</td></tr>
<tr><td>TCELL28:IMUX.IMUX.12.DELAY</td><td>CMAC.RX_SERDES_DATA6_18</td></tr>
<tr><td>TCELL28:IMUX.IMUX.15.DELAY</td><td>CMAC.RX_SERDES_DATA6_19</td></tr>
<tr><td>TCELL28:IMUX.IMUX.16.DELAY</td><td>CMAC.SCAN_IN_CMAC84</td></tr>
<tr><td>TCELL28:IMUX.IMUX.18.DELAY</td><td>CMAC.RX_SERDES_DATA6_20</td></tr>
<tr><td>TCELL28:IMUX.IMUX.21.DELAY</td><td>CMAC.RX_SERDES_DATA6_21</td></tr>
<tr><td>TCELL28:IMUX.IMUX.24.DELAY</td><td>CMAC.RX_SERDES_DATA6_22</td></tr>
<tr><td>TCELL28:IMUX.IMUX.26.DELAY</td><td>CMAC.CTL_TX_SYSTEMTIMERIN64</td></tr>
<tr><td>TCELL28:IMUX.IMUX.29.DELAY</td><td>CMAC.CTL_TX_SYSTEMTIMERIN65</td></tr>
<tr><td>TCELL28:IMUX.IMUX.30.DELAY</td><td>CMAC.SCAN_IN_CMAC140</td></tr>
<tr><td>TCELL28:IMUX.IMUX.32.DELAY</td><td>CMAC.CTL_TX_SYSTEMTIMERIN66</td></tr>
<tr><td>TCELL28:IMUX.IMUX.35.DELAY</td><td>CMAC.CTL_TX_SYSTEMTIMERIN67</td></tr>
<tr><td>TCELL28:IMUX.IMUX.38.DELAY</td><td>CMAC.CTL_TX_SYSTEMTIMERIN68</td></tr>
<tr><td>TCELL28:IMUX.IMUX.41.DELAY</td><td>CMAC.CTL_TX_SYSTEMTIMERIN69</td></tr>
<tr><td>TCELL28:IMUX.IMUX.44.DELAY</td><td>CMAC.CTL_TX_SYSTEMTIMERIN70</td></tr>
<tr><td>TCELL28:IMUX.IMUX.47.DELAY</td><td>CMAC.CTL_TX_SYSTEMTIMERIN71</td></tr>
<tr><td>TCELL29:OUT.0.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA2_0</td></tr>
<tr><td>TCELL29:OUT.2.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA2_1</td></tr>
<tr><td>TCELL29:OUT.4.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA2_2</td></tr>
<tr><td>TCELL29:OUT.6.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA2_3</td></tr>
<tr><td>TCELL29:OUT.8.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA2_4</td></tr>
<tr><td>TCELL29:OUT.10.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA2_5</td></tr>
<tr><td>TCELL29:OUT.12.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA2_6</td></tr>
<tr><td>TCELL29:OUT.14.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA2_7</td></tr>
<tr><td>TCELL29:OUT.17.TMIN</td><td>CMAC.TX_SERDES_DATA6_24</td></tr>
<tr><td>TCELL29:OUT.19.TMIN</td><td>CMAC.TX_SERDES_DATA6_25</td></tr>
<tr><td>TCELL29:OUT.21.TMIN</td><td>CMAC.TX_SERDES_DATA6_26</td></tr>
<tr><td>TCELL29:OUT.23.TMIN</td><td>CMAC.TX_SERDES_DATA6_27</td></tr>
<tr><td>TCELL29:OUT.24.TMIN</td><td>CMAC.SCAN_OUT_DRPCTRL8</td></tr>
<tr><td>TCELL29:OUT.25.TMIN</td><td>CMAC.TX_SERDES_DATA6_28</td></tr>
<tr><td>TCELL29:OUT.26.TMIN</td><td>CMAC.STAT_RX_SYNCED_ERR9</td></tr>
<tr><td>TCELL29:OUT.27.TMIN</td><td>CMAC.TX_SERDES_DATA6_29</td></tr>
<tr><td>TCELL29:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC130</td></tr>
<tr><td>TCELL29:OUT.29.TMIN</td><td>CMAC.TX_SERDES_DATA6_30</td></tr>
<tr><td>TCELL29:OUT.30.TMIN</td><td>CMAC.STAT_RX_SYNCED9</td></tr>
<tr><td>TCELL29:OUT.31.TMIN</td><td>CMAC.TX_SERDES_DATA6_31</td></tr>
<tr><td>TCELL29:IMUX.CTRL.2</td><td>CMAC.RX_SERDES_CLK_B1</td></tr>
<tr><td>TCELL29:IMUX.CTRL.3</td><td>CMAC.RX_SERDES_CLK_B0</td></tr>
<tr><td>TCELL29:IMUX.IMUX.0.DELAY</td><td>CMAC.SCAN_IN_CMAC29</td></tr>
<tr><td>TCELL29:IMUX.IMUX.2.DELAY</td><td>CMAC.RX_SERDES_RESET5</td></tr>
<tr><td>TCELL29:IMUX.IMUX.3.DELAY</td><td>CMAC.RX_SERDES_DATA6_24</td></tr>
<tr><td>TCELL29:IMUX.IMUX.6.DELAY</td><td>CMAC.RX_SERDES_DATA6_25</td></tr>
<tr><td>TCELL29:IMUX.IMUX.9.DELAY</td><td>CMAC.RX_SERDES_DATA6_26</td></tr>
<tr><td>TCELL29:IMUX.IMUX.12.DELAY</td><td>CMAC.RX_SERDES_DATA6_27</td></tr>
<tr><td>TCELL29:IMUX.IMUX.15.DELAY</td><td>CMAC.RX_SERDES_DATA6_28</td></tr>
<tr><td>TCELL29:IMUX.IMUX.16.DELAY</td><td>CMAC.SCAN_IN_CMAC85</td></tr>
<tr><td>TCELL29:IMUX.IMUX.18.DELAY</td><td>CMAC.RX_SERDES_DATA6_29</td></tr>
<tr><td>TCELL29:IMUX.IMUX.21.DELAY</td><td>CMAC.RX_SERDES_DATA6_30</td></tr>
<tr><td>TCELL29:IMUX.IMUX.24.DELAY</td><td>CMAC.RX_SERDES_DATA6_31</td></tr>
<tr><td>TCELL29:IMUX.IMUX.26.DELAY</td><td>CMAC.CTL_TX_SYSTEMTIMERIN72</td></tr>
<tr><td>TCELL29:IMUX.IMUX.29.DELAY</td><td>CMAC.CTL_TX_SYSTEMTIMERIN73</td></tr>
<tr><td>TCELL29:IMUX.IMUX.30.DELAY</td><td>CMAC.SCAN_IN_CMAC141</td></tr>
<tr><td>TCELL29:IMUX.IMUX.32.DELAY</td><td>CMAC.CTL_TX_SYSTEMTIMERIN74</td></tr>
<tr><td>TCELL29:IMUX.IMUX.35.DELAY</td><td>CMAC.CTL_TX_SYSTEMTIMERIN75</td></tr>
<tr><td>TCELL29:IMUX.IMUX.38.DELAY</td><td>CMAC.CTL_TX_SYSTEMTIMERIN76</td></tr>
<tr><td>TCELL29:IMUX.IMUX.41.DELAY</td><td>CMAC.CTL_TX_SYSTEMTIMERIN77</td></tr>
<tr><td>TCELL29:IMUX.IMUX.44.DELAY</td><td>CMAC.CTL_TX_SYSTEMTIMERIN78</td></tr>
<tr><td>TCELL29:IMUX.IMUX.47.DELAY</td><td>CMAC.CTL_TX_SYSTEMTIMERIN79</td></tr>
<tr><td>TCELL30:OUT.0.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA1_8</td></tr>
<tr><td>TCELL30:OUT.2.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA1_9</td></tr>
<tr><td>TCELL30:OUT.4.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA1_10</td></tr>
<tr><td>TCELL30:OUT.6.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA1_11</td></tr>
<tr><td>TCELL30:OUT.8.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA1_12</td></tr>
<tr><td>TCELL30:OUT.10.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA1_13</td></tr>
<tr><td>TCELL30:OUT.12.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA1_14</td></tr>
<tr><td>TCELL30:OUT.14.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA1_15</td></tr>
<tr><td>TCELL30:OUT.17.TMIN</td><td>CMAC.TX_SERDES_DATA2_0</td></tr>
<tr><td>TCELL30:OUT.19.TMIN</td><td>CMAC.TX_SERDES_DATA2_1</td></tr>
<tr><td>TCELL30:OUT.21.TMIN</td><td>CMAC.TX_SERDES_DATA2_2</td></tr>
<tr><td>TCELL30:OUT.23.TMIN</td><td>CMAC.TX_SERDES_DATA2_3</td></tr>
<tr><td>TCELL30:OUT.24.TMIN</td><td>CMAC.SCAN_OUT_DRPCTRL7</td></tr>
<tr><td>TCELL30:OUT.25.TMIN</td><td>CMAC.TX_SERDES_DATA2_4</td></tr>
<tr><td>TCELL30:OUT.26.TMIN</td><td>CMAC.STAT_RX_SYNCED_ERR10</td></tr>
<tr><td>TCELL30:OUT.27.TMIN</td><td>CMAC.TX_SERDES_DATA2_5</td></tr>
<tr><td>TCELL30:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC129</td></tr>
<tr><td>TCELL30:OUT.29.TMIN</td><td>CMAC.TX_SERDES_DATA2_6</td></tr>
<tr><td>TCELL30:OUT.30.TMIN</td><td>CMAC.STAT_RX_SYNCED10</td></tr>
<tr><td>TCELL30:OUT.31.TMIN</td><td>CMAC.TX_SERDES_DATA2_7</td></tr>
<tr><td>TCELL30:IMUX.CTRL.2</td><td>CMAC.TX_CLK_B</td></tr>
<tr><td>TCELL30:IMUX.CTRL.3</td><td>CMAC.RX_CLK_B</td></tr>
<tr><td>TCELL30:IMUX.IMUX.0.DELAY</td><td>CMAC.SCAN_IN_CMAC30</td></tr>
<tr><td>TCELL30:IMUX.IMUX.1.DELAY</td><td>CMAC.RX_SERDES_DATA2_0</td></tr>
<tr><td>TCELL30:IMUX.IMUX.2.DELAY</td><td>CMAC.RX_SERDES_RESET4</td></tr>
<tr><td>TCELL30:IMUX.IMUX.3.DELAY</td><td>CMAC.RX_SERDES_DATA2_1</td></tr>
<tr><td>TCELL30:IMUX.IMUX.6.DELAY</td><td>CMAC.RX_SERDES_DATA2_2</td></tr>
<tr><td>TCELL30:IMUX.IMUX.9.DELAY</td><td>CMAC.RX_SERDES_DATA2_3</td></tr>
<tr><td>TCELL30:IMUX.IMUX.12.DELAY</td><td>CMAC.RX_SERDES_DATA2_4</td></tr>
<tr><td>TCELL30:IMUX.IMUX.15.DELAY</td><td>CMAC.RX_SERDES_DATA2_5</td></tr>
<tr><td>TCELL30:IMUX.IMUX.16.DELAY</td><td>CMAC.SCAN_IN_CMAC86</td></tr>
<tr><td>TCELL30:IMUX.IMUX.18.DELAY</td><td>CMAC.RX_SERDES_DATA2_6</td></tr>
<tr><td>TCELL30:IMUX.IMUX.21.DELAY</td><td>CMAC.RX_SERDES_DATA2_7</td></tr>
<tr><td>TCELL30:IMUX.IMUX.30.DELAY</td><td>CMAC.SCAN_IN_CMAC142</td></tr>
<tr><td>TCELL31:OUT.0.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA1_0</td></tr>
<tr><td>TCELL31:OUT.2.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA1_1</td></tr>
<tr><td>TCELL31:OUT.4.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA1_2</td></tr>
<tr><td>TCELL31:OUT.6.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA1_3</td></tr>
<tr><td>TCELL31:OUT.8.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA1_4</td></tr>
<tr><td>TCELL31:OUT.10.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA1_5</td></tr>
<tr><td>TCELL31:OUT.12.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA1_6</td></tr>
<tr><td>TCELL31:OUT.14.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA1_7</td></tr>
<tr><td>TCELL31:OUT.15.TMIN</td><td>CMAC.TX_SERDES_ALT_DATA2_0</td></tr>
<tr><td>TCELL31:OUT.17.TMIN</td><td>CMAC.TX_SERDES_ALT_DATA2_1</td></tr>
<tr><td>TCELL31:OUT.19.TMIN</td><td>CMAC.TX_SERDES_DATA2_8</td></tr>
<tr><td>TCELL31:OUT.21.TMIN</td><td>CMAC.TX_SERDES_DATA2_9</td></tr>
<tr><td>TCELL31:OUT.23.TMIN</td><td>CMAC.TX_SERDES_DATA2_10</td></tr>
<tr><td>TCELL31:OUT.24.TMIN</td><td>CMAC.SCAN_OUT_DRPCTRL6</td></tr>
<tr><td>TCELL31:OUT.25.TMIN</td><td>CMAC.TX_SERDES_DATA2_11</td></tr>
<tr><td>TCELL31:OUT.26.TMIN</td><td>CMAC.STAT_RX_SYNCED_ERR11</td></tr>
<tr><td>TCELL31:OUT.27.TMIN</td><td>CMAC.TX_SERDES_DATA2_12</td></tr>
<tr><td>TCELL31:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC128</td></tr>
<tr><td>TCELL31:OUT.29.TMIN</td><td>CMAC.TX_SERDES_DATA2_13</td></tr>
<tr><td>TCELL31:OUT.30.TMIN</td><td>CMAC.STAT_RX_SYNCED11</td></tr>
<tr><td>TCELL31:OUT.31.TMIN</td><td>CMAC.TX_SERDES_DATA2_14</td></tr>
<tr><td>TCELL31:IMUX.CTRL.2</td><td>CMAC.RX_SERDES_CLK_B7</td></tr>
<tr><td>TCELL31:IMUX.CTRL.3</td><td>CMAC.RX_SERDES_CLK_B6</td></tr>
<tr><td>TCELL31:IMUX.IMUX.0.DELAY</td><td>CMAC.SCAN_IN_CMAC31</td></tr>
<tr><td>TCELL31:IMUX.IMUX.1.DELAY</td><td>CMAC.RX_SERDES_ALT_DATA2_0</td></tr>
<tr><td>TCELL31:IMUX.IMUX.2.DELAY</td><td>CMAC.RX_SERDES_RESET3</td></tr>
<tr><td>TCELL31:IMUX.IMUX.3.DELAY</td><td>CMAC.RX_SERDES_ALT_DATA2_1</td></tr>
<tr><td>TCELL31:IMUX.IMUX.6.DELAY</td><td>CMAC.RX_SERDES_DATA2_8</td></tr>
<tr><td>TCELL31:IMUX.IMUX.9.DELAY</td><td>CMAC.RX_SERDES_DATA2_9</td></tr>
<tr><td>TCELL31:IMUX.IMUX.12.DELAY</td><td>CMAC.RX_SERDES_DATA2_10</td></tr>
<tr><td>TCELL31:IMUX.IMUX.15.DELAY</td><td>CMAC.RX_SERDES_DATA2_11</td></tr>
<tr><td>TCELL31:IMUX.IMUX.16.DELAY</td><td>CMAC.SCAN_IN_CMAC87</td></tr>
<tr><td>TCELL31:IMUX.IMUX.18.DELAY</td><td>CMAC.RX_SERDES_DATA2_12</td></tr>
<tr><td>TCELL31:IMUX.IMUX.21.DELAY</td><td>CMAC.RX_SERDES_DATA2_13</td></tr>
<tr><td>TCELL31:IMUX.IMUX.24.DELAY</td><td>CMAC.RX_SERDES_DATA2_14</td></tr>
<tr><td>TCELL31:IMUX.IMUX.30.DELAY</td><td>CMAC.SCAN_IN_CMAC143</td></tr>
<tr><td>TCELL32:OUT.0.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA0_8</td></tr>
<tr><td>TCELL32:OUT.2.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA0_9</td></tr>
<tr><td>TCELL32:OUT.4.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA0_10</td></tr>
<tr><td>TCELL32:OUT.6.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA0_11</td></tr>
<tr><td>TCELL32:OUT.8.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA0_12</td></tr>
<tr><td>TCELL32:OUT.10.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA0_13</td></tr>
<tr><td>TCELL32:OUT.12.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA0_14</td></tr>
<tr><td>TCELL32:OUT.14.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA0_15</td></tr>
<tr><td>TCELL32:OUT.15.TMIN</td><td>CMAC.TX_SERDES_DATA2_15</td></tr>
<tr><td>TCELL32:OUT.17.TMIN</td><td>CMAC.TX_SERDES_ALT_DATA2_2</td></tr>
<tr><td>TCELL32:OUT.19.TMIN</td><td>CMAC.TX_SERDES_ALT_DATA2_3</td></tr>
<tr><td>TCELL32:OUT.21.TMIN</td><td>CMAC.TX_SERDES_DATA2_16</td></tr>
<tr><td>TCELL32:OUT.23.TMIN</td><td>CMAC.TX_SERDES_DATA2_17</td></tr>
<tr><td>TCELL32:OUT.24.TMIN</td><td>CMAC.SCAN_OUT_DRPCTRL5</td></tr>
<tr><td>TCELL32:OUT.25.TMIN</td><td>CMAC.TX_SERDES_DATA2_18</td></tr>
<tr><td>TCELL32:OUT.26.TMIN</td><td>CMAC.STAT_RX_SYNCED_ERR12</td></tr>
<tr><td>TCELL32:OUT.27.TMIN</td><td>CMAC.TX_SERDES_DATA2_19</td></tr>
<tr><td>TCELL32:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC127</td></tr>
<tr><td>TCELL32:OUT.29.TMIN</td><td>CMAC.TX_SERDES_DATA2_20</td></tr>
<tr><td>TCELL32:OUT.30.TMIN</td><td>CMAC.STAT_RX_SYNCED12</td></tr>
<tr><td>TCELL32:OUT.31.TMIN</td><td>CMAC.TX_SERDES_DATA2_21</td></tr>
<tr><td>TCELL32:IMUX.CTRL.2</td><td>CMAC.RX_SERDES_CLK_B9</td></tr>
<tr><td>TCELL32:IMUX.CTRL.3</td><td>CMAC.RX_SERDES_CLK_B8</td></tr>
<tr><td>TCELL32:IMUX.IMUX.0.DELAY</td><td>CMAC.SCAN_IN_CMAC32</td></tr>
<tr><td>TCELL32:IMUX.IMUX.1.DELAY</td><td>CMAC.RX_SERDES_DATA2_15</td></tr>
<tr><td>TCELL32:IMUX.IMUX.2.DELAY</td><td>CMAC.RX_SERDES_RESET2</td></tr>
<tr><td>TCELL32:IMUX.IMUX.3.DELAY</td><td>CMAC.RX_SERDES_ALT_DATA2_2</td></tr>
<tr><td>TCELL32:IMUX.IMUX.6.DELAY</td><td>CMAC.RX_SERDES_ALT_DATA2_3</td></tr>
<tr><td>TCELL32:IMUX.IMUX.9.DELAY</td><td>CMAC.RX_SERDES_DATA2_16</td></tr>
<tr><td>TCELL32:IMUX.IMUX.12.DELAY</td><td>CMAC.RX_SERDES_DATA2_17</td></tr>
<tr><td>TCELL32:IMUX.IMUX.15.DELAY</td><td>CMAC.RX_SERDES_DATA2_18</td></tr>
<tr><td>TCELL32:IMUX.IMUX.16.DELAY</td><td>CMAC.SCAN_IN_CMAC88</td></tr>
<tr><td>TCELL32:IMUX.IMUX.18.DELAY</td><td>CMAC.RX_SERDES_DATA2_19</td></tr>
<tr><td>TCELL32:IMUX.IMUX.21.DELAY</td><td>CMAC.RX_SERDES_DATA2_20</td></tr>
<tr><td>TCELL32:IMUX.IMUX.24.DELAY</td><td>CMAC.RX_SERDES_DATA2_21</td></tr>
<tr><td>TCELL32:IMUX.IMUX.30.DELAY</td><td>CMAC.SCAN_IN_CMAC144</td></tr>
<tr><td>TCELL33:OUT.0.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA0_0</td></tr>
<tr><td>TCELL33:OUT.2.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA0_1</td></tr>
<tr><td>TCELL33:OUT.4.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA0_2</td></tr>
<tr><td>TCELL33:OUT.6.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA0_3</td></tr>
<tr><td>TCELL33:OUT.8.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA0_4</td></tr>
<tr><td>TCELL33:OUT.10.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA0_5</td></tr>
<tr><td>TCELL33:OUT.12.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA0_6</td></tr>
<tr><td>TCELL33:OUT.14.TMIN</td><td>CMAC.STAT_RX_PAUSE_QUANTA0_7</td></tr>
<tr><td>TCELL33:OUT.15.TMIN</td><td>CMAC.TX_SERDES_DATA2_22</td></tr>
<tr><td>TCELL33:OUT.17.TMIN</td><td>CMAC.TX_SERDES_DATA2_23</td></tr>
<tr><td>TCELL33:OUT.19.TMIN</td><td>CMAC.TX_SERDES_ALT_DATA2_4</td></tr>
<tr><td>TCELL33:OUT.21.TMIN</td><td>CMAC.TX_SERDES_ALT_DATA2_5</td></tr>
<tr><td>TCELL33:OUT.23.TMIN</td><td>CMAC.TX_SERDES_DATA2_24</td></tr>
<tr><td>TCELL33:OUT.24.TMIN</td><td>CMAC.SCAN_OUT_DRPCTRL4</td></tr>
<tr><td>TCELL33:OUT.25.TMIN</td><td>CMAC.TX_SERDES_DATA2_25</td></tr>
<tr><td>TCELL33:OUT.26.TMIN</td><td>CMAC.STAT_RX_SYNCED_ERR13</td></tr>
<tr><td>TCELL33:OUT.27.TMIN</td><td>CMAC.TX_SERDES_DATA2_26</td></tr>
<tr><td>TCELL33:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC126</td></tr>
<tr><td>TCELL33:OUT.29.TMIN</td><td>CMAC.TX_SERDES_DATA2_27</td></tr>
<tr><td>TCELL33:OUT.30.TMIN</td><td>CMAC.STAT_RX_SYNCED13</td></tr>
<tr><td>TCELL33:OUT.31.TMIN</td><td>CMAC.TX_SERDES_DATA2_28</td></tr>
<tr><td>TCELL33:IMUX.CTRL.2</td><td>CMAC.SCAN_EN_N</td></tr>
<tr><td>TCELL33:IMUX.IMUX.0.DELAY</td><td>CMAC.SCAN_IN_CMAC33</td></tr>
<tr><td>TCELL33:IMUX.IMUX.1.DELAY</td><td>CMAC.RX_SERDES_DATA2_22</td></tr>
<tr><td>TCELL33:IMUX.IMUX.2.DELAY</td><td>CMAC.RX_SERDES_RESET1</td></tr>
<tr><td>TCELL33:IMUX.IMUX.3.DELAY</td><td>CMAC.RX_SERDES_DATA2_23</td></tr>
<tr><td>TCELL33:IMUX.IMUX.4.DELAY</td><td>CMAC.TEST_RESET</td></tr>
<tr><td>TCELL33:IMUX.IMUX.6.DELAY</td><td>CMAC.RX_SERDES_ALT_DATA2_4</td></tr>
<tr><td>TCELL33:IMUX.IMUX.9.DELAY</td><td>CMAC.RX_SERDES_ALT_DATA2_5</td></tr>
<tr><td>TCELL33:IMUX.IMUX.12.DELAY</td><td>CMAC.RX_SERDES_DATA2_24</td></tr>
<tr><td>TCELL33:IMUX.IMUX.15.DELAY</td><td>CMAC.RX_SERDES_DATA2_25</td></tr>
<tr><td>TCELL33:IMUX.IMUX.16.DELAY</td><td>CMAC.SCAN_IN_CMAC89</td></tr>
<tr><td>TCELL33:IMUX.IMUX.18.DELAY</td><td>CMAC.RX_SERDES_DATA2_26</td></tr>
<tr><td>TCELL33:IMUX.IMUX.21.DELAY</td><td>CMAC.RX_SERDES_DATA2_27</td></tr>
<tr><td>TCELL33:IMUX.IMUX.24.DELAY</td><td>CMAC.RX_SERDES_DATA2_28</td></tr>
<tr><td>TCELL33:IMUX.IMUX.30.DELAY</td><td>CMAC.SCAN_IN_CMAC145</td></tr>
<tr><td>TCELL34:OUT.0.TMIN</td><td>CMAC.STAT_RX_TOTAL_GOOD_BYTES0</td></tr>
<tr><td>TCELL34:OUT.2.TMIN</td><td>CMAC.STAT_RX_TOTAL_GOOD_BYTES1</td></tr>
<tr><td>TCELL34:OUT.4.TMIN</td><td>CMAC.STAT_RX_TOTAL_GOOD_BYTES2</td></tr>
<tr><td>TCELL34:OUT.6.TMIN</td><td>CMAC.STAT_RX_TOTAL_GOOD_BYTES3</td></tr>
<tr><td>TCELL34:OUT.8.TMIN</td><td>CMAC.STAT_RX_TOTAL_GOOD_BYTES4</td></tr>
<tr><td>TCELL34:OUT.10.TMIN</td><td>CMAC.STAT_RX_TOTAL_GOOD_BYTES5</td></tr>
<tr><td>TCELL34:OUT.12.TMIN</td><td>CMAC.STAT_RX_TOTAL_GOOD_BYTES6</td></tr>
<tr><td>TCELL34:OUT.14.TMIN</td><td>CMAC.STAT_RX_TOTAL_GOOD_BYTES7</td></tr>
<tr><td>TCELL34:OUT.15.TMIN</td><td>CMAC.TX_SERDES_DATA2_29</td></tr>
<tr><td>TCELL34:OUT.17.TMIN</td><td>CMAC.TX_SERDES_DATA2_30</td></tr>
<tr><td>TCELL34:OUT.19.TMIN</td><td>CMAC.TX_SERDES_DATA2_31</td></tr>
<tr><td>TCELL34:OUT.21.TMIN</td><td>CMAC.TX_SERDES_ALT_DATA2_6</td></tr>
<tr><td>TCELL34:OUT.23.TMIN</td><td>CMAC.TX_SERDES_ALT_DATA2_7</td></tr>
<tr><td>TCELL34:OUT.24.TMIN</td><td>CMAC.SCAN_OUT_DRPCTRL3</td></tr>
<tr><td>TCELL34:OUT.25.TMIN</td><td>CMAC.TX_SERDES_DATA2_32</td></tr>
<tr><td>TCELL34:OUT.26.TMIN</td><td>CMAC.STAT_RX_SYNCED_ERR14</td></tr>
<tr><td>TCELL34:OUT.27.TMIN</td><td>CMAC.TX_SERDES_DATA2_33</td></tr>
<tr><td>TCELL34:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC125</td></tr>
<tr><td>TCELL34:OUT.29.TMIN</td><td>CMAC.TX_SERDES_DATA2_34</td></tr>
<tr><td>TCELL34:OUT.30.TMIN</td><td>CMAC.STAT_RX_SYNCED14</td></tr>
<tr><td>TCELL34:OUT.31.TMIN</td><td>CMAC.TX_SERDES_DATA2_35</td></tr>
<tr><td>TCELL34:IMUX.IMUX.0.DELAY</td><td>CMAC.SCAN_IN_CMAC34</td></tr>
<tr><td>TCELL34:IMUX.IMUX.1.DELAY</td><td>CMAC.RX_SERDES_DATA2_29</td></tr>
<tr><td>TCELL34:IMUX.IMUX.2.DELAY</td><td>CMAC.RX_SERDES_RESET0</td></tr>
<tr><td>TCELL34:IMUX.IMUX.3.DELAY</td><td>CMAC.RX_SERDES_DATA2_30</td></tr>
<tr><td>TCELL34:IMUX.IMUX.6.DELAY</td><td>CMAC.RX_SERDES_DATA2_31</td></tr>
<tr><td>TCELL34:IMUX.IMUX.9.DELAY</td><td>CMAC.RX_SERDES_ALT_DATA2_6</td></tr>
<tr><td>TCELL34:IMUX.IMUX.12.DELAY</td><td>CMAC.RX_SERDES_ALT_DATA2_7</td></tr>
<tr><td>TCELL34:IMUX.IMUX.15.DELAY</td><td>CMAC.RX_SERDES_DATA2_32</td></tr>
<tr><td>TCELL34:IMUX.IMUX.16.DELAY</td><td>CMAC.SCAN_IN_CMAC90</td></tr>
<tr><td>TCELL34:IMUX.IMUX.18.DELAY</td><td>CMAC.RX_SERDES_DATA2_33</td></tr>
<tr><td>TCELL34:IMUX.IMUX.21.DELAY</td><td>CMAC.RX_SERDES_DATA2_34</td></tr>
<tr><td>TCELL34:IMUX.IMUX.24.DELAY</td><td>CMAC.RX_SERDES_DATA2_35</td></tr>
<tr><td>TCELL34:IMUX.IMUX.30.DELAY</td><td>CMAC.SCAN_IN_CMAC146</td></tr>
<tr><td>TCELL35:OUT.0.TMIN</td><td>CMAC.STAT_RX_TOTAL_GOOD_BYTES8</td></tr>
<tr><td>TCELL35:OUT.2.TMIN</td><td>CMAC.STAT_RX_TOTAL_GOOD_BYTES9</td></tr>
<tr><td>TCELL35:OUT.4.TMIN</td><td>CMAC.STAT_RX_TOTAL_GOOD_BYTES10</td></tr>
<tr><td>TCELL35:OUT.6.TMIN</td><td>CMAC.STAT_RX_TOTAL_GOOD_BYTES11</td></tr>
<tr><td>TCELL35:OUT.8.TMIN</td><td>CMAC.STAT_RX_TOTAL_GOOD_BYTES12</td></tr>
<tr><td>TCELL35:OUT.10.TMIN</td><td>CMAC.STAT_RX_TOTAL_GOOD_BYTES13</td></tr>
<tr><td>TCELL35:OUT.12.TMIN</td><td>CMAC.STAT_RX_TOTAL_GOOD_PACKETS</td></tr>
<tr><td>TCELL35:OUT.14.TMIN</td><td>CMAC.STAT_RX_TOOLONG</td></tr>
<tr><td>TCELL35:OUT.15.TMIN</td><td>CMAC.TX_SERDES_DATA2_36</td></tr>
<tr><td>TCELL35:OUT.17.TMIN</td><td>CMAC.TX_SERDES_DATA2_37</td></tr>
<tr><td>TCELL35:OUT.19.TMIN</td><td>CMAC.TX_SERDES_DATA2_38</td></tr>
<tr><td>TCELL35:OUT.21.TMIN</td><td>CMAC.TX_SERDES_DATA2_39</td></tr>
<tr><td>TCELL35:OUT.23.TMIN</td><td>CMAC.TX_SERDES_ALT_DATA2_8</td></tr>
<tr><td>TCELL35:OUT.24.TMIN</td><td>CMAC.SCAN_OUT_DRPCTRL2</td></tr>
<tr><td>TCELL35:OUT.25.TMIN</td><td>CMAC.TX_SERDES_ALT_DATA2_9</td></tr>
<tr><td>TCELL35:OUT.26.TMIN</td><td>CMAC.STAT_RX_SYNCED_ERR15</td></tr>
<tr><td>TCELL35:OUT.27.TMIN</td><td>CMAC.TX_SERDES_DATA2_40</td></tr>
<tr><td>TCELL35:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC124</td></tr>
<tr><td>TCELL35:OUT.29.TMIN</td><td>CMAC.TX_SERDES_DATA2_41</td></tr>
<tr><td>TCELL35:OUT.30.TMIN</td><td>CMAC.STAT_RX_SYNCED15</td></tr>
<tr><td>TCELL35:OUT.31.TMIN</td><td>CMAC.TX_SERDES_DATA2_42</td></tr>
<tr><td>TCELL35:IMUX.IMUX.0.DELAY</td><td>CMAC.SCAN_IN_CMAC35</td></tr>
<tr><td>TCELL35:IMUX.IMUX.1.DELAY</td><td>CMAC.RX_SERDES_DATA2_36</td></tr>
<tr><td>TCELL35:IMUX.IMUX.3.DELAY</td><td>CMAC.RX_SERDES_DATA2_37</td></tr>
<tr><td>TCELL35:IMUX.IMUX.6.DELAY</td><td>CMAC.RX_SERDES_DATA2_38</td></tr>
<tr><td>TCELL35:IMUX.IMUX.9.DELAY</td><td>CMAC.RX_SERDES_DATA2_39</td></tr>
<tr><td>TCELL35:IMUX.IMUX.12.DELAY</td><td>CMAC.RX_SERDES_ALT_DATA2_8</td></tr>
<tr><td>TCELL35:IMUX.IMUX.15.DELAY</td><td>CMAC.RX_SERDES_ALT_DATA2_9</td></tr>
<tr><td>TCELL35:IMUX.IMUX.16.DELAY</td><td>CMAC.SCAN_IN_CMAC91</td></tr>
<tr><td>TCELL35:IMUX.IMUX.18.DELAY</td><td>CMAC.RX_SERDES_DATA2_40</td></tr>
<tr><td>TCELL35:IMUX.IMUX.21.DELAY</td><td>CMAC.RX_SERDES_DATA2_41</td></tr>
<tr><td>TCELL35:IMUX.IMUX.24.DELAY</td><td>CMAC.RX_SERDES_DATA2_42</td></tr>
<tr><td>TCELL35:IMUX.IMUX.30.DELAY</td><td>CMAC.SCAN_IN_CMAC147</td></tr>
<tr><td>TCELL36:OUT.0.TMIN</td><td>CMAC.STAT_RX_BIP_ERR_0</td></tr>
<tr><td>TCELL36:OUT.2.TMIN</td><td>CMAC.STAT_RX_BIP_ERR_1</td></tr>
<tr><td>TCELL36:OUT.4.TMIN</td><td>CMAC.STAT_RX_BIP_ERR_2</td></tr>
<tr><td>TCELL36:OUT.6.TMIN</td><td>CMAC.STAT_RX_BIP_ERR_3</td></tr>
<tr><td>TCELL36:OUT.8.TMIN</td><td>CMAC.STAT_RX_BIP_ERR_4</td></tr>
<tr><td>TCELL36:OUT.10.TMIN</td><td>CMAC.STAT_RX_BIP_ERR_5</td></tr>
<tr><td>TCELL36:OUT.12.TMIN</td><td>CMAC.STAT_RX_BIP_ERR_6</td></tr>
<tr><td>TCELL36:OUT.14.TMIN</td><td>CMAC.STAT_RX_BIP_ERR_7</td></tr>
<tr><td>TCELL36:OUT.15.TMIN</td><td>CMAC.TX_SERDES_DATA2_43</td></tr>
<tr><td>TCELL36:OUT.17.TMIN</td><td>CMAC.TX_SERDES_DATA2_44</td></tr>
<tr><td>TCELL36:OUT.19.TMIN</td><td>CMAC.TX_SERDES_DATA2_45</td></tr>
<tr><td>TCELL36:OUT.21.TMIN</td><td>CMAC.TX_SERDES_DATA2_46</td></tr>
<tr><td>TCELL36:OUT.23.TMIN</td><td>CMAC.TX_SERDES_DATA2_47</td></tr>
<tr><td>TCELL36:OUT.24.TMIN</td><td>CMAC.SCAN_OUT_DRPCTRL1</td></tr>
<tr><td>TCELL36:OUT.25.TMIN</td><td>CMAC.TX_SERDES_ALT_DATA2_10</td></tr>
<tr><td>TCELL36:OUT.26.TMIN</td><td>CMAC.STAT_RX_SYNCED_ERR16</td></tr>
<tr><td>TCELL36:OUT.27.TMIN</td><td>CMAC.TX_SERDES_ALT_DATA2_11</td></tr>
<tr><td>TCELL36:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC123</td></tr>
<tr><td>TCELL36:OUT.29.TMIN</td><td>CMAC.TX_SERDES_DATA2_48</td></tr>
<tr><td>TCELL36:OUT.30.TMIN</td><td>CMAC.STAT_RX_SYNCED16</td></tr>
<tr><td>TCELL36:OUT.31.TMIN</td><td>CMAC.TX_SERDES_DATA2_49</td></tr>
<tr><td>TCELL36:IMUX.IMUX.0.DELAY</td><td>CMAC.SCAN_IN_CMAC36</td></tr>
<tr><td>TCELL36:IMUX.IMUX.1.DELAY</td><td>CMAC.RX_SERDES_DATA2_43</td></tr>
<tr><td>TCELL36:IMUX.IMUX.3.DELAY</td><td>CMAC.RX_SERDES_DATA2_44</td></tr>
<tr><td>TCELL36:IMUX.IMUX.6.DELAY</td><td>CMAC.RX_SERDES_DATA2_45</td></tr>
<tr><td>TCELL36:IMUX.IMUX.9.DELAY</td><td>CMAC.RX_SERDES_DATA2_46</td></tr>
<tr><td>TCELL36:IMUX.IMUX.12.DELAY</td><td>CMAC.RX_SERDES_DATA2_47</td></tr>
<tr><td>TCELL36:IMUX.IMUX.15.DELAY</td><td>CMAC.RX_SERDES_ALT_DATA2_10</td></tr>
<tr><td>TCELL36:IMUX.IMUX.16.DELAY</td><td>CMAC.SCAN_IN_CMAC92</td></tr>
<tr><td>TCELL36:IMUX.IMUX.18.DELAY</td><td>CMAC.RX_SERDES_ALT_DATA2_11</td></tr>
<tr><td>TCELL36:IMUX.IMUX.21.DELAY</td><td>CMAC.RX_SERDES_DATA2_48</td></tr>
<tr><td>TCELL36:IMUX.IMUX.24.DELAY</td><td>CMAC.RX_SERDES_DATA2_49</td></tr>
<tr><td>TCELL36:IMUX.IMUX.30.DELAY</td><td>CMAC.SCAN_IN_CMAC148</td></tr>
<tr><td>TCELL37:OUT.0.TMIN</td><td>CMAC.STAT_RX_BIP_ERR_8</td></tr>
<tr><td>TCELL37:OUT.2.TMIN</td><td>CMAC.STAT_RX_BIP_ERR_9</td></tr>
<tr><td>TCELL37:OUT.4.TMIN</td><td>CMAC.STAT_RX_BIP_ERR_10</td></tr>
<tr><td>TCELL37:OUT.6.TMIN</td><td>CMAC.STAT_RX_BIP_ERR_11</td></tr>
<tr><td>TCELL37:OUT.8.TMIN</td><td>CMAC.STAT_RX_BIP_ERR_12</td></tr>
<tr><td>TCELL37:OUT.10.TMIN</td><td>CMAC.STAT_RX_BIP_ERR_13</td></tr>
<tr><td>TCELL37:OUT.12.TMIN</td><td>CMAC.STAT_RX_BIP_ERR_14</td></tr>
<tr><td>TCELL37:OUT.14.TMIN</td><td>CMAC.STAT_RX_BIP_ERR_15</td></tr>
<tr><td>TCELL37:OUT.15.TMIN</td><td>CMAC.TX_SERDES_DATA2_50</td></tr>
<tr><td>TCELL37:OUT.17.TMIN</td><td>CMAC.TX_SERDES_DATA2_51</td></tr>
<tr><td>TCELL37:OUT.19.TMIN</td><td>CMAC.TX_SERDES_DATA2_52</td></tr>
<tr><td>TCELL37:OUT.21.TMIN</td><td>CMAC.TX_SERDES_DATA2_53</td></tr>
<tr><td>TCELL37:OUT.23.TMIN</td><td>CMAC.TX_SERDES_DATA2_54</td></tr>
<tr><td>TCELL37:OUT.24.TMIN</td><td>CMAC.SCAN_OUT_DRPCTRL0</td></tr>
<tr><td>TCELL37:OUT.25.TMIN</td><td>CMAC.TX_SERDES_DATA2_55</td></tr>
<tr><td>TCELL37:OUT.26.TMIN</td><td>CMAC.STAT_RX_SYNCED_ERR17</td></tr>
<tr><td>TCELL37:OUT.27.TMIN</td><td>CMAC.TX_SERDES_ALT_DATA2_12</td></tr>
<tr><td>TCELL37:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC122</td></tr>
<tr><td>TCELL37:OUT.29.TMIN</td><td>CMAC.TX_SERDES_ALT_DATA2_13</td></tr>
<tr><td>TCELL37:OUT.30.TMIN</td><td>CMAC.STAT_RX_SYNCED17</td></tr>
<tr><td>TCELL37:OUT.31.TMIN</td><td>CMAC.TX_SERDES_DATA2_56</td></tr>
<tr><td>TCELL37:IMUX.IMUX.0.DELAY</td><td>CMAC.SCAN_IN_CMAC37</td></tr>
<tr><td>TCELL37:IMUX.IMUX.1.DELAY</td><td>CMAC.RX_SERDES_DATA2_50</td></tr>
<tr><td>TCELL37:IMUX.IMUX.3.DELAY</td><td>CMAC.RX_SERDES_DATA2_51</td></tr>
<tr><td>TCELL37:IMUX.IMUX.6.DELAY</td><td>CMAC.RX_SERDES_DATA2_52</td></tr>
<tr><td>TCELL37:IMUX.IMUX.9.DELAY</td><td>CMAC.RX_SERDES_DATA2_53</td></tr>
<tr><td>TCELL37:IMUX.IMUX.12.DELAY</td><td>CMAC.RX_SERDES_DATA2_54</td></tr>
<tr><td>TCELL37:IMUX.IMUX.15.DELAY</td><td>CMAC.RX_SERDES_DATA2_55</td></tr>
<tr><td>TCELL37:IMUX.IMUX.16.DELAY</td><td>CMAC.SCAN_IN_CMAC93</td></tr>
<tr><td>TCELL37:IMUX.IMUX.18.DELAY</td><td>CMAC.RX_SERDES_ALT_DATA2_12</td></tr>
<tr><td>TCELL37:IMUX.IMUX.21.DELAY</td><td>CMAC.RX_SERDES_ALT_DATA2_13</td></tr>
<tr><td>TCELL37:IMUX.IMUX.24.DELAY</td><td>CMAC.RX_SERDES_DATA2_56</td></tr>
<tr><td>TCELL37:IMUX.IMUX.30.DELAY</td><td>CMAC.SCAN_IN_CMAC149</td></tr>
<tr><td>TCELL38:OUT.0.TMIN</td><td>CMAC.STAT_RX_BIP_ERR_16</td></tr>
<tr><td>TCELL38:OUT.2.TMIN</td><td>CMAC.STAT_RX_BIP_ERR_17</td></tr>
<tr><td>TCELL38:OUT.4.TMIN</td><td>CMAC.STAT_RX_BIP_ERR_18</td></tr>
<tr><td>TCELL38:OUT.6.TMIN</td><td>CMAC.STAT_RX_BIP_ERR_19</td></tr>
<tr><td>TCELL38:OUT.8.TMIN</td><td>CMAC.STAT_RX_BAD_FCS0</td></tr>
<tr><td>TCELL38:OUT.10.TMIN</td><td>CMAC.STAT_RX_BAD_FCS1</td></tr>
<tr><td>TCELL38:OUT.12.TMIN</td><td>CMAC.STAT_RX_BAD_FCS2</td></tr>
<tr><td>TCELL38:OUT.14.TMIN</td><td>CMAC.STAT_RX_BAD_FCS3</td></tr>
<tr><td>TCELL38:OUT.15.TMIN</td><td>CMAC.TX_SERDES_DATA2_57</td></tr>
<tr><td>TCELL38:OUT.17.TMIN</td><td>CMAC.TX_SERDES_DATA2_58</td></tr>
<tr><td>TCELL38:OUT.19.TMIN</td><td>CMAC.TX_SERDES_DATA2_59</td></tr>
<tr><td>TCELL38:OUT.21.TMIN</td><td>CMAC.TX_SERDES_DATA2_60</td></tr>
<tr><td>TCELL38:OUT.23.TMIN</td><td>CMAC.TX_SERDES_DATA2_61</td></tr>
<tr><td>TCELL38:OUT.24.TMIN</td><td>CMAC.SCAN_OUT_CMAC181</td></tr>
<tr><td>TCELL38:OUT.25.TMIN</td><td>CMAC.TX_SERDES_DATA2_62</td></tr>
<tr><td>TCELL38:OUT.26.TMIN</td><td>CMAC.STAT_RX_SYNCED_ERR18</td></tr>
<tr><td>TCELL38:OUT.27.TMIN</td><td>CMAC.TX_SERDES_DATA2_63</td></tr>
<tr><td>TCELL38:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC121</td></tr>
<tr><td>TCELL38:OUT.29.TMIN</td><td>CMAC.TX_SERDES_ALT_DATA2_14</td></tr>
<tr><td>TCELL38:OUT.30.TMIN</td><td>CMAC.STAT_RX_SYNCED18</td></tr>
<tr><td>TCELL38:OUT.31.TMIN</td><td>CMAC.TX_SERDES_ALT_DATA2_15</td></tr>
<tr><td>TCELL38:IMUX.IMUX.0.DELAY</td><td>CMAC.SCAN_IN_CMAC38</td></tr>
<tr><td>TCELL38:IMUX.IMUX.1.DELAY</td><td>CMAC.RX_SERDES_DATA2_57</td></tr>
<tr><td>TCELL38:IMUX.IMUX.3.DELAY</td><td>CMAC.RX_SERDES_DATA2_58</td></tr>
<tr><td>TCELL38:IMUX.IMUX.6.DELAY</td><td>CMAC.RX_SERDES_DATA2_59</td></tr>
<tr><td>TCELL38:IMUX.IMUX.9.DELAY</td><td>CMAC.RX_SERDES_DATA2_60</td></tr>
<tr><td>TCELL38:IMUX.IMUX.12.DELAY</td><td>CMAC.RX_SERDES_DATA2_61</td></tr>
<tr><td>TCELL38:IMUX.IMUX.15.DELAY</td><td>CMAC.RX_SERDES_DATA2_62</td></tr>
<tr><td>TCELL38:IMUX.IMUX.16.DELAY</td><td>CMAC.SCAN_IN_CMAC94</td></tr>
<tr><td>TCELL38:IMUX.IMUX.18.DELAY</td><td>CMAC.RX_SERDES_DATA2_63</td></tr>
<tr><td>TCELL38:IMUX.IMUX.21.DELAY</td><td>CMAC.RX_SERDES_ALT_DATA2_14</td></tr>
<tr><td>TCELL38:IMUX.IMUX.24.DELAY</td><td>CMAC.RX_SERDES_ALT_DATA2_15</td></tr>
<tr><td>TCELL38:IMUX.IMUX.30.DELAY</td><td>CMAC.SCAN_IN_CMAC150</td></tr>
<tr><td>TCELL39:OUT.0.TMIN</td><td>CMAC.STAT_RX_BAD_CODE0</td></tr>
<tr><td>TCELL39:OUT.2.TMIN</td><td>CMAC.STAT_RX_BAD_CODE1</td></tr>
<tr><td>TCELL39:OUT.4.TMIN</td><td>CMAC.STAT_RX_BAD_CODE2</td></tr>
<tr><td>TCELL39:OUT.6.TMIN</td><td>CMAC.STAT_RX_BAD_CODE3</td></tr>
<tr><td>TCELL39:OUT.8.TMIN</td><td>CMAC.STAT_RX_BAD_CODE4</td></tr>
<tr><td>TCELL39:OUT.10.TMIN</td><td>CMAC.STAT_RX_BAD_CODE5</td></tr>
<tr><td>TCELL39:OUT.12.TMIN</td><td>CMAC.STAT_RX_BAD_CODE6</td></tr>
<tr><td>TCELL39:OUT.14.TMIN</td><td>CMAC.STAT_RX_VLAN</td></tr>
<tr><td>TCELL39:OUT.15.TMIN</td><td>CMAC.TX_SERDES_DATA7_5</td></tr>
<tr><td>TCELL39:OUT.17.TMIN</td><td>CMAC.TX_SERDES_DATA7_6</td></tr>
<tr><td>TCELL39:OUT.19.TMIN</td><td>CMAC.TX_SERDES_DATA7_7</td></tr>
<tr><td>TCELL39:OUT.23.TMIN</td><td>CMAC.TX_SERDES_DATA7_0</td></tr>
<tr><td>TCELL39:OUT.24.TMIN</td><td>CMAC.SCAN_OUT_CMAC180</td></tr>
<tr><td>TCELL39:OUT.25.TMIN</td><td>CMAC.TX_SERDES_DATA7_1</td></tr>
<tr><td>TCELL39:OUT.26.TMIN</td><td>CMAC.STAT_RX_SYNCED_ERR19</td></tr>
<tr><td>TCELL39:OUT.27.TMIN</td><td>CMAC.TX_SERDES_DATA7_2</td></tr>
<tr><td>TCELL39:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC120</td></tr>
<tr><td>TCELL39:OUT.29.TMIN</td><td>CMAC.TX_SERDES_DATA7_3</td></tr>
<tr><td>TCELL39:OUT.30.TMIN</td><td>CMAC.STAT_RX_SYNCED19</td></tr>
<tr><td>TCELL39:OUT.31.TMIN</td><td>CMAC.TX_SERDES_DATA7_4</td></tr>
<tr><td>TCELL39:IMUX.IMUX.0.DELAY</td><td>CMAC.SCAN_IN_CMAC39</td></tr>
<tr><td>TCELL39:IMUX.IMUX.1.DELAY</td><td>CMAC.RX_SERDES_DATA7_5</td></tr>
<tr><td>TCELL39:IMUX.IMUX.3.DELAY</td><td>CMAC.RX_SERDES_DATA7_6</td></tr>
<tr><td>TCELL39:IMUX.IMUX.6.DELAY</td><td>CMAC.RX_SERDES_DATA7_7</td></tr>
<tr><td>TCELL39:IMUX.IMUX.12.DELAY</td><td>CMAC.RX_SERDES_DATA7_0</td></tr>
<tr><td>TCELL39:IMUX.IMUX.15.DELAY</td><td>CMAC.RX_SERDES_DATA7_1</td></tr>
<tr><td>TCELL39:IMUX.IMUX.16.DELAY</td><td>CMAC.SCAN_IN_CMAC95</td></tr>
<tr><td>TCELL39:IMUX.IMUX.18.DELAY</td><td>CMAC.RX_SERDES_DATA7_2</td></tr>
<tr><td>TCELL39:IMUX.IMUX.21.DELAY</td><td>CMAC.RX_SERDES_DATA7_3</td></tr>
<tr><td>TCELL39:IMUX.IMUX.24.DELAY</td><td>CMAC.RX_SERDES_DATA7_4</td></tr>
<tr><td>TCELL39:IMUX.IMUX.30.DELAY</td><td>CMAC.SCAN_IN_CMAC151</td></tr>
<tr><td>TCELL40:OUT.0.TMIN</td><td>CMAC.STAT_RX_TEST_PATTERN_MISMATCH0</td></tr>
<tr><td>TCELL40:OUT.2.TMIN</td><td>CMAC.STAT_RX_TEST_PATTERN_MISMATCH1</td></tr>
<tr><td>TCELL40:OUT.4.TMIN</td><td>CMAC.STAT_RX_TEST_PATTERN_MISMATCH2</td></tr>
<tr><td>TCELL40:OUT.6.TMIN</td><td>CMAC.STAT_RX_BAD_SFD</td></tr>
<tr><td>TCELL40:OUT.8.TMIN</td><td>CMAC.STAT_RX_BAD_PREAMBLE</td></tr>
<tr><td>TCELL40:OUT.10.TMIN</td><td>CMAC.STAT_RX_LANE0_VLM_BIP7_VALID</td></tr>
<tr><td>TCELL40:OUT.15.TMIN</td><td>CMAC.TX_SERDES_DATA7_14</td></tr>
<tr><td>TCELL40:OUT.17.TMIN</td><td>CMAC.TX_SERDES_DATA7_15</td></tr>
<tr><td>TCELL40:OUT.21.TMIN</td><td>CMAC.TX_SERDES_DATA7_8</td></tr>
<tr><td>TCELL40:OUT.23.TMIN</td><td>CMAC.TX_SERDES_DATA7_9</td></tr>
<tr><td>TCELL40:OUT.24.TMIN</td><td>CMAC.SCAN_OUT_CMAC179</td></tr>
<tr><td>TCELL40:OUT.25.TMIN</td><td>CMAC.TX_SERDES_DATA7_10</td></tr>
<tr><td>TCELL40:OUT.27.TMIN</td><td>CMAC.TX_SERDES_DATA7_11</td></tr>
<tr><td>TCELL40:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC119</td></tr>
<tr><td>TCELL40:OUT.29.TMIN</td><td>CMAC.TX_SERDES_DATA7_12</td></tr>
<tr><td>TCELL40:OUT.31.TMIN</td><td>CMAC.TX_SERDES_DATA7_13</td></tr>
<tr><td>TCELL40:IMUX.IMUX.0.DELAY</td><td>CMAC.SCAN_IN_CMAC40</td></tr>
<tr><td>TCELL40:IMUX.IMUX.1.DELAY</td><td>CMAC.RX_SERDES_DATA7_14</td></tr>
<tr><td>TCELL40:IMUX.IMUX.3.DELAY</td><td>CMAC.RX_SERDES_DATA7_15</td></tr>
<tr><td>TCELL40:IMUX.IMUX.9.DELAY</td><td>CMAC.RX_SERDES_DATA7_8</td></tr>
<tr><td>TCELL40:IMUX.IMUX.12.DELAY</td><td>CMAC.RX_SERDES_DATA7_9</td></tr>
<tr><td>TCELL40:IMUX.IMUX.15.DELAY</td><td>CMAC.RX_SERDES_DATA7_10</td></tr>
<tr><td>TCELL40:IMUX.IMUX.16.DELAY</td><td>CMAC.SCAN_IN_CMAC96</td></tr>
<tr><td>TCELL40:IMUX.IMUX.18.DELAY</td><td>CMAC.RX_SERDES_DATA7_11</td></tr>
<tr><td>TCELL40:IMUX.IMUX.21.DELAY</td><td>CMAC.RX_SERDES_DATA7_12</td></tr>
<tr><td>TCELL40:IMUX.IMUX.24.DELAY</td><td>CMAC.RX_SERDES_DATA7_13</td></tr>
<tr><td>TCELL40:IMUX.IMUX.30.DELAY</td><td>CMAC.SCAN_IN_CMAC152</td></tr>
<tr><td>TCELL41:OUT.0.TMIN</td><td>CMAC.STAT_RX_LANE0_VLM_BIP7_0</td></tr>
<tr><td>TCELL41:OUT.2.TMIN</td><td>CMAC.STAT_RX_LANE0_VLM_BIP7_1</td></tr>
<tr><td>TCELL41:OUT.4.TMIN</td><td>CMAC.STAT_RX_LANE0_VLM_BIP7_2</td></tr>
<tr><td>TCELL41:OUT.6.TMIN</td><td>CMAC.STAT_RX_LANE0_VLM_BIP7_3</td></tr>
<tr><td>TCELL41:OUT.8.TMIN</td><td>CMAC.STAT_RX_LANE0_VLM_BIP7_4</td></tr>
<tr><td>TCELL41:OUT.10.TMIN</td><td>CMAC.STAT_RX_LANE0_VLM_BIP7_5</td></tr>
<tr><td>TCELL41:OUT.12.TMIN</td><td>CMAC.STAT_RX_LANE0_VLM_BIP7_6</td></tr>
<tr><td>TCELL41:OUT.14.TMIN</td><td>CMAC.STAT_RX_LANE0_VLM_BIP7_7</td></tr>
<tr><td>TCELL41:OUT.15.TMIN</td><td>CMAC.TX_SERDES_DATA7_23</td></tr>
<tr><td>TCELL41:OUT.19.TMIN</td><td>CMAC.TX_SERDES_DATA7_16</td></tr>
<tr><td>TCELL41:OUT.21.TMIN</td><td>CMAC.TX_SERDES_DATA7_17</td></tr>
<tr><td>TCELL41:OUT.23.TMIN</td><td>CMAC.TX_SERDES_DATA7_18</td></tr>
<tr><td>TCELL41:OUT.24.TMIN</td><td>CMAC.SCAN_OUT_CMAC178</td></tr>
<tr><td>TCELL41:OUT.25.TMIN</td><td>CMAC.TX_SERDES_DATA7_19</td></tr>
<tr><td>TCELL41:OUT.27.TMIN</td><td>CMAC.TX_SERDES_DATA7_20</td></tr>
<tr><td>TCELL41:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC118</td></tr>
<tr><td>TCELL41:OUT.29.TMIN</td><td>CMAC.TX_SERDES_DATA7_21</td></tr>
<tr><td>TCELL41:OUT.31.TMIN</td><td>CMAC.TX_SERDES_DATA7_22</td></tr>
<tr><td>TCELL41:IMUX.IMUX.0.DELAY</td><td>CMAC.SCAN_IN_CMAC41</td></tr>
<tr><td>TCELL41:IMUX.IMUX.1.DELAY</td><td>CMAC.RX_SERDES_DATA7_23</td></tr>
<tr><td>TCELL41:IMUX.IMUX.6.DELAY</td><td>CMAC.RX_SERDES_DATA7_16</td></tr>
<tr><td>TCELL41:IMUX.IMUX.9.DELAY</td><td>CMAC.RX_SERDES_DATA7_17</td></tr>
<tr><td>TCELL41:IMUX.IMUX.12.DELAY</td><td>CMAC.RX_SERDES_DATA7_18</td></tr>
<tr><td>TCELL41:IMUX.IMUX.15.DELAY</td><td>CMAC.RX_SERDES_DATA7_19</td></tr>
<tr><td>TCELL41:IMUX.IMUX.16.DELAY</td><td>CMAC.SCAN_IN_CMAC97</td></tr>
<tr><td>TCELL41:IMUX.IMUX.18.DELAY</td><td>CMAC.RX_SERDES_DATA7_20</td></tr>
<tr><td>TCELL41:IMUX.IMUX.21.DELAY</td><td>CMAC.RX_SERDES_DATA7_21</td></tr>
<tr><td>TCELL41:IMUX.IMUX.24.DELAY</td><td>CMAC.RX_SERDES_DATA7_22</td></tr>
<tr><td>TCELL41:IMUX.IMUX.30.DELAY</td><td>CMAC.SCAN_IN_CMAC153</td></tr>
<tr><td>TCELL42:OUT.0.TMIN</td><td>CMAC.STAT_RX_TOTAL_BYTES0</td></tr>
<tr><td>TCELL42:OUT.2.TMIN</td><td>CMAC.STAT_RX_TOTAL_BYTES1</td></tr>
<tr><td>TCELL42:OUT.4.TMIN</td><td>CMAC.STAT_RX_TOTAL_BYTES2</td></tr>
<tr><td>TCELL42:OUT.6.TMIN</td><td>CMAC.STAT_RX_TOTAL_BYTES3</td></tr>
<tr><td>TCELL42:OUT.8.TMIN</td><td>CMAC.STAT_RX_TOTAL_BYTES4</td></tr>
<tr><td>TCELL42:OUT.10.TMIN</td><td>CMAC.STAT_RX_TOTAL_BYTES5</td></tr>
<tr><td>TCELL42:OUT.12.TMIN</td><td>CMAC.STAT_RX_TOTAL_BYTES6</td></tr>
<tr><td>TCELL42:OUT.14.TMIN</td><td>CMAC.STAT_RX_TOTAL_BYTES7</td></tr>
<tr><td>TCELL42:OUT.17.TMIN</td><td>CMAC.TX_SERDES_DATA7_24</td></tr>
<tr><td>TCELL42:OUT.19.TMIN</td><td>CMAC.TX_SERDES_DATA7_25</td></tr>
<tr><td>TCELL42:OUT.21.TMIN</td><td>CMAC.TX_SERDES_DATA7_26</td></tr>
<tr><td>TCELL42:OUT.23.TMIN</td><td>CMAC.TX_SERDES_DATA7_27</td></tr>
<tr><td>TCELL42:OUT.24.TMIN</td><td>CMAC.SCAN_OUT_CMAC177</td></tr>
<tr><td>TCELL42:OUT.25.TMIN</td><td>CMAC.TX_SERDES_DATA7_28</td></tr>
<tr><td>TCELL42:OUT.27.TMIN</td><td>CMAC.TX_SERDES_DATA7_29</td></tr>
<tr><td>TCELL42:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC117</td></tr>
<tr><td>TCELL42:OUT.29.TMIN</td><td>CMAC.TX_SERDES_DATA7_30</td></tr>
<tr><td>TCELL42:OUT.31.TMIN</td><td>CMAC.TX_SERDES_DATA7_31</td></tr>
<tr><td>TCELL42:IMUX.IMUX.0.DELAY</td><td>CMAC.SCAN_IN_CMAC42</td></tr>
<tr><td>TCELL42:IMUX.IMUX.3.DELAY</td><td>CMAC.RX_SERDES_DATA7_24</td></tr>
<tr><td>TCELL42:IMUX.IMUX.6.DELAY</td><td>CMAC.RX_SERDES_DATA7_25</td></tr>
<tr><td>TCELL42:IMUX.IMUX.9.DELAY</td><td>CMAC.RX_SERDES_DATA7_26</td></tr>
<tr><td>TCELL42:IMUX.IMUX.12.DELAY</td><td>CMAC.RX_SERDES_DATA7_27</td></tr>
<tr><td>TCELL42:IMUX.IMUX.15.DELAY</td><td>CMAC.RX_SERDES_DATA7_28</td></tr>
<tr><td>TCELL42:IMUX.IMUX.16.DELAY</td><td>CMAC.SCAN_IN_CMAC98</td></tr>
<tr><td>TCELL42:IMUX.IMUX.18.DELAY</td><td>CMAC.RX_SERDES_DATA7_29</td></tr>
<tr><td>TCELL42:IMUX.IMUX.21.DELAY</td><td>CMAC.RX_SERDES_DATA7_30</td></tr>
<tr><td>TCELL42:IMUX.IMUX.24.DELAY</td><td>CMAC.RX_SERDES_DATA7_31</td></tr>
<tr><td>TCELL42:IMUX.IMUX.30.DELAY</td><td>CMAC.SCAN_IN_CMAC154</td></tr>
<tr><td>TCELL43:OUT.0.TMIN</td><td>CMAC.STAT_RX_VL_DEMUXED16</td></tr>
<tr><td>TCELL43:OUT.2.TMIN</td><td>CMAC.STAT_RX_VL_DEMUXED17</td></tr>
<tr><td>TCELL43:OUT.4.TMIN</td><td>CMAC.STAT_RX_VL_DEMUXED18</td></tr>
<tr><td>TCELL43:OUT.6.TMIN</td><td>CMAC.STAT_RX_VL_DEMUXED19</td></tr>
<tr><td>TCELL43:OUT.8.TMIN</td><td>CMAC.STAT_RX_TOTAL_PACKETS0</td></tr>
<tr><td>TCELL43:OUT.10.TMIN</td><td>CMAC.STAT_RX_TOTAL_PACKETS1</td></tr>
<tr><td>TCELL43:OUT.12.TMIN</td><td>CMAC.STAT_RX_TOTAL_PACKETS2</td></tr>
<tr><td>TCELL43:OUT.14.TMIN</td><td>CMAC.STAT_RX_TOTAL_PACKETS3</td></tr>
<tr><td>TCELL43:OUT.17.TMIN</td><td>CMAC.TX_SERDES_DATA3_0</td></tr>
<tr><td>TCELL43:OUT.19.TMIN</td><td>CMAC.TX_SERDES_DATA3_1</td></tr>
<tr><td>TCELL43:OUT.21.TMIN</td><td>CMAC.TX_SERDES_DATA3_2</td></tr>
<tr><td>TCELL43:OUT.23.TMIN</td><td>CMAC.TX_SERDES_DATA3_3</td></tr>
<tr><td>TCELL43:OUT.24.TMIN</td><td>CMAC.SCAN_OUT_CMAC176</td></tr>
<tr><td>TCELL43:OUT.25.TMIN</td><td>CMAC.TX_SERDES_DATA3_4</td></tr>
<tr><td>TCELL43:OUT.27.TMIN</td><td>CMAC.TX_SERDES_DATA3_5</td></tr>
<tr><td>TCELL43:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC116</td></tr>
<tr><td>TCELL43:OUT.29.TMIN</td><td>CMAC.TX_SERDES_DATA3_6</td></tr>
<tr><td>TCELL43:OUT.31.TMIN</td><td>CMAC.TX_SERDES_DATA3_7</td></tr>
<tr><td>TCELL43:IMUX.IMUX.0.DELAY</td><td>CMAC.SCAN_IN_CMAC43</td></tr>
<tr><td>TCELL43:IMUX.IMUX.1.DELAY</td><td>CMAC.RX_SERDES_DATA3_0</td></tr>
<tr><td>TCELL43:IMUX.IMUX.3.DELAY</td><td>CMAC.RX_SERDES_DATA3_1</td></tr>
<tr><td>TCELL43:IMUX.IMUX.6.DELAY</td><td>CMAC.RX_SERDES_DATA3_2</td></tr>
<tr><td>TCELL43:IMUX.IMUX.9.DELAY</td><td>CMAC.RX_SERDES_DATA3_3</td></tr>
<tr><td>TCELL43:IMUX.IMUX.12.DELAY</td><td>CMAC.RX_SERDES_DATA3_4</td></tr>
<tr><td>TCELL43:IMUX.IMUX.15.DELAY</td><td>CMAC.RX_SERDES_DATA3_5</td></tr>
<tr><td>TCELL43:IMUX.IMUX.16.DELAY</td><td>CMAC.SCAN_IN_CMAC99</td></tr>
<tr><td>TCELL43:IMUX.IMUX.18.DELAY</td><td>CMAC.RX_SERDES_DATA3_6</td></tr>
<tr><td>TCELL43:IMUX.IMUX.21.DELAY</td><td>CMAC.RX_SERDES_DATA3_7</td></tr>
<tr><td>TCELL43:IMUX.IMUX.30.DELAY</td><td>CMAC.SCAN_IN_CMAC155</td></tr>
<tr><td>TCELL44:OUT.0.TMIN</td><td>CMAC.STAT_RX_VL_DEMUXED8</td></tr>
<tr><td>TCELL44:OUT.2.TMIN</td><td>CMAC.STAT_RX_VL_DEMUXED9</td></tr>
<tr><td>TCELL44:OUT.4.TMIN</td><td>CMAC.STAT_RX_VL_DEMUXED10</td></tr>
<tr><td>TCELL44:OUT.6.TMIN</td><td>CMAC.STAT_RX_VL_DEMUXED11</td></tr>
<tr><td>TCELL44:OUT.8.TMIN</td><td>CMAC.STAT_RX_VL_DEMUXED12</td></tr>
<tr><td>TCELL44:OUT.10.TMIN</td><td>CMAC.STAT_RX_VL_DEMUXED13</td></tr>
<tr><td>TCELL44:OUT.12.TMIN</td><td>CMAC.STAT_RX_VL_DEMUXED14</td></tr>
<tr><td>TCELL44:OUT.14.TMIN</td><td>CMAC.STAT_RX_VL_DEMUXED15</td></tr>
<tr><td>TCELL44:OUT.15.TMIN</td><td>CMAC.TX_SERDES_ALT_DATA3_0</td></tr>
<tr><td>TCELL44:OUT.17.TMIN</td><td>CMAC.TX_SERDES_ALT_DATA3_1</td></tr>
<tr><td>TCELL44:OUT.19.TMIN</td><td>CMAC.TX_SERDES_DATA3_8</td></tr>
<tr><td>TCELL44:OUT.21.TMIN</td><td>CMAC.TX_SERDES_DATA3_9</td></tr>
<tr><td>TCELL44:OUT.23.TMIN</td><td>CMAC.TX_SERDES_DATA3_10</td></tr>
<tr><td>TCELL44:OUT.24.TMIN</td><td>CMAC.SCAN_OUT_CMAC175</td></tr>
<tr><td>TCELL44:OUT.25.TMIN</td><td>CMAC.TX_SERDES_DATA3_11</td></tr>
<tr><td>TCELL44:OUT.27.TMIN</td><td>CMAC.TX_SERDES_DATA3_12</td></tr>
<tr><td>TCELL44:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC115</td></tr>
<tr><td>TCELL44:OUT.29.TMIN</td><td>CMAC.TX_SERDES_DATA3_13</td></tr>
<tr><td>TCELL44:OUT.31.TMIN</td><td>CMAC.TX_SERDES_DATA3_14</td></tr>
<tr><td>TCELL44:IMUX.IMUX.0.DELAY</td><td>CMAC.SCAN_IN_CMAC44</td></tr>
<tr><td>TCELL44:IMUX.IMUX.1.DELAY</td><td>CMAC.RX_SERDES_ALT_DATA3_0</td></tr>
<tr><td>TCELL44:IMUX.IMUX.3.DELAY</td><td>CMAC.RX_SERDES_ALT_DATA3_1</td></tr>
<tr><td>TCELL44:IMUX.IMUX.6.DELAY</td><td>CMAC.RX_SERDES_DATA3_8</td></tr>
<tr><td>TCELL44:IMUX.IMUX.9.DELAY</td><td>CMAC.RX_SERDES_DATA3_9</td></tr>
<tr><td>TCELL44:IMUX.IMUX.12.DELAY</td><td>CMAC.RX_SERDES_DATA3_10</td></tr>
<tr><td>TCELL44:IMUX.IMUX.15.DELAY</td><td>CMAC.RX_SERDES_DATA3_11</td></tr>
<tr><td>TCELL44:IMUX.IMUX.16.DELAY</td><td>CMAC.SCAN_IN_CMAC100</td></tr>
<tr><td>TCELL44:IMUX.IMUX.18.DELAY</td><td>CMAC.RX_SERDES_DATA3_12</td></tr>
<tr><td>TCELL44:IMUX.IMUX.21.DELAY</td><td>CMAC.RX_SERDES_DATA3_13</td></tr>
<tr><td>TCELL44:IMUX.IMUX.24.DELAY</td><td>CMAC.RX_SERDES_DATA3_14</td></tr>
<tr><td>TCELL44:IMUX.IMUX.30.DELAY</td><td>CMAC.SCAN_IN_CMAC156</td></tr>
<tr><td>TCELL45:OUT.0.TMIN</td><td>CMAC.STAT_RX_VL_DEMUXED0</td></tr>
<tr><td>TCELL45:OUT.2.TMIN</td><td>CMAC.STAT_RX_VL_DEMUXED1</td></tr>
<tr><td>TCELL45:OUT.4.TMIN</td><td>CMAC.STAT_RX_VL_DEMUXED2</td></tr>
<tr><td>TCELL45:OUT.6.TMIN</td><td>CMAC.STAT_RX_VL_DEMUXED3</td></tr>
<tr><td>TCELL45:OUT.8.TMIN</td><td>CMAC.STAT_RX_VL_DEMUXED4</td></tr>
<tr><td>TCELL45:OUT.10.TMIN</td><td>CMAC.STAT_RX_VL_DEMUXED5</td></tr>
<tr><td>TCELL45:OUT.12.TMIN</td><td>CMAC.STAT_RX_VL_DEMUXED6</td></tr>
<tr><td>TCELL45:OUT.14.TMIN</td><td>CMAC.STAT_RX_VL_DEMUXED7</td></tr>
<tr><td>TCELL45:OUT.15.TMIN</td><td>CMAC.TX_SERDES_DATA3_15</td></tr>
<tr><td>TCELL45:OUT.17.TMIN</td><td>CMAC.TX_SERDES_ALT_DATA3_2</td></tr>
<tr><td>TCELL45:OUT.19.TMIN</td><td>CMAC.TX_SERDES_ALT_DATA3_3</td></tr>
<tr><td>TCELL45:OUT.21.TMIN</td><td>CMAC.TX_SERDES_DATA3_16</td></tr>
<tr><td>TCELL45:OUT.23.TMIN</td><td>CMAC.TX_SERDES_DATA3_17</td></tr>
<tr><td>TCELL45:OUT.24.TMIN</td><td>CMAC.SCAN_OUT_CMAC174</td></tr>
<tr><td>TCELL45:OUT.25.TMIN</td><td>CMAC.TX_SERDES_DATA3_18</td></tr>
<tr><td>TCELL45:OUT.27.TMIN</td><td>CMAC.TX_SERDES_DATA3_19</td></tr>
<tr><td>TCELL45:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC114</td></tr>
<tr><td>TCELL45:OUT.29.TMIN</td><td>CMAC.TX_SERDES_DATA3_20</td></tr>
<tr><td>TCELL45:OUT.31.TMIN</td><td>CMAC.TX_SERDES_DATA3_21</td></tr>
<tr><td>TCELL45:IMUX.IMUX.0.DELAY</td><td>CMAC.SCAN_IN_CMAC45</td></tr>
<tr><td>TCELL45:IMUX.IMUX.1.DELAY</td><td>CMAC.RX_SERDES_DATA3_15</td></tr>
<tr><td>TCELL45:IMUX.IMUX.3.DELAY</td><td>CMAC.RX_SERDES_ALT_DATA3_2</td></tr>
<tr><td>TCELL45:IMUX.IMUX.6.DELAY</td><td>CMAC.RX_SERDES_ALT_DATA3_3</td></tr>
<tr><td>TCELL45:IMUX.IMUX.9.DELAY</td><td>CMAC.RX_SERDES_DATA3_16</td></tr>
<tr><td>TCELL45:IMUX.IMUX.12.DELAY</td><td>CMAC.RX_SERDES_DATA3_17</td></tr>
<tr><td>TCELL45:IMUX.IMUX.15.DELAY</td><td>CMAC.RX_SERDES_DATA3_18</td></tr>
<tr><td>TCELL45:IMUX.IMUX.16.DELAY</td><td>CMAC.SCAN_IN_CMAC101</td></tr>
<tr><td>TCELL45:IMUX.IMUX.18.DELAY</td><td>CMAC.RX_SERDES_DATA3_19</td></tr>
<tr><td>TCELL45:IMUX.IMUX.21.DELAY</td><td>CMAC.RX_SERDES_DATA3_20</td></tr>
<tr><td>TCELL45:IMUX.IMUX.24.DELAY</td><td>CMAC.RX_SERDES_DATA3_21</td></tr>
<tr><td>TCELL45:IMUX.IMUX.30.DELAY</td><td>CMAC.SCAN_IN_CMAC157</td></tr>
<tr><td>TCELL46:OUT.0.TMIN</td><td>CMAC.RX_PTP_TSTAMP_OUT72</td></tr>
<tr><td>TCELL46:OUT.2.TMIN</td><td>CMAC.RX_PTP_TSTAMP_OUT73</td></tr>
<tr><td>TCELL46:OUT.4.TMIN</td><td>CMAC.RX_PTP_TSTAMP_OUT74</td></tr>
<tr><td>TCELL46:OUT.6.TMIN</td><td>CMAC.RX_PTP_TSTAMP_OUT75</td></tr>
<tr><td>TCELL46:OUT.8.TMIN</td><td>CMAC.RX_PTP_TSTAMP_OUT76</td></tr>
<tr><td>TCELL46:OUT.10.TMIN</td><td>CMAC.RX_PTP_TSTAMP_OUT77</td></tr>
<tr><td>TCELL46:OUT.12.TMIN</td><td>CMAC.RX_PTP_TSTAMP_OUT78</td></tr>
<tr><td>TCELL46:OUT.14.TMIN</td><td>CMAC.RX_PTP_TSTAMP_OUT79</td></tr>
<tr><td>TCELL46:OUT.15.TMIN</td><td>CMAC.TX_SERDES_DATA3_22</td></tr>
<tr><td>TCELL46:OUT.17.TMIN</td><td>CMAC.TX_SERDES_DATA3_23</td></tr>
<tr><td>TCELL46:OUT.19.TMIN</td><td>CMAC.TX_SERDES_ALT_DATA3_4</td></tr>
<tr><td>TCELL46:OUT.21.TMIN</td><td>CMAC.TX_SERDES_ALT_DATA3_5</td></tr>
<tr><td>TCELL46:OUT.23.TMIN</td><td>CMAC.TX_SERDES_DATA3_24</td></tr>
<tr><td>TCELL46:OUT.24.TMIN</td><td>CMAC.SCAN_OUT_CMAC173</td></tr>
<tr><td>TCELL46:OUT.25.TMIN</td><td>CMAC.TX_SERDES_DATA3_25</td></tr>
<tr><td>TCELL46:OUT.27.TMIN</td><td>CMAC.TX_SERDES_DATA3_26</td></tr>
<tr><td>TCELL46:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC113</td></tr>
<tr><td>TCELL46:OUT.29.TMIN</td><td>CMAC.TX_SERDES_DATA3_27</td></tr>
<tr><td>TCELL46:OUT.31.TMIN</td><td>CMAC.TX_SERDES_DATA3_28</td></tr>
<tr><td>TCELL46:IMUX.IMUX.0.DELAY</td><td>CMAC.SCAN_IN_CMAC46</td></tr>
<tr><td>TCELL46:IMUX.IMUX.1.DELAY</td><td>CMAC.RX_SERDES_DATA3_22</td></tr>
<tr><td>TCELL46:IMUX.IMUX.3.DELAY</td><td>CMAC.RX_SERDES_DATA3_23</td></tr>
<tr><td>TCELL46:IMUX.IMUX.6.DELAY</td><td>CMAC.RX_SERDES_ALT_DATA3_4</td></tr>
<tr><td>TCELL46:IMUX.IMUX.9.DELAY</td><td>CMAC.RX_SERDES_ALT_DATA3_5</td></tr>
<tr><td>TCELL46:IMUX.IMUX.12.DELAY</td><td>CMAC.RX_SERDES_DATA3_24</td></tr>
<tr><td>TCELL46:IMUX.IMUX.15.DELAY</td><td>CMAC.RX_SERDES_DATA3_25</td></tr>
<tr><td>TCELL46:IMUX.IMUX.16.DELAY</td><td>CMAC.SCAN_IN_CMAC102</td></tr>
<tr><td>TCELL46:IMUX.IMUX.18.DELAY</td><td>CMAC.RX_SERDES_DATA3_26</td></tr>
<tr><td>TCELL46:IMUX.IMUX.21.DELAY</td><td>CMAC.RX_SERDES_DATA3_27</td></tr>
<tr><td>TCELL46:IMUX.IMUX.24.DELAY</td><td>CMAC.RX_SERDES_DATA3_28</td></tr>
<tr><td>TCELL46:IMUX.IMUX.30.DELAY</td><td>CMAC.SCAN_IN_CMAC158</td></tr>
<tr><td>TCELL47:OUT.0.TMIN</td><td>CMAC.RX_PTP_TSTAMP_OUT64</td></tr>
<tr><td>TCELL47:OUT.2.TMIN</td><td>CMAC.RX_PTP_TSTAMP_OUT65</td></tr>
<tr><td>TCELL47:OUT.4.TMIN</td><td>CMAC.RX_PTP_TSTAMP_OUT66</td></tr>
<tr><td>TCELL47:OUT.6.TMIN</td><td>CMAC.RX_PTP_TSTAMP_OUT67</td></tr>
<tr><td>TCELL47:OUT.8.TMIN</td><td>CMAC.RX_PTP_TSTAMP_OUT68</td></tr>
<tr><td>TCELL47:OUT.10.TMIN</td><td>CMAC.RX_PTP_TSTAMP_OUT69</td></tr>
<tr><td>TCELL47:OUT.12.TMIN</td><td>CMAC.RX_PTP_TSTAMP_OUT70</td></tr>
<tr><td>TCELL47:OUT.14.TMIN</td><td>CMAC.RX_PTP_TSTAMP_OUT71</td></tr>
<tr><td>TCELL47:OUT.15.TMIN</td><td>CMAC.TX_SERDES_DATA3_29</td></tr>
<tr><td>TCELL47:OUT.17.TMIN</td><td>CMAC.TX_SERDES_DATA3_30</td></tr>
<tr><td>TCELL47:OUT.19.TMIN</td><td>CMAC.TX_SERDES_DATA3_31</td></tr>
<tr><td>TCELL47:OUT.21.TMIN</td><td>CMAC.TX_SERDES_ALT_DATA3_6</td></tr>
<tr><td>TCELL47:OUT.23.TMIN</td><td>CMAC.TX_SERDES_ALT_DATA3_7</td></tr>
<tr><td>TCELL47:OUT.24.TMIN</td><td>CMAC.SCAN_OUT_CMAC172</td></tr>
<tr><td>TCELL47:OUT.25.TMIN</td><td>CMAC.TX_SERDES_DATA3_32</td></tr>
<tr><td>TCELL47:OUT.27.TMIN</td><td>CMAC.TX_SERDES_DATA3_33</td></tr>
<tr><td>TCELL47:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC112</td></tr>
<tr><td>TCELL47:OUT.29.TMIN</td><td>CMAC.TX_SERDES_DATA3_34</td></tr>
<tr><td>TCELL47:OUT.31.TMIN</td><td>CMAC.TX_SERDES_DATA3_35</td></tr>
<tr><td>TCELL47:IMUX.IMUX.0.DELAY</td><td>CMAC.SCAN_IN_CMAC47</td></tr>
<tr><td>TCELL47:IMUX.IMUX.1.DELAY</td><td>CMAC.RX_SERDES_DATA3_29</td></tr>
<tr><td>TCELL47:IMUX.IMUX.3.DELAY</td><td>CMAC.RX_SERDES_DATA3_30</td></tr>
<tr><td>TCELL47:IMUX.IMUX.6.DELAY</td><td>CMAC.RX_SERDES_DATA3_31</td></tr>
<tr><td>TCELL47:IMUX.IMUX.9.DELAY</td><td>CMAC.RX_SERDES_ALT_DATA3_6</td></tr>
<tr><td>TCELL47:IMUX.IMUX.12.DELAY</td><td>CMAC.RX_SERDES_ALT_DATA3_7</td></tr>
<tr><td>TCELL47:IMUX.IMUX.15.DELAY</td><td>CMAC.RX_SERDES_DATA3_32</td></tr>
<tr><td>TCELL47:IMUX.IMUX.16.DELAY</td><td>CMAC.SCAN_IN_CMAC103</td></tr>
<tr><td>TCELL47:IMUX.IMUX.18.DELAY</td><td>CMAC.RX_SERDES_DATA3_33</td></tr>
<tr><td>TCELL47:IMUX.IMUX.21.DELAY</td><td>CMAC.RX_SERDES_DATA3_34</td></tr>
<tr><td>TCELL47:IMUX.IMUX.24.DELAY</td><td>CMAC.RX_SERDES_DATA3_35</td></tr>
<tr><td>TCELL47:IMUX.IMUX.30.DELAY</td><td>CMAC.SCAN_IN_CMAC159</td></tr>
<tr><td>TCELL48:OUT.0.TMIN</td><td>CMAC.RX_PTP_TSTAMP_OUT56</td></tr>
<tr><td>TCELL48:OUT.2.TMIN</td><td>CMAC.RX_PTP_TSTAMP_OUT57</td></tr>
<tr><td>TCELL48:OUT.4.TMIN</td><td>CMAC.RX_PTP_TSTAMP_OUT58</td></tr>
<tr><td>TCELL48:OUT.6.TMIN</td><td>CMAC.RX_PTP_TSTAMP_OUT59</td></tr>
<tr><td>TCELL48:OUT.8.TMIN</td><td>CMAC.RX_PTP_TSTAMP_OUT60</td></tr>
<tr><td>TCELL48:OUT.10.TMIN</td><td>CMAC.RX_PTP_TSTAMP_OUT61</td></tr>
<tr><td>TCELL48:OUT.12.TMIN</td><td>CMAC.RX_PTP_TSTAMP_OUT62</td></tr>
<tr><td>TCELL48:OUT.14.TMIN</td><td>CMAC.RX_PTP_TSTAMP_OUT63</td></tr>
<tr><td>TCELL48:OUT.15.TMIN</td><td>CMAC.TX_SERDES_DATA3_36</td></tr>
<tr><td>TCELL48:OUT.17.TMIN</td><td>CMAC.TX_SERDES_DATA3_37</td></tr>
<tr><td>TCELL48:OUT.19.TMIN</td><td>CMAC.TX_SERDES_DATA3_38</td></tr>
<tr><td>TCELL48:OUT.21.TMIN</td><td>CMAC.TX_SERDES_DATA3_39</td></tr>
<tr><td>TCELL48:OUT.23.TMIN</td><td>CMAC.TX_SERDES_ALT_DATA3_8</td></tr>
<tr><td>TCELL48:OUT.24.TMIN</td><td>CMAC.SCAN_OUT_CMAC171</td></tr>
<tr><td>TCELL48:OUT.25.TMIN</td><td>CMAC.TX_SERDES_ALT_DATA3_9</td></tr>
<tr><td>TCELL48:OUT.27.TMIN</td><td>CMAC.TX_SERDES_DATA3_40</td></tr>
<tr><td>TCELL48:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC111</td></tr>
<tr><td>TCELL48:OUT.29.TMIN</td><td>CMAC.TX_SERDES_DATA3_41</td></tr>
<tr><td>TCELL48:OUT.31.TMIN</td><td>CMAC.TX_SERDES_DATA3_42</td></tr>
<tr><td>TCELL48:IMUX.IMUX.0.DELAY</td><td>CMAC.SCAN_IN_CMAC48</td></tr>
<tr><td>TCELL48:IMUX.IMUX.1.DELAY</td><td>CMAC.RX_SERDES_DATA3_36</td></tr>
<tr><td>TCELL48:IMUX.IMUX.3.DELAY</td><td>CMAC.RX_SERDES_DATA3_37</td></tr>
<tr><td>TCELL48:IMUX.IMUX.6.DELAY</td><td>CMAC.RX_SERDES_DATA3_38</td></tr>
<tr><td>TCELL48:IMUX.IMUX.9.DELAY</td><td>CMAC.RX_SERDES_DATA3_39</td></tr>
<tr><td>TCELL48:IMUX.IMUX.12.DELAY</td><td>CMAC.RX_SERDES_ALT_DATA3_8</td></tr>
<tr><td>TCELL48:IMUX.IMUX.15.DELAY</td><td>CMAC.RX_SERDES_ALT_DATA3_9</td></tr>
<tr><td>TCELL48:IMUX.IMUX.16.DELAY</td><td>CMAC.SCAN_IN_CMAC104</td></tr>
<tr><td>TCELL48:IMUX.IMUX.18.DELAY</td><td>CMAC.RX_SERDES_DATA3_40</td></tr>
<tr><td>TCELL48:IMUX.IMUX.21.DELAY</td><td>CMAC.RX_SERDES_DATA3_41</td></tr>
<tr><td>TCELL48:IMUX.IMUX.24.DELAY</td><td>CMAC.RX_SERDES_DATA3_42</td></tr>
<tr><td>TCELL48:IMUX.IMUX.30.DELAY</td><td>CMAC.SCAN_IN_CMAC160</td></tr>
<tr><td>TCELL49:OUT.0.TMIN</td><td>CMAC.RX_PTP_TSTAMP_OUT48</td></tr>
<tr><td>TCELL49:OUT.2.TMIN</td><td>CMAC.RX_PTP_TSTAMP_OUT49</td></tr>
<tr><td>TCELL49:OUT.4.TMIN</td><td>CMAC.RX_PTP_TSTAMP_OUT50</td></tr>
<tr><td>TCELL49:OUT.6.TMIN</td><td>CMAC.RX_PTP_TSTAMP_OUT51</td></tr>
<tr><td>TCELL49:OUT.8.TMIN</td><td>CMAC.RX_PTP_TSTAMP_OUT52</td></tr>
<tr><td>TCELL49:OUT.10.TMIN</td><td>CMAC.RX_PTP_TSTAMP_OUT53</td></tr>
<tr><td>TCELL49:OUT.12.TMIN</td><td>CMAC.RX_PTP_TSTAMP_OUT54</td></tr>
<tr><td>TCELL49:OUT.14.TMIN</td><td>CMAC.RX_PTP_TSTAMP_OUT55</td></tr>
<tr><td>TCELL49:OUT.15.TMIN</td><td>CMAC.TX_SERDES_DATA3_43</td></tr>
<tr><td>TCELL49:OUT.17.TMIN</td><td>CMAC.TX_SERDES_DATA3_44</td></tr>
<tr><td>TCELL49:OUT.19.TMIN</td><td>CMAC.TX_SERDES_DATA3_45</td></tr>
<tr><td>TCELL49:OUT.21.TMIN</td><td>CMAC.TX_SERDES_DATA3_46</td></tr>
<tr><td>TCELL49:OUT.23.TMIN</td><td>CMAC.TX_SERDES_DATA3_47</td></tr>
<tr><td>TCELL49:OUT.24.TMIN</td><td>CMAC.SCAN_OUT_CMAC170</td></tr>
<tr><td>TCELL49:OUT.25.TMIN</td><td>CMAC.TX_SERDES_ALT_DATA3_10</td></tr>
<tr><td>TCELL49:OUT.27.TMIN</td><td>CMAC.TX_SERDES_ALT_DATA3_11</td></tr>
<tr><td>TCELL49:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC110</td></tr>
<tr><td>TCELL49:OUT.29.TMIN</td><td>CMAC.TX_SERDES_DATA3_48</td></tr>
<tr><td>TCELL49:OUT.31.TMIN</td><td>CMAC.TX_SERDES_DATA3_49</td></tr>
<tr><td>TCELL49:IMUX.IMUX.0.DELAY</td><td>CMAC.SCAN_IN_CMAC49</td></tr>
<tr><td>TCELL49:IMUX.IMUX.1.DELAY</td><td>CMAC.RX_SERDES_DATA3_43</td></tr>
<tr><td>TCELL49:IMUX.IMUX.3.DELAY</td><td>CMAC.RX_SERDES_DATA3_44</td></tr>
<tr><td>TCELL49:IMUX.IMUX.6.DELAY</td><td>CMAC.RX_SERDES_DATA3_45</td></tr>
<tr><td>TCELL49:IMUX.IMUX.9.DELAY</td><td>CMAC.RX_SERDES_DATA3_46</td></tr>
<tr><td>TCELL49:IMUX.IMUX.12.DELAY</td><td>CMAC.RX_SERDES_DATA3_47</td></tr>
<tr><td>TCELL49:IMUX.IMUX.15.DELAY</td><td>CMAC.RX_SERDES_ALT_DATA3_10</td></tr>
<tr><td>TCELL49:IMUX.IMUX.16.DELAY</td><td>CMAC.SCAN_IN_CMAC105</td></tr>
<tr><td>TCELL49:IMUX.IMUX.18.DELAY</td><td>CMAC.RX_SERDES_ALT_DATA3_11</td></tr>
<tr><td>TCELL49:IMUX.IMUX.21.DELAY</td><td>CMAC.RX_SERDES_DATA3_48</td></tr>
<tr><td>TCELL49:IMUX.IMUX.24.DELAY</td><td>CMAC.RX_SERDES_DATA3_49</td></tr>
<tr><td>TCELL49:IMUX.IMUX.30.DELAY</td><td>CMAC.SCAN_IN_CMAC161</td></tr>
<tr><td>TCELL50:OUT.0.TMIN</td><td>CMAC.RX_PTP_TSTAMP_OUT40</td></tr>
<tr><td>TCELL50:OUT.2.TMIN</td><td>CMAC.RX_PTP_TSTAMP_OUT41</td></tr>
<tr><td>TCELL50:OUT.4.TMIN</td><td>CMAC.RX_PTP_TSTAMP_OUT42</td></tr>
<tr><td>TCELL50:OUT.6.TMIN</td><td>CMAC.RX_PTP_TSTAMP_OUT43</td></tr>
<tr><td>TCELL50:OUT.8.TMIN</td><td>CMAC.RX_PTP_TSTAMP_OUT44</td></tr>
<tr><td>TCELL50:OUT.10.TMIN</td><td>CMAC.RX_PTP_TSTAMP_OUT45</td></tr>
<tr><td>TCELL50:OUT.12.TMIN</td><td>CMAC.RX_PTP_TSTAMP_OUT46</td></tr>
<tr><td>TCELL50:OUT.14.TMIN</td><td>CMAC.RX_PTP_TSTAMP_OUT47</td></tr>
<tr><td>TCELL50:OUT.15.TMIN</td><td>CMAC.TX_SERDES_DATA3_50</td></tr>
<tr><td>TCELL50:OUT.17.TMIN</td><td>CMAC.TX_SERDES_DATA3_51</td></tr>
<tr><td>TCELL50:OUT.19.TMIN</td><td>CMAC.TX_SERDES_DATA3_52</td></tr>
<tr><td>TCELL50:OUT.21.TMIN</td><td>CMAC.TX_SERDES_DATA3_53</td></tr>
<tr><td>TCELL50:OUT.23.TMIN</td><td>CMAC.TX_SERDES_DATA3_54</td></tr>
<tr><td>TCELL50:OUT.24.TMIN</td><td>CMAC.SCAN_OUT_CMAC169</td></tr>
<tr><td>TCELL50:OUT.25.TMIN</td><td>CMAC.TX_SERDES_DATA3_55</td></tr>
<tr><td>TCELL50:OUT.27.TMIN</td><td>CMAC.TX_SERDES_ALT_DATA3_12</td></tr>
<tr><td>TCELL50:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC109</td></tr>
<tr><td>TCELL50:OUT.29.TMIN</td><td>CMAC.TX_SERDES_ALT_DATA3_13</td></tr>
<tr><td>TCELL50:OUT.31.TMIN</td><td>CMAC.TX_SERDES_DATA3_56</td></tr>
<tr><td>TCELL50:IMUX.IMUX.0.DELAY</td><td>CMAC.SCAN_IN_CMAC50</td></tr>
<tr><td>TCELL50:IMUX.IMUX.1.DELAY</td><td>CMAC.RX_SERDES_DATA3_50</td></tr>
<tr><td>TCELL50:IMUX.IMUX.3.DELAY</td><td>CMAC.RX_SERDES_DATA3_51</td></tr>
<tr><td>TCELL50:IMUX.IMUX.6.DELAY</td><td>CMAC.RX_SERDES_DATA3_52</td></tr>
<tr><td>TCELL50:IMUX.IMUX.9.DELAY</td><td>CMAC.RX_SERDES_DATA3_53</td></tr>
<tr><td>TCELL50:IMUX.IMUX.12.DELAY</td><td>CMAC.RX_SERDES_DATA3_54</td></tr>
<tr><td>TCELL50:IMUX.IMUX.15.DELAY</td><td>CMAC.RX_SERDES_DATA3_55</td></tr>
<tr><td>TCELL50:IMUX.IMUX.16.DELAY</td><td>CMAC.SCAN_IN_CMAC106</td></tr>
<tr><td>TCELL50:IMUX.IMUX.18.DELAY</td><td>CMAC.RX_SERDES_ALT_DATA3_12</td></tr>
<tr><td>TCELL50:IMUX.IMUX.21.DELAY</td><td>CMAC.RX_SERDES_ALT_DATA3_13</td></tr>
<tr><td>TCELL50:IMUX.IMUX.24.DELAY</td><td>CMAC.RX_SERDES_DATA3_56</td></tr>
<tr><td>TCELL50:IMUX.IMUX.30.DELAY</td><td>CMAC.SCAN_IN_CMAC162</td></tr>
<tr><td>TCELL51:OUT.0.TMIN</td><td>CMAC.RX_PTP_TSTAMP_OUT32</td></tr>
<tr><td>TCELL51:OUT.2.TMIN</td><td>CMAC.RX_PTP_TSTAMP_OUT33</td></tr>
<tr><td>TCELL51:OUT.4.TMIN</td><td>CMAC.RX_PTP_TSTAMP_OUT34</td></tr>
<tr><td>TCELL51:OUT.6.TMIN</td><td>CMAC.RX_PTP_TSTAMP_OUT35</td></tr>
<tr><td>TCELL51:OUT.8.TMIN</td><td>CMAC.RX_PTP_TSTAMP_OUT36</td></tr>
<tr><td>TCELL51:OUT.10.TMIN</td><td>CMAC.RX_PTP_TSTAMP_OUT37</td></tr>
<tr><td>TCELL51:OUT.12.TMIN</td><td>CMAC.RX_PTP_TSTAMP_OUT38</td></tr>
<tr><td>TCELL51:OUT.14.TMIN</td><td>CMAC.RX_PTP_TSTAMP_OUT39</td></tr>
<tr><td>TCELL51:OUT.15.TMIN</td><td>CMAC.TX_SERDES_DATA3_57</td></tr>
<tr><td>TCELL51:OUT.17.TMIN</td><td>CMAC.TX_SERDES_DATA3_58</td></tr>
<tr><td>TCELL51:OUT.19.TMIN</td><td>CMAC.TX_SERDES_DATA3_59</td></tr>
<tr><td>TCELL51:OUT.21.TMIN</td><td>CMAC.TX_SERDES_DATA3_60</td></tr>
<tr><td>TCELL51:OUT.23.TMIN</td><td>CMAC.TX_SERDES_DATA3_61</td></tr>
<tr><td>TCELL51:OUT.24.TMIN</td><td>CMAC.SCAN_OUT_CMAC168</td></tr>
<tr><td>TCELL51:OUT.25.TMIN</td><td>CMAC.TX_SERDES_DATA3_62</td></tr>
<tr><td>TCELL51:OUT.27.TMIN</td><td>CMAC.TX_SERDES_DATA3_63</td></tr>
<tr><td>TCELL51:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC108</td></tr>
<tr><td>TCELL51:OUT.29.TMIN</td><td>CMAC.TX_SERDES_ALT_DATA3_14</td></tr>
<tr><td>TCELL51:OUT.31.TMIN</td><td>CMAC.TX_SERDES_ALT_DATA3_15</td></tr>
<tr><td>TCELL51:IMUX.IMUX.0.DELAY</td><td>CMAC.SCAN_IN_CMAC51</td></tr>
<tr><td>TCELL51:IMUX.IMUX.1.DELAY</td><td>CMAC.RX_SERDES_DATA3_57</td></tr>
<tr><td>TCELL51:IMUX.IMUX.3.DELAY</td><td>CMAC.RX_SERDES_DATA3_58</td></tr>
<tr><td>TCELL51:IMUX.IMUX.6.DELAY</td><td>CMAC.RX_SERDES_DATA3_59</td></tr>
<tr><td>TCELL51:IMUX.IMUX.9.DELAY</td><td>CMAC.RX_SERDES_DATA3_60</td></tr>
<tr><td>TCELL51:IMUX.IMUX.12.DELAY</td><td>CMAC.RX_SERDES_DATA3_61</td></tr>
<tr><td>TCELL51:IMUX.IMUX.15.DELAY</td><td>CMAC.RX_SERDES_DATA3_62</td></tr>
<tr><td>TCELL51:IMUX.IMUX.16.DELAY</td><td>CMAC.SCAN_IN_CMAC107</td></tr>
<tr><td>TCELL51:IMUX.IMUX.18.DELAY</td><td>CMAC.RX_SERDES_DATA3_63</td></tr>
<tr><td>TCELL51:IMUX.IMUX.21.DELAY</td><td>CMAC.RX_SERDES_ALT_DATA3_14</td></tr>
<tr><td>TCELL51:IMUX.IMUX.24.DELAY</td><td>CMAC.RX_SERDES_ALT_DATA3_15</td></tr>
<tr><td>TCELL51:IMUX.IMUX.30.DELAY</td><td>CMAC.SCAN_IN_CMAC163</td></tr>
<tr><td>TCELL52:OUT.0.TMIN</td><td>CMAC.RX_PTP_TSTAMP_OUT24</td></tr>
<tr><td>TCELL52:OUT.2.TMIN</td><td>CMAC.RX_PTP_TSTAMP_OUT25</td></tr>
<tr><td>TCELL52:OUT.4.TMIN</td><td>CMAC.RX_PTP_TSTAMP_OUT26</td></tr>
<tr><td>TCELL52:OUT.6.TMIN</td><td>CMAC.RX_PTP_TSTAMP_OUT27</td></tr>
<tr><td>TCELL52:OUT.8.TMIN</td><td>CMAC.RX_PTP_TSTAMP_OUT28</td></tr>
<tr><td>TCELL52:OUT.10.TMIN</td><td>CMAC.RX_PTP_TSTAMP_OUT29</td></tr>
<tr><td>TCELL52:OUT.12.TMIN</td><td>CMAC.RX_PTP_TSTAMP_OUT30</td></tr>
<tr><td>TCELL52:OUT.14.TMIN</td><td>CMAC.RX_PTP_TSTAMP_OUT31</td></tr>
<tr><td>TCELL52:OUT.17.TMIN</td><td>CMAC.TX_SERDES_DATA8_0</td></tr>
<tr><td>TCELL52:OUT.19.TMIN</td><td>CMAC.TX_SERDES_DATA8_1</td></tr>
<tr><td>TCELL52:OUT.21.TMIN</td><td>CMAC.TX_SERDES_DATA8_2</td></tr>
<tr><td>TCELL52:OUT.23.TMIN</td><td>CMAC.TX_SERDES_DATA8_3</td></tr>
<tr><td>TCELL52:OUT.24.TMIN</td><td>CMAC.SCAN_OUT_CMAC167</td></tr>
<tr><td>TCELL52:OUT.25.TMIN</td><td>CMAC.TX_SERDES_DATA8_4</td></tr>
<tr><td>TCELL52:OUT.27.TMIN</td><td>CMAC.TX_SERDES_DATA8_5</td></tr>
<tr><td>TCELL52:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC107</td></tr>
<tr><td>TCELL52:OUT.29.TMIN</td><td>CMAC.TX_SERDES_DATA8_6</td></tr>
<tr><td>TCELL52:OUT.31.TMIN</td><td>CMAC.TX_SERDES_DATA8_7</td></tr>
<tr><td>TCELL52:IMUX.IMUX.0.DELAY</td><td>CMAC.SCAN_IN_CMAC52</td></tr>
<tr><td>TCELL52:IMUX.IMUX.1.DELAY</td><td>CMAC.RX_SERDES_DATA8_5</td></tr>
<tr><td>TCELL52:IMUX.IMUX.3.DELAY</td><td>CMAC.RX_SERDES_DATA8_6</td></tr>
<tr><td>TCELL52:IMUX.IMUX.6.DELAY</td><td>CMAC.RX_SERDES_DATA8_7</td></tr>
<tr><td>TCELL52:IMUX.IMUX.12.DELAY</td><td>CMAC.RX_SERDES_DATA8_0</td></tr>
<tr><td>TCELL52:IMUX.IMUX.15.DELAY</td><td>CMAC.RX_SERDES_DATA8_1</td></tr>
<tr><td>TCELL52:IMUX.IMUX.16.DELAY</td><td>CMAC.SCAN_IN_CMAC108</td></tr>
<tr><td>TCELL52:IMUX.IMUX.18.DELAY</td><td>CMAC.RX_SERDES_DATA8_2</td></tr>
<tr><td>TCELL52:IMUX.IMUX.21.DELAY</td><td>CMAC.RX_SERDES_DATA8_3</td></tr>
<tr><td>TCELL52:IMUX.IMUX.24.DELAY</td><td>CMAC.RX_SERDES_DATA8_4</td></tr>
<tr><td>TCELL52:IMUX.IMUX.30.DELAY</td><td>CMAC.SCAN_IN_CMAC164</td></tr>
<tr><td>TCELL53:OUT.0.TMIN</td><td>CMAC.RX_PTP_TSTAMP_OUT16</td></tr>
<tr><td>TCELL53:OUT.2.TMIN</td><td>CMAC.RX_PTP_TSTAMP_OUT17</td></tr>
<tr><td>TCELL53:OUT.4.TMIN</td><td>CMAC.RX_PTP_TSTAMP_OUT18</td></tr>
<tr><td>TCELL53:OUT.6.TMIN</td><td>CMAC.RX_PTP_TSTAMP_OUT19</td></tr>
<tr><td>TCELL53:OUT.8.TMIN</td><td>CMAC.RX_PTP_TSTAMP_OUT20</td></tr>
<tr><td>TCELL53:OUT.10.TMIN</td><td>CMAC.RX_PTP_TSTAMP_OUT21</td></tr>
<tr><td>TCELL53:OUT.12.TMIN</td><td>CMAC.RX_PTP_TSTAMP_OUT22</td></tr>
<tr><td>TCELL53:OUT.14.TMIN</td><td>CMAC.RX_PTP_TSTAMP_OUT23</td></tr>
<tr><td>TCELL53:OUT.15.TMIN</td><td>CMAC.TX_SERDES_DATA8_8</td></tr>
<tr><td>TCELL53:OUT.17.TMIN</td><td>CMAC.TX_SERDES_DATA8_9</td></tr>
<tr><td>TCELL53:OUT.19.TMIN</td><td>CMAC.TX_SERDES_DATA8_10</td></tr>
<tr><td>TCELL53:OUT.21.TMIN</td><td>CMAC.TX_SERDES_DATA8_11</td></tr>
<tr><td>TCELL53:OUT.23.TMIN</td><td>CMAC.TX_SERDES_DATA8_12</td></tr>
<tr><td>TCELL53:OUT.24.TMIN</td><td>CMAC.SCAN_OUT_CMAC166</td></tr>
<tr><td>TCELL53:OUT.25.TMIN</td><td>CMAC.TX_SERDES_DATA8_13</td></tr>
<tr><td>TCELL53:OUT.27.TMIN</td><td>CMAC.TX_SERDES_DATA8_14</td></tr>
<tr><td>TCELL53:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC106</td></tr>
<tr><td>TCELL53:OUT.29.TMIN</td><td>CMAC.TX_SERDES_DATA8_15</td></tr>
<tr><td>TCELL53:IMUX.IMUX.0.DELAY</td><td>CMAC.SCAN_IN_CMAC53</td></tr>
<tr><td>TCELL53:IMUX.IMUX.1.DELAY</td><td>CMAC.RX_SERDES_DATA8_14</td></tr>
<tr><td>TCELL53:IMUX.IMUX.3.DELAY</td><td>CMAC.RX_SERDES_DATA8_15</td></tr>
<tr><td>TCELL53:IMUX.IMUX.9.DELAY</td><td>CMAC.RX_SERDES_DATA8_8</td></tr>
<tr><td>TCELL53:IMUX.IMUX.12.DELAY</td><td>CMAC.RX_SERDES_DATA8_9</td></tr>
<tr><td>TCELL53:IMUX.IMUX.15.DELAY</td><td>CMAC.RX_SERDES_DATA8_10</td></tr>
<tr><td>TCELL53:IMUX.IMUX.16.DELAY</td><td>CMAC.SCAN_IN_CMAC109</td></tr>
<tr><td>TCELL53:IMUX.IMUX.18.DELAY</td><td>CMAC.RX_SERDES_DATA8_11</td></tr>
<tr><td>TCELL53:IMUX.IMUX.21.DELAY</td><td>CMAC.RX_SERDES_DATA8_12</td></tr>
<tr><td>TCELL53:IMUX.IMUX.24.DELAY</td><td>CMAC.RX_SERDES_DATA8_13</td></tr>
<tr><td>TCELL53:IMUX.IMUX.30.DELAY</td><td>CMAC.SCAN_IN_CMAC165</td></tr>
<tr><td>TCELL54:OUT.0.TMIN</td><td>CMAC.RX_PTP_TSTAMP_OUT8</td></tr>
<tr><td>TCELL54:OUT.2.TMIN</td><td>CMAC.RX_PTP_TSTAMP_OUT9</td></tr>
<tr><td>TCELL54:OUT.4.TMIN</td><td>CMAC.RX_PTP_TSTAMP_OUT10</td></tr>
<tr><td>TCELL54:OUT.6.TMIN</td><td>CMAC.RX_PTP_TSTAMP_OUT11</td></tr>
<tr><td>TCELL54:OUT.8.TMIN</td><td>CMAC.RX_PTP_TSTAMP_OUT12</td></tr>
<tr><td>TCELL54:OUT.10.TMIN</td><td>CMAC.RX_PTP_TSTAMP_OUT13</td></tr>
<tr><td>TCELL54:OUT.12.TMIN</td><td>CMAC.RX_PTP_TSTAMP_OUT14</td></tr>
<tr><td>TCELL54:OUT.14.TMIN</td><td>CMAC.RX_PTP_TSTAMP_OUT15</td></tr>
<tr><td>TCELL54:OUT.15.TMIN</td><td>CMAC.TX_SERDES_DATA8_17</td></tr>
<tr><td>TCELL54:OUT.17.TMIN</td><td>CMAC.TX_SERDES_DATA8_18</td></tr>
<tr><td>TCELL54:OUT.19.TMIN</td><td>CMAC.TX_SERDES_DATA8_19</td></tr>
<tr><td>TCELL54:OUT.21.TMIN</td><td>CMAC.TX_SERDES_DATA8_20</td></tr>
<tr><td>TCELL54:OUT.23.TMIN</td><td>CMAC.TX_SERDES_DATA8_21</td></tr>
<tr><td>TCELL54:OUT.24.TMIN</td><td>CMAC.SCAN_OUT_CMAC165</td></tr>
<tr><td>TCELL54:OUT.25.TMIN</td><td>CMAC.TX_SERDES_DATA8_22</td></tr>
<tr><td>TCELL54:OUT.27.TMIN</td><td>CMAC.TX_SERDES_DATA8_23</td></tr>
<tr><td>TCELL54:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC105</td></tr>
<tr><td>TCELL54:OUT.31.TMIN</td><td>CMAC.TX_SERDES_DATA8_16</td></tr>
<tr><td>TCELL54:IMUX.IMUX.0.DELAY</td><td>CMAC.SCAN_IN_CMAC54</td></tr>
<tr><td>TCELL54:IMUX.IMUX.1.DELAY</td><td>CMAC.RX_SERDES_DATA8_23</td></tr>
<tr><td>TCELL54:IMUX.IMUX.6.DELAY</td><td>CMAC.RX_SERDES_DATA8_16</td></tr>
<tr><td>TCELL54:IMUX.IMUX.9.DELAY</td><td>CMAC.RX_SERDES_DATA8_17</td></tr>
<tr><td>TCELL54:IMUX.IMUX.12.DELAY</td><td>CMAC.RX_SERDES_DATA8_18</td></tr>
<tr><td>TCELL54:IMUX.IMUX.15.DELAY</td><td>CMAC.RX_SERDES_DATA8_19</td></tr>
<tr><td>TCELL54:IMUX.IMUX.16.DELAY</td><td>CMAC.SCAN_IN_CMAC110</td></tr>
<tr><td>TCELL54:IMUX.IMUX.18.DELAY</td><td>CMAC.RX_SERDES_DATA8_20</td></tr>
<tr><td>TCELL54:IMUX.IMUX.21.DELAY</td><td>CMAC.RX_SERDES_DATA8_21</td></tr>
<tr><td>TCELL54:IMUX.IMUX.24.DELAY</td><td>CMAC.RX_SERDES_DATA8_22</td></tr>
<tr><td>TCELL54:IMUX.IMUX.30.DELAY</td><td>CMAC.SCAN_IN_CMAC166</td></tr>
<tr><td>TCELL55:OUT.0.TMIN</td><td>CMAC.RX_PTP_TSTAMP_OUT0</td></tr>
<tr><td>TCELL55:OUT.2.TMIN</td><td>CMAC.RX_PTP_TSTAMP_OUT1</td></tr>
<tr><td>TCELL55:OUT.4.TMIN</td><td>CMAC.RX_PTP_TSTAMP_OUT2</td></tr>
<tr><td>TCELL55:OUT.6.TMIN</td><td>CMAC.RX_PTP_TSTAMP_OUT3</td></tr>
<tr><td>TCELL55:OUT.8.TMIN</td><td>CMAC.RX_PTP_TSTAMP_OUT4</td></tr>
<tr><td>TCELL55:OUT.10.TMIN</td><td>CMAC.RX_PTP_TSTAMP_OUT5</td></tr>
<tr><td>TCELL55:OUT.12.TMIN</td><td>CMAC.RX_PTP_TSTAMP_OUT6</td></tr>
<tr><td>TCELL55:OUT.14.TMIN</td><td>CMAC.RX_PTP_TSTAMP_OUT7</td></tr>
<tr><td>TCELL55:OUT.15.TMIN</td><td>CMAC.TX_SERDES_DATA8_26</td></tr>
<tr><td>TCELL55:OUT.17.TMIN</td><td>CMAC.TX_SERDES_DATA8_27</td></tr>
<tr><td>TCELL55:OUT.19.TMIN</td><td>CMAC.TX_SERDES_DATA8_28</td></tr>
<tr><td>TCELL55:OUT.21.TMIN</td><td>CMAC.TX_SERDES_DATA8_29</td></tr>
<tr><td>TCELL55:OUT.23.TMIN</td><td>CMAC.TX_SERDES_DATA8_30</td></tr>
<tr><td>TCELL55:OUT.24.TMIN</td><td>CMAC.SCAN_OUT_CMAC164</td></tr>
<tr><td>TCELL55:OUT.25.TMIN</td><td>CMAC.TX_SERDES_DATA8_31</td></tr>
<tr><td>TCELL55:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC104</td></tr>
<tr><td>TCELL55:OUT.29.TMIN</td><td>CMAC.TX_SERDES_DATA8_24</td></tr>
<tr><td>TCELL55:OUT.31.TMIN</td><td>CMAC.TX_SERDES_DATA8_25</td></tr>
<tr><td>TCELL55:IMUX.CTRL.3</td><td>CMAC.TEST_MODE_N</td></tr>
<tr><td>TCELL55:IMUX.IMUX.0.DELAY</td><td>CMAC.SCAN_IN_CMAC55</td></tr>
<tr><td>TCELL55:IMUX.IMUX.3.DELAY</td><td>CMAC.RX_SERDES_DATA8_24</td></tr>
<tr><td>TCELL55:IMUX.IMUX.6.DELAY</td><td>CMAC.RX_SERDES_DATA8_25</td></tr>
<tr><td>TCELL55:IMUX.IMUX.9.DELAY</td><td>CMAC.RX_SERDES_DATA8_26</td></tr>
<tr><td>TCELL55:IMUX.IMUX.12.DELAY</td><td>CMAC.RX_SERDES_DATA8_27</td></tr>
<tr><td>TCELL55:IMUX.IMUX.15.DELAY</td><td>CMAC.RX_SERDES_DATA8_28</td></tr>
<tr><td>TCELL55:IMUX.IMUX.16.DELAY</td><td>CMAC.SCAN_IN_CMAC111</td></tr>
<tr><td>TCELL55:IMUX.IMUX.18.DELAY</td><td>CMAC.RX_SERDES_DATA8_29</td></tr>
<tr><td>TCELL55:IMUX.IMUX.21.DELAY</td><td>CMAC.RX_SERDES_DATA8_30</td></tr>
<tr><td>TCELL55:IMUX.IMUX.24.DELAY</td><td>CMAC.RX_SERDES_DATA8_31</td></tr>
<tr><td>TCELL55:IMUX.IMUX.30.DELAY</td><td>CMAC.SCAN_IN_CMAC167</td></tr>
<tr><td>TCELL56:OUT.0.TMIN</td><td>CMAC.RX_PTP_PCSLANE_OUT0</td></tr>
<tr><td>TCELL56:OUT.2.TMIN</td><td>CMAC.RX_PTP_PCSLANE_OUT1</td></tr>
<tr><td>TCELL56:OUT.4.TMIN</td><td>CMAC.RX_PTP_PCSLANE_OUT2</td></tr>
<tr><td>TCELL56:OUT.6.TMIN</td><td>CMAC.RX_PTP_PCSLANE_OUT3</td></tr>
<tr><td>TCELL56:OUT.8.TMIN</td><td>CMAC.RX_PTP_PCSLANE_OUT4</td></tr>
<tr><td>TCELL56:OUT.10.TMIN</td><td>CMAC.STAT_RX_STATUS</td></tr>
<tr><td>TCELL56:OUT.12.TMIN</td><td>CMAC.STAT_RX_BROADCAST</td></tr>
<tr><td>TCELL56:OUT.14.TMIN</td><td>CMAC.DRP_RDY</td></tr>
<tr><td>TCELL56:OUT.17.TMIN</td><td>CMAC.TX_SERDES_DATA9_0</td></tr>
<tr><td>TCELL56:OUT.19.TMIN</td><td>CMAC.TX_SERDES_DATA9_1</td></tr>
<tr><td>TCELL56:OUT.21.TMIN</td><td>CMAC.TX_SERDES_DATA9_2</td></tr>
<tr><td>TCELL56:OUT.23.TMIN</td><td>CMAC.TX_SERDES_DATA9_3</td></tr>
<tr><td>TCELL56:OUT.24.TMIN</td><td>CMAC.SCAN_OUT_CMAC163</td></tr>
<tr><td>TCELL56:OUT.25.TMIN</td><td>CMAC.TX_SERDES_DATA9_4</td></tr>
<tr><td>TCELL56:OUT.27.TMIN</td><td>CMAC.TX_SERDES_DATA9_5</td></tr>
<tr><td>TCELL56:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC103</td></tr>
<tr><td>TCELL56:OUT.29.TMIN</td><td>CMAC.TX_SERDES_DATA9_6</td></tr>
<tr><td>TCELL56:OUT.31.TMIN</td><td>CMAC.TX_SERDES_DATA9_7</td></tr>
<tr><td>TCELL56:IMUX.IMUX.6.DELAY</td><td>CMAC.RX_SERDES_DATA9_7</td></tr>
<tr><td>TCELL56:IMUX.IMUX.24.DELAY</td><td>CMAC.RX_SERDES_DATA9_0</td></tr>
<tr><td>TCELL56:IMUX.IMUX.42.DELAY</td><td>CMAC.RX_SERDES_DATA9_29</td></tr>
<tr><td>TCELL57:OUT.0.TMIN</td><td>CMAC.STAT_RX_PACKET_SMALL0</td></tr>
<tr><td>TCELL57:OUT.2.TMIN</td><td>CMAC.STAT_RX_PACKET_SMALL1</td></tr>
<tr><td>TCELL57:OUT.4.TMIN</td><td>CMAC.STAT_RX_PACKET_SMALL2</td></tr>
<tr><td>TCELL57:OUT.6.TMIN</td><td>CMAC.STAT_RX_PACKET_SMALL3</td></tr>
<tr><td>TCELL57:OUT.8.TMIN</td><td>CMAC.STAT_RX_PACKET_LARGE</td></tr>
<tr><td>TCELL57:OUT.10.TMIN</td><td>CMAC.STAT_RX_PACKET_BAD_FCS</td></tr>
<tr><td>TCELL57:OUT.12.TMIN</td><td>CMAC.STAT_RX_UNICAST</td></tr>
<tr><td>TCELL57:OUT.14.TMIN</td><td>CMAC.STAT_RX_TRUNCATED</td></tr>
<tr><td>TCELL57:OUT.15.TMIN</td><td>CMAC.TX_SERDES_DATA9_8</td></tr>
<tr><td>TCELL57:OUT.17.TMIN</td><td>CMAC.TX_SERDES_DATA9_9</td></tr>
<tr><td>TCELL57:OUT.19.TMIN</td><td>CMAC.TX_SERDES_DATA9_10</td></tr>
<tr><td>TCELL57:OUT.21.TMIN</td><td>CMAC.TX_SERDES_DATA9_11</td></tr>
<tr><td>TCELL57:OUT.23.TMIN</td><td>CMAC.TX_SERDES_DATA9_12</td></tr>
<tr><td>TCELL57:OUT.24.TMIN</td><td>CMAC.SCAN_OUT_CMAC162</td></tr>
<tr><td>TCELL57:OUT.25.TMIN</td><td>CMAC.TX_SERDES_DATA9_13</td></tr>
<tr><td>TCELL57:OUT.27.TMIN</td><td>CMAC.TX_SERDES_DATA9_14</td></tr>
<tr><td>TCELL57:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC102</td></tr>
<tr><td>TCELL57:OUT.29.TMIN</td><td>CMAC.TX_SERDES_DATA9_15</td></tr>
<tr><td>TCELL57:IMUX.CTRL.3</td><td>CMAC.DRP_CLK_B</td></tr>
<tr><td>TCELL57:IMUX.IMUX.0.DELAY</td><td>CMAC.RX_SERDES_DATA9_5</td></tr>
<tr><td>TCELL57:IMUX.IMUX.7.DELAY</td><td>CMAC.RX_SERDES_DATA9_18</td></tr>
<tr><td>TCELL57:IMUX.IMUX.8.DELAY</td><td>CMAC.RX_SERDES_DATA9_8</td></tr>
<tr><td>TCELL57:IMUX.IMUX.14.DELAY</td><td>CMAC.RX_SERDES_DATA9_12</td></tr>
<tr><td>TCELL57:IMUX.IMUX.17.DELAY</td><td>CMAC.RX_SERDES_DATA9_9</td></tr>
<tr><td>TCELL57:IMUX.IMUX.19.DELAY</td><td>CMAC.RX_SERDES_DATA9_13</td></tr>
<tr><td>TCELL57:IMUX.IMUX.20.DELAY</td><td>CMAC.RX_SERDES_DATA9_4</td></tr>
<tr><td>TCELL57:IMUX.IMUX.23.DELAY</td><td>CMAC.RX_SERDES_DATA9_3</td></tr>
<tr><td>TCELL57:IMUX.IMUX.25.DELAY</td><td>CMAC.RX_SERDES_DATA9_28</td></tr>
<tr><td>TCELL57:IMUX.IMUX.28.DELAY</td><td>CMAC.RX_SERDES_DATA9_2</td></tr>
<tr><td>TCELL57:IMUX.IMUX.29.DELAY</td><td>CMAC.RX_SERDES_DATA9_17</td></tr>
<tr><td>TCELL57:IMUX.IMUX.33.DELAY</td><td>CMAC.RX_SERDES_DATA9_10</td></tr>
<tr><td>TCELL57:IMUX.IMUX.35.DELAY</td><td>CMAC.RX_SERDES_DATA9_30</td></tr>
<tr><td>TCELL57:IMUX.IMUX.39.DELAY</td><td>CMAC.RX_SERDES_DATA9_15</td></tr>
<tr><td>TCELL57:IMUX.IMUX.40.DELAY</td><td>CMAC.RX_SERDES_DATA9_25</td></tr>
<tr><td>TCELL57:IMUX.IMUX.42.DELAY</td><td>CMAC.RX_SERDES_DATA9_11</td></tr>
<tr><td>TCELL57:IMUX.IMUX.43.DELAY</td><td>CMAC.RX_SERDES_DATA9_6</td></tr>
<tr><td>TCELL57:IMUX.IMUX.46.DELAY</td><td>CMAC.RX_SERDES_DATA9_1</td></tr>
<tr><td>TCELL58:OUT.0.TMIN</td><td>CMAC.DRP_DO8</td></tr>
<tr><td>TCELL58:OUT.2.TMIN</td><td>CMAC.DRP_DO9</td></tr>
<tr><td>TCELL58:OUT.4.TMIN</td><td>CMAC.DRP_DO10</td></tr>
<tr><td>TCELL58:OUT.6.TMIN</td><td>CMAC.DRP_DO11</td></tr>
<tr><td>TCELL58:OUT.8.TMIN</td><td>CMAC.DRP_DO12</td></tr>
<tr><td>TCELL58:OUT.10.TMIN</td><td>CMAC.DRP_DO13</td></tr>
<tr><td>TCELL58:OUT.12.TMIN</td><td>CMAC.DRP_DO14</td></tr>
<tr><td>TCELL58:OUT.14.TMIN</td><td>CMAC.DRP_DO15</td></tr>
<tr><td>TCELL58:OUT.15.TMIN</td><td>CMAC.TX_SERDES_DATA9_17</td></tr>
<tr><td>TCELL58:OUT.17.TMIN</td><td>CMAC.TX_SERDES_DATA9_18</td></tr>
<tr><td>TCELL58:OUT.19.TMIN</td><td>CMAC.TX_SERDES_DATA9_19</td></tr>
<tr><td>TCELL58:OUT.21.TMIN</td><td>CMAC.TX_SERDES_DATA9_20</td></tr>
<tr><td>TCELL58:OUT.23.TMIN</td><td>CMAC.TX_SERDES_DATA9_21</td></tr>
<tr><td>TCELL58:OUT.24.TMIN</td><td>CMAC.SCAN_OUT_CMAC161</td></tr>
<tr><td>TCELL58:OUT.25.TMIN</td><td>CMAC.TX_SERDES_DATA9_22</td></tr>
<tr><td>TCELL58:OUT.27.TMIN</td><td>CMAC.TX_SERDES_DATA9_23</td></tr>
<tr><td>TCELL58:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC101</td></tr>
<tr><td>TCELL58:OUT.31.TMIN</td><td>CMAC.TX_SERDES_DATA9_16</td></tr>
<tr><td>TCELL58:IMUX.IMUX.1.DELAY</td><td>CMAC.RX_SERDES_DATA9_23</td></tr>
<tr><td>TCELL58:IMUX.IMUX.6.DELAY</td><td>CMAC.RX_SERDES_DATA9_16</td></tr>
<tr><td>TCELL58:IMUX.IMUX.18.DELAY</td><td>CMAC.RX_SERDES_DATA9_20</td></tr>
<tr><td>TCELL58:IMUX.IMUX.21.DELAY</td><td>CMAC.RX_SERDES_DATA9_21</td></tr>
<tr><td>TCELL59:OUT.0.TMIN</td><td>CMAC.DRP_DO0</td></tr>
<tr><td>TCELL59:OUT.2.TMIN</td><td>CMAC.DRP_DO1</td></tr>
<tr><td>TCELL59:OUT.4.TMIN</td><td>CMAC.DRP_DO2</td></tr>
<tr><td>TCELL59:OUT.6.TMIN</td><td>CMAC.DRP_DO3</td></tr>
<tr><td>TCELL59:OUT.8.TMIN</td><td>CMAC.DRP_DO4</td></tr>
<tr><td>TCELL59:OUT.10.TMIN</td><td>CMAC.DRP_DO5</td></tr>
<tr><td>TCELL59:OUT.12.TMIN</td><td>CMAC.DRP_DO6</td></tr>
<tr><td>TCELL59:OUT.14.TMIN</td><td>CMAC.DRP_DO7</td></tr>
<tr><td>TCELL59:OUT.15.TMIN</td><td>CMAC.TX_SERDES_DATA9_26</td></tr>
<tr><td>TCELL59:OUT.17.TMIN</td><td>CMAC.TX_SERDES_DATA9_27</td></tr>
<tr><td>TCELL59:OUT.19.TMIN</td><td>CMAC.TX_SERDES_DATA9_28</td></tr>
<tr><td>TCELL59:OUT.21.TMIN</td><td>CMAC.TX_SERDES_DATA9_29</td></tr>
<tr><td>TCELL59:OUT.23.TMIN</td><td>CMAC.TX_SERDES_DATA9_30</td></tr>
<tr><td>TCELL59:OUT.24.TMIN</td><td>CMAC.SCAN_OUT_CMAC160</td></tr>
<tr><td>TCELL59:OUT.25.TMIN</td><td>CMAC.TX_SERDES_DATA9_31</td></tr>
<tr><td>TCELL59:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC100</td></tr>
<tr><td>TCELL59:OUT.29.TMIN</td><td>CMAC.TX_SERDES_DATA9_24</td></tr>
<tr><td>TCELL59:OUT.31.TMIN</td><td>CMAC.TX_SERDES_DATA9_25</td></tr>
<tr><td>TCELL59:IMUX.IMUX.3.DELAY</td><td>CMAC.RX_SERDES_DATA9_24</td></tr>
<tr><td>TCELL59:IMUX.IMUX.9.DELAY</td><td>CMAC.RX_SERDES_DATA9_26</td></tr>
<tr><td>TCELL59:IMUX.IMUX.12.DELAY</td><td>CMAC.RX_SERDES_DATA9_27</td></tr>
<tr><td>TCELL59:IMUX.IMUX.18.DELAY</td><td>CMAC.RX_SERDES_DATA9_19</td></tr>
<tr><td>TCELL59:IMUX.IMUX.21.DELAY</td><td>CMAC.RX_SERDES_DATA9_22</td></tr>
<tr><td>TCELL59:IMUX.IMUX.24.DELAY</td><td>CMAC.RX_SERDES_DATA9_31</td></tr>
<tr><td>TCELL59:IMUX.IMUX.43.DELAY</td><td>CMAC.RX_SERDES_DATA9_14</td></tr>
<tr><td>TCELL60:OUT.1.TMIN</td><td>CMAC.TX_PTP_TSTAMP_OUT0</td></tr>
<tr><td>TCELL60:OUT.2.TMIN</td><td>CMAC.SCAN_OUT_CMAC1</td></tr>
<tr><td>TCELL60:OUT.3.TMIN</td><td>CMAC.TX_PTP_PCSLANE_OUT0</td></tr>
<tr><td>TCELL60:OUT.5.TMIN</td><td>CMAC.TX_PTP_TSTAMP_OUT1</td></tr>
<tr><td>TCELL60:OUT.7.TMIN</td><td>CMAC.TX_PTP_PCSLANE_OUT1</td></tr>
<tr><td>TCELL60:OUT.9.TMIN</td><td>CMAC.TX_PTP_TSTAMP_OUT2</td></tr>
<tr><td>TCELL60:OUT.11.TMIN</td><td>CMAC.TX_PTP_PCSLANE_OUT2</td></tr>
<tr><td>TCELL60:OUT.13.TMIN</td><td>CMAC.TX_PTP_TSTAMP_OUT3</td></tr>
<tr><td>TCELL60:OUT.15.TMIN</td><td>CMAC.TX_PTP_PCSLANE_OUT3</td></tr>
<tr><td>TCELL60:OUT.17.TMIN</td><td>CMAC.TX_PTP_TSTAMP_OUT4</td></tr>
<tr><td>TCELL60:OUT.19.TMIN</td><td>CMAC.TX_PTP_PCSLANE_OUT4</td></tr>
<tr><td>TCELL60:OUT.21.TMIN</td><td>CMAC.TX_PTP_TSTAMP_OUT5</td></tr>
<tr><td>TCELL60:OUT.23.TMIN</td><td>CMAC.TX_PTP_TSTAMP_VALID_OUT</td></tr>
<tr><td>TCELL60:OUT.25.TMIN</td><td>CMAC.TX_PTP_TSTAMP_OUT6</td></tr>
<tr><td>TCELL60:OUT.27.TMIN</td><td>CMAC.STAT_TX_BAD_FCS</td></tr>
<tr><td>TCELL60:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC0</td></tr>
<tr><td>TCELL60:OUT.29.TMIN</td><td>CMAC.TX_PTP_TSTAMP_OUT7</td></tr>
<tr><td>TCELL60:OUT.31.TMIN</td><td>CMAC.STAT_TX_BROADCAST</td></tr>
<tr><td>TCELL60:IMUX.IMUX.1.DELAY</td><td>CMAC.TX_DATAIN0_0</td></tr>
<tr><td>TCELL60:IMUX.IMUX.4.DELAY</td><td>CMAC.TX_DATAIN0_64</td></tr>
<tr><td>TCELL60:IMUX.IMUX.7.DELAY</td><td>CMAC.TX_DATAIN0_1</td></tr>
<tr><td>TCELL60:IMUX.IMUX.10.DELAY</td><td>CMAC.TX_DATAIN0_65</td></tr>
<tr><td>TCELL60:IMUX.IMUX.13.DELAY</td><td>CMAC.TX_DATAIN0_2</td></tr>
<tr><td>TCELL60:IMUX.IMUX.16.DELAY</td><td>CMAC.TX_DATAIN0_66</td></tr>
<tr><td>TCELL60:IMUX.IMUX.19.DELAY</td><td>CMAC.TX_DATAIN0_3</td></tr>
<tr><td>TCELL60:IMUX.IMUX.22.DELAY</td><td>CMAC.TX_DATAIN0_67</td></tr>
<tr><td>TCELL60:IMUX.IMUX.24.DELAY</td><td>CMAC.TX_ENAIN0</td></tr>
<tr><td>TCELL60:IMUX.IMUX.25.DELAY</td><td>CMAC.TX_DATAIN0_4</td></tr>
<tr><td>TCELL60:IMUX.IMUX.28.DELAY</td><td>CMAC.TX_DATAIN0_68</td></tr>
<tr><td>TCELL60:IMUX.IMUX.31.DELAY</td><td>CMAC.TX_DATAIN0_5</td></tr>
<tr><td>TCELL60:IMUX.IMUX.34.DELAY</td><td>CMAC.TX_DATAIN0_69</td></tr>
<tr><td>TCELL60:IMUX.IMUX.37.DELAY</td><td>CMAC.TX_DATAIN0_6</td></tr>
<tr><td>TCELL60:IMUX.IMUX.40.DELAY</td><td>CMAC.TX_DATAIN0_70</td></tr>
<tr><td>TCELL60:IMUX.IMUX.43.DELAY</td><td>CMAC.TX_DATAIN0_7</td></tr>
<tr><td>TCELL60:IMUX.IMUX.46.DELAY</td><td>CMAC.TX_DATAIN0_71</td></tr>
<tr><td>TCELL61:OUT.1.TMIN</td><td>CMAC.TX_PTP_TSTAMP_OUT8</td></tr>
<tr><td>TCELL61:OUT.2.TMIN</td><td>CMAC.SCAN_OUT_CMAC3</td></tr>
<tr><td>TCELL61:OUT.3.TMIN</td><td>CMAC.STAT_TX_PACKET_1549_2047_BYTES</td></tr>
<tr><td>TCELL61:OUT.5.TMIN</td><td>CMAC.TX_PTP_TSTAMP_OUT9</td></tr>
<tr><td>TCELL61:OUT.7.TMIN</td><td>CMAC.STAT_TX_PACKET_1523_1548_BYTES</td></tr>
<tr><td>TCELL61:OUT.9.TMIN</td><td>CMAC.TX_PTP_TSTAMP_OUT10</td></tr>
<tr><td>TCELL61:OUT.11.TMIN</td><td>CMAC.STAT_TX_PACKET_1519_1522_BYTES</td></tr>
<tr><td>TCELL61:OUT.13.TMIN</td><td>CMAC.TX_PTP_TSTAMP_OUT11</td></tr>
<tr><td>TCELL61:OUT.15.TMIN</td><td>CMAC.STAT_TX_PACKET_128_255_BYTES</td></tr>
<tr><td>TCELL61:OUT.17.TMIN</td><td>CMAC.TX_PTP_TSTAMP_OUT12</td></tr>
<tr><td>TCELL61:OUT.19.TMIN</td><td>CMAC.STAT_TX_PACKET_1024_1518_BYTES</td></tr>
<tr><td>TCELL61:OUT.21.TMIN</td><td>CMAC.TX_PTP_TSTAMP_OUT13</td></tr>
<tr><td>TCELL61:OUT.23.TMIN</td><td>CMAC.STAT_TX_MULTICAST</td></tr>
<tr><td>TCELL61:OUT.25.TMIN</td><td>CMAC.TX_PTP_TSTAMP_OUT14</td></tr>
<tr><td>TCELL61:OUT.27.TMIN</td><td>CMAC.STAT_TX_LOCAL_FAULT</td></tr>
<tr><td>TCELL61:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC2</td></tr>
<tr><td>TCELL61:OUT.29.TMIN</td><td>CMAC.TX_PTP_TSTAMP_OUT15</td></tr>
<tr><td>TCELL61:OUT.31.TMIN</td><td>CMAC.STAT_TX_FRAME_ERROR</td></tr>
<tr><td>TCELL61:IMUX.IMUX.1.DELAY</td><td>CMAC.TX_DATAIN0_8</td></tr>
<tr><td>TCELL61:IMUX.IMUX.4.DELAY</td><td>CMAC.TX_DATAIN0_72</td></tr>
<tr><td>TCELL61:IMUX.IMUX.7.DELAY</td><td>CMAC.TX_DATAIN0_9</td></tr>
<tr><td>TCELL61:IMUX.IMUX.10.DELAY</td><td>CMAC.TX_DATAIN0_73</td></tr>
<tr><td>TCELL61:IMUX.IMUX.13.DELAY</td><td>CMAC.TX_DATAIN0_10</td></tr>
<tr><td>TCELL61:IMUX.IMUX.16.DELAY</td><td>CMAC.TX_DATAIN0_74</td></tr>
<tr><td>TCELL61:IMUX.IMUX.19.DELAY</td><td>CMAC.TX_DATAIN0_11</td></tr>
<tr><td>TCELL61:IMUX.IMUX.22.DELAY</td><td>CMAC.TX_DATAIN0_75</td></tr>
<tr><td>TCELL61:IMUX.IMUX.24.DELAY</td><td>CMAC.TX_EOPIN0</td></tr>
<tr><td>TCELL61:IMUX.IMUX.25.DELAY</td><td>CMAC.TX_DATAIN0_12</td></tr>
<tr><td>TCELL61:IMUX.IMUX.28.DELAY</td><td>CMAC.TX_DATAIN0_76</td></tr>
<tr><td>TCELL61:IMUX.IMUX.31.DELAY</td><td>CMAC.TX_DATAIN0_13</td></tr>
<tr><td>TCELL61:IMUX.IMUX.34.DELAY</td><td>CMAC.TX_DATAIN0_77</td></tr>
<tr><td>TCELL61:IMUX.IMUX.37.DELAY</td><td>CMAC.TX_DATAIN0_14</td></tr>
<tr><td>TCELL61:IMUX.IMUX.40.DELAY</td><td>CMAC.TX_DATAIN0_78</td></tr>
<tr><td>TCELL61:IMUX.IMUX.43.DELAY</td><td>CMAC.TX_DATAIN0_15</td></tr>
<tr><td>TCELL61:IMUX.IMUX.46.DELAY</td><td>CMAC.TX_DATAIN0_79</td></tr>
<tr><td>TCELL62:OUT.1.TMIN</td><td>CMAC.TX_PTP_TSTAMP_OUT16</td></tr>
<tr><td>TCELL62:OUT.2.TMIN</td><td>CMAC.SCAN_OUT_CMAC5</td></tr>
<tr><td>TCELL62:OUT.3.TMIN</td><td>CMAC.STAT_TX_PACKET_2048_4095_BYTES</td></tr>
<tr><td>TCELL62:OUT.5.TMIN</td><td>CMAC.TX_PTP_TSTAMP_OUT17</td></tr>
<tr><td>TCELL62:OUT.7.TMIN</td><td>CMAC.STAT_TX_PACKET_256_511_BYTES</td></tr>
<tr><td>TCELL62:OUT.9.TMIN</td><td>CMAC.TX_PTP_TSTAMP_OUT18</td></tr>
<tr><td>TCELL62:OUT.11.TMIN</td><td>CMAC.STAT_TX_PACKET_4096_8191_BYTES</td></tr>
<tr><td>TCELL62:OUT.13.TMIN</td><td>CMAC.TX_PTP_TSTAMP_OUT19</td></tr>
<tr><td>TCELL62:OUT.15.TMIN</td><td>CMAC.STAT_TX_PACKET_512_1023_BYTES</td></tr>
<tr><td>TCELL62:OUT.17.TMIN</td><td>CMAC.TX_PTP_TSTAMP_OUT20</td></tr>
<tr><td>TCELL62:OUT.19.TMIN</td><td>CMAC.STAT_TX_PACKET_64_BYTES</td></tr>
<tr><td>TCELL62:OUT.21.TMIN</td><td>CMAC.TX_PTP_TSTAMP_OUT21</td></tr>
<tr><td>TCELL62:OUT.23.TMIN</td><td>CMAC.STAT_TX_PACKET_65_127_BYTES</td></tr>
<tr><td>TCELL62:OUT.25.TMIN</td><td>CMAC.TX_PTP_TSTAMP_OUT22</td></tr>
<tr><td>TCELL62:OUT.27.TMIN</td><td>CMAC.STAT_TX_PACKET_8192_9215_BYTES</td></tr>
<tr><td>TCELL62:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC4</td></tr>
<tr><td>TCELL62:OUT.29.TMIN</td><td>CMAC.TX_PTP_TSTAMP_OUT23</td></tr>
<tr><td>TCELL62:OUT.31.TMIN</td><td>CMAC.STAT_TX_PACKET_LARGE</td></tr>
<tr><td>TCELL62:IMUX.IMUX.1.DELAY</td><td>CMAC.TX_DATAIN0_16</td></tr>
<tr><td>TCELL62:IMUX.IMUX.4.DELAY</td><td>CMAC.TX_DATAIN0_80</td></tr>
<tr><td>TCELL62:IMUX.IMUX.7.DELAY</td><td>CMAC.TX_DATAIN0_17</td></tr>
<tr><td>TCELL62:IMUX.IMUX.10.DELAY</td><td>CMAC.TX_DATAIN0_81</td></tr>
<tr><td>TCELL62:IMUX.IMUX.13.DELAY</td><td>CMAC.TX_DATAIN0_18</td></tr>
<tr><td>TCELL62:IMUX.IMUX.16.DELAY</td><td>CMAC.TX_DATAIN0_82</td></tr>
<tr><td>TCELL62:IMUX.IMUX.19.DELAY</td><td>CMAC.TX_DATAIN0_19</td></tr>
<tr><td>TCELL62:IMUX.IMUX.22.DELAY</td><td>CMAC.TX_DATAIN0_83</td></tr>
<tr><td>TCELL62:IMUX.IMUX.24.DELAY</td><td>CMAC.TX_SOPIN0</td></tr>
<tr><td>TCELL62:IMUX.IMUX.25.DELAY</td><td>CMAC.TX_DATAIN0_20</td></tr>
<tr><td>TCELL62:IMUX.IMUX.28.DELAY</td><td>CMAC.TX_DATAIN0_84</td></tr>
<tr><td>TCELL62:IMUX.IMUX.31.DELAY</td><td>CMAC.TX_DATAIN0_21</td></tr>
<tr><td>TCELL62:IMUX.IMUX.34.DELAY</td><td>CMAC.TX_DATAIN0_85</td></tr>
<tr><td>TCELL62:IMUX.IMUX.37.DELAY</td><td>CMAC.TX_DATAIN0_22</td></tr>
<tr><td>TCELL62:IMUX.IMUX.40.DELAY</td><td>CMAC.TX_DATAIN0_86</td></tr>
<tr><td>TCELL62:IMUX.IMUX.43.DELAY</td><td>CMAC.TX_DATAIN0_23</td></tr>
<tr><td>TCELL62:IMUX.IMUX.46.DELAY</td><td>CMAC.TX_DATAIN0_87</td></tr>
<tr><td>TCELL63:OUT.1.TMIN</td><td>CMAC.TX_PTP_TSTAMP_OUT24</td></tr>
<tr><td>TCELL63:OUT.2.TMIN</td><td>CMAC.SCAN_OUT_CMAC7</td></tr>
<tr><td>TCELL63:OUT.3.TMIN</td><td>CMAC.STAT_TX_TOTAL_GOOD_BYTES8</td></tr>
<tr><td>TCELL63:OUT.5.TMIN</td><td>CMAC.TX_PTP_TSTAMP_OUT25</td></tr>
<tr><td>TCELL63:OUT.7.TMIN</td><td>CMAC.STAT_TX_TOTAL_GOOD_BYTES9</td></tr>
<tr><td>TCELL63:OUT.9.TMIN</td><td>CMAC.TX_PTP_TSTAMP_OUT26</td></tr>
<tr><td>TCELL63:OUT.11.TMIN</td><td>CMAC.STAT_TX_TOTAL_GOOD_BYTES10</td></tr>
<tr><td>TCELL63:OUT.13.TMIN</td><td>CMAC.TX_PTP_TSTAMP_OUT27</td></tr>
<tr><td>TCELL63:OUT.15.TMIN</td><td>CMAC.STAT_TX_TOTAL_GOOD_BYTES11</td></tr>
<tr><td>TCELL63:OUT.17.TMIN</td><td>CMAC.TX_PTP_TSTAMP_OUT28</td></tr>
<tr><td>TCELL63:OUT.19.TMIN</td><td>CMAC.STAT_TX_TOTAL_GOOD_BYTES12</td></tr>
<tr><td>TCELL63:OUT.21.TMIN</td><td>CMAC.TX_PTP_TSTAMP_OUT29</td></tr>
<tr><td>TCELL63:OUT.23.TMIN</td><td>CMAC.STAT_TX_TOTAL_GOOD_BYTES13</td></tr>
<tr><td>TCELL63:OUT.25.TMIN</td><td>CMAC.TX_PTP_TSTAMP_OUT30</td></tr>
<tr><td>TCELL63:OUT.27.TMIN</td><td>CMAC.STAT_TX_PAUSE</td></tr>
<tr><td>TCELL63:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC6</td></tr>
<tr><td>TCELL63:OUT.29.TMIN</td><td>CMAC.TX_PTP_TSTAMP_OUT31</td></tr>
<tr><td>TCELL63:OUT.31.TMIN</td><td>CMAC.STAT_TX_PACKET_SMALL</td></tr>
<tr><td>TCELL63:IMUX.IMUX.1.DELAY</td><td>CMAC.TX_DATAIN0_24</td></tr>
<tr><td>TCELL63:IMUX.IMUX.4.DELAY</td><td>CMAC.TX_DATAIN0_88</td></tr>
<tr><td>TCELL63:IMUX.IMUX.7.DELAY</td><td>CMAC.TX_DATAIN0_25</td></tr>
<tr><td>TCELL63:IMUX.IMUX.10.DELAY</td><td>CMAC.TX_DATAIN0_89</td></tr>
<tr><td>TCELL63:IMUX.IMUX.13.DELAY</td><td>CMAC.TX_DATAIN0_26</td></tr>
<tr><td>TCELL63:IMUX.IMUX.16.DELAY</td><td>CMAC.TX_DATAIN0_90</td></tr>
<tr><td>TCELL63:IMUX.IMUX.19.DELAY</td><td>CMAC.TX_DATAIN0_27</td></tr>
<tr><td>TCELL63:IMUX.IMUX.22.DELAY</td><td>CMAC.TX_DATAIN0_91</td></tr>
<tr><td>TCELL63:IMUX.IMUX.24.DELAY</td><td>CMAC.TX_ERRIN0</td></tr>
<tr><td>TCELL63:IMUX.IMUX.25.DELAY</td><td>CMAC.TX_DATAIN0_28</td></tr>
<tr><td>TCELL63:IMUX.IMUX.28.DELAY</td><td>CMAC.TX_DATAIN0_92</td></tr>
<tr><td>TCELL63:IMUX.IMUX.31.DELAY</td><td>CMAC.TX_DATAIN0_29</td></tr>
<tr><td>TCELL63:IMUX.IMUX.34.DELAY</td><td>CMAC.TX_DATAIN0_93</td></tr>
<tr><td>TCELL63:IMUX.IMUX.37.DELAY</td><td>CMAC.TX_DATAIN0_30</td></tr>
<tr><td>TCELL63:IMUX.IMUX.40.DELAY</td><td>CMAC.TX_DATAIN0_94</td></tr>
<tr><td>TCELL63:IMUX.IMUX.43.DELAY</td><td>CMAC.TX_DATAIN0_31</td></tr>
<tr><td>TCELL63:IMUX.IMUX.46.DELAY</td><td>CMAC.TX_DATAIN0_95</td></tr>
<tr><td>TCELL64:OUT.1.TMIN</td><td>CMAC.TX_PTP_TSTAMP_OUT32</td></tr>
<tr><td>TCELL64:OUT.2.TMIN</td><td>CMAC.SCAN_OUT_CMAC9</td></tr>
<tr><td>TCELL64:OUT.3.TMIN</td><td>CMAC.STAT_TX_TOTAL_GOOD_BYTES0</td></tr>
<tr><td>TCELL64:OUT.5.TMIN</td><td>CMAC.TX_PTP_TSTAMP_OUT33</td></tr>
<tr><td>TCELL64:OUT.7.TMIN</td><td>CMAC.STAT_TX_TOTAL_GOOD_BYTES1</td></tr>
<tr><td>TCELL64:OUT.9.TMIN</td><td>CMAC.TX_PTP_TSTAMP_OUT34</td></tr>
<tr><td>TCELL64:OUT.11.TMIN</td><td>CMAC.STAT_TX_TOTAL_GOOD_BYTES2</td></tr>
<tr><td>TCELL64:OUT.13.TMIN</td><td>CMAC.TX_PTP_TSTAMP_OUT35</td></tr>
<tr><td>TCELL64:OUT.15.TMIN</td><td>CMAC.STAT_TX_TOTAL_GOOD_BYTES3</td></tr>
<tr><td>TCELL64:OUT.17.TMIN</td><td>CMAC.TX_PTP_TSTAMP_OUT36</td></tr>
<tr><td>TCELL64:OUT.19.TMIN</td><td>CMAC.STAT_TX_TOTAL_GOOD_BYTES4</td></tr>
<tr><td>TCELL64:OUT.21.TMIN</td><td>CMAC.TX_PTP_TSTAMP_OUT37</td></tr>
<tr><td>TCELL64:OUT.23.TMIN</td><td>CMAC.STAT_TX_TOTAL_GOOD_BYTES5</td></tr>
<tr><td>TCELL64:OUT.25.TMIN</td><td>CMAC.TX_PTP_TSTAMP_OUT38</td></tr>
<tr><td>TCELL64:OUT.27.TMIN</td><td>CMAC.STAT_TX_TOTAL_GOOD_BYTES6</td></tr>
<tr><td>TCELL64:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC8</td></tr>
<tr><td>TCELL64:OUT.29.TMIN</td><td>CMAC.TX_PTP_TSTAMP_OUT39</td></tr>
<tr><td>TCELL64:OUT.31.TMIN</td><td>CMAC.STAT_TX_TOTAL_GOOD_BYTES7</td></tr>
<tr><td>TCELL64:IMUX.IMUX.1.DELAY</td><td>CMAC.TX_DATAIN0_32</td></tr>
<tr><td>TCELL64:IMUX.IMUX.4.DELAY</td><td>CMAC.TX_DATAIN0_96</td></tr>
<tr><td>TCELL64:IMUX.IMUX.7.DELAY</td><td>CMAC.TX_DATAIN0_33</td></tr>
<tr><td>TCELL64:IMUX.IMUX.10.DELAY</td><td>CMAC.TX_DATAIN0_97</td></tr>
<tr><td>TCELL64:IMUX.IMUX.13.DELAY</td><td>CMAC.TX_DATAIN0_34</td></tr>
<tr><td>TCELL64:IMUX.IMUX.16.DELAY</td><td>CMAC.TX_DATAIN0_98</td></tr>
<tr><td>TCELL64:IMUX.IMUX.19.DELAY</td><td>CMAC.TX_DATAIN0_35</td></tr>
<tr><td>TCELL64:IMUX.IMUX.22.DELAY</td><td>CMAC.TX_DATAIN0_99</td></tr>
<tr><td>TCELL64:IMUX.IMUX.24.DELAY</td><td>CMAC.TX_MTYIN0_0</td></tr>
<tr><td>TCELL64:IMUX.IMUX.25.DELAY</td><td>CMAC.TX_DATAIN0_36</td></tr>
<tr><td>TCELL64:IMUX.IMUX.28.DELAY</td><td>CMAC.TX_DATAIN0_100</td></tr>
<tr><td>TCELL64:IMUX.IMUX.31.DELAY</td><td>CMAC.TX_DATAIN0_37</td></tr>
<tr><td>TCELL64:IMUX.IMUX.34.DELAY</td><td>CMAC.TX_DATAIN0_101</td></tr>
<tr><td>TCELL64:IMUX.IMUX.37.DELAY</td><td>CMAC.TX_DATAIN0_38</td></tr>
<tr><td>TCELL64:IMUX.IMUX.40.DELAY</td><td>CMAC.TX_DATAIN0_102</td></tr>
<tr><td>TCELL64:IMUX.IMUX.43.DELAY</td><td>CMAC.TX_DATAIN0_39</td></tr>
<tr><td>TCELL64:IMUX.IMUX.46.DELAY</td><td>CMAC.TX_DATAIN0_103</td></tr>
<tr><td>TCELL65:OUT.1.TMIN</td><td>CMAC.TX_PTP_TSTAMP_OUT40</td></tr>
<tr><td>TCELL65:OUT.2.TMIN</td><td>CMAC.SCAN_OUT_CMAC11</td></tr>
<tr><td>TCELL65:OUT.3.TMIN</td><td>CMAC.STAT_TX_PAUSE_VALID0</td></tr>
<tr><td>TCELL65:OUT.5.TMIN</td><td>CMAC.TX_PTP_TSTAMP_OUT41</td></tr>
<tr><td>TCELL65:OUT.7.TMIN</td><td>CMAC.STAT_TX_PAUSE_VALID1</td></tr>
<tr><td>TCELL65:OUT.9.TMIN</td><td>CMAC.TX_PTP_TSTAMP_OUT42</td></tr>
<tr><td>TCELL65:OUT.11.TMIN</td><td>CMAC.STAT_TX_PAUSE_VALID2</td></tr>
<tr><td>TCELL65:OUT.13.TMIN</td><td>CMAC.TX_PTP_TSTAMP_OUT43</td></tr>
<tr><td>TCELL65:OUT.15.TMIN</td><td>CMAC.STAT_TX_PAUSE_VALID3</td></tr>
<tr><td>TCELL65:OUT.17.TMIN</td><td>CMAC.TX_PTP_TSTAMP_OUT44</td></tr>
<tr><td>TCELL65:OUT.19.TMIN</td><td>CMAC.STAT_TX_PAUSE_VALID4</td></tr>
<tr><td>TCELL65:OUT.21.TMIN</td><td>CMAC.TX_PTP_TSTAMP_OUT45</td></tr>
<tr><td>TCELL65:OUT.23.TMIN</td><td>CMAC.STAT_TX_PAUSE_VALID5</td></tr>
<tr><td>TCELL65:OUT.25.TMIN</td><td>CMAC.TX_PTP_TSTAMP_OUT46</td></tr>
<tr><td>TCELL65:OUT.27.TMIN</td><td>CMAC.STAT_TX_PAUSE_VALID6</td></tr>
<tr><td>TCELL65:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC10</td></tr>
<tr><td>TCELL65:OUT.29.TMIN</td><td>CMAC.TX_PTP_TSTAMP_OUT47</td></tr>
<tr><td>TCELL65:OUT.31.TMIN</td><td>CMAC.STAT_TX_PAUSE_VALID7</td></tr>
<tr><td>TCELL65:IMUX.IMUX.1.DELAY</td><td>CMAC.TX_DATAIN0_40</td></tr>
<tr><td>TCELL65:IMUX.IMUX.4.DELAY</td><td>CMAC.TX_DATAIN0_104</td></tr>
<tr><td>TCELL65:IMUX.IMUX.7.DELAY</td><td>CMAC.TX_DATAIN0_41</td></tr>
<tr><td>TCELL65:IMUX.IMUX.10.DELAY</td><td>CMAC.TX_DATAIN0_105</td></tr>
<tr><td>TCELL65:IMUX.IMUX.13.DELAY</td><td>CMAC.TX_DATAIN0_42</td></tr>
<tr><td>TCELL65:IMUX.IMUX.16.DELAY</td><td>CMAC.TX_DATAIN0_106</td></tr>
<tr><td>TCELL65:IMUX.IMUX.19.DELAY</td><td>CMAC.TX_DATAIN0_43</td></tr>
<tr><td>TCELL65:IMUX.IMUX.22.DELAY</td><td>CMAC.TX_DATAIN0_107</td></tr>
<tr><td>TCELL65:IMUX.IMUX.24.DELAY</td><td>CMAC.TX_MTYIN0_1</td></tr>
<tr><td>TCELL65:IMUX.IMUX.25.DELAY</td><td>CMAC.TX_DATAIN0_44</td></tr>
<tr><td>TCELL65:IMUX.IMUX.28.DELAY</td><td>CMAC.TX_DATAIN0_108</td></tr>
<tr><td>TCELL65:IMUX.IMUX.31.DELAY</td><td>CMAC.TX_DATAIN0_45</td></tr>
<tr><td>TCELL65:IMUX.IMUX.34.DELAY</td><td>CMAC.TX_DATAIN0_109</td></tr>
<tr><td>TCELL65:IMUX.IMUX.37.DELAY</td><td>CMAC.TX_DATAIN0_46</td></tr>
<tr><td>TCELL65:IMUX.IMUX.40.DELAY</td><td>CMAC.TX_DATAIN0_110</td></tr>
<tr><td>TCELL65:IMUX.IMUX.43.DELAY</td><td>CMAC.TX_DATAIN0_47</td></tr>
<tr><td>TCELL65:IMUX.IMUX.46.DELAY</td><td>CMAC.TX_DATAIN0_111</td></tr>
<tr><td>TCELL66:OUT.1.TMIN</td><td>CMAC.TX_PTP_TSTAMP_OUT48</td></tr>
<tr><td>TCELL66:OUT.2.TMIN</td><td>CMAC.SCAN_OUT_CMAC13</td></tr>
<tr><td>TCELL66:OUT.3.TMIN</td><td>CMAC.STAT_TX_PAUSE_VALID8</td></tr>
<tr><td>TCELL66:OUT.5.TMIN</td><td>CMAC.TX_PTP_TSTAMP_OUT49</td></tr>
<tr><td>TCELL66:OUT.7.TMIN</td><td>CMAC.STAT_TX_TOTAL_BYTES0</td></tr>
<tr><td>TCELL66:OUT.9.TMIN</td><td>CMAC.TX_PTP_TSTAMP_OUT50</td></tr>
<tr><td>TCELL66:OUT.11.TMIN</td><td>CMAC.STAT_TX_TOTAL_BYTES1</td></tr>
<tr><td>TCELL66:OUT.13.TMIN</td><td>CMAC.TX_PTP_TSTAMP_OUT51</td></tr>
<tr><td>TCELL66:OUT.15.TMIN</td><td>CMAC.STAT_TX_TOTAL_BYTES2</td></tr>
<tr><td>TCELL66:OUT.17.TMIN</td><td>CMAC.TX_PTP_TSTAMP_OUT52</td></tr>
<tr><td>TCELL66:OUT.19.TMIN</td><td>CMAC.STAT_TX_TOTAL_BYTES3</td></tr>
<tr><td>TCELL66:OUT.21.TMIN</td><td>CMAC.TX_PTP_TSTAMP_OUT53</td></tr>
<tr><td>TCELL66:OUT.23.TMIN</td><td>CMAC.STAT_TX_TOTAL_BYTES4</td></tr>
<tr><td>TCELL66:OUT.25.TMIN</td><td>CMAC.TX_PTP_TSTAMP_OUT54</td></tr>
<tr><td>TCELL66:OUT.27.TMIN</td><td>CMAC.STAT_TX_TOTAL_BYTES5</td></tr>
<tr><td>TCELL66:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC12</td></tr>
<tr><td>TCELL66:OUT.29.TMIN</td><td>CMAC.TX_PTP_TSTAMP_OUT55</td></tr>
<tr><td>TCELL66:OUT.31.TMIN</td><td>CMAC.STAT_TX_TOTAL_BYTES6</td></tr>
<tr><td>TCELL66:IMUX.IMUX.1.DELAY</td><td>CMAC.TX_DATAIN0_48</td></tr>
<tr><td>TCELL66:IMUX.IMUX.4.DELAY</td><td>CMAC.TX_DATAIN0_112</td></tr>
<tr><td>TCELL66:IMUX.IMUX.7.DELAY</td><td>CMAC.TX_DATAIN0_49</td></tr>
<tr><td>TCELL66:IMUX.IMUX.10.DELAY</td><td>CMAC.TX_DATAIN0_113</td></tr>
<tr><td>TCELL66:IMUX.IMUX.13.DELAY</td><td>CMAC.TX_DATAIN0_50</td></tr>
<tr><td>TCELL66:IMUX.IMUX.16.DELAY</td><td>CMAC.TX_DATAIN0_114</td></tr>
<tr><td>TCELL66:IMUX.IMUX.19.DELAY</td><td>CMAC.TX_DATAIN0_51</td></tr>
<tr><td>TCELL66:IMUX.IMUX.22.DELAY</td><td>CMAC.TX_DATAIN0_115</td></tr>
<tr><td>TCELL66:IMUX.IMUX.24.DELAY</td><td>CMAC.TX_MTYIN0_2</td></tr>
<tr><td>TCELL66:IMUX.IMUX.25.DELAY</td><td>CMAC.TX_DATAIN0_52</td></tr>
<tr><td>TCELL66:IMUX.IMUX.28.DELAY</td><td>CMAC.TX_DATAIN0_116</td></tr>
<tr><td>TCELL66:IMUX.IMUX.31.DELAY</td><td>CMAC.TX_DATAIN0_53</td></tr>
<tr><td>TCELL66:IMUX.IMUX.34.DELAY</td><td>CMAC.TX_DATAIN0_117</td></tr>
<tr><td>TCELL66:IMUX.IMUX.37.DELAY</td><td>CMAC.TX_DATAIN0_54</td></tr>
<tr><td>TCELL66:IMUX.IMUX.40.DELAY</td><td>CMAC.TX_DATAIN0_118</td></tr>
<tr><td>TCELL66:IMUX.IMUX.43.DELAY</td><td>CMAC.TX_DATAIN0_55</td></tr>
<tr><td>TCELL66:IMUX.IMUX.46.DELAY</td><td>CMAC.TX_DATAIN0_119</td></tr>
<tr><td>TCELL67:OUT.1.TMIN</td><td>CMAC.TX_PTP_TSTAMP_OUT56</td></tr>
<tr><td>TCELL67:OUT.2.TMIN</td><td>CMAC.SCAN_OUT_CMAC15</td></tr>
<tr><td>TCELL67:OUT.3.TMIN</td><td>CMAC.TX_UNFOUT</td></tr>
<tr><td>TCELL67:OUT.5.TMIN</td><td>CMAC.TX_PTP_TSTAMP_OUT57</td></tr>
<tr><td>TCELL67:OUT.7.TMIN</td><td>CMAC.STAT_TX_VLAN</td></tr>
<tr><td>TCELL67:OUT.9.TMIN</td><td>CMAC.TX_PTP_TSTAMP_OUT58</td></tr>
<tr><td>TCELL67:OUT.11.TMIN</td><td>CMAC.STAT_TX_USER_PAUSE</td></tr>
<tr><td>TCELL67:OUT.13.TMIN</td><td>CMAC.TX_PTP_TSTAMP_OUT59</td></tr>
<tr><td>TCELL67:OUT.15.TMIN</td><td>CMAC.STAT_TX_UNICAST</td></tr>
<tr><td>TCELL67:OUT.17.TMIN</td><td>CMAC.TX_PTP_TSTAMP_OUT60</td></tr>
<tr><td>TCELL67:OUT.19.TMIN</td><td>CMAC.STAT_TX_TOTAL_PACKETS</td></tr>
<tr><td>TCELL67:OUT.21.TMIN</td><td>CMAC.TX_PTP_TSTAMP_OUT61</td></tr>
<tr><td>TCELL67:OUT.23.TMIN</td><td>CMAC.STAT_TX_TOTAL_GOOD_PACKETS</td></tr>
<tr><td>TCELL67:OUT.25.TMIN</td><td>CMAC.TX_PTP_TSTAMP_OUT62</td></tr>
<tr><td>TCELL67:OUT.27.TMIN</td><td>CMAC.STAT_TX_PTP_FIFO_WRITE_ERROR</td></tr>
<tr><td>TCELL67:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC14</td></tr>
<tr><td>TCELL67:OUT.29.TMIN</td><td>CMAC.TX_PTP_TSTAMP_OUT63</td></tr>
<tr><td>TCELL67:OUT.31.TMIN</td><td>CMAC.STAT_TX_PTP_FIFO_READ_ERROR</td></tr>
<tr><td>TCELL67:IMUX.IMUX.1.DELAY</td><td>CMAC.TX_DATAIN0_56</td></tr>
<tr><td>TCELL67:IMUX.IMUX.4.DELAY</td><td>CMAC.TX_DATAIN0_120</td></tr>
<tr><td>TCELL67:IMUX.IMUX.7.DELAY</td><td>CMAC.TX_DATAIN0_57</td></tr>
<tr><td>TCELL67:IMUX.IMUX.10.DELAY</td><td>CMAC.TX_DATAIN0_121</td></tr>
<tr><td>TCELL67:IMUX.IMUX.13.DELAY</td><td>CMAC.TX_DATAIN0_58</td></tr>
<tr><td>TCELL67:IMUX.IMUX.16.DELAY</td><td>CMAC.TX_DATAIN0_122</td></tr>
<tr><td>TCELL67:IMUX.IMUX.19.DELAY</td><td>CMAC.TX_DATAIN0_59</td></tr>
<tr><td>TCELL67:IMUX.IMUX.22.DELAY</td><td>CMAC.TX_DATAIN0_123</td></tr>
<tr><td>TCELL67:IMUX.IMUX.24.DELAY</td><td>CMAC.TX_MTYIN0_3</td></tr>
<tr><td>TCELL67:IMUX.IMUX.25.DELAY</td><td>CMAC.TX_DATAIN0_60</td></tr>
<tr><td>TCELL67:IMUX.IMUX.28.DELAY</td><td>CMAC.TX_DATAIN0_124</td></tr>
<tr><td>TCELL67:IMUX.IMUX.31.DELAY</td><td>CMAC.TX_DATAIN0_61</td></tr>
<tr><td>TCELL67:IMUX.IMUX.34.DELAY</td><td>CMAC.TX_DATAIN0_125</td></tr>
<tr><td>TCELL67:IMUX.IMUX.37.DELAY</td><td>CMAC.TX_DATAIN0_62</td></tr>
<tr><td>TCELL67:IMUX.IMUX.40.DELAY</td><td>CMAC.TX_DATAIN0_126</td></tr>
<tr><td>TCELL67:IMUX.IMUX.43.DELAY</td><td>CMAC.TX_DATAIN0_63</td></tr>
<tr><td>TCELL67:IMUX.IMUX.46.DELAY</td><td>CMAC.TX_DATAIN0_127</td></tr>
<tr><td>TCELL68:OUT.1.TMIN</td><td>CMAC.TX_PTP_TSTAMP_OUT64</td></tr>
<tr><td>TCELL68:OUT.2.TMIN</td><td>CMAC.SCAN_OUT_CMAC17</td></tr>
<tr><td>TCELL68:OUT.3.TMIN</td><td>CMAC.TX_RDYOUT</td></tr>
<tr><td>TCELL68:OUT.5.TMIN</td><td>CMAC.TX_PTP_TSTAMP_OUT65</td></tr>
<tr><td>TCELL68:OUT.7.TMIN</td><td>CMAC.TX_OVFOUT</td></tr>
<tr><td>TCELL68:OUT.9.TMIN</td><td>CMAC.TX_PTP_TSTAMP_OUT66</td></tr>
<tr><td>TCELL68:OUT.11.TMIN</td><td>CMAC.STAT_RX_STOMPED_FCS0</td></tr>
<tr><td>TCELL68:OUT.13.TMIN</td><td>CMAC.TX_PTP_TSTAMP_OUT67</td></tr>
<tr><td>TCELL68:OUT.15.TMIN</td><td>CMAC.STAT_RX_STOMPED_FCS1</td></tr>
<tr><td>TCELL68:OUT.17.TMIN</td><td>CMAC.TX_PTP_TSTAMP_OUT68</td></tr>
<tr><td>TCELL68:OUT.19.TMIN</td><td>CMAC.STAT_RX_STOMPED_FCS2</td></tr>
<tr><td>TCELL68:OUT.21.TMIN</td><td>CMAC.TX_PTP_TSTAMP_OUT69</td></tr>
<tr><td>TCELL68:OUT.23.TMIN</td><td>CMAC.STAT_RX_STOMPED_FCS3</td></tr>
<tr><td>TCELL68:OUT.25.TMIN</td><td>CMAC.TX_PTP_TSTAMP_OUT70</td></tr>
<tr><td>TCELL68:OUT.27.TMIN</td><td>CMAC.STAT_RX_REMOTE_FAULT</td></tr>
<tr><td>TCELL68:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC16</td></tr>
<tr><td>TCELL68:OUT.29.TMIN</td><td>CMAC.TX_PTP_TSTAMP_OUT71</td></tr>
<tr><td>TCELL68:OUT.31.TMIN</td><td>CMAC.STAT_RX_RECEIVED_LOCAL_FAULT</td></tr>
<tr><td>TCELL68:IMUX.IMUX.1.DELAY</td><td>CMAC.TX_DATAIN1_0</td></tr>
<tr><td>TCELL68:IMUX.IMUX.4.DELAY</td><td>CMAC.TX_DATAIN1_64</td></tr>
<tr><td>TCELL68:IMUX.IMUX.7.DELAY</td><td>CMAC.TX_DATAIN1_1</td></tr>
<tr><td>TCELL68:IMUX.IMUX.10.DELAY</td><td>CMAC.TX_DATAIN1_65</td></tr>
<tr><td>TCELL68:IMUX.IMUX.13.DELAY</td><td>CMAC.TX_DATAIN1_2</td></tr>
<tr><td>TCELL68:IMUX.IMUX.16.DELAY</td><td>CMAC.TX_DATAIN1_66</td></tr>
<tr><td>TCELL68:IMUX.IMUX.19.DELAY</td><td>CMAC.TX_DATAIN1_3</td></tr>
<tr><td>TCELL68:IMUX.IMUX.22.DELAY</td><td>CMAC.TX_DATAIN1_67</td></tr>
<tr><td>TCELL68:IMUX.IMUX.24.DELAY</td><td>CMAC.TX_ENAIN1</td></tr>
<tr><td>TCELL68:IMUX.IMUX.25.DELAY</td><td>CMAC.TX_DATAIN1_4</td></tr>
<tr><td>TCELL68:IMUX.IMUX.28.DELAY</td><td>CMAC.TX_DATAIN1_68</td></tr>
<tr><td>TCELL68:IMUX.IMUX.31.DELAY</td><td>CMAC.TX_DATAIN1_5</td></tr>
<tr><td>TCELL68:IMUX.IMUX.34.DELAY</td><td>CMAC.TX_DATAIN1_69</td></tr>
<tr><td>TCELL68:IMUX.IMUX.37.DELAY</td><td>CMAC.TX_DATAIN1_6</td></tr>
<tr><td>TCELL68:IMUX.IMUX.40.DELAY</td><td>CMAC.TX_DATAIN1_70</td></tr>
<tr><td>TCELL68:IMUX.IMUX.43.DELAY</td><td>CMAC.TX_DATAIN1_7</td></tr>
<tr><td>TCELL68:IMUX.IMUX.46.DELAY</td><td>CMAC.TX_DATAIN1_71</td></tr>
<tr><td>TCELL69:OUT.1.TMIN</td><td>CMAC.TX_PTP_TSTAMP_OUT72</td></tr>
<tr><td>TCELL69:OUT.2.TMIN</td><td>CMAC.SCAN_OUT_CMAC19</td></tr>
<tr><td>TCELL69:OUT.3.TMIN</td><td>CMAC.STAT_RX_BLOCK_LOCK0</td></tr>
<tr><td>TCELL69:OUT.5.TMIN</td><td>CMAC.TX_PTP_TSTAMP_OUT73</td></tr>
<tr><td>TCELL69:OUT.7.TMIN</td><td>CMAC.STAT_RX_BLOCK_LOCK1</td></tr>
<tr><td>TCELL69:OUT.9.TMIN</td><td>CMAC.TX_PTP_TSTAMP_OUT74</td></tr>
<tr><td>TCELL69:OUT.11.TMIN</td><td>CMAC.STAT_RX_BLOCK_LOCK2</td></tr>
<tr><td>TCELL69:OUT.13.TMIN</td><td>CMAC.TX_PTP_TSTAMP_OUT75</td></tr>
<tr><td>TCELL69:OUT.15.TMIN</td><td>CMAC.STAT_RX_BLOCK_LOCK3</td></tr>
<tr><td>TCELL69:OUT.17.TMIN</td><td>CMAC.TX_PTP_TSTAMP_OUT76</td></tr>
<tr><td>TCELL69:OUT.19.TMIN</td><td>CMAC.STAT_RX_BLOCK_LOCK4</td></tr>
<tr><td>TCELL69:OUT.21.TMIN</td><td>CMAC.TX_PTP_TSTAMP_OUT77</td></tr>
<tr><td>TCELL69:OUT.23.TMIN</td><td>CMAC.STAT_RX_BLOCK_LOCK5</td></tr>
<tr><td>TCELL69:OUT.25.TMIN</td><td>CMAC.TX_PTP_TSTAMP_OUT78</td></tr>
<tr><td>TCELL69:OUT.27.TMIN</td><td>CMAC.STAT_RX_BLOCK_LOCK6</td></tr>
<tr><td>TCELL69:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC18</td></tr>
<tr><td>TCELL69:OUT.29.TMIN</td><td>CMAC.TX_PTP_TSTAMP_OUT79</td></tr>
<tr><td>TCELL69:OUT.31.TMIN</td><td>CMAC.STAT_RX_BLOCK_LOCK7</td></tr>
<tr><td>TCELL69:IMUX.IMUX.1.DELAY</td><td>CMAC.TX_DATAIN1_8</td></tr>
<tr><td>TCELL69:IMUX.IMUX.4.DELAY</td><td>CMAC.TX_DATAIN1_72</td></tr>
<tr><td>TCELL69:IMUX.IMUX.7.DELAY</td><td>CMAC.TX_DATAIN1_9</td></tr>
<tr><td>TCELL69:IMUX.IMUX.10.DELAY</td><td>CMAC.TX_DATAIN1_73</td></tr>
<tr><td>TCELL69:IMUX.IMUX.13.DELAY</td><td>CMAC.TX_DATAIN1_10</td></tr>
<tr><td>TCELL69:IMUX.IMUX.16.DELAY</td><td>CMAC.TX_DATAIN1_74</td></tr>
<tr><td>TCELL69:IMUX.IMUX.19.DELAY</td><td>CMAC.TX_DATAIN1_11</td></tr>
<tr><td>TCELL69:IMUX.IMUX.22.DELAY</td><td>CMAC.TX_DATAIN1_75</td></tr>
<tr><td>TCELL69:IMUX.IMUX.24.DELAY</td><td>CMAC.TX_EOPIN1</td></tr>
<tr><td>TCELL69:IMUX.IMUX.25.DELAY</td><td>CMAC.TX_DATAIN1_12</td></tr>
<tr><td>TCELL69:IMUX.IMUX.28.DELAY</td><td>CMAC.TX_DATAIN1_76</td></tr>
<tr><td>TCELL69:IMUX.IMUX.31.DELAY</td><td>CMAC.TX_DATAIN1_13</td></tr>
<tr><td>TCELL69:IMUX.IMUX.34.DELAY</td><td>CMAC.TX_DATAIN1_77</td></tr>
<tr><td>TCELL69:IMUX.IMUX.37.DELAY</td><td>CMAC.TX_DATAIN1_14</td></tr>
<tr><td>TCELL69:IMUX.IMUX.40.DELAY</td><td>CMAC.TX_DATAIN1_78</td></tr>
<tr><td>TCELL69:IMUX.IMUX.43.DELAY</td><td>CMAC.TX_DATAIN1_15</td></tr>
<tr><td>TCELL69:IMUX.IMUX.46.DELAY</td><td>CMAC.TX_DATAIN1_79</td></tr>
<tr><td>TCELL70:OUT.1.TMIN</td><td>CMAC.TX_PTP_TSTAMP_TAG_OUT0</td></tr>
<tr><td>TCELL70:OUT.2.TMIN</td><td>CMAC.SCAN_OUT_CMAC21</td></tr>
<tr><td>TCELL70:OUT.3.TMIN</td><td>CMAC.STAT_RX_BLOCK_LOCK8</td></tr>
<tr><td>TCELL70:OUT.5.TMIN</td><td>CMAC.TX_PTP_TSTAMP_TAG_OUT1</td></tr>
<tr><td>TCELL70:OUT.7.TMIN</td><td>CMAC.STAT_RX_BLOCK_LOCK9</td></tr>
<tr><td>TCELL70:OUT.9.TMIN</td><td>CMAC.TX_PTP_TSTAMP_TAG_OUT2</td></tr>
<tr><td>TCELL70:OUT.11.TMIN</td><td>CMAC.STAT_RX_BLOCK_LOCK10</td></tr>
<tr><td>TCELL70:OUT.13.TMIN</td><td>CMAC.TX_PTP_TSTAMP_TAG_OUT3</td></tr>
<tr><td>TCELL70:OUT.15.TMIN</td><td>CMAC.STAT_RX_BLOCK_LOCK11</td></tr>
<tr><td>TCELL70:OUT.17.TMIN</td><td>CMAC.TX_PTP_TSTAMP_TAG_OUT4</td></tr>
<tr><td>TCELL70:OUT.19.TMIN</td><td>CMAC.STAT_RX_BLOCK_LOCK12</td></tr>
<tr><td>TCELL70:OUT.21.TMIN</td><td>CMAC.TX_PTP_TSTAMP_TAG_OUT5</td></tr>
<tr><td>TCELL70:OUT.23.TMIN</td><td>CMAC.STAT_RX_BLOCK_LOCK13</td></tr>
<tr><td>TCELL70:OUT.25.TMIN</td><td>CMAC.TX_PTP_TSTAMP_TAG_OUT6</td></tr>
<tr><td>TCELL70:OUT.27.TMIN</td><td>CMAC.STAT_RX_BLOCK_LOCK14</td></tr>
<tr><td>TCELL70:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC20</td></tr>
<tr><td>TCELL70:OUT.29.TMIN</td><td>CMAC.TX_PTP_TSTAMP_TAG_OUT7</td></tr>
<tr><td>TCELL70:OUT.31.TMIN</td><td>CMAC.STAT_RX_BLOCK_LOCK15</td></tr>
<tr><td>TCELL70:IMUX.IMUX.1.DELAY</td><td>CMAC.TX_DATAIN1_16</td></tr>
<tr><td>TCELL70:IMUX.IMUX.4.DELAY</td><td>CMAC.TX_DATAIN1_80</td></tr>
<tr><td>TCELL70:IMUX.IMUX.7.DELAY</td><td>CMAC.TX_DATAIN1_17</td></tr>
<tr><td>TCELL70:IMUX.IMUX.10.DELAY</td><td>CMAC.TX_DATAIN1_81</td></tr>
<tr><td>TCELL70:IMUX.IMUX.13.DELAY</td><td>CMAC.TX_DATAIN1_18</td></tr>
<tr><td>TCELL70:IMUX.IMUX.16.DELAY</td><td>CMAC.TX_DATAIN1_82</td></tr>
<tr><td>TCELL70:IMUX.IMUX.19.DELAY</td><td>CMAC.TX_DATAIN1_19</td></tr>
<tr><td>TCELL70:IMUX.IMUX.22.DELAY</td><td>CMAC.TX_DATAIN1_83</td></tr>
<tr><td>TCELL70:IMUX.IMUX.24.DELAY</td><td>CMAC.TX_SOPIN1</td></tr>
<tr><td>TCELL70:IMUX.IMUX.25.DELAY</td><td>CMAC.TX_DATAIN1_20</td></tr>
<tr><td>TCELL70:IMUX.IMUX.28.DELAY</td><td>CMAC.TX_DATAIN1_84</td></tr>
<tr><td>TCELL70:IMUX.IMUX.31.DELAY</td><td>CMAC.TX_DATAIN1_21</td></tr>
<tr><td>TCELL70:IMUX.IMUX.34.DELAY</td><td>CMAC.TX_DATAIN1_85</td></tr>
<tr><td>TCELL70:IMUX.IMUX.37.DELAY</td><td>CMAC.TX_DATAIN1_22</td></tr>
<tr><td>TCELL70:IMUX.IMUX.40.DELAY</td><td>CMAC.TX_DATAIN1_86</td></tr>
<tr><td>TCELL70:IMUX.IMUX.43.DELAY</td><td>CMAC.TX_DATAIN1_23</td></tr>
<tr><td>TCELL70:IMUX.IMUX.46.DELAY</td><td>CMAC.TX_DATAIN1_87</td></tr>
<tr><td>TCELL71:OUT.1.TMIN</td><td>CMAC.TX_PTP_TSTAMP_TAG_OUT8</td></tr>
<tr><td>TCELL71:OUT.2.TMIN</td><td>CMAC.SCAN_OUT_CMAC23</td></tr>
<tr><td>TCELL71:OUT.3.TMIN</td><td>CMAC.STAT_RX_BLOCK_LOCK16</td></tr>
<tr><td>TCELL71:OUT.5.TMIN</td><td>CMAC.TX_PTP_TSTAMP_TAG_OUT9</td></tr>
<tr><td>TCELL71:OUT.7.TMIN</td><td>CMAC.STAT_RX_BLOCK_LOCK17</td></tr>
<tr><td>TCELL71:OUT.9.TMIN</td><td>CMAC.TX_PTP_TSTAMP_TAG_OUT10</td></tr>
<tr><td>TCELL71:OUT.11.TMIN</td><td>CMAC.STAT_RX_BLOCK_LOCK18</td></tr>
<tr><td>TCELL71:OUT.13.TMIN</td><td>CMAC.TX_PTP_TSTAMP_TAG_OUT11</td></tr>
<tr><td>TCELL71:OUT.15.TMIN</td><td>CMAC.STAT_RX_BLOCK_LOCK19</td></tr>
<tr><td>TCELL71:OUT.17.TMIN</td><td>CMAC.TX_PTP_TSTAMP_TAG_OUT12</td></tr>
<tr><td>TCELL71:OUT.19.TMIN</td><td>CMAC.STAT_RX_FRAGMENT0</td></tr>
<tr><td>TCELL71:OUT.21.TMIN</td><td>CMAC.TX_PTP_TSTAMP_TAG_OUT13</td></tr>
<tr><td>TCELL71:OUT.23.TMIN</td><td>CMAC.STAT_RX_FRAGMENT1</td></tr>
<tr><td>TCELL71:OUT.25.TMIN</td><td>CMAC.TX_PTP_TSTAMP_TAG_OUT14</td></tr>
<tr><td>TCELL71:OUT.27.TMIN</td><td>CMAC.STAT_RX_FRAGMENT2</td></tr>
<tr><td>TCELL71:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC22</td></tr>
<tr><td>TCELL71:OUT.29.TMIN</td><td>CMAC.TX_PTP_TSTAMP_TAG_OUT15</td></tr>
<tr><td>TCELL71:OUT.31.TMIN</td><td>CMAC.STAT_RX_FRAGMENT3</td></tr>
<tr><td>TCELL71:IMUX.IMUX.1.DELAY</td><td>CMAC.TX_DATAIN1_24</td></tr>
<tr><td>TCELL71:IMUX.IMUX.4.DELAY</td><td>CMAC.TX_DATAIN1_88</td></tr>
<tr><td>TCELL71:IMUX.IMUX.7.DELAY</td><td>CMAC.TX_DATAIN1_25</td></tr>
<tr><td>TCELL71:IMUX.IMUX.10.DELAY</td><td>CMAC.TX_DATAIN1_89</td></tr>
<tr><td>TCELL71:IMUX.IMUX.13.DELAY</td><td>CMAC.TX_DATAIN1_26</td></tr>
<tr><td>TCELL71:IMUX.IMUX.16.DELAY</td><td>CMAC.TX_DATAIN1_90</td></tr>
<tr><td>TCELL71:IMUX.IMUX.19.DELAY</td><td>CMAC.TX_DATAIN1_27</td></tr>
<tr><td>TCELL71:IMUX.IMUX.22.DELAY</td><td>CMAC.TX_DATAIN1_91</td></tr>
<tr><td>TCELL71:IMUX.IMUX.24.DELAY</td><td>CMAC.TX_ERRIN1</td></tr>
<tr><td>TCELL71:IMUX.IMUX.25.DELAY</td><td>CMAC.TX_DATAIN1_28</td></tr>
<tr><td>TCELL71:IMUX.IMUX.28.DELAY</td><td>CMAC.TX_DATAIN1_92</td></tr>
<tr><td>TCELL71:IMUX.IMUX.31.DELAY</td><td>CMAC.TX_DATAIN1_29</td></tr>
<tr><td>TCELL71:IMUX.IMUX.34.DELAY</td><td>CMAC.TX_DATAIN1_93</td></tr>
<tr><td>TCELL71:IMUX.IMUX.37.DELAY</td><td>CMAC.TX_DATAIN1_30</td></tr>
<tr><td>TCELL71:IMUX.IMUX.40.DELAY</td><td>CMAC.TX_DATAIN1_94</td></tr>
<tr><td>TCELL71:IMUX.IMUX.43.DELAY</td><td>CMAC.TX_DATAIN1_31</td></tr>
<tr><td>TCELL71:IMUX.IMUX.46.DELAY</td><td>CMAC.TX_DATAIN1_95</td></tr>
<tr><td>TCELL72:OUT.1.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_0_0</td></tr>
<tr><td>TCELL72:OUT.2.TMIN</td><td>CMAC.SCAN_OUT_CMAC25</td></tr>
<tr><td>TCELL72:OUT.3.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_10_0</td></tr>
<tr><td>TCELL72:OUT.5.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_0_1</td></tr>
<tr><td>TCELL72:OUT.7.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_10_1</td></tr>
<tr><td>TCELL72:OUT.9.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_0_2</td></tr>
<tr><td>TCELL72:OUT.11.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_10_2</td></tr>
<tr><td>TCELL72:OUT.13.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_0_3</td></tr>
<tr><td>TCELL72:OUT.15.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_10_3</td></tr>
<tr><td>TCELL72:OUT.17.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_1_0</td></tr>
<tr><td>TCELL72:OUT.19.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_11_0</td></tr>
<tr><td>TCELL72:OUT.21.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_1_1</td></tr>
<tr><td>TCELL72:OUT.23.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_11_1</td></tr>
<tr><td>TCELL72:OUT.25.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_1_2</td></tr>
<tr><td>TCELL72:OUT.27.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_11_2</td></tr>
<tr><td>TCELL72:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC24</td></tr>
<tr><td>TCELL72:OUT.29.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_1_3</td></tr>
<tr><td>TCELL72:OUT.31.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_11_3</td></tr>
<tr><td>TCELL72:IMUX.IMUX.1.DELAY</td><td>CMAC.TX_DATAIN1_32</td></tr>
<tr><td>TCELL72:IMUX.IMUX.4.DELAY</td><td>CMAC.TX_DATAIN1_96</td></tr>
<tr><td>TCELL72:IMUX.IMUX.7.DELAY</td><td>CMAC.TX_DATAIN1_33</td></tr>
<tr><td>TCELL72:IMUX.IMUX.10.DELAY</td><td>CMAC.TX_DATAIN1_97</td></tr>
<tr><td>TCELL72:IMUX.IMUX.13.DELAY</td><td>CMAC.TX_DATAIN1_34</td></tr>
<tr><td>TCELL72:IMUX.IMUX.16.DELAY</td><td>CMAC.TX_DATAIN1_98</td></tr>
<tr><td>TCELL72:IMUX.IMUX.19.DELAY</td><td>CMAC.TX_DATAIN1_35</td></tr>
<tr><td>TCELL72:IMUX.IMUX.22.DELAY</td><td>CMAC.TX_DATAIN1_99</td></tr>
<tr><td>TCELL72:IMUX.IMUX.24.DELAY</td><td>CMAC.TX_MTYIN1_0</td></tr>
<tr><td>TCELL72:IMUX.IMUX.25.DELAY</td><td>CMAC.TX_DATAIN1_36</td></tr>
<tr><td>TCELL72:IMUX.IMUX.28.DELAY</td><td>CMAC.TX_DATAIN1_100</td></tr>
<tr><td>TCELL72:IMUX.IMUX.31.DELAY</td><td>CMAC.TX_DATAIN1_37</td></tr>
<tr><td>TCELL72:IMUX.IMUX.34.DELAY</td><td>CMAC.TX_DATAIN1_101</td></tr>
<tr><td>TCELL72:IMUX.IMUX.37.DELAY</td><td>CMAC.TX_DATAIN1_38</td></tr>
<tr><td>TCELL72:IMUX.IMUX.40.DELAY</td><td>CMAC.TX_DATAIN1_102</td></tr>
<tr><td>TCELL72:IMUX.IMUX.43.DELAY</td><td>CMAC.TX_DATAIN1_39</td></tr>
<tr><td>TCELL72:IMUX.IMUX.46.DELAY</td><td>CMAC.TX_DATAIN1_103</td></tr>
<tr><td>TCELL73:OUT.1.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_2_0</td></tr>
<tr><td>TCELL73:OUT.2.TMIN</td><td>CMAC.SCAN_OUT_CMAC27</td></tr>
<tr><td>TCELL73:OUT.3.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_12_0</td></tr>
<tr><td>TCELL73:OUT.5.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_2_1</td></tr>
<tr><td>TCELL73:OUT.7.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_12_1</td></tr>
<tr><td>TCELL73:OUT.9.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_2_2</td></tr>
<tr><td>TCELL73:OUT.11.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_12_2</td></tr>
<tr><td>TCELL73:OUT.13.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_2_3</td></tr>
<tr><td>TCELL73:OUT.15.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_12_3</td></tr>
<tr><td>TCELL73:OUT.17.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_3_0</td></tr>
<tr><td>TCELL73:OUT.19.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_13_0</td></tr>
<tr><td>TCELL73:OUT.21.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_3_1</td></tr>
<tr><td>TCELL73:OUT.23.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_13_1</td></tr>
<tr><td>TCELL73:OUT.25.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_3_2</td></tr>
<tr><td>TCELL73:OUT.27.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_13_2</td></tr>
<tr><td>TCELL73:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC26</td></tr>
<tr><td>TCELL73:OUT.29.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_3_3</td></tr>
<tr><td>TCELL73:OUT.31.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_13_3</td></tr>
<tr><td>TCELL73:IMUX.IMUX.1.DELAY</td><td>CMAC.TX_DATAIN1_40</td></tr>
<tr><td>TCELL73:IMUX.IMUX.4.DELAY</td><td>CMAC.TX_DATAIN1_104</td></tr>
<tr><td>TCELL73:IMUX.IMUX.7.DELAY</td><td>CMAC.TX_DATAIN1_41</td></tr>
<tr><td>TCELL73:IMUX.IMUX.10.DELAY</td><td>CMAC.TX_DATAIN1_105</td></tr>
<tr><td>TCELL73:IMUX.IMUX.13.DELAY</td><td>CMAC.TX_DATAIN1_42</td></tr>
<tr><td>TCELL73:IMUX.IMUX.16.DELAY</td><td>CMAC.TX_DATAIN1_106</td></tr>
<tr><td>TCELL73:IMUX.IMUX.19.DELAY</td><td>CMAC.TX_DATAIN1_43</td></tr>
<tr><td>TCELL73:IMUX.IMUX.22.DELAY</td><td>CMAC.TX_DATAIN1_107</td></tr>
<tr><td>TCELL73:IMUX.IMUX.24.DELAY</td><td>CMAC.TX_MTYIN1_1</td></tr>
<tr><td>TCELL73:IMUX.IMUX.25.DELAY</td><td>CMAC.TX_DATAIN1_44</td></tr>
<tr><td>TCELL73:IMUX.IMUX.28.DELAY</td><td>CMAC.TX_DATAIN1_108</td></tr>
<tr><td>TCELL73:IMUX.IMUX.31.DELAY</td><td>CMAC.TX_DATAIN1_45</td></tr>
<tr><td>TCELL73:IMUX.IMUX.34.DELAY</td><td>CMAC.TX_DATAIN1_109</td></tr>
<tr><td>TCELL73:IMUX.IMUX.37.DELAY</td><td>CMAC.TX_DATAIN1_46</td></tr>
<tr><td>TCELL73:IMUX.IMUX.40.DELAY</td><td>CMAC.TX_DATAIN1_110</td></tr>
<tr><td>TCELL73:IMUX.IMUX.43.DELAY</td><td>CMAC.TX_DATAIN1_47</td></tr>
<tr><td>TCELL73:IMUX.IMUX.46.DELAY</td><td>CMAC.TX_DATAIN1_111</td></tr>
<tr><td>TCELL74:OUT.1.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_4_0</td></tr>
<tr><td>TCELL74:OUT.2.TMIN</td><td>CMAC.SCAN_OUT_CMAC29</td></tr>
<tr><td>TCELL74:OUT.3.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_14_0</td></tr>
<tr><td>TCELL74:OUT.5.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_4_1</td></tr>
<tr><td>TCELL74:OUT.7.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_14_1</td></tr>
<tr><td>TCELL74:OUT.9.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_4_2</td></tr>
<tr><td>TCELL74:OUT.11.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_14_2</td></tr>
<tr><td>TCELL74:OUT.13.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_4_3</td></tr>
<tr><td>TCELL74:OUT.15.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_14_3</td></tr>
<tr><td>TCELL74:OUT.17.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_5_0</td></tr>
<tr><td>TCELL74:OUT.19.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_15_0</td></tr>
<tr><td>TCELL74:OUT.21.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_5_1</td></tr>
<tr><td>TCELL74:OUT.23.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_15_1</td></tr>
<tr><td>TCELL74:OUT.25.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_5_2</td></tr>
<tr><td>TCELL74:OUT.27.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_15_2</td></tr>
<tr><td>TCELL74:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC28</td></tr>
<tr><td>TCELL74:OUT.29.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_5_3</td></tr>
<tr><td>TCELL74:OUT.31.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_15_3</td></tr>
<tr><td>TCELL74:IMUX.IMUX.1.DELAY</td><td>CMAC.TX_DATAIN1_48</td></tr>
<tr><td>TCELL74:IMUX.IMUX.4.DELAY</td><td>CMAC.TX_DATAIN1_112</td></tr>
<tr><td>TCELL74:IMUX.IMUX.7.DELAY</td><td>CMAC.TX_DATAIN1_49</td></tr>
<tr><td>TCELL74:IMUX.IMUX.10.DELAY</td><td>CMAC.TX_DATAIN1_113</td></tr>
<tr><td>TCELL74:IMUX.IMUX.13.DELAY</td><td>CMAC.TX_DATAIN1_50</td></tr>
<tr><td>TCELL74:IMUX.IMUX.16.DELAY</td><td>CMAC.TX_DATAIN1_114</td></tr>
<tr><td>TCELL74:IMUX.IMUX.19.DELAY</td><td>CMAC.TX_DATAIN1_51</td></tr>
<tr><td>TCELL74:IMUX.IMUX.22.DELAY</td><td>CMAC.TX_DATAIN1_115</td></tr>
<tr><td>TCELL74:IMUX.IMUX.24.DELAY</td><td>CMAC.TX_MTYIN1_2</td></tr>
<tr><td>TCELL74:IMUX.IMUX.25.DELAY</td><td>CMAC.TX_DATAIN1_52</td></tr>
<tr><td>TCELL74:IMUX.IMUX.28.DELAY</td><td>CMAC.TX_DATAIN1_116</td></tr>
<tr><td>TCELL74:IMUX.IMUX.31.DELAY</td><td>CMAC.TX_DATAIN1_53</td></tr>
<tr><td>TCELL74:IMUX.IMUX.34.DELAY</td><td>CMAC.TX_DATAIN1_117</td></tr>
<tr><td>TCELL74:IMUX.IMUX.37.DELAY</td><td>CMAC.TX_DATAIN1_54</td></tr>
<tr><td>TCELL74:IMUX.IMUX.40.DELAY</td><td>CMAC.TX_DATAIN1_118</td></tr>
<tr><td>TCELL74:IMUX.IMUX.43.DELAY</td><td>CMAC.TX_DATAIN1_55</td></tr>
<tr><td>TCELL74:IMUX.IMUX.46.DELAY</td><td>CMAC.TX_DATAIN1_119</td></tr>
<tr><td>TCELL75:OUT.1.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_6_0</td></tr>
<tr><td>TCELL75:OUT.2.TMIN</td><td>CMAC.SCAN_OUT_CMAC31</td></tr>
<tr><td>TCELL75:OUT.3.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_16_0</td></tr>
<tr><td>TCELL75:OUT.5.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_6_1</td></tr>
<tr><td>TCELL75:OUT.7.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_16_1</td></tr>
<tr><td>TCELL75:OUT.9.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_6_2</td></tr>
<tr><td>TCELL75:OUT.11.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_16_2</td></tr>
<tr><td>TCELL75:OUT.13.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_6_3</td></tr>
<tr><td>TCELL75:OUT.15.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_16_3</td></tr>
<tr><td>TCELL75:OUT.17.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_7_0</td></tr>
<tr><td>TCELL75:OUT.19.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_17_0</td></tr>
<tr><td>TCELL75:OUT.21.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_7_1</td></tr>
<tr><td>TCELL75:OUT.23.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_17_1</td></tr>
<tr><td>TCELL75:OUT.25.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_7_2</td></tr>
<tr><td>TCELL75:OUT.27.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_17_2</td></tr>
<tr><td>TCELL75:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC30</td></tr>
<tr><td>TCELL75:OUT.29.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_7_3</td></tr>
<tr><td>TCELL75:OUT.31.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_17_3</td></tr>
<tr><td>TCELL75:IMUX.IMUX.1.DELAY</td><td>CMAC.TX_DATAIN1_56</td></tr>
<tr><td>TCELL75:IMUX.IMUX.4.DELAY</td><td>CMAC.TX_DATAIN1_120</td></tr>
<tr><td>TCELL75:IMUX.IMUX.7.DELAY</td><td>CMAC.TX_DATAIN1_57</td></tr>
<tr><td>TCELL75:IMUX.IMUX.10.DELAY</td><td>CMAC.TX_DATAIN1_121</td></tr>
<tr><td>TCELL75:IMUX.IMUX.13.DELAY</td><td>CMAC.TX_DATAIN1_58</td></tr>
<tr><td>TCELL75:IMUX.IMUX.16.DELAY</td><td>CMAC.TX_DATAIN1_122</td></tr>
<tr><td>TCELL75:IMUX.IMUX.19.DELAY</td><td>CMAC.TX_DATAIN1_59</td></tr>
<tr><td>TCELL75:IMUX.IMUX.22.DELAY</td><td>CMAC.TX_DATAIN1_123</td></tr>
<tr><td>TCELL75:IMUX.IMUX.24.DELAY</td><td>CMAC.TX_MTYIN1_3</td></tr>
<tr><td>TCELL75:IMUX.IMUX.25.DELAY</td><td>CMAC.TX_DATAIN1_60</td></tr>
<tr><td>TCELL75:IMUX.IMUX.28.DELAY</td><td>CMAC.TX_DATAIN1_124</td></tr>
<tr><td>TCELL75:IMUX.IMUX.31.DELAY</td><td>CMAC.TX_DATAIN1_61</td></tr>
<tr><td>TCELL75:IMUX.IMUX.34.DELAY</td><td>CMAC.TX_DATAIN1_125</td></tr>
<tr><td>TCELL75:IMUX.IMUX.37.DELAY</td><td>CMAC.TX_DATAIN1_62</td></tr>
<tr><td>TCELL75:IMUX.IMUX.40.DELAY</td><td>CMAC.TX_DATAIN1_126</td></tr>
<tr><td>TCELL75:IMUX.IMUX.43.DELAY</td><td>CMAC.TX_DATAIN1_63</td></tr>
<tr><td>TCELL75:IMUX.IMUX.46.DELAY</td><td>CMAC.TX_DATAIN1_127</td></tr>
<tr><td>TCELL76:OUT.1.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_8_0</td></tr>
<tr><td>TCELL76:OUT.2.TMIN</td><td>CMAC.SCAN_OUT_CMAC33</td></tr>
<tr><td>TCELL76:OUT.3.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_18_0</td></tr>
<tr><td>TCELL76:OUT.5.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_8_1</td></tr>
<tr><td>TCELL76:OUT.7.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_18_1</td></tr>
<tr><td>TCELL76:OUT.9.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_8_2</td></tr>
<tr><td>TCELL76:OUT.11.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_18_2</td></tr>
<tr><td>TCELL76:OUT.13.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_8_3</td></tr>
<tr><td>TCELL76:OUT.15.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_18_3</td></tr>
<tr><td>TCELL76:OUT.17.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_9_0</td></tr>
<tr><td>TCELL76:OUT.19.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_19_0</td></tr>
<tr><td>TCELL76:OUT.21.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_9_1</td></tr>
<tr><td>TCELL76:OUT.23.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_19_1</td></tr>
<tr><td>TCELL76:OUT.25.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_9_2</td></tr>
<tr><td>TCELL76:OUT.27.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_19_2</td></tr>
<tr><td>TCELL76:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC32</td></tr>
<tr><td>TCELL76:OUT.29.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_9_3</td></tr>
<tr><td>TCELL76:OUT.31.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_19_3</td></tr>
<tr><td>TCELL76:IMUX.IMUX.1.DELAY</td><td>CMAC.TX_DATAIN2_0</td></tr>
<tr><td>TCELL76:IMUX.IMUX.4.DELAY</td><td>CMAC.TX_DATAIN2_64</td></tr>
<tr><td>TCELL76:IMUX.IMUX.7.DELAY</td><td>CMAC.TX_DATAIN2_1</td></tr>
<tr><td>TCELL76:IMUX.IMUX.10.DELAY</td><td>CMAC.TX_DATAIN2_65</td></tr>
<tr><td>TCELL76:IMUX.IMUX.13.DELAY</td><td>CMAC.TX_DATAIN2_2</td></tr>
<tr><td>TCELL76:IMUX.IMUX.16.DELAY</td><td>CMAC.TX_DATAIN2_66</td></tr>
<tr><td>TCELL76:IMUX.IMUX.19.DELAY</td><td>CMAC.TX_DATAIN2_3</td></tr>
<tr><td>TCELL76:IMUX.IMUX.22.DELAY</td><td>CMAC.TX_DATAIN2_67</td></tr>
<tr><td>TCELL76:IMUX.IMUX.24.DELAY</td><td>CMAC.TX_ENAIN2</td></tr>
<tr><td>TCELL76:IMUX.IMUX.25.DELAY</td><td>CMAC.TX_DATAIN2_4</td></tr>
<tr><td>TCELL76:IMUX.IMUX.28.DELAY</td><td>CMAC.TX_DATAIN2_68</td></tr>
<tr><td>TCELL76:IMUX.IMUX.31.DELAY</td><td>CMAC.TX_DATAIN2_5</td></tr>
<tr><td>TCELL76:IMUX.IMUX.34.DELAY</td><td>CMAC.TX_DATAIN2_69</td></tr>
<tr><td>TCELL76:IMUX.IMUX.37.DELAY</td><td>CMAC.TX_DATAIN2_6</td></tr>
<tr><td>TCELL76:IMUX.IMUX.40.DELAY</td><td>CMAC.TX_DATAIN2_70</td></tr>
<tr><td>TCELL76:IMUX.IMUX.43.DELAY</td><td>CMAC.TX_DATAIN2_7</td></tr>
<tr><td>TCELL76:IMUX.IMUX.46.DELAY</td><td>CMAC.TX_DATAIN2_71</td></tr>
<tr><td>TCELL77:OUT.1.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_VALID_0</td></tr>
<tr><td>TCELL77:OUT.2.TMIN</td><td>CMAC.SCAN_OUT_CMAC35</td></tr>
<tr><td>TCELL77:OUT.3.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_VALID_10</td></tr>
<tr><td>TCELL77:OUT.5.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_VALID_1</td></tr>
<tr><td>TCELL77:OUT.7.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_VALID_11</td></tr>
<tr><td>TCELL77:OUT.9.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_VALID_2</td></tr>
<tr><td>TCELL77:OUT.11.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_VALID_12</td></tr>
<tr><td>TCELL77:OUT.13.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_VALID_3</td></tr>
<tr><td>TCELL77:OUT.15.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_VALID_13</td></tr>
<tr><td>TCELL77:OUT.17.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_VALID_4</td></tr>
<tr><td>TCELL77:OUT.19.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_VALID_14</td></tr>
<tr><td>TCELL77:OUT.21.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_VALID_5</td></tr>
<tr><td>TCELL77:OUT.23.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_VALID_15</td></tr>
<tr><td>TCELL77:OUT.25.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_VALID_6</td></tr>
<tr><td>TCELL77:OUT.27.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_VALID_16</td></tr>
<tr><td>TCELL77:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC34</td></tr>
<tr><td>TCELL77:OUT.29.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_VALID_7</td></tr>
<tr><td>TCELL77:OUT.31.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_VALID_17</td></tr>
<tr><td>TCELL77:IMUX.IMUX.1.DELAY</td><td>CMAC.TX_DATAIN2_8</td></tr>
<tr><td>TCELL77:IMUX.IMUX.4.DELAY</td><td>CMAC.TX_DATAIN2_72</td></tr>
<tr><td>TCELL77:IMUX.IMUX.7.DELAY</td><td>CMAC.TX_DATAIN2_9</td></tr>
<tr><td>TCELL77:IMUX.IMUX.10.DELAY</td><td>CMAC.TX_DATAIN2_73</td></tr>
<tr><td>TCELL77:IMUX.IMUX.13.DELAY</td><td>CMAC.TX_DATAIN2_10</td></tr>
<tr><td>TCELL77:IMUX.IMUX.16.DELAY</td><td>CMAC.TX_DATAIN2_74</td></tr>
<tr><td>TCELL77:IMUX.IMUX.19.DELAY</td><td>CMAC.TX_DATAIN2_11</td></tr>
<tr><td>TCELL77:IMUX.IMUX.22.DELAY</td><td>CMAC.TX_DATAIN2_75</td></tr>
<tr><td>TCELL77:IMUX.IMUX.24.DELAY</td><td>CMAC.TX_EOPIN2</td></tr>
<tr><td>TCELL77:IMUX.IMUX.25.DELAY</td><td>CMAC.TX_DATAIN2_12</td></tr>
<tr><td>TCELL77:IMUX.IMUX.28.DELAY</td><td>CMAC.TX_DATAIN2_76</td></tr>
<tr><td>TCELL77:IMUX.IMUX.31.DELAY</td><td>CMAC.TX_DATAIN2_13</td></tr>
<tr><td>TCELL77:IMUX.IMUX.34.DELAY</td><td>CMAC.TX_DATAIN2_77</td></tr>
<tr><td>TCELL77:IMUX.IMUX.37.DELAY</td><td>CMAC.TX_DATAIN2_14</td></tr>
<tr><td>TCELL77:IMUX.IMUX.40.DELAY</td><td>CMAC.TX_DATAIN2_78</td></tr>
<tr><td>TCELL77:IMUX.IMUX.43.DELAY</td><td>CMAC.TX_DATAIN2_15</td></tr>
<tr><td>TCELL77:IMUX.IMUX.46.DELAY</td><td>CMAC.TX_DATAIN2_79</td></tr>
<tr><td>TCELL78:OUT.1.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_19_0</td></tr>
<tr><td>TCELL78:OUT.2.TMIN</td><td>CMAC.SCAN_OUT_CMAC37</td></tr>
<tr><td>TCELL78:OUT.3.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_18_0</td></tr>
<tr><td>TCELL78:OUT.5.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_19_1</td></tr>
<tr><td>TCELL78:OUT.7.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_18_1</td></tr>
<tr><td>TCELL78:OUT.9.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_19_2</td></tr>
<tr><td>TCELL78:OUT.11.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_18_2</td></tr>
<tr><td>TCELL78:OUT.13.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_19_3</td></tr>
<tr><td>TCELL78:OUT.15.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_18_3</td></tr>
<tr><td>TCELL78:OUT.17.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_19_4</td></tr>
<tr><td>TCELL78:OUT.19.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_18_4</td></tr>
<tr><td>TCELL78:OUT.21.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_19_5</td></tr>
<tr><td>TCELL78:OUT.23.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_18_5</td></tr>
<tr><td>TCELL78:OUT.25.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_19_6</td></tr>
<tr><td>TCELL78:OUT.27.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_18_6</td></tr>
<tr><td>TCELL78:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC36</td></tr>
<tr><td>TCELL78:OUT.29.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_VALID_8</td></tr>
<tr><td>TCELL78:OUT.31.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_VALID_18</td></tr>
<tr><td>TCELL78:IMUX.IMUX.1.DELAY</td><td>CMAC.TX_DATAIN2_16</td></tr>
<tr><td>TCELL78:IMUX.IMUX.4.DELAY</td><td>CMAC.TX_DATAIN2_80</td></tr>
<tr><td>TCELL78:IMUX.IMUX.7.DELAY</td><td>CMAC.TX_DATAIN2_17</td></tr>
<tr><td>TCELL78:IMUX.IMUX.10.DELAY</td><td>CMAC.TX_DATAIN2_81</td></tr>
<tr><td>TCELL78:IMUX.IMUX.13.DELAY</td><td>CMAC.TX_DATAIN2_18</td></tr>
<tr><td>TCELL78:IMUX.IMUX.16.DELAY</td><td>CMAC.TX_DATAIN2_82</td></tr>
<tr><td>TCELL78:IMUX.IMUX.19.DELAY</td><td>CMAC.TX_DATAIN2_19</td></tr>
<tr><td>TCELL78:IMUX.IMUX.22.DELAY</td><td>CMAC.TX_DATAIN2_83</td></tr>
<tr><td>TCELL78:IMUX.IMUX.24.DELAY</td><td>CMAC.TX_SOPIN2</td></tr>
<tr><td>TCELL78:IMUX.IMUX.25.DELAY</td><td>CMAC.TX_DATAIN2_20</td></tr>
<tr><td>TCELL78:IMUX.IMUX.28.DELAY</td><td>CMAC.TX_DATAIN2_84</td></tr>
<tr><td>TCELL78:IMUX.IMUX.31.DELAY</td><td>CMAC.TX_DATAIN2_21</td></tr>
<tr><td>TCELL78:IMUX.IMUX.34.DELAY</td><td>CMAC.TX_DATAIN2_85</td></tr>
<tr><td>TCELL78:IMUX.IMUX.37.DELAY</td><td>CMAC.TX_DATAIN2_22</td></tr>
<tr><td>TCELL78:IMUX.IMUX.40.DELAY</td><td>CMAC.TX_DATAIN2_86</td></tr>
<tr><td>TCELL78:IMUX.IMUX.43.DELAY</td><td>CMAC.TX_DATAIN2_23</td></tr>
<tr><td>TCELL78:IMUX.IMUX.46.DELAY</td><td>CMAC.TX_DATAIN2_87</td></tr>
<tr><td>TCELL79:OUT.1.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_17_0</td></tr>
<tr><td>TCELL79:OUT.2.TMIN</td><td>CMAC.SCAN_OUT_CMAC39</td></tr>
<tr><td>TCELL79:OUT.3.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_16_0</td></tr>
<tr><td>TCELL79:OUT.5.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_17_1</td></tr>
<tr><td>TCELL79:OUT.7.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_16_1</td></tr>
<tr><td>TCELL79:OUT.9.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_17_2</td></tr>
<tr><td>TCELL79:OUT.11.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_16_2</td></tr>
<tr><td>TCELL79:OUT.13.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_17_3</td></tr>
<tr><td>TCELL79:OUT.15.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_16_3</td></tr>
<tr><td>TCELL79:OUT.17.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_17_4</td></tr>
<tr><td>TCELL79:OUT.19.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_16_4</td></tr>
<tr><td>TCELL79:OUT.21.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_17_5</td></tr>
<tr><td>TCELL79:OUT.23.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_16_5</td></tr>
<tr><td>TCELL79:OUT.25.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_17_6</td></tr>
<tr><td>TCELL79:OUT.27.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_16_6</td></tr>
<tr><td>TCELL79:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC38</td></tr>
<tr><td>TCELL79:OUT.29.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_VALID_9</td></tr>
<tr><td>TCELL79:OUT.31.TMIN</td><td>CMAC.STAT_RX_FRAMING_ERR_VALID_19</td></tr>
<tr><td>TCELL79:IMUX.IMUX.1.DELAY</td><td>CMAC.TX_DATAIN2_24</td></tr>
<tr><td>TCELL79:IMUX.IMUX.4.DELAY</td><td>CMAC.TX_DATAIN2_88</td></tr>
<tr><td>TCELL79:IMUX.IMUX.7.DELAY</td><td>CMAC.TX_DATAIN2_25</td></tr>
<tr><td>TCELL79:IMUX.IMUX.10.DELAY</td><td>CMAC.TX_DATAIN2_89</td></tr>
<tr><td>TCELL79:IMUX.IMUX.13.DELAY</td><td>CMAC.TX_DATAIN2_26</td></tr>
<tr><td>TCELL79:IMUX.IMUX.16.DELAY</td><td>CMAC.TX_DATAIN2_90</td></tr>
<tr><td>TCELL79:IMUX.IMUX.19.DELAY</td><td>CMAC.TX_DATAIN2_27</td></tr>
<tr><td>TCELL79:IMUX.IMUX.22.DELAY</td><td>CMAC.TX_DATAIN2_91</td></tr>
<tr><td>TCELL79:IMUX.IMUX.24.DELAY</td><td>CMAC.TX_ERRIN2</td></tr>
<tr><td>TCELL79:IMUX.IMUX.25.DELAY</td><td>CMAC.TX_DATAIN2_28</td></tr>
<tr><td>TCELL79:IMUX.IMUX.28.DELAY</td><td>CMAC.TX_DATAIN2_92</td></tr>
<tr><td>TCELL79:IMUX.IMUX.31.DELAY</td><td>CMAC.TX_DATAIN2_29</td></tr>
<tr><td>TCELL79:IMUX.IMUX.34.DELAY</td><td>CMAC.TX_DATAIN2_93</td></tr>
<tr><td>TCELL79:IMUX.IMUX.37.DELAY</td><td>CMAC.TX_DATAIN2_30</td></tr>
<tr><td>TCELL79:IMUX.IMUX.40.DELAY</td><td>CMAC.TX_DATAIN2_94</td></tr>
<tr><td>TCELL79:IMUX.IMUX.43.DELAY</td><td>CMAC.TX_DATAIN2_31</td></tr>
<tr><td>TCELL79:IMUX.IMUX.46.DELAY</td><td>CMAC.TX_DATAIN2_95</td></tr>
<tr><td>TCELL80:OUT.1.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_15_0</td></tr>
<tr><td>TCELL80:OUT.2.TMIN</td><td>CMAC.SCAN_OUT_CMAC41</td></tr>
<tr><td>TCELL80:OUT.3.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_14_0</td></tr>
<tr><td>TCELL80:OUT.5.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_15_1</td></tr>
<tr><td>TCELL80:OUT.7.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_14_1</td></tr>
<tr><td>TCELL80:OUT.9.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_15_2</td></tr>
<tr><td>TCELL80:OUT.11.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_14_2</td></tr>
<tr><td>TCELL80:OUT.13.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_15_3</td></tr>
<tr><td>TCELL80:OUT.15.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_14_3</td></tr>
<tr><td>TCELL80:OUT.17.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_15_4</td></tr>
<tr><td>TCELL80:OUT.19.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_14_4</td></tr>
<tr><td>TCELL80:OUT.21.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_15_5</td></tr>
<tr><td>TCELL80:OUT.23.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_14_5</td></tr>
<tr><td>TCELL80:OUT.25.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_15_6</td></tr>
<tr><td>TCELL80:OUT.27.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_14_6</td></tr>
<tr><td>TCELL80:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC40</td></tr>
<tr><td>TCELL80:OUT.29.TMIN</td><td>CMAC.STAT_RX_MISALIGNED</td></tr>
<tr><td>TCELL80:OUT.31.TMIN</td><td>CMAC.STAT_RX_MULTICAST</td></tr>
<tr><td>TCELL80:IMUX.IMUX.1.DELAY</td><td>CMAC.TX_DATAIN2_32</td></tr>
<tr><td>TCELL80:IMUX.IMUX.4.DELAY</td><td>CMAC.TX_DATAIN2_96</td></tr>
<tr><td>TCELL80:IMUX.IMUX.7.DELAY</td><td>CMAC.TX_DATAIN2_33</td></tr>
<tr><td>TCELL80:IMUX.IMUX.10.DELAY</td><td>CMAC.TX_DATAIN2_97</td></tr>
<tr><td>TCELL80:IMUX.IMUX.13.DELAY</td><td>CMAC.TX_DATAIN2_34</td></tr>
<tr><td>TCELL80:IMUX.IMUX.16.DELAY</td><td>CMAC.TX_DATAIN2_98</td></tr>
<tr><td>TCELL80:IMUX.IMUX.19.DELAY</td><td>CMAC.TX_DATAIN2_35</td></tr>
<tr><td>TCELL80:IMUX.IMUX.22.DELAY</td><td>CMAC.TX_DATAIN2_99</td></tr>
<tr><td>TCELL80:IMUX.IMUX.24.DELAY</td><td>CMAC.TX_MTYIN2_0</td></tr>
<tr><td>TCELL80:IMUX.IMUX.25.DELAY</td><td>CMAC.TX_DATAIN2_36</td></tr>
<tr><td>TCELL80:IMUX.IMUX.28.DELAY</td><td>CMAC.TX_DATAIN2_100</td></tr>
<tr><td>TCELL80:IMUX.IMUX.31.DELAY</td><td>CMAC.TX_DATAIN2_37</td></tr>
<tr><td>TCELL80:IMUX.IMUX.34.DELAY</td><td>CMAC.TX_DATAIN2_101</td></tr>
<tr><td>TCELL80:IMUX.IMUX.37.DELAY</td><td>CMAC.TX_DATAIN2_38</td></tr>
<tr><td>TCELL80:IMUX.IMUX.40.DELAY</td><td>CMAC.TX_DATAIN2_102</td></tr>
<tr><td>TCELL80:IMUX.IMUX.43.DELAY</td><td>CMAC.TX_DATAIN2_39</td></tr>
<tr><td>TCELL80:IMUX.IMUX.46.DELAY</td><td>CMAC.TX_DATAIN2_103</td></tr>
<tr><td>TCELL81:OUT.1.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_13_0</td></tr>
<tr><td>TCELL81:OUT.2.TMIN</td><td>CMAC.SCAN_OUT_CMAC43</td></tr>
<tr><td>TCELL81:OUT.3.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_12_0</td></tr>
<tr><td>TCELL81:OUT.5.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_13_1</td></tr>
<tr><td>TCELL81:OUT.7.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_12_1</td></tr>
<tr><td>TCELL81:OUT.9.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_13_2</td></tr>
<tr><td>TCELL81:OUT.11.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_12_2</td></tr>
<tr><td>TCELL81:OUT.13.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_13_3</td></tr>
<tr><td>TCELL81:OUT.15.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_12_3</td></tr>
<tr><td>TCELL81:OUT.17.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_13_4</td></tr>
<tr><td>TCELL81:OUT.19.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_12_4</td></tr>
<tr><td>TCELL81:OUT.21.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_13_5</td></tr>
<tr><td>TCELL81:OUT.23.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_12_5</td></tr>
<tr><td>TCELL81:OUT.25.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_13_6</td></tr>
<tr><td>TCELL81:OUT.27.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_12_6</td></tr>
<tr><td>TCELL81:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC42</td></tr>
<tr><td>TCELL81:OUT.31.TMIN</td><td>CMAC.STAT_RX_OVERSIZE</td></tr>
<tr><td>TCELL81:IMUX.IMUX.1.DELAY</td><td>CMAC.TX_DATAIN2_40</td></tr>
<tr><td>TCELL81:IMUX.IMUX.4.DELAY</td><td>CMAC.TX_DATAIN2_104</td></tr>
<tr><td>TCELL81:IMUX.IMUX.7.DELAY</td><td>CMAC.TX_DATAIN2_41</td></tr>
<tr><td>TCELL81:IMUX.IMUX.10.DELAY</td><td>CMAC.TX_DATAIN2_105</td></tr>
<tr><td>TCELL81:IMUX.IMUX.13.DELAY</td><td>CMAC.TX_DATAIN2_42</td></tr>
<tr><td>TCELL81:IMUX.IMUX.16.DELAY</td><td>CMAC.TX_DATAIN2_106</td></tr>
<tr><td>TCELL81:IMUX.IMUX.19.DELAY</td><td>CMAC.TX_DATAIN2_43</td></tr>
<tr><td>TCELL81:IMUX.IMUX.22.DELAY</td><td>CMAC.TX_DATAIN2_107</td></tr>
<tr><td>TCELL81:IMUX.IMUX.24.DELAY</td><td>CMAC.TX_MTYIN2_1</td></tr>
<tr><td>TCELL81:IMUX.IMUX.25.DELAY</td><td>CMAC.TX_DATAIN2_44</td></tr>
<tr><td>TCELL81:IMUX.IMUX.28.DELAY</td><td>CMAC.TX_DATAIN2_108</td></tr>
<tr><td>TCELL81:IMUX.IMUX.31.DELAY</td><td>CMAC.TX_DATAIN2_45</td></tr>
<tr><td>TCELL81:IMUX.IMUX.34.DELAY</td><td>CMAC.TX_DATAIN2_109</td></tr>
<tr><td>TCELL81:IMUX.IMUX.37.DELAY</td><td>CMAC.TX_DATAIN2_46</td></tr>
<tr><td>TCELL81:IMUX.IMUX.40.DELAY</td><td>CMAC.TX_DATAIN2_110</td></tr>
<tr><td>TCELL81:IMUX.IMUX.43.DELAY</td><td>CMAC.TX_DATAIN2_47</td></tr>
<tr><td>TCELL81:IMUX.IMUX.46.DELAY</td><td>CMAC.TX_DATAIN2_111</td></tr>
<tr><td>TCELL82:OUT.1.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_11_0</td></tr>
<tr><td>TCELL82:OUT.2.TMIN</td><td>CMAC.SCAN_OUT_CMAC45</td></tr>
<tr><td>TCELL82:OUT.3.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_10_0</td></tr>
<tr><td>TCELL82:OUT.5.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_11_1</td></tr>
<tr><td>TCELL82:OUT.7.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_10_1</td></tr>
<tr><td>TCELL82:OUT.9.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_11_2</td></tr>
<tr><td>TCELL82:OUT.11.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_10_2</td></tr>
<tr><td>TCELL82:OUT.13.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_11_3</td></tr>
<tr><td>TCELL82:OUT.15.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_10_3</td></tr>
<tr><td>TCELL82:OUT.17.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_11_4</td></tr>
<tr><td>TCELL82:OUT.19.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_10_4</td></tr>
<tr><td>TCELL82:OUT.21.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_11_5</td></tr>
<tr><td>TCELL82:OUT.23.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_10_5</td></tr>
<tr><td>TCELL82:OUT.25.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_11_6</td></tr>
<tr><td>TCELL82:OUT.27.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_10_6</td></tr>
<tr><td>TCELL82:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC44</td></tr>
<tr><td>TCELL82:OUT.29.TMIN</td><td>CMAC.STAT_RX_PACKET_1024_1518_BYTES</td></tr>
<tr><td>TCELL82:OUT.31.TMIN</td><td>CMAC.STAT_RX_PACKET_128_255_BYTES</td></tr>
<tr><td>TCELL82:IMUX.IMUX.1.DELAY</td><td>CMAC.TX_DATAIN2_48</td></tr>
<tr><td>TCELL82:IMUX.IMUX.4.DELAY</td><td>CMAC.TX_DATAIN2_112</td></tr>
<tr><td>TCELL82:IMUX.IMUX.7.DELAY</td><td>CMAC.TX_DATAIN2_49</td></tr>
<tr><td>TCELL82:IMUX.IMUX.10.DELAY</td><td>CMAC.TX_DATAIN2_113</td></tr>
<tr><td>TCELL82:IMUX.IMUX.13.DELAY</td><td>CMAC.TX_DATAIN2_50</td></tr>
<tr><td>TCELL82:IMUX.IMUX.16.DELAY</td><td>CMAC.TX_DATAIN2_114</td></tr>
<tr><td>TCELL82:IMUX.IMUX.19.DELAY</td><td>CMAC.TX_DATAIN2_51</td></tr>
<tr><td>TCELL82:IMUX.IMUX.22.DELAY</td><td>CMAC.TX_DATAIN2_115</td></tr>
<tr><td>TCELL82:IMUX.IMUX.24.DELAY</td><td>CMAC.TX_MTYIN2_2</td></tr>
<tr><td>TCELL82:IMUX.IMUX.25.DELAY</td><td>CMAC.TX_DATAIN2_52</td></tr>
<tr><td>TCELL82:IMUX.IMUX.28.DELAY</td><td>CMAC.TX_DATAIN2_116</td></tr>
<tr><td>TCELL82:IMUX.IMUX.31.DELAY</td><td>CMAC.TX_DATAIN2_53</td></tr>
<tr><td>TCELL82:IMUX.IMUX.34.DELAY</td><td>CMAC.TX_DATAIN2_117</td></tr>
<tr><td>TCELL82:IMUX.IMUX.37.DELAY</td><td>CMAC.TX_DATAIN2_54</td></tr>
<tr><td>TCELL82:IMUX.IMUX.40.DELAY</td><td>CMAC.TX_DATAIN2_118</td></tr>
<tr><td>TCELL82:IMUX.IMUX.43.DELAY</td><td>CMAC.TX_DATAIN2_55</td></tr>
<tr><td>TCELL82:IMUX.IMUX.46.DELAY</td><td>CMAC.TX_DATAIN2_119</td></tr>
<tr><td>TCELL83:OUT.1.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_9_0</td></tr>
<tr><td>TCELL83:OUT.2.TMIN</td><td>CMAC.SCAN_OUT_CMAC47</td></tr>
<tr><td>TCELL83:OUT.3.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_8_0</td></tr>
<tr><td>TCELL83:OUT.5.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_9_1</td></tr>
<tr><td>TCELL83:OUT.7.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_8_1</td></tr>
<tr><td>TCELL83:OUT.9.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_9_2</td></tr>
<tr><td>TCELL83:OUT.11.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_8_2</td></tr>
<tr><td>TCELL83:OUT.13.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_9_3</td></tr>
<tr><td>TCELL83:OUT.15.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_8_3</td></tr>
<tr><td>TCELL83:OUT.17.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_9_4</td></tr>
<tr><td>TCELL83:OUT.19.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_8_4</td></tr>
<tr><td>TCELL83:OUT.21.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_9_5</td></tr>
<tr><td>TCELL83:OUT.23.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_8_5</td></tr>
<tr><td>TCELL83:OUT.25.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_9_6</td></tr>
<tr><td>TCELL83:OUT.27.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_8_6</td></tr>
<tr><td>TCELL83:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC46</td></tr>
<tr><td>TCELL83:OUT.29.TMIN</td><td>CMAC.STAT_RX_PACKET_1519_1522_BYTES</td></tr>
<tr><td>TCELL83:OUT.31.TMIN</td><td>CMAC.STAT_RX_PACKET_1523_1548_BYTES</td></tr>
<tr><td>TCELL83:IMUX.IMUX.1.DELAY</td><td>CMAC.TX_DATAIN2_56</td></tr>
<tr><td>TCELL83:IMUX.IMUX.4.DELAY</td><td>CMAC.TX_DATAIN2_120</td></tr>
<tr><td>TCELL83:IMUX.IMUX.7.DELAY</td><td>CMAC.TX_DATAIN2_57</td></tr>
<tr><td>TCELL83:IMUX.IMUX.10.DELAY</td><td>CMAC.TX_DATAIN2_121</td></tr>
<tr><td>TCELL83:IMUX.IMUX.13.DELAY</td><td>CMAC.TX_DATAIN2_58</td></tr>
<tr><td>TCELL83:IMUX.IMUX.16.DELAY</td><td>CMAC.TX_DATAIN2_122</td></tr>
<tr><td>TCELL83:IMUX.IMUX.19.DELAY</td><td>CMAC.TX_DATAIN2_59</td></tr>
<tr><td>TCELL83:IMUX.IMUX.22.DELAY</td><td>CMAC.TX_DATAIN2_123</td></tr>
<tr><td>TCELL83:IMUX.IMUX.24.DELAY</td><td>CMAC.TX_MTYIN2_3</td></tr>
<tr><td>TCELL83:IMUX.IMUX.25.DELAY</td><td>CMAC.TX_DATAIN2_60</td></tr>
<tr><td>TCELL83:IMUX.IMUX.28.DELAY</td><td>CMAC.TX_DATAIN2_124</td></tr>
<tr><td>TCELL83:IMUX.IMUX.31.DELAY</td><td>CMAC.TX_DATAIN2_61</td></tr>
<tr><td>TCELL83:IMUX.IMUX.34.DELAY</td><td>CMAC.TX_DATAIN2_125</td></tr>
<tr><td>TCELL83:IMUX.IMUX.37.DELAY</td><td>CMAC.TX_DATAIN2_62</td></tr>
<tr><td>TCELL83:IMUX.IMUX.40.DELAY</td><td>CMAC.TX_DATAIN2_126</td></tr>
<tr><td>TCELL83:IMUX.IMUX.43.DELAY</td><td>CMAC.TX_DATAIN2_63</td></tr>
<tr><td>TCELL83:IMUX.IMUX.46.DELAY</td><td>CMAC.TX_DATAIN2_127</td></tr>
<tr><td>TCELL84:OUT.1.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_7_0</td></tr>
<tr><td>TCELL84:OUT.2.TMIN</td><td>CMAC.SCAN_OUT_CMAC49</td></tr>
<tr><td>TCELL84:OUT.3.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_6_0</td></tr>
<tr><td>TCELL84:OUT.5.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_7_1</td></tr>
<tr><td>TCELL84:OUT.7.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_6_1</td></tr>
<tr><td>TCELL84:OUT.9.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_7_2</td></tr>
<tr><td>TCELL84:OUT.11.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_6_2</td></tr>
<tr><td>TCELL84:OUT.13.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_7_3</td></tr>
<tr><td>TCELL84:OUT.15.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_6_3</td></tr>
<tr><td>TCELL84:OUT.17.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_7_4</td></tr>
<tr><td>TCELL84:OUT.19.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_6_4</td></tr>
<tr><td>TCELL84:OUT.21.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_7_5</td></tr>
<tr><td>TCELL84:OUT.23.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_6_5</td></tr>
<tr><td>TCELL84:OUT.25.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_7_6</td></tr>
<tr><td>TCELL84:OUT.27.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_6_6</td></tr>
<tr><td>TCELL84:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC48</td></tr>
<tr><td>TCELL84:OUT.29.TMIN</td><td>CMAC.STAT_RX_PACKET_1549_2047_BYTES</td></tr>
<tr><td>TCELL84:OUT.31.TMIN</td><td>CMAC.STAT_RX_PACKET_2048_4095_BYTES</td></tr>
<tr><td>TCELL84:IMUX.IMUX.1.DELAY</td><td>CMAC.TX_DATAIN3_0</td></tr>
<tr><td>TCELL84:IMUX.IMUX.4.DELAY</td><td>CMAC.TX_DATAIN3_64</td></tr>
<tr><td>TCELL84:IMUX.IMUX.7.DELAY</td><td>CMAC.TX_DATAIN3_1</td></tr>
<tr><td>TCELL84:IMUX.IMUX.10.DELAY</td><td>CMAC.TX_DATAIN3_65</td></tr>
<tr><td>TCELL84:IMUX.IMUX.13.DELAY</td><td>CMAC.TX_DATAIN3_2</td></tr>
<tr><td>TCELL84:IMUX.IMUX.16.DELAY</td><td>CMAC.TX_DATAIN3_66</td></tr>
<tr><td>TCELL84:IMUX.IMUX.19.DELAY</td><td>CMAC.TX_DATAIN3_3</td></tr>
<tr><td>TCELL84:IMUX.IMUX.22.DELAY</td><td>CMAC.TX_DATAIN3_67</td></tr>
<tr><td>TCELL84:IMUX.IMUX.24.DELAY</td><td>CMAC.TX_ENAIN3</td></tr>
<tr><td>TCELL84:IMUX.IMUX.25.DELAY</td><td>CMAC.TX_DATAIN3_4</td></tr>
<tr><td>TCELL84:IMUX.IMUX.28.DELAY</td><td>CMAC.TX_DATAIN3_68</td></tr>
<tr><td>TCELL84:IMUX.IMUX.31.DELAY</td><td>CMAC.TX_DATAIN3_5</td></tr>
<tr><td>TCELL84:IMUX.IMUX.34.DELAY</td><td>CMAC.TX_DATAIN3_69</td></tr>
<tr><td>TCELL84:IMUX.IMUX.37.DELAY</td><td>CMAC.TX_DATAIN3_6</td></tr>
<tr><td>TCELL84:IMUX.IMUX.40.DELAY</td><td>CMAC.TX_DATAIN3_70</td></tr>
<tr><td>TCELL84:IMUX.IMUX.43.DELAY</td><td>CMAC.TX_DATAIN3_7</td></tr>
<tr><td>TCELL84:IMUX.IMUX.46.DELAY</td><td>CMAC.TX_DATAIN3_71</td></tr>
<tr><td>TCELL85:OUT.1.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_5_0</td></tr>
<tr><td>TCELL85:OUT.2.TMIN</td><td>CMAC.SCAN_OUT_CMAC51</td></tr>
<tr><td>TCELL85:OUT.3.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_4_0</td></tr>
<tr><td>TCELL85:OUT.5.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_5_1</td></tr>
<tr><td>TCELL85:OUT.7.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_4_1</td></tr>
<tr><td>TCELL85:OUT.9.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_5_2</td></tr>
<tr><td>TCELL85:OUT.11.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_4_2</td></tr>
<tr><td>TCELL85:OUT.13.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_5_3</td></tr>
<tr><td>TCELL85:OUT.15.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_4_3</td></tr>
<tr><td>TCELL85:OUT.17.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_5_4</td></tr>
<tr><td>TCELL85:OUT.19.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_4_4</td></tr>
<tr><td>TCELL85:OUT.21.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_5_5</td></tr>
<tr><td>TCELL85:OUT.23.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_4_5</td></tr>
<tr><td>TCELL85:OUT.25.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_5_6</td></tr>
<tr><td>TCELL85:OUT.27.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_4_6</td></tr>
<tr><td>TCELL85:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC50</td></tr>
<tr><td>TCELL85:OUT.29.TMIN</td><td>CMAC.STAT_RX_PACKET_256_511_BYTES</td></tr>
<tr><td>TCELL85:OUT.31.TMIN</td><td>CMAC.STAT_RX_PACKET_4096_8191_BYTES</td></tr>
<tr><td>TCELL85:IMUX.IMUX.1.DELAY</td><td>CMAC.TX_DATAIN3_8</td></tr>
<tr><td>TCELL85:IMUX.IMUX.4.DELAY</td><td>CMAC.TX_DATAIN3_72</td></tr>
<tr><td>TCELL85:IMUX.IMUX.7.DELAY</td><td>CMAC.TX_DATAIN3_9</td></tr>
<tr><td>TCELL85:IMUX.IMUX.10.DELAY</td><td>CMAC.TX_DATAIN3_73</td></tr>
<tr><td>TCELL85:IMUX.IMUX.13.DELAY</td><td>CMAC.TX_DATAIN3_10</td></tr>
<tr><td>TCELL85:IMUX.IMUX.16.DELAY</td><td>CMAC.TX_DATAIN3_74</td></tr>
<tr><td>TCELL85:IMUX.IMUX.19.DELAY</td><td>CMAC.TX_DATAIN3_11</td></tr>
<tr><td>TCELL85:IMUX.IMUX.22.DELAY</td><td>CMAC.TX_DATAIN3_75</td></tr>
<tr><td>TCELL85:IMUX.IMUX.24.DELAY</td><td>CMAC.TX_EOPIN3</td></tr>
<tr><td>TCELL85:IMUX.IMUX.25.DELAY</td><td>CMAC.TX_DATAIN3_12</td></tr>
<tr><td>TCELL85:IMUX.IMUX.28.DELAY</td><td>CMAC.TX_DATAIN3_76</td></tr>
<tr><td>TCELL85:IMUX.IMUX.31.DELAY</td><td>CMAC.TX_DATAIN3_13</td></tr>
<tr><td>TCELL85:IMUX.IMUX.34.DELAY</td><td>CMAC.TX_DATAIN3_77</td></tr>
<tr><td>TCELL85:IMUX.IMUX.37.DELAY</td><td>CMAC.TX_DATAIN3_14</td></tr>
<tr><td>TCELL85:IMUX.IMUX.40.DELAY</td><td>CMAC.TX_DATAIN3_78</td></tr>
<tr><td>TCELL85:IMUX.IMUX.43.DELAY</td><td>CMAC.TX_DATAIN3_15</td></tr>
<tr><td>TCELL85:IMUX.IMUX.46.DELAY</td><td>CMAC.TX_DATAIN3_79</td></tr>
<tr><td>TCELL86:OUT.1.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_3_0</td></tr>
<tr><td>TCELL86:OUT.2.TMIN</td><td>CMAC.SCAN_OUT_CMAC53</td></tr>
<tr><td>TCELL86:OUT.3.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_2_0</td></tr>
<tr><td>TCELL86:OUT.5.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_3_1</td></tr>
<tr><td>TCELL86:OUT.7.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_2_1</td></tr>
<tr><td>TCELL86:OUT.9.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_3_2</td></tr>
<tr><td>TCELL86:OUT.11.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_2_2</td></tr>
<tr><td>TCELL86:OUT.13.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_3_3</td></tr>
<tr><td>TCELL86:OUT.15.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_2_3</td></tr>
<tr><td>TCELL86:OUT.17.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_3_4</td></tr>
<tr><td>TCELL86:OUT.19.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_2_4</td></tr>
<tr><td>TCELL86:OUT.21.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_3_5</td></tr>
<tr><td>TCELL86:OUT.23.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_2_5</td></tr>
<tr><td>TCELL86:OUT.25.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_3_6</td></tr>
<tr><td>TCELL86:OUT.27.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_2_6</td></tr>
<tr><td>TCELL86:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC52</td></tr>
<tr><td>TCELL86:OUT.29.TMIN</td><td>CMAC.STAT_RX_PACKET_512_1023_BYTES</td></tr>
<tr><td>TCELL86:OUT.31.TMIN</td><td>CMAC.STAT_RX_PACKET_64_BYTES</td></tr>
<tr><td>TCELL86:IMUX.IMUX.1.DELAY</td><td>CMAC.TX_DATAIN3_16</td></tr>
<tr><td>TCELL86:IMUX.IMUX.4.DELAY</td><td>CMAC.TX_DATAIN3_80</td></tr>
<tr><td>TCELL86:IMUX.IMUX.7.DELAY</td><td>CMAC.TX_DATAIN3_17</td></tr>
<tr><td>TCELL86:IMUX.IMUX.10.DELAY</td><td>CMAC.TX_DATAIN3_81</td></tr>
<tr><td>TCELL86:IMUX.IMUX.13.DELAY</td><td>CMAC.TX_DATAIN3_18</td></tr>
<tr><td>TCELL86:IMUX.IMUX.16.DELAY</td><td>CMAC.TX_DATAIN3_82</td></tr>
<tr><td>TCELL86:IMUX.IMUX.19.DELAY</td><td>CMAC.TX_DATAIN3_19</td></tr>
<tr><td>TCELL86:IMUX.IMUX.22.DELAY</td><td>CMAC.TX_DATAIN3_83</td></tr>
<tr><td>TCELL86:IMUX.IMUX.24.DELAY</td><td>CMAC.TX_SOPIN3</td></tr>
<tr><td>TCELL86:IMUX.IMUX.25.DELAY</td><td>CMAC.TX_DATAIN3_20</td></tr>
<tr><td>TCELL86:IMUX.IMUX.28.DELAY</td><td>CMAC.TX_DATAIN3_84</td></tr>
<tr><td>TCELL86:IMUX.IMUX.31.DELAY</td><td>CMAC.TX_DATAIN3_21</td></tr>
<tr><td>TCELL86:IMUX.IMUX.34.DELAY</td><td>CMAC.TX_DATAIN3_85</td></tr>
<tr><td>TCELL86:IMUX.IMUX.37.DELAY</td><td>CMAC.TX_DATAIN3_22</td></tr>
<tr><td>TCELL86:IMUX.IMUX.40.DELAY</td><td>CMAC.TX_DATAIN3_86</td></tr>
<tr><td>TCELL86:IMUX.IMUX.43.DELAY</td><td>CMAC.TX_DATAIN3_23</td></tr>
<tr><td>TCELL86:IMUX.IMUX.46.DELAY</td><td>CMAC.TX_DATAIN3_87</td></tr>
<tr><td>TCELL87:OUT.1.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_1_0</td></tr>
<tr><td>TCELL87:OUT.2.TMIN</td><td>CMAC.SCAN_OUT_CMAC55</td></tr>
<tr><td>TCELL87:OUT.3.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_0_0</td></tr>
<tr><td>TCELL87:OUT.5.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_1_1</td></tr>
<tr><td>TCELL87:OUT.7.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_0_1</td></tr>
<tr><td>TCELL87:OUT.9.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_1_2</td></tr>
<tr><td>TCELL87:OUT.11.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_0_2</td></tr>
<tr><td>TCELL87:OUT.13.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_1_3</td></tr>
<tr><td>TCELL87:OUT.15.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_0_3</td></tr>
<tr><td>TCELL87:OUT.17.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_1_4</td></tr>
<tr><td>TCELL87:OUT.19.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_0_4</td></tr>
<tr><td>TCELL87:OUT.21.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_1_5</td></tr>
<tr><td>TCELL87:OUT.23.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_0_5</td></tr>
<tr><td>TCELL87:OUT.25.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_1_6</td></tr>
<tr><td>TCELL87:OUT.27.TMIN</td><td>CMAC.RX_LANE_ALIGNER_FILL_0_6</td></tr>
<tr><td>TCELL87:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC54</td></tr>
<tr><td>TCELL87:OUT.29.TMIN</td><td>CMAC.STAT_RX_PACKET_65_127_BYTES</td></tr>
<tr><td>TCELL87:OUT.31.TMIN</td><td>CMAC.STAT_RX_PACKET_8192_9215_BYTES</td></tr>
<tr><td>TCELL87:IMUX.IMUX.1.DELAY</td><td>CMAC.TX_DATAIN3_24</td></tr>
<tr><td>TCELL87:IMUX.IMUX.4.DELAY</td><td>CMAC.TX_DATAIN3_88</td></tr>
<tr><td>TCELL87:IMUX.IMUX.7.DELAY</td><td>CMAC.TX_DATAIN3_25</td></tr>
<tr><td>TCELL87:IMUX.IMUX.10.DELAY</td><td>CMAC.TX_DATAIN3_89</td></tr>
<tr><td>TCELL87:IMUX.IMUX.13.DELAY</td><td>CMAC.TX_DATAIN3_26</td></tr>
<tr><td>TCELL87:IMUX.IMUX.16.DELAY</td><td>CMAC.TX_DATAIN3_90</td></tr>
<tr><td>TCELL87:IMUX.IMUX.19.DELAY</td><td>CMAC.TX_DATAIN3_27</td></tr>
<tr><td>TCELL87:IMUX.IMUX.22.DELAY</td><td>CMAC.TX_DATAIN3_91</td></tr>
<tr><td>TCELL87:IMUX.IMUX.24.DELAY</td><td>CMAC.TX_ERRIN3</td></tr>
<tr><td>TCELL87:IMUX.IMUX.25.DELAY</td><td>CMAC.TX_DATAIN3_28</td></tr>
<tr><td>TCELL87:IMUX.IMUX.28.DELAY</td><td>CMAC.TX_DATAIN3_92</td></tr>
<tr><td>TCELL87:IMUX.IMUX.31.DELAY</td><td>CMAC.TX_DATAIN3_29</td></tr>
<tr><td>TCELL87:IMUX.IMUX.34.DELAY</td><td>CMAC.TX_DATAIN3_93</td></tr>
<tr><td>TCELL87:IMUX.IMUX.37.DELAY</td><td>CMAC.TX_DATAIN3_30</td></tr>
<tr><td>TCELL87:IMUX.IMUX.40.DELAY</td><td>CMAC.TX_DATAIN3_94</td></tr>
<tr><td>TCELL87:IMUX.IMUX.43.DELAY</td><td>CMAC.TX_DATAIN3_31</td></tr>
<tr><td>TCELL87:IMUX.IMUX.46.DELAY</td><td>CMAC.TX_DATAIN3_95</td></tr>
<tr><td>TCELL88:OUT.1.TMIN</td><td>CMAC.RX_DATAOUT0_0</td></tr>
<tr><td>TCELL88:OUT.2.TMIN</td><td>CMAC.SCAN_OUT_CMAC57</td></tr>
<tr><td>TCELL88:OUT.3.TMIN</td><td>CMAC.RX_DATAOUT0_64</td></tr>
<tr><td>TCELL88:OUT.5.TMIN</td><td>CMAC.RX_DATAOUT0_1</td></tr>
<tr><td>TCELL88:OUT.7.TMIN</td><td>CMAC.RX_DATAOUT0_65</td></tr>
<tr><td>TCELL88:OUT.9.TMIN</td><td>CMAC.RX_DATAOUT0_2</td></tr>
<tr><td>TCELL88:OUT.11.TMIN</td><td>CMAC.RX_DATAOUT0_66</td></tr>
<tr><td>TCELL88:OUT.13.TMIN</td><td>CMAC.RX_DATAOUT0_3</td></tr>
<tr><td>TCELL88:OUT.15.TMIN</td><td>CMAC.RX_DATAOUT0_67</td></tr>
<tr><td>TCELL88:OUT.16.TMIN</td><td>CMAC.RX_ENAOUT0</td></tr>
<tr><td>TCELL88:OUT.17.TMIN</td><td>CMAC.RX_DATAOUT0_4</td></tr>
<tr><td>TCELL88:OUT.19.TMIN</td><td>CMAC.RX_DATAOUT0_68</td></tr>
<tr><td>TCELL88:OUT.21.TMIN</td><td>CMAC.RX_DATAOUT0_5</td></tr>
<tr><td>TCELL88:OUT.23.TMIN</td><td>CMAC.RX_DATAOUT0_69</td></tr>
<tr><td>TCELL88:OUT.25.TMIN</td><td>CMAC.RX_DATAOUT0_6</td></tr>
<tr><td>TCELL88:OUT.27.TMIN</td><td>CMAC.RX_DATAOUT0_70</td></tr>
<tr><td>TCELL88:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC56</td></tr>
<tr><td>TCELL88:OUT.29.TMIN</td><td>CMAC.RX_DATAOUT0_7</td></tr>
<tr><td>TCELL88:OUT.31.TMIN</td><td>CMAC.RX_DATAOUT0_71</td></tr>
<tr><td>TCELL88:IMUX.IMUX.1.DELAY</td><td>CMAC.TX_DATAIN3_32</td></tr>
<tr><td>TCELL88:IMUX.IMUX.4.DELAY</td><td>CMAC.TX_DATAIN3_96</td></tr>
<tr><td>TCELL88:IMUX.IMUX.7.DELAY</td><td>CMAC.TX_DATAIN3_33</td></tr>
<tr><td>TCELL88:IMUX.IMUX.10.DELAY</td><td>CMAC.TX_DATAIN3_97</td></tr>
<tr><td>TCELL88:IMUX.IMUX.13.DELAY</td><td>CMAC.TX_DATAIN3_34</td></tr>
<tr><td>TCELL88:IMUX.IMUX.16.DELAY</td><td>CMAC.TX_DATAIN3_98</td></tr>
<tr><td>TCELL88:IMUX.IMUX.19.DELAY</td><td>CMAC.TX_DATAIN3_35</td></tr>
<tr><td>TCELL88:IMUX.IMUX.22.DELAY</td><td>CMAC.TX_DATAIN3_99</td></tr>
<tr><td>TCELL88:IMUX.IMUX.24.DELAY</td><td>CMAC.TX_MTYIN3_0</td></tr>
<tr><td>TCELL88:IMUX.IMUX.25.DELAY</td><td>CMAC.TX_DATAIN3_36</td></tr>
<tr><td>TCELL88:IMUX.IMUX.28.DELAY</td><td>CMAC.TX_DATAIN3_100</td></tr>
<tr><td>TCELL88:IMUX.IMUX.31.DELAY</td><td>CMAC.TX_DATAIN3_37</td></tr>
<tr><td>TCELL88:IMUX.IMUX.34.DELAY</td><td>CMAC.TX_DATAIN3_101</td></tr>
<tr><td>TCELL88:IMUX.IMUX.37.DELAY</td><td>CMAC.TX_DATAIN3_38</td></tr>
<tr><td>TCELL88:IMUX.IMUX.40.DELAY</td><td>CMAC.TX_DATAIN3_102</td></tr>
<tr><td>TCELL88:IMUX.IMUX.43.DELAY</td><td>CMAC.TX_DATAIN3_39</td></tr>
<tr><td>TCELL88:IMUX.IMUX.46.DELAY</td><td>CMAC.TX_DATAIN3_103</td></tr>
<tr><td>TCELL89:OUT.1.TMIN</td><td>CMAC.RX_DATAOUT0_8</td></tr>
<tr><td>TCELL89:OUT.2.TMIN</td><td>CMAC.SCAN_OUT_CMAC59</td></tr>
<tr><td>TCELL89:OUT.3.TMIN</td><td>CMAC.RX_DATAOUT0_72</td></tr>
<tr><td>TCELL89:OUT.5.TMIN</td><td>CMAC.RX_DATAOUT0_9</td></tr>
<tr><td>TCELL89:OUT.7.TMIN</td><td>CMAC.RX_DATAOUT0_73</td></tr>
<tr><td>TCELL89:OUT.9.TMIN</td><td>CMAC.RX_DATAOUT0_10</td></tr>
<tr><td>TCELL89:OUT.11.TMIN</td><td>CMAC.RX_DATAOUT0_74</td></tr>
<tr><td>TCELL89:OUT.13.TMIN</td><td>CMAC.RX_DATAOUT0_11</td></tr>
<tr><td>TCELL89:OUT.15.TMIN</td><td>CMAC.RX_DATAOUT0_75</td></tr>
<tr><td>TCELL89:OUT.16.TMIN</td><td>CMAC.RX_EOPOUT0</td></tr>
<tr><td>TCELL89:OUT.17.TMIN</td><td>CMAC.RX_DATAOUT0_12</td></tr>
<tr><td>TCELL89:OUT.19.TMIN</td><td>CMAC.RX_DATAOUT0_76</td></tr>
<tr><td>TCELL89:OUT.21.TMIN</td><td>CMAC.RX_DATAOUT0_13</td></tr>
<tr><td>TCELL89:OUT.23.TMIN</td><td>CMAC.RX_DATAOUT0_77</td></tr>
<tr><td>TCELL89:OUT.25.TMIN</td><td>CMAC.RX_DATAOUT0_14</td></tr>
<tr><td>TCELL89:OUT.27.TMIN</td><td>CMAC.RX_DATAOUT0_78</td></tr>
<tr><td>TCELL89:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC58</td></tr>
<tr><td>TCELL89:OUT.29.TMIN</td><td>CMAC.RX_DATAOUT0_15</td></tr>
<tr><td>TCELL89:OUT.31.TMIN</td><td>CMAC.RX_DATAOUT0_79</td></tr>
<tr><td>TCELL89:IMUX.IMUX.1.DELAY</td><td>CMAC.TX_DATAIN3_40</td></tr>
<tr><td>TCELL89:IMUX.IMUX.4.DELAY</td><td>CMAC.TX_DATAIN3_104</td></tr>
<tr><td>TCELL89:IMUX.IMUX.7.DELAY</td><td>CMAC.TX_DATAIN3_41</td></tr>
<tr><td>TCELL89:IMUX.IMUX.10.DELAY</td><td>CMAC.TX_DATAIN3_105</td></tr>
<tr><td>TCELL89:IMUX.IMUX.13.DELAY</td><td>CMAC.TX_DATAIN3_42</td></tr>
<tr><td>TCELL89:IMUX.IMUX.16.DELAY</td><td>CMAC.TX_DATAIN3_106</td></tr>
<tr><td>TCELL89:IMUX.IMUX.19.DELAY</td><td>CMAC.TX_DATAIN3_43</td></tr>
<tr><td>TCELL89:IMUX.IMUX.22.DELAY</td><td>CMAC.TX_DATAIN3_107</td></tr>
<tr><td>TCELL89:IMUX.IMUX.24.DELAY</td><td>CMAC.TX_MTYIN3_1</td></tr>
<tr><td>TCELL89:IMUX.IMUX.25.DELAY</td><td>CMAC.TX_DATAIN3_44</td></tr>
<tr><td>TCELL89:IMUX.IMUX.28.DELAY</td><td>CMAC.TX_DATAIN3_108</td></tr>
<tr><td>TCELL89:IMUX.IMUX.31.DELAY</td><td>CMAC.TX_DATAIN3_45</td></tr>
<tr><td>TCELL89:IMUX.IMUX.34.DELAY</td><td>CMAC.TX_DATAIN3_109</td></tr>
<tr><td>TCELL89:IMUX.IMUX.37.DELAY</td><td>CMAC.TX_DATAIN3_46</td></tr>
<tr><td>TCELL89:IMUX.IMUX.40.DELAY</td><td>CMAC.TX_DATAIN3_110</td></tr>
<tr><td>TCELL89:IMUX.IMUX.43.DELAY</td><td>CMAC.TX_DATAIN3_47</td></tr>
<tr><td>TCELL89:IMUX.IMUX.46.DELAY</td><td>CMAC.TX_DATAIN3_111</td></tr>
<tr><td>TCELL90:OUT.1.TMIN</td><td>CMAC.RX_DATAOUT0_16</td></tr>
<tr><td>TCELL90:OUT.2.TMIN</td><td>CMAC.SCAN_OUT_CMAC61</td></tr>
<tr><td>TCELL90:OUT.3.TMIN</td><td>CMAC.RX_DATAOUT0_80</td></tr>
<tr><td>TCELL90:OUT.5.TMIN</td><td>CMAC.RX_DATAOUT0_17</td></tr>
<tr><td>TCELL90:OUT.7.TMIN</td><td>CMAC.RX_DATAOUT0_81</td></tr>
<tr><td>TCELL90:OUT.9.TMIN</td><td>CMAC.RX_DATAOUT0_18</td></tr>
<tr><td>TCELL90:OUT.11.TMIN</td><td>CMAC.RX_DATAOUT0_82</td></tr>
<tr><td>TCELL90:OUT.13.TMIN</td><td>CMAC.RX_DATAOUT0_19</td></tr>
<tr><td>TCELL90:OUT.15.TMIN</td><td>CMAC.RX_DATAOUT0_83</td></tr>
<tr><td>TCELL90:OUT.16.TMIN</td><td>CMAC.RX_SOPOUT0</td></tr>
<tr><td>TCELL90:OUT.17.TMIN</td><td>CMAC.RX_DATAOUT0_20</td></tr>
<tr><td>TCELL90:OUT.19.TMIN</td><td>CMAC.RX_DATAOUT0_84</td></tr>
<tr><td>TCELL90:OUT.21.TMIN</td><td>CMAC.RX_DATAOUT0_21</td></tr>
<tr><td>TCELL90:OUT.23.TMIN</td><td>CMAC.RX_DATAOUT0_85</td></tr>
<tr><td>TCELL90:OUT.25.TMIN</td><td>CMAC.RX_DATAOUT0_22</td></tr>
<tr><td>TCELL90:OUT.27.TMIN</td><td>CMAC.RX_DATAOUT0_86</td></tr>
<tr><td>TCELL90:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC60</td></tr>
<tr><td>TCELL90:OUT.29.TMIN</td><td>CMAC.RX_DATAOUT0_23</td></tr>
<tr><td>TCELL90:OUT.31.TMIN</td><td>CMAC.RX_DATAOUT0_87</td></tr>
<tr><td>TCELL90:IMUX.IMUX.1.DELAY</td><td>CMAC.TX_DATAIN3_48</td></tr>
<tr><td>TCELL90:IMUX.IMUX.4.DELAY</td><td>CMAC.TX_DATAIN3_112</td></tr>
<tr><td>TCELL90:IMUX.IMUX.7.DELAY</td><td>CMAC.TX_DATAIN3_49</td></tr>
<tr><td>TCELL90:IMUX.IMUX.10.DELAY</td><td>CMAC.TX_DATAIN3_113</td></tr>
<tr><td>TCELL90:IMUX.IMUX.13.DELAY</td><td>CMAC.TX_DATAIN3_50</td></tr>
<tr><td>TCELL90:IMUX.IMUX.16.DELAY</td><td>CMAC.TX_DATAIN3_114</td></tr>
<tr><td>TCELL90:IMUX.IMUX.19.DELAY</td><td>CMAC.TX_DATAIN3_51</td></tr>
<tr><td>TCELL90:IMUX.IMUX.22.DELAY</td><td>CMAC.TX_DATAIN3_115</td></tr>
<tr><td>TCELL90:IMUX.IMUX.24.DELAY</td><td>CMAC.TX_MTYIN3_2</td></tr>
<tr><td>TCELL90:IMUX.IMUX.25.DELAY</td><td>CMAC.TX_DATAIN3_52</td></tr>
<tr><td>TCELL90:IMUX.IMUX.28.DELAY</td><td>CMAC.TX_DATAIN3_116</td></tr>
<tr><td>TCELL90:IMUX.IMUX.31.DELAY</td><td>CMAC.TX_DATAIN3_53</td></tr>
<tr><td>TCELL90:IMUX.IMUX.34.DELAY</td><td>CMAC.TX_DATAIN3_117</td></tr>
<tr><td>TCELL90:IMUX.IMUX.37.DELAY</td><td>CMAC.TX_DATAIN3_54</td></tr>
<tr><td>TCELL90:IMUX.IMUX.40.DELAY</td><td>CMAC.TX_DATAIN3_118</td></tr>
<tr><td>TCELL90:IMUX.IMUX.43.DELAY</td><td>CMAC.TX_DATAIN3_55</td></tr>
<tr><td>TCELL90:IMUX.IMUX.46.DELAY</td><td>CMAC.TX_DATAIN3_119</td></tr>
<tr><td>TCELL91:OUT.1.TMIN</td><td>CMAC.RX_DATAOUT0_24</td></tr>
<tr><td>TCELL91:OUT.2.TMIN</td><td>CMAC.SCAN_OUT_CMAC63</td></tr>
<tr><td>TCELL91:OUT.3.TMIN</td><td>CMAC.RX_DATAOUT0_88</td></tr>
<tr><td>TCELL91:OUT.5.TMIN</td><td>CMAC.RX_DATAOUT0_25</td></tr>
<tr><td>TCELL91:OUT.7.TMIN</td><td>CMAC.RX_DATAOUT0_89</td></tr>
<tr><td>TCELL91:OUT.9.TMIN</td><td>CMAC.RX_DATAOUT0_26</td></tr>
<tr><td>TCELL91:OUT.11.TMIN</td><td>CMAC.RX_DATAOUT0_90</td></tr>
<tr><td>TCELL91:OUT.13.TMIN</td><td>CMAC.RX_DATAOUT0_27</td></tr>
<tr><td>TCELL91:OUT.15.TMIN</td><td>CMAC.RX_DATAOUT0_91</td></tr>
<tr><td>TCELL91:OUT.16.TMIN</td><td>CMAC.RX_ERROUT0</td></tr>
<tr><td>TCELL91:OUT.17.TMIN</td><td>CMAC.RX_DATAOUT0_28</td></tr>
<tr><td>TCELL91:OUT.19.TMIN</td><td>CMAC.RX_DATAOUT0_92</td></tr>
<tr><td>TCELL91:OUT.21.TMIN</td><td>CMAC.RX_DATAOUT0_29</td></tr>
<tr><td>TCELL91:OUT.23.TMIN</td><td>CMAC.RX_DATAOUT0_93</td></tr>
<tr><td>TCELL91:OUT.25.TMIN</td><td>CMAC.RX_DATAOUT0_30</td></tr>
<tr><td>TCELL91:OUT.27.TMIN</td><td>CMAC.RX_DATAOUT0_94</td></tr>
<tr><td>TCELL91:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC62</td></tr>
<tr><td>TCELL91:OUT.29.TMIN</td><td>CMAC.RX_DATAOUT0_31</td></tr>
<tr><td>TCELL91:OUT.31.TMIN</td><td>CMAC.RX_DATAOUT0_95</td></tr>
<tr><td>TCELL91:IMUX.IMUX.1.DELAY</td><td>CMAC.TX_DATAIN3_56</td></tr>
<tr><td>TCELL91:IMUX.IMUX.4.DELAY</td><td>CMAC.TX_DATAIN3_120</td></tr>
<tr><td>TCELL91:IMUX.IMUX.7.DELAY</td><td>CMAC.TX_DATAIN3_57</td></tr>
<tr><td>TCELL91:IMUX.IMUX.10.DELAY</td><td>CMAC.TX_DATAIN3_121</td></tr>
<tr><td>TCELL91:IMUX.IMUX.13.DELAY</td><td>CMAC.TX_DATAIN3_58</td></tr>
<tr><td>TCELL91:IMUX.IMUX.16.DELAY</td><td>CMAC.TX_DATAIN3_122</td></tr>
<tr><td>TCELL91:IMUX.IMUX.19.DELAY</td><td>CMAC.TX_DATAIN3_59</td></tr>
<tr><td>TCELL91:IMUX.IMUX.22.DELAY</td><td>CMAC.TX_DATAIN3_123</td></tr>
<tr><td>TCELL91:IMUX.IMUX.24.DELAY</td><td>CMAC.TX_MTYIN3_3</td></tr>
<tr><td>TCELL91:IMUX.IMUX.25.DELAY</td><td>CMAC.TX_DATAIN3_60</td></tr>
<tr><td>TCELL91:IMUX.IMUX.28.DELAY</td><td>CMAC.TX_DATAIN3_124</td></tr>
<tr><td>TCELL91:IMUX.IMUX.31.DELAY</td><td>CMAC.TX_DATAIN3_61</td></tr>
<tr><td>TCELL91:IMUX.IMUX.34.DELAY</td><td>CMAC.TX_DATAIN3_125</td></tr>
<tr><td>TCELL91:IMUX.IMUX.37.DELAY</td><td>CMAC.TX_DATAIN3_62</td></tr>
<tr><td>TCELL91:IMUX.IMUX.40.DELAY</td><td>CMAC.TX_DATAIN3_126</td></tr>
<tr><td>TCELL91:IMUX.IMUX.43.DELAY</td><td>CMAC.TX_DATAIN3_63</td></tr>
<tr><td>TCELL91:IMUX.IMUX.46.DELAY</td><td>CMAC.TX_DATAIN3_127</td></tr>
<tr><td>TCELL92:OUT.1.TMIN</td><td>CMAC.RX_DATAOUT0_32</td></tr>
<tr><td>TCELL92:OUT.2.TMIN</td><td>CMAC.SCAN_OUT_CMAC65</td></tr>
<tr><td>TCELL92:OUT.3.TMIN</td><td>CMAC.RX_DATAOUT0_96</td></tr>
<tr><td>TCELL92:OUT.5.TMIN</td><td>CMAC.RX_DATAOUT0_33</td></tr>
<tr><td>TCELL92:OUT.7.TMIN</td><td>CMAC.RX_DATAOUT0_97</td></tr>
<tr><td>TCELL92:OUT.9.TMIN</td><td>CMAC.RX_DATAOUT0_34</td></tr>
<tr><td>TCELL92:OUT.11.TMIN</td><td>CMAC.RX_DATAOUT0_98</td></tr>
<tr><td>TCELL92:OUT.13.TMIN</td><td>CMAC.RX_DATAOUT0_35</td></tr>
<tr><td>TCELL92:OUT.15.TMIN</td><td>CMAC.RX_DATAOUT0_99</td></tr>
<tr><td>TCELL92:OUT.16.TMIN</td><td>CMAC.RX_MTYOUT0_0</td></tr>
<tr><td>TCELL92:OUT.17.TMIN</td><td>CMAC.RX_DATAOUT0_36</td></tr>
<tr><td>TCELL92:OUT.19.TMIN</td><td>CMAC.RX_DATAOUT0_100</td></tr>
<tr><td>TCELL92:OUT.21.TMIN</td><td>CMAC.RX_DATAOUT0_37</td></tr>
<tr><td>TCELL92:OUT.23.TMIN</td><td>CMAC.RX_DATAOUT0_101</td></tr>
<tr><td>TCELL92:OUT.25.TMIN</td><td>CMAC.RX_DATAOUT0_38</td></tr>
<tr><td>TCELL92:OUT.27.TMIN</td><td>CMAC.RX_DATAOUT0_102</td></tr>
<tr><td>TCELL92:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC64</td></tr>
<tr><td>TCELL92:OUT.29.TMIN</td><td>CMAC.RX_DATAOUT0_39</td></tr>
<tr><td>TCELL92:OUT.31.TMIN</td><td>CMAC.RX_DATAOUT0_103</td></tr>
<tr><td>TCELL92:IMUX.IMUX.1.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER0_0</td></tr>
<tr><td>TCELL92:IMUX.IMUX.4.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA0_0</td></tr>
<tr><td>TCELL92:IMUX.IMUX.7.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER0_1</td></tr>
<tr><td>TCELL92:IMUX.IMUX.10.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA0_1</td></tr>
<tr><td>TCELL92:IMUX.IMUX.13.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER0_2</td></tr>
<tr><td>TCELL92:IMUX.IMUX.16.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA0_2</td></tr>
<tr><td>TCELL92:IMUX.IMUX.19.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER0_3</td></tr>
<tr><td>TCELL92:IMUX.IMUX.22.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA0_3</td></tr>
<tr><td>TCELL92:IMUX.IMUX.25.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER0_4</td></tr>
<tr><td>TCELL92:IMUX.IMUX.28.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA0_4</td></tr>
<tr><td>TCELL92:IMUX.IMUX.31.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER0_5</td></tr>
<tr><td>TCELL92:IMUX.IMUX.34.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA0_5</td></tr>
<tr><td>TCELL92:IMUX.IMUX.37.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER0_6</td></tr>
<tr><td>TCELL92:IMUX.IMUX.40.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA0_6</td></tr>
<tr><td>TCELL92:IMUX.IMUX.43.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER0_7</td></tr>
<tr><td>TCELL92:IMUX.IMUX.46.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA0_7</td></tr>
<tr><td>TCELL93:OUT.1.TMIN</td><td>CMAC.RX_DATAOUT0_40</td></tr>
<tr><td>TCELL93:OUT.2.TMIN</td><td>CMAC.SCAN_OUT_CMAC67</td></tr>
<tr><td>TCELL93:OUT.3.TMIN</td><td>CMAC.RX_DATAOUT0_104</td></tr>
<tr><td>TCELL93:OUT.5.TMIN</td><td>CMAC.RX_DATAOUT0_41</td></tr>
<tr><td>TCELL93:OUT.7.TMIN</td><td>CMAC.RX_DATAOUT0_105</td></tr>
<tr><td>TCELL93:OUT.9.TMIN</td><td>CMAC.RX_DATAOUT0_42</td></tr>
<tr><td>TCELL93:OUT.11.TMIN</td><td>CMAC.RX_DATAOUT0_106</td></tr>
<tr><td>TCELL93:OUT.13.TMIN</td><td>CMAC.RX_DATAOUT0_43</td></tr>
<tr><td>TCELL93:OUT.15.TMIN</td><td>CMAC.RX_DATAOUT0_107</td></tr>
<tr><td>TCELL93:OUT.16.TMIN</td><td>CMAC.RX_MTYOUT0_1</td></tr>
<tr><td>TCELL93:OUT.17.TMIN</td><td>CMAC.RX_DATAOUT0_44</td></tr>
<tr><td>TCELL93:OUT.19.TMIN</td><td>CMAC.RX_DATAOUT0_108</td></tr>
<tr><td>TCELL93:OUT.21.TMIN</td><td>CMAC.RX_DATAOUT0_45</td></tr>
<tr><td>TCELL93:OUT.23.TMIN</td><td>CMAC.RX_DATAOUT0_109</td></tr>
<tr><td>TCELL93:OUT.25.TMIN</td><td>CMAC.RX_DATAOUT0_46</td></tr>
<tr><td>TCELL93:OUT.27.TMIN</td><td>CMAC.RX_DATAOUT0_110</td></tr>
<tr><td>TCELL93:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC66</td></tr>
<tr><td>TCELL93:OUT.29.TMIN</td><td>CMAC.RX_DATAOUT0_47</td></tr>
<tr><td>TCELL93:OUT.31.TMIN</td><td>CMAC.RX_DATAOUT0_111</td></tr>
<tr><td>TCELL93:IMUX.IMUX.1.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER0_8</td></tr>
<tr><td>TCELL93:IMUX.IMUX.4.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA0_8</td></tr>
<tr><td>TCELL93:IMUX.IMUX.7.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER0_9</td></tr>
<tr><td>TCELL93:IMUX.IMUX.10.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA0_9</td></tr>
<tr><td>TCELL93:IMUX.IMUX.13.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER0_10</td></tr>
<tr><td>TCELL93:IMUX.IMUX.16.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA0_10</td></tr>
<tr><td>TCELL93:IMUX.IMUX.19.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER0_11</td></tr>
<tr><td>TCELL93:IMUX.IMUX.22.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA0_11</td></tr>
<tr><td>TCELL93:IMUX.IMUX.25.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER0_12</td></tr>
<tr><td>TCELL93:IMUX.IMUX.28.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA0_12</td></tr>
<tr><td>TCELL93:IMUX.IMUX.31.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER0_13</td></tr>
<tr><td>TCELL93:IMUX.IMUX.34.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA0_13</td></tr>
<tr><td>TCELL93:IMUX.IMUX.37.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER0_14</td></tr>
<tr><td>TCELL93:IMUX.IMUX.40.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA0_14</td></tr>
<tr><td>TCELL93:IMUX.IMUX.43.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER0_15</td></tr>
<tr><td>TCELL93:IMUX.IMUX.46.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA0_15</td></tr>
<tr><td>TCELL94:OUT.1.TMIN</td><td>CMAC.RX_DATAOUT0_48</td></tr>
<tr><td>TCELL94:OUT.2.TMIN</td><td>CMAC.SCAN_OUT_CMAC69</td></tr>
<tr><td>TCELL94:OUT.3.TMIN</td><td>CMAC.RX_DATAOUT0_112</td></tr>
<tr><td>TCELL94:OUT.5.TMIN</td><td>CMAC.RX_DATAOUT0_49</td></tr>
<tr><td>TCELL94:OUT.7.TMIN</td><td>CMAC.RX_DATAOUT0_113</td></tr>
<tr><td>TCELL94:OUT.9.TMIN</td><td>CMAC.RX_DATAOUT0_50</td></tr>
<tr><td>TCELL94:OUT.11.TMIN</td><td>CMAC.RX_DATAOUT0_114</td></tr>
<tr><td>TCELL94:OUT.13.TMIN</td><td>CMAC.RX_DATAOUT0_51</td></tr>
<tr><td>TCELL94:OUT.15.TMIN</td><td>CMAC.RX_DATAOUT0_115</td></tr>
<tr><td>TCELL94:OUT.16.TMIN</td><td>CMAC.RX_MTYOUT0_2</td></tr>
<tr><td>TCELL94:OUT.17.TMIN</td><td>CMAC.RX_DATAOUT0_52</td></tr>
<tr><td>TCELL94:OUT.19.TMIN</td><td>CMAC.RX_DATAOUT0_116</td></tr>
<tr><td>TCELL94:OUT.21.TMIN</td><td>CMAC.RX_DATAOUT0_53</td></tr>
<tr><td>TCELL94:OUT.23.TMIN</td><td>CMAC.RX_DATAOUT0_117</td></tr>
<tr><td>TCELL94:OUT.25.TMIN</td><td>CMAC.RX_DATAOUT0_54</td></tr>
<tr><td>TCELL94:OUT.27.TMIN</td><td>CMAC.RX_DATAOUT0_118</td></tr>
<tr><td>TCELL94:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC68</td></tr>
<tr><td>TCELL94:OUT.29.TMIN</td><td>CMAC.RX_DATAOUT0_55</td></tr>
<tr><td>TCELL94:OUT.31.TMIN</td><td>CMAC.RX_DATAOUT0_119</td></tr>
<tr><td>TCELL94:IMUX.IMUX.1.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER1_0</td></tr>
<tr><td>TCELL94:IMUX.IMUX.4.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA1_0</td></tr>
<tr><td>TCELL94:IMUX.IMUX.7.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER1_1</td></tr>
<tr><td>TCELL94:IMUX.IMUX.10.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA1_1</td></tr>
<tr><td>TCELL94:IMUX.IMUX.13.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER1_2</td></tr>
<tr><td>TCELL94:IMUX.IMUX.16.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA1_2</td></tr>
<tr><td>TCELL94:IMUX.IMUX.19.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER1_3</td></tr>
<tr><td>TCELL94:IMUX.IMUX.22.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA1_3</td></tr>
<tr><td>TCELL94:IMUX.IMUX.25.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER1_4</td></tr>
<tr><td>TCELL94:IMUX.IMUX.28.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA1_4</td></tr>
<tr><td>TCELL94:IMUX.IMUX.31.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER1_5</td></tr>
<tr><td>TCELL94:IMUX.IMUX.34.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA1_5</td></tr>
<tr><td>TCELL94:IMUX.IMUX.37.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER1_6</td></tr>
<tr><td>TCELL94:IMUX.IMUX.40.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA1_6</td></tr>
<tr><td>TCELL94:IMUX.IMUX.43.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER1_7</td></tr>
<tr><td>TCELL94:IMUX.IMUX.46.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA1_7</td></tr>
<tr><td>TCELL95:OUT.1.TMIN</td><td>CMAC.RX_DATAOUT0_56</td></tr>
<tr><td>TCELL95:OUT.2.TMIN</td><td>CMAC.SCAN_OUT_CMAC71</td></tr>
<tr><td>TCELL95:OUT.3.TMIN</td><td>CMAC.RX_DATAOUT0_120</td></tr>
<tr><td>TCELL95:OUT.5.TMIN</td><td>CMAC.RX_DATAOUT0_57</td></tr>
<tr><td>TCELL95:OUT.7.TMIN</td><td>CMAC.RX_DATAOUT0_121</td></tr>
<tr><td>TCELL95:OUT.9.TMIN</td><td>CMAC.RX_DATAOUT0_58</td></tr>
<tr><td>TCELL95:OUT.11.TMIN</td><td>CMAC.RX_DATAOUT0_122</td></tr>
<tr><td>TCELL95:OUT.13.TMIN</td><td>CMAC.RX_DATAOUT0_59</td></tr>
<tr><td>TCELL95:OUT.15.TMIN</td><td>CMAC.RX_DATAOUT0_123</td></tr>
<tr><td>TCELL95:OUT.16.TMIN</td><td>CMAC.RX_MTYOUT0_3</td></tr>
<tr><td>TCELL95:OUT.17.TMIN</td><td>CMAC.RX_DATAOUT0_60</td></tr>
<tr><td>TCELL95:OUT.19.TMIN</td><td>CMAC.RX_DATAOUT0_124</td></tr>
<tr><td>TCELL95:OUT.21.TMIN</td><td>CMAC.RX_DATAOUT0_61</td></tr>
<tr><td>TCELL95:OUT.23.TMIN</td><td>CMAC.RX_DATAOUT0_125</td></tr>
<tr><td>TCELL95:OUT.25.TMIN</td><td>CMAC.RX_DATAOUT0_62</td></tr>
<tr><td>TCELL95:OUT.27.TMIN</td><td>CMAC.RX_DATAOUT0_126</td></tr>
<tr><td>TCELL95:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC70</td></tr>
<tr><td>TCELL95:OUT.29.TMIN</td><td>CMAC.RX_DATAOUT0_63</td></tr>
<tr><td>TCELL95:OUT.31.TMIN</td><td>CMAC.RX_DATAOUT0_127</td></tr>
<tr><td>TCELL95:IMUX.IMUX.1.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER1_8</td></tr>
<tr><td>TCELL95:IMUX.IMUX.4.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA1_8</td></tr>
<tr><td>TCELL95:IMUX.IMUX.7.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER1_9</td></tr>
<tr><td>TCELL95:IMUX.IMUX.10.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA1_9</td></tr>
<tr><td>TCELL95:IMUX.IMUX.13.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER1_10</td></tr>
<tr><td>TCELL95:IMUX.IMUX.16.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA1_10</td></tr>
<tr><td>TCELL95:IMUX.IMUX.19.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER1_11</td></tr>
<tr><td>TCELL95:IMUX.IMUX.22.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA1_11</td></tr>
<tr><td>TCELL95:IMUX.IMUX.25.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER1_12</td></tr>
<tr><td>TCELL95:IMUX.IMUX.28.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA1_12</td></tr>
<tr><td>TCELL95:IMUX.IMUX.31.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER1_13</td></tr>
<tr><td>TCELL95:IMUX.IMUX.34.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA1_13</td></tr>
<tr><td>TCELL95:IMUX.IMUX.37.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER1_14</td></tr>
<tr><td>TCELL95:IMUX.IMUX.40.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA1_14</td></tr>
<tr><td>TCELL95:IMUX.IMUX.43.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER1_15</td></tr>
<tr><td>TCELL95:IMUX.IMUX.46.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA1_15</td></tr>
<tr><td>TCELL96:OUT.1.TMIN</td><td>CMAC.RX_DATAOUT1_0</td></tr>
<tr><td>TCELL96:OUT.2.TMIN</td><td>CMAC.SCAN_OUT_CMAC73</td></tr>
<tr><td>TCELL96:OUT.3.TMIN</td><td>CMAC.RX_DATAOUT1_64</td></tr>
<tr><td>TCELL96:OUT.5.TMIN</td><td>CMAC.RX_DATAOUT1_1</td></tr>
<tr><td>TCELL96:OUT.7.TMIN</td><td>CMAC.RX_DATAOUT1_65</td></tr>
<tr><td>TCELL96:OUT.9.TMIN</td><td>CMAC.RX_DATAOUT1_2</td></tr>
<tr><td>TCELL96:OUT.11.TMIN</td><td>CMAC.RX_DATAOUT1_66</td></tr>
<tr><td>TCELL96:OUT.13.TMIN</td><td>CMAC.RX_DATAOUT1_3</td></tr>
<tr><td>TCELL96:OUT.15.TMIN</td><td>CMAC.RX_DATAOUT1_67</td></tr>
<tr><td>TCELL96:OUT.16.TMIN</td><td>CMAC.RX_ENAOUT1</td></tr>
<tr><td>TCELL96:OUT.17.TMIN</td><td>CMAC.RX_DATAOUT1_4</td></tr>
<tr><td>TCELL96:OUT.19.TMIN</td><td>CMAC.RX_DATAOUT1_68</td></tr>
<tr><td>TCELL96:OUT.21.TMIN</td><td>CMAC.RX_DATAOUT1_5</td></tr>
<tr><td>TCELL96:OUT.23.TMIN</td><td>CMAC.RX_DATAOUT1_69</td></tr>
<tr><td>TCELL96:OUT.25.TMIN</td><td>CMAC.RX_DATAOUT1_6</td></tr>
<tr><td>TCELL96:OUT.27.TMIN</td><td>CMAC.RX_DATAOUT1_70</td></tr>
<tr><td>TCELL96:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC72</td></tr>
<tr><td>TCELL96:OUT.29.TMIN</td><td>CMAC.RX_DATAOUT1_7</td></tr>
<tr><td>TCELL96:OUT.31.TMIN</td><td>CMAC.RX_DATAOUT1_71</td></tr>
<tr><td>TCELL96:IMUX.IMUX.1.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER2_0</td></tr>
<tr><td>TCELL96:IMUX.IMUX.4.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA2_0</td></tr>
<tr><td>TCELL96:IMUX.IMUX.7.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER2_1</td></tr>
<tr><td>TCELL96:IMUX.IMUX.10.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA2_1</td></tr>
<tr><td>TCELL96:IMUX.IMUX.13.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER2_2</td></tr>
<tr><td>TCELL96:IMUX.IMUX.16.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA2_2</td></tr>
<tr><td>TCELL96:IMUX.IMUX.19.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER2_3</td></tr>
<tr><td>TCELL96:IMUX.IMUX.22.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA2_3</td></tr>
<tr><td>TCELL96:IMUX.IMUX.25.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER2_4</td></tr>
<tr><td>TCELL96:IMUX.IMUX.28.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA2_4</td></tr>
<tr><td>TCELL96:IMUX.IMUX.31.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER2_5</td></tr>
<tr><td>TCELL96:IMUX.IMUX.34.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA2_5</td></tr>
<tr><td>TCELL96:IMUX.IMUX.37.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER2_6</td></tr>
<tr><td>TCELL96:IMUX.IMUX.40.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA2_6</td></tr>
<tr><td>TCELL96:IMUX.IMUX.43.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER2_7</td></tr>
<tr><td>TCELL96:IMUX.IMUX.46.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA2_7</td></tr>
<tr><td>TCELL97:OUT.1.TMIN</td><td>CMAC.RX_DATAOUT1_8</td></tr>
<tr><td>TCELL97:OUT.2.TMIN</td><td>CMAC.SCAN_OUT_CMAC75</td></tr>
<tr><td>TCELL97:OUT.3.TMIN</td><td>CMAC.RX_DATAOUT1_72</td></tr>
<tr><td>TCELL97:OUT.5.TMIN</td><td>CMAC.RX_DATAOUT1_9</td></tr>
<tr><td>TCELL97:OUT.7.TMIN</td><td>CMAC.RX_DATAOUT1_73</td></tr>
<tr><td>TCELL97:OUT.9.TMIN</td><td>CMAC.RX_DATAOUT1_10</td></tr>
<tr><td>TCELL97:OUT.11.TMIN</td><td>CMAC.RX_DATAOUT1_74</td></tr>
<tr><td>TCELL97:OUT.13.TMIN</td><td>CMAC.RX_DATAOUT1_11</td></tr>
<tr><td>TCELL97:OUT.15.TMIN</td><td>CMAC.RX_DATAOUT1_75</td></tr>
<tr><td>TCELL97:OUT.16.TMIN</td><td>CMAC.RX_EOPOUT1</td></tr>
<tr><td>TCELL97:OUT.17.TMIN</td><td>CMAC.RX_DATAOUT1_12</td></tr>
<tr><td>TCELL97:OUT.19.TMIN</td><td>CMAC.RX_DATAOUT1_76</td></tr>
<tr><td>TCELL97:OUT.21.TMIN</td><td>CMAC.RX_DATAOUT1_13</td></tr>
<tr><td>TCELL97:OUT.23.TMIN</td><td>CMAC.RX_DATAOUT1_77</td></tr>
<tr><td>TCELL97:OUT.25.TMIN</td><td>CMAC.RX_DATAOUT1_14</td></tr>
<tr><td>TCELL97:OUT.27.TMIN</td><td>CMAC.RX_DATAOUT1_78</td></tr>
<tr><td>TCELL97:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC74</td></tr>
<tr><td>TCELL97:OUT.29.TMIN</td><td>CMAC.RX_DATAOUT1_15</td></tr>
<tr><td>TCELL97:OUT.31.TMIN</td><td>CMAC.RX_DATAOUT1_79</td></tr>
<tr><td>TCELL97:IMUX.IMUX.1.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER2_8</td></tr>
<tr><td>TCELL97:IMUX.IMUX.4.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA2_8</td></tr>
<tr><td>TCELL97:IMUX.IMUX.7.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER2_9</td></tr>
<tr><td>TCELL97:IMUX.IMUX.10.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA2_9</td></tr>
<tr><td>TCELL97:IMUX.IMUX.13.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER2_10</td></tr>
<tr><td>TCELL97:IMUX.IMUX.16.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA2_10</td></tr>
<tr><td>TCELL97:IMUX.IMUX.19.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER2_11</td></tr>
<tr><td>TCELL97:IMUX.IMUX.22.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA2_11</td></tr>
<tr><td>TCELL97:IMUX.IMUX.25.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER2_12</td></tr>
<tr><td>TCELL97:IMUX.IMUX.28.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA2_12</td></tr>
<tr><td>TCELL97:IMUX.IMUX.31.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER2_13</td></tr>
<tr><td>TCELL97:IMUX.IMUX.34.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA2_13</td></tr>
<tr><td>TCELL97:IMUX.IMUX.37.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER2_14</td></tr>
<tr><td>TCELL97:IMUX.IMUX.40.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA2_14</td></tr>
<tr><td>TCELL97:IMUX.IMUX.43.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER2_15</td></tr>
<tr><td>TCELL97:IMUX.IMUX.46.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA2_15</td></tr>
<tr><td>TCELL98:OUT.1.TMIN</td><td>CMAC.RX_DATAOUT1_16</td></tr>
<tr><td>TCELL98:OUT.2.TMIN</td><td>CMAC.SCAN_OUT_CMAC77</td></tr>
<tr><td>TCELL98:OUT.3.TMIN</td><td>CMAC.RX_DATAOUT1_80</td></tr>
<tr><td>TCELL98:OUT.5.TMIN</td><td>CMAC.RX_DATAOUT1_17</td></tr>
<tr><td>TCELL98:OUT.7.TMIN</td><td>CMAC.RX_DATAOUT1_81</td></tr>
<tr><td>TCELL98:OUT.9.TMIN</td><td>CMAC.RX_DATAOUT1_18</td></tr>
<tr><td>TCELL98:OUT.11.TMIN</td><td>CMAC.RX_DATAOUT1_82</td></tr>
<tr><td>TCELL98:OUT.13.TMIN</td><td>CMAC.RX_DATAOUT1_19</td></tr>
<tr><td>TCELL98:OUT.15.TMIN</td><td>CMAC.RX_DATAOUT1_83</td></tr>
<tr><td>TCELL98:OUT.16.TMIN</td><td>CMAC.RX_SOPOUT1</td></tr>
<tr><td>TCELL98:OUT.17.TMIN</td><td>CMAC.RX_DATAOUT1_20</td></tr>
<tr><td>TCELL98:OUT.19.TMIN</td><td>CMAC.RX_DATAOUT1_84</td></tr>
<tr><td>TCELL98:OUT.21.TMIN</td><td>CMAC.RX_DATAOUT1_21</td></tr>
<tr><td>TCELL98:OUT.23.TMIN</td><td>CMAC.RX_DATAOUT1_85</td></tr>
<tr><td>TCELL98:OUT.25.TMIN</td><td>CMAC.RX_DATAOUT1_22</td></tr>
<tr><td>TCELL98:OUT.27.TMIN</td><td>CMAC.RX_DATAOUT1_86</td></tr>
<tr><td>TCELL98:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC76</td></tr>
<tr><td>TCELL98:OUT.29.TMIN</td><td>CMAC.RX_DATAOUT1_23</td></tr>
<tr><td>TCELL98:OUT.31.TMIN</td><td>CMAC.RX_DATAOUT1_87</td></tr>
<tr><td>TCELL98:IMUX.IMUX.1.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER3_0</td></tr>
<tr><td>TCELL98:IMUX.IMUX.4.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA3_0</td></tr>
<tr><td>TCELL98:IMUX.IMUX.7.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER3_1</td></tr>
<tr><td>TCELL98:IMUX.IMUX.10.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA3_1</td></tr>
<tr><td>TCELL98:IMUX.IMUX.13.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER3_2</td></tr>
<tr><td>TCELL98:IMUX.IMUX.16.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA3_2</td></tr>
<tr><td>TCELL98:IMUX.IMUX.19.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER3_3</td></tr>
<tr><td>TCELL98:IMUX.IMUX.22.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA3_3</td></tr>
<tr><td>TCELL98:IMUX.IMUX.25.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER3_4</td></tr>
<tr><td>TCELL98:IMUX.IMUX.28.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA3_4</td></tr>
<tr><td>TCELL98:IMUX.IMUX.31.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER3_5</td></tr>
<tr><td>TCELL98:IMUX.IMUX.34.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA3_5</td></tr>
<tr><td>TCELL98:IMUX.IMUX.37.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER3_6</td></tr>
<tr><td>TCELL98:IMUX.IMUX.40.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA3_6</td></tr>
<tr><td>TCELL98:IMUX.IMUX.43.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER3_7</td></tr>
<tr><td>TCELL98:IMUX.IMUX.46.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA3_7</td></tr>
<tr><td>TCELL99:OUT.1.TMIN</td><td>CMAC.RX_DATAOUT1_24</td></tr>
<tr><td>TCELL99:OUT.2.TMIN</td><td>CMAC.SCAN_OUT_CMAC79</td></tr>
<tr><td>TCELL99:OUT.3.TMIN</td><td>CMAC.RX_DATAOUT1_88</td></tr>
<tr><td>TCELL99:OUT.5.TMIN</td><td>CMAC.RX_DATAOUT1_25</td></tr>
<tr><td>TCELL99:OUT.7.TMIN</td><td>CMAC.RX_DATAOUT1_89</td></tr>
<tr><td>TCELL99:OUT.9.TMIN</td><td>CMAC.RX_DATAOUT1_26</td></tr>
<tr><td>TCELL99:OUT.11.TMIN</td><td>CMAC.RX_DATAOUT1_90</td></tr>
<tr><td>TCELL99:OUT.13.TMIN</td><td>CMAC.RX_DATAOUT1_27</td></tr>
<tr><td>TCELL99:OUT.15.TMIN</td><td>CMAC.RX_DATAOUT1_91</td></tr>
<tr><td>TCELL99:OUT.16.TMIN</td><td>CMAC.RX_ERROUT1</td></tr>
<tr><td>TCELL99:OUT.17.TMIN</td><td>CMAC.RX_DATAOUT1_28</td></tr>
<tr><td>TCELL99:OUT.19.TMIN</td><td>CMAC.RX_DATAOUT1_92</td></tr>
<tr><td>TCELL99:OUT.21.TMIN</td><td>CMAC.RX_DATAOUT1_29</td></tr>
<tr><td>TCELL99:OUT.23.TMIN</td><td>CMAC.RX_DATAOUT1_93</td></tr>
<tr><td>TCELL99:OUT.25.TMIN</td><td>CMAC.RX_DATAOUT1_30</td></tr>
<tr><td>TCELL99:OUT.27.TMIN</td><td>CMAC.RX_DATAOUT1_94</td></tr>
<tr><td>TCELL99:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC78</td></tr>
<tr><td>TCELL99:OUT.29.TMIN</td><td>CMAC.RX_DATAOUT1_31</td></tr>
<tr><td>TCELL99:OUT.31.TMIN</td><td>CMAC.RX_DATAOUT1_95</td></tr>
<tr><td>TCELL99:IMUX.IMUX.1.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER3_8</td></tr>
<tr><td>TCELL99:IMUX.IMUX.4.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA3_8</td></tr>
<tr><td>TCELL99:IMUX.IMUX.7.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER3_9</td></tr>
<tr><td>TCELL99:IMUX.IMUX.10.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA3_9</td></tr>
<tr><td>TCELL99:IMUX.IMUX.13.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER3_10</td></tr>
<tr><td>TCELL99:IMUX.IMUX.16.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA3_10</td></tr>
<tr><td>TCELL99:IMUX.IMUX.19.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER3_11</td></tr>
<tr><td>TCELL99:IMUX.IMUX.22.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA3_11</td></tr>
<tr><td>TCELL99:IMUX.IMUX.25.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER3_12</td></tr>
<tr><td>TCELL99:IMUX.IMUX.28.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA3_12</td></tr>
<tr><td>TCELL99:IMUX.IMUX.31.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER3_13</td></tr>
<tr><td>TCELL99:IMUX.IMUX.34.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA3_13</td></tr>
<tr><td>TCELL99:IMUX.IMUX.37.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER3_14</td></tr>
<tr><td>TCELL99:IMUX.IMUX.40.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA3_14</td></tr>
<tr><td>TCELL99:IMUX.IMUX.43.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER3_15</td></tr>
<tr><td>TCELL99:IMUX.IMUX.46.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA3_15</td></tr>
<tr><td>TCELL100:OUT.1.TMIN</td><td>CMAC.RX_DATAOUT1_32</td></tr>
<tr><td>TCELL100:OUT.2.TMIN</td><td>CMAC.SCAN_OUT_CMAC81</td></tr>
<tr><td>TCELL100:OUT.3.TMIN</td><td>CMAC.RX_DATAOUT1_96</td></tr>
<tr><td>TCELL100:OUT.5.TMIN</td><td>CMAC.RX_DATAOUT1_33</td></tr>
<tr><td>TCELL100:OUT.7.TMIN</td><td>CMAC.RX_DATAOUT1_97</td></tr>
<tr><td>TCELL100:OUT.9.TMIN</td><td>CMAC.RX_DATAOUT1_34</td></tr>
<tr><td>TCELL100:OUT.11.TMIN</td><td>CMAC.RX_DATAOUT1_98</td></tr>
<tr><td>TCELL100:OUT.13.TMIN</td><td>CMAC.RX_DATAOUT1_35</td></tr>
<tr><td>TCELL100:OUT.15.TMIN</td><td>CMAC.RX_DATAOUT1_99</td></tr>
<tr><td>TCELL100:OUT.16.TMIN</td><td>CMAC.RX_MTYOUT1_0</td></tr>
<tr><td>TCELL100:OUT.17.TMIN</td><td>CMAC.RX_DATAOUT1_36</td></tr>
<tr><td>TCELL100:OUT.19.TMIN</td><td>CMAC.RX_DATAOUT1_100</td></tr>
<tr><td>TCELL100:OUT.21.TMIN</td><td>CMAC.RX_DATAOUT1_37</td></tr>
<tr><td>TCELL100:OUT.23.TMIN</td><td>CMAC.RX_DATAOUT1_101</td></tr>
<tr><td>TCELL100:OUT.25.TMIN</td><td>CMAC.RX_DATAOUT1_38</td></tr>
<tr><td>TCELL100:OUT.27.TMIN</td><td>CMAC.RX_DATAOUT1_102</td></tr>
<tr><td>TCELL100:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC80</td></tr>
<tr><td>TCELL100:OUT.29.TMIN</td><td>CMAC.RX_DATAOUT1_39</td></tr>
<tr><td>TCELL100:OUT.31.TMIN</td><td>CMAC.RX_DATAOUT1_103</td></tr>
<tr><td>TCELL100:IMUX.IMUX.1.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER4_0</td></tr>
<tr><td>TCELL100:IMUX.IMUX.4.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA4_0</td></tr>
<tr><td>TCELL100:IMUX.IMUX.7.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER4_1</td></tr>
<tr><td>TCELL100:IMUX.IMUX.10.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA4_1</td></tr>
<tr><td>TCELL100:IMUX.IMUX.13.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER4_2</td></tr>
<tr><td>TCELL100:IMUX.IMUX.16.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA4_2</td></tr>
<tr><td>TCELL100:IMUX.IMUX.19.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER4_3</td></tr>
<tr><td>TCELL100:IMUX.IMUX.22.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA4_3</td></tr>
<tr><td>TCELL100:IMUX.IMUX.25.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER4_4</td></tr>
<tr><td>TCELL100:IMUX.IMUX.28.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA4_4</td></tr>
<tr><td>TCELL100:IMUX.IMUX.31.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER4_5</td></tr>
<tr><td>TCELL100:IMUX.IMUX.34.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA4_5</td></tr>
<tr><td>TCELL100:IMUX.IMUX.37.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER4_6</td></tr>
<tr><td>TCELL100:IMUX.IMUX.40.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA4_6</td></tr>
<tr><td>TCELL100:IMUX.IMUX.43.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER4_7</td></tr>
<tr><td>TCELL100:IMUX.IMUX.46.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA4_7</td></tr>
<tr><td>TCELL101:OUT.1.TMIN</td><td>CMAC.RX_DATAOUT1_40</td></tr>
<tr><td>TCELL101:OUT.2.TMIN</td><td>CMAC.SCAN_OUT_CMAC83</td></tr>
<tr><td>TCELL101:OUT.3.TMIN</td><td>CMAC.RX_DATAOUT1_104</td></tr>
<tr><td>TCELL101:OUT.5.TMIN</td><td>CMAC.RX_DATAOUT1_41</td></tr>
<tr><td>TCELL101:OUT.7.TMIN</td><td>CMAC.RX_DATAOUT1_105</td></tr>
<tr><td>TCELL101:OUT.9.TMIN</td><td>CMAC.RX_DATAOUT1_42</td></tr>
<tr><td>TCELL101:OUT.11.TMIN</td><td>CMAC.RX_DATAOUT1_106</td></tr>
<tr><td>TCELL101:OUT.13.TMIN</td><td>CMAC.RX_DATAOUT1_43</td></tr>
<tr><td>TCELL101:OUT.15.TMIN</td><td>CMAC.RX_DATAOUT1_107</td></tr>
<tr><td>TCELL101:OUT.16.TMIN</td><td>CMAC.RX_MTYOUT1_1</td></tr>
<tr><td>TCELL101:OUT.17.TMIN</td><td>CMAC.RX_DATAOUT1_44</td></tr>
<tr><td>TCELL101:OUT.19.TMIN</td><td>CMAC.RX_DATAOUT1_108</td></tr>
<tr><td>TCELL101:OUT.21.TMIN</td><td>CMAC.RX_DATAOUT1_45</td></tr>
<tr><td>TCELL101:OUT.23.TMIN</td><td>CMAC.RX_DATAOUT1_109</td></tr>
<tr><td>TCELL101:OUT.25.TMIN</td><td>CMAC.RX_DATAOUT1_46</td></tr>
<tr><td>TCELL101:OUT.27.TMIN</td><td>CMAC.RX_DATAOUT1_110</td></tr>
<tr><td>TCELL101:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC82</td></tr>
<tr><td>TCELL101:OUT.29.TMIN</td><td>CMAC.RX_DATAOUT1_47</td></tr>
<tr><td>TCELL101:OUT.31.TMIN</td><td>CMAC.RX_DATAOUT1_111</td></tr>
<tr><td>TCELL101:IMUX.IMUX.1.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER4_8</td></tr>
<tr><td>TCELL101:IMUX.IMUX.4.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA4_8</td></tr>
<tr><td>TCELL101:IMUX.IMUX.7.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER4_9</td></tr>
<tr><td>TCELL101:IMUX.IMUX.10.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA4_9</td></tr>
<tr><td>TCELL101:IMUX.IMUX.13.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER4_10</td></tr>
<tr><td>TCELL101:IMUX.IMUX.16.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA4_10</td></tr>
<tr><td>TCELL101:IMUX.IMUX.19.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER4_11</td></tr>
<tr><td>TCELL101:IMUX.IMUX.22.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA4_11</td></tr>
<tr><td>TCELL101:IMUX.IMUX.25.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER4_12</td></tr>
<tr><td>TCELL101:IMUX.IMUX.28.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA4_12</td></tr>
<tr><td>TCELL101:IMUX.IMUX.31.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER4_13</td></tr>
<tr><td>TCELL101:IMUX.IMUX.34.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA4_13</td></tr>
<tr><td>TCELL101:IMUX.IMUX.37.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER4_14</td></tr>
<tr><td>TCELL101:IMUX.IMUX.40.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA4_14</td></tr>
<tr><td>TCELL101:IMUX.IMUX.43.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER4_15</td></tr>
<tr><td>TCELL101:IMUX.IMUX.46.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA4_15</td></tr>
<tr><td>TCELL102:OUT.1.TMIN</td><td>CMAC.RX_DATAOUT1_48</td></tr>
<tr><td>TCELL102:OUT.2.TMIN</td><td>CMAC.SCAN_OUT_CMAC85</td></tr>
<tr><td>TCELL102:OUT.3.TMIN</td><td>CMAC.RX_DATAOUT1_112</td></tr>
<tr><td>TCELL102:OUT.5.TMIN</td><td>CMAC.RX_DATAOUT1_49</td></tr>
<tr><td>TCELL102:OUT.7.TMIN</td><td>CMAC.RX_DATAOUT1_113</td></tr>
<tr><td>TCELL102:OUT.9.TMIN</td><td>CMAC.RX_DATAOUT1_50</td></tr>
<tr><td>TCELL102:OUT.11.TMIN</td><td>CMAC.RX_DATAOUT1_114</td></tr>
<tr><td>TCELL102:OUT.13.TMIN</td><td>CMAC.RX_DATAOUT1_51</td></tr>
<tr><td>TCELL102:OUT.15.TMIN</td><td>CMAC.RX_DATAOUT1_115</td></tr>
<tr><td>TCELL102:OUT.16.TMIN</td><td>CMAC.RX_MTYOUT1_2</td></tr>
<tr><td>TCELL102:OUT.17.TMIN</td><td>CMAC.RX_DATAOUT1_52</td></tr>
<tr><td>TCELL102:OUT.19.TMIN</td><td>CMAC.RX_DATAOUT1_116</td></tr>
<tr><td>TCELL102:OUT.21.TMIN</td><td>CMAC.RX_DATAOUT1_53</td></tr>
<tr><td>TCELL102:OUT.23.TMIN</td><td>CMAC.RX_DATAOUT1_117</td></tr>
<tr><td>TCELL102:OUT.25.TMIN</td><td>CMAC.RX_DATAOUT1_54</td></tr>
<tr><td>TCELL102:OUT.27.TMIN</td><td>CMAC.RX_DATAOUT1_118</td></tr>
<tr><td>TCELL102:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC84</td></tr>
<tr><td>TCELL102:OUT.29.TMIN</td><td>CMAC.RX_DATAOUT1_55</td></tr>
<tr><td>TCELL102:OUT.31.TMIN</td><td>CMAC.RX_DATAOUT1_119</td></tr>
<tr><td>TCELL102:IMUX.IMUX.1.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER5_0</td></tr>
<tr><td>TCELL102:IMUX.IMUX.4.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA5_0</td></tr>
<tr><td>TCELL102:IMUX.IMUX.7.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER5_1</td></tr>
<tr><td>TCELL102:IMUX.IMUX.10.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA5_1</td></tr>
<tr><td>TCELL102:IMUX.IMUX.13.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER5_2</td></tr>
<tr><td>TCELL102:IMUX.IMUX.16.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA5_2</td></tr>
<tr><td>TCELL102:IMUX.IMUX.19.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER5_3</td></tr>
<tr><td>TCELL102:IMUX.IMUX.22.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA5_3</td></tr>
<tr><td>TCELL102:IMUX.IMUX.25.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER5_4</td></tr>
<tr><td>TCELL102:IMUX.IMUX.28.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA5_4</td></tr>
<tr><td>TCELL102:IMUX.IMUX.31.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER5_5</td></tr>
<tr><td>TCELL102:IMUX.IMUX.34.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA5_5</td></tr>
<tr><td>TCELL102:IMUX.IMUX.37.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER5_6</td></tr>
<tr><td>TCELL102:IMUX.IMUX.40.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA5_6</td></tr>
<tr><td>TCELL102:IMUX.IMUX.43.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER5_7</td></tr>
<tr><td>TCELL102:IMUX.IMUX.46.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA5_7</td></tr>
<tr><td>TCELL103:OUT.1.TMIN</td><td>CMAC.RX_DATAOUT1_56</td></tr>
<tr><td>TCELL103:OUT.2.TMIN</td><td>CMAC.SCAN_OUT_CMAC87</td></tr>
<tr><td>TCELL103:OUT.3.TMIN</td><td>CMAC.RX_DATAOUT1_120</td></tr>
<tr><td>TCELL103:OUT.5.TMIN</td><td>CMAC.RX_DATAOUT1_57</td></tr>
<tr><td>TCELL103:OUT.7.TMIN</td><td>CMAC.RX_DATAOUT1_121</td></tr>
<tr><td>TCELL103:OUT.9.TMIN</td><td>CMAC.RX_DATAOUT1_58</td></tr>
<tr><td>TCELL103:OUT.11.TMIN</td><td>CMAC.RX_DATAOUT1_122</td></tr>
<tr><td>TCELL103:OUT.13.TMIN</td><td>CMAC.RX_DATAOUT1_59</td></tr>
<tr><td>TCELL103:OUT.15.TMIN</td><td>CMAC.RX_DATAOUT1_123</td></tr>
<tr><td>TCELL103:OUT.16.TMIN</td><td>CMAC.RX_MTYOUT1_3</td></tr>
<tr><td>TCELL103:OUT.17.TMIN</td><td>CMAC.RX_DATAOUT1_60</td></tr>
<tr><td>TCELL103:OUT.19.TMIN</td><td>CMAC.RX_DATAOUT1_124</td></tr>
<tr><td>TCELL103:OUT.21.TMIN</td><td>CMAC.RX_DATAOUT1_61</td></tr>
<tr><td>TCELL103:OUT.23.TMIN</td><td>CMAC.RX_DATAOUT1_125</td></tr>
<tr><td>TCELL103:OUT.25.TMIN</td><td>CMAC.RX_DATAOUT1_62</td></tr>
<tr><td>TCELL103:OUT.27.TMIN</td><td>CMAC.RX_DATAOUT1_126</td></tr>
<tr><td>TCELL103:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC86</td></tr>
<tr><td>TCELL103:OUT.29.TMIN</td><td>CMAC.RX_DATAOUT1_63</td></tr>
<tr><td>TCELL103:OUT.31.TMIN</td><td>CMAC.RX_DATAOUT1_127</td></tr>
<tr><td>TCELL103:IMUX.IMUX.1.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER5_8</td></tr>
<tr><td>TCELL103:IMUX.IMUX.4.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA5_8</td></tr>
<tr><td>TCELL103:IMUX.IMUX.7.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER5_9</td></tr>
<tr><td>TCELL103:IMUX.IMUX.10.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA5_9</td></tr>
<tr><td>TCELL103:IMUX.IMUX.13.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER5_10</td></tr>
<tr><td>TCELL103:IMUX.IMUX.16.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA5_10</td></tr>
<tr><td>TCELL103:IMUX.IMUX.19.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER5_11</td></tr>
<tr><td>TCELL103:IMUX.IMUX.22.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA5_11</td></tr>
<tr><td>TCELL103:IMUX.IMUX.25.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER5_12</td></tr>
<tr><td>TCELL103:IMUX.IMUX.28.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA5_12</td></tr>
<tr><td>TCELL103:IMUX.IMUX.31.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER5_13</td></tr>
<tr><td>TCELL103:IMUX.IMUX.34.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA5_13</td></tr>
<tr><td>TCELL103:IMUX.IMUX.37.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER5_14</td></tr>
<tr><td>TCELL103:IMUX.IMUX.40.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA5_14</td></tr>
<tr><td>TCELL103:IMUX.IMUX.43.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER5_15</td></tr>
<tr><td>TCELL103:IMUX.IMUX.46.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA5_15</td></tr>
<tr><td>TCELL104:OUT.1.TMIN</td><td>CMAC.RX_DATAOUT2_0</td></tr>
<tr><td>TCELL104:OUT.2.TMIN</td><td>CMAC.SCAN_OUT_CMAC89</td></tr>
<tr><td>TCELL104:OUT.3.TMIN</td><td>CMAC.RX_DATAOUT2_64</td></tr>
<tr><td>TCELL104:OUT.5.TMIN</td><td>CMAC.RX_DATAOUT2_1</td></tr>
<tr><td>TCELL104:OUT.7.TMIN</td><td>CMAC.RX_DATAOUT2_65</td></tr>
<tr><td>TCELL104:OUT.9.TMIN</td><td>CMAC.RX_DATAOUT2_2</td></tr>
<tr><td>TCELL104:OUT.11.TMIN</td><td>CMAC.RX_DATAOUT2_66</td></tr>
<tr><td>TCELL104:OUT.13.TMIN</td><td>CMAC.RX_DATAOUT2_3</td></tr>
<tr><td>TCELL104:OUT.15.TMIN</td><td>CMAC.RX_DATAOUT2_67</td></tr>
<tr><td>TCELL104:OUT.16.TMIN</td><td>CMAC.RX_ENAOUT2</td></tr>
<tr><td>TCELL104:OUT.17.TMIN</td><td>CMAC.RX_DATAOUT2_4</td></tr>
<tr><td>TCELL104:OUT.19.TMIN</td><td>CMAC.RX_DATAOUT2_68</td></tr>
<tr><td>TCELL104:OUT.21.TMIN</td><td>CMAC.RX_DATAOUT2_5</td></tr>
<tr><td>TCELL104:OUT.23.TMIN</td><td>CMAC.RX_DATAOUT2_69</td></tr>
<tr><td>TCELL104:OUT.25.TMIN</td><td>CMAC.RX_DATAOUT2_6</td></tr>
<tr><td>TCELL104:OUT.27.TMIN</td><td>CMAC.RX_DATAOUT2_70</td></tr>
<tr><td>TCELL104:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC88</td></tr>
<tr><td>TCELL104:OUT.29.TMIN</td><td>CMAC.RX_DATAOUT2_7</td></tr>
<tr><td>TCELL104:OUT.31.TMIN</td><td>CMAC.RX_DATAOUT2_71</td></tr>
<tr><td>TCELL104:IMUX.IMUX.1.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER6_0</td></tr>
<tr><td>TCELL104:IMUX.IMUX.4.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA6_0</td></tr>
<tr><td>TCELL104:IMUX.IMUX.7.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER6_1</td></tr>
<tr><td>TCELL104:IMUX.IMUX.10.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA6_1</td></tr>
<tr><td>TCELL104:IMUX.IMUX.13.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER6_2</td></tr>
<tr><td>TCELL104:IMUX.IMUX.16.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA6_2</td></tr>
<tr><td>TCELL104:IMUX.IMUX.19.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER6_3</td></tr>
<tr><td>TCELL104:IMUX.IMUX.22.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA6_3</td></tr>
<tr><td>TCELL104:IMUX.IMUX.25.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER6_4</td></tr>
<tr><td>TCELL104:IMUX.IMUX.28.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA6_4</td></tr>
<tr><td>TCELL104:IMUX.IMUX.31.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER6_5</td></tr>
<tr><td>TCELL104:IMUX.IMUX.34.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA6_5</td></tr>
<tr><td>TCELL104:IMUX.IMUX.37.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER6_6</td></tr>
<tr><td>TCELL104:IMUX.IMUX.40.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA6_6</td></tr>
<tr><td>TCELL104:IMUX.IMUX.43.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER6_7</td></tr>
<tr><td>TCELL104:IMUX.IMUX.46.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA6_7</td></tr>
<tr><td>TCELL105:OUT.1.TMIN</td><td>CMAC.RX_DATAOUT2_8</td></tr>
<tr><td>TCELL105:OUT.2.TMIN</td><td>CMAC.SCAN_OUT_CMAC91</td></tr>
<tr><td>TCELL105:OUT.3.TMIN</td><td>CMAC.RX_DATAOUT2_72</td></tr>
<tr><td>TCELL105:OUT.5.TMIN</td><td>CMAC.RX_DATAOUT2_9</td></tr>
<tr><td>TCELL105:OUT.7.TMIN</td><td>CMAC.RX_DATAOUT2_73</td></tr>
<tr><td>TCELL105:OUT.9.TMIN</td><td>CMAC.RX_DATAOUT2_10</td></tr>
<tr><td>TCELL105:OUT.11.TMIN</td><td>CMAC.RX_DATAOUT2_74</td></tr>
<tr><td>TCELL105:OUT.13.TMIN</td><td>CMAC.RX_DATAOUT2_11</td></tr>
<tr><td>TCELL105:OUT.15.TMIN</td><td>CMAC.RX_DATAOUT2_75</td></tr>
<tr><td>TCELL105:OUT.16.TMIN</td><td>CMAC.RX_EOPOUT2</td></tr>
<tr><td>TCELL105:OUT.17.TMIN</td><td>CMAC.RX_DATAOUT2_12</td></tr>
<tr><td>TCELL105:OUT.19.TMIN</td><td>CMAC.RX_DATAOUT2_76</td></tr>
<tr><td>TCELL105:OUT.21.TMIN</td><td>CMAC.RX_DATAOUT2_13</td></tr>
<tr><td>TCELL105:OUT.23.TMIN</td><td>CMAC.RX_DATAOUT2_77</td></tr>
<tr><td>TCELL105:OUT.25.TMIN</td><td>CMAC.RX_DATAOUT2_14</td></tr>
<tr><td>TCELL105:OUT.27.TMIN</td><td>CMAC.RX_DATAOUT2_78</td></tr>
<tr><td>TCELL105:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC90</td></tr>
<tr><td>TCELL105:OUT.29.TMIN</td><td>CMAC.RX_DATAOUT2_15</td></tr>
<tr><td>TCELL105:OUT.31.TMIN</td><td>CMAC.RX_DATAOUT2_79</td></tr>
<tr><td>TCELL105:IMUX.IMUX.1.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER6_8</td></tr>
<tr><td>TCELL105:IMUX.IMUX.4.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA6_8</td></tr>
<tr><td>TCELL105:IMUX.IMUX.7.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER6_9</td></tr>
<tr><td>TCELL105:IMUX.IMUX.10.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA6_9</td></tr>
<tr><td>TCELL105:IMUX.IMUX.13.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER6_10</td></tr>
<tr><td>TCELL105:IMUX.IMUX.16.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA6_10</td></tr>
<tr><td>TCELL105:IMUX.IMUX.19.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER6_11</td></tr>
<tr><td>TCELL105:IMUX.IMUX.22.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA6_11</td></tr>
<tr><td>TCELL105:IMUX.IMUX.25.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER6_12</td></tr>
<tr><td>TCELL105:IMUX.IMUX.28.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA6_12</td></tr>
<tr><td>TCELL105:IMUX.IMUX.31.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER6_13</td></tr>
<tr><td>TCELL105:IMUX.IMUX.34.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA6_13</td></tr>
<tr><td>TCELL105:IMUX.IMUX.37.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER6_14</td></tr>
<tr><td>TCELL105:IMUX.IMUX.40.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA6_14</td></tr>
<tr><td>TCELL105:IMUX.IMUX.43.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER6_15</td></tr>
<tr><td>TCELL105:IMUX.IMUX.46.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA6_15</td></tr>
<tr><td>TCELL106:OUT.1.TMIN</td><td>CMAC.RX_DATAOUT2_16</td></tr>
<tr><td>TCELL106:OUT.2.TMIN</td><td>CMAC.SCAN_OUT_CMAC93</td></tr>
<tr><td>TCELL106:OUT.3.TMIN</td><td>CMAC.RX_DATAOUT2_80</td></tr>
<tr><td>TCELL106:OUT.5.TMIN</td><td>CMAC.RX_DATAOUT2_17</td></tr>
<tr><td>TCELL106:OUT.7.TMIN</td><td>CMAC.RX_DATAOUT2_81</td></tr>
<tr><td>TCELL106:OUT.9.TMIN</td><td>CMAC.RX_DATAOUT2_18</td></tr>
<tr><td>TCELL106:OUT.11.TMIN</td><td>CMAC.RX_DATAOUT2_82</td></tr>
<tr><td>TCELL106:OUT.13.TMIN</td><td>CMAC.RX_DATAOUT2_19</td></tr>
<tr><td>TCELL106:OUT.15.TMIN</td><td>CMAC.RX_DATAOUT2_83</td></tr>
<tr><td>TCELL106:OUT.16.TMIN</td><td>CMAC.RX_SOPOUT2</td></tr>
<tr><td>TCELL106:OUT.17.TMIN</td><td>CMAC.RX_DATAOUT2_20</td></tr>
<tr><td>TCELL106:OUT.19.TMIN</td><td>CMAC.RX_DATAOUT2_84</td></tr>
<tr><td>TCELL106:OUT.21.TMIN</td><td>CMAC.RX_DATAOUT2_21</td></tr>
<tr><td>TCELL106:OUT.23.TMIN</td><td>CMAC.RX_DATAOUT2_85</td></tr>
<tr><td>TCELL106:OUT.25.TMIN</td><td>CMAC.RX_DATAOUT2_22</td></tr>
<tr><td>TCELL106:OUT.27.TMIN</td><td>CMAC.RX_DATAOUT2_86</td></tr>
<tr><td>TCELL106:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC92</td></tr>
<tr><td>TCELL106:OUT.29.TMIN</td><td>CMAC.RX_DATAOUT2_23</td></tr>
<tr><td>TCELL106:OUT.31.TMIN</td><td>CMAC.RX_DATAOUT2_87</td></tr>
<tr><td>TCELL106:IMUX.IMUX.1.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER7_0</td></tr>
<tr><td>TCELL106:IMUX.IMUX.4.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA7_0</td></tr>
<tr><td>TCELL106:IMUX.IMUX.7.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER7_1</td></tr>
<tr><td>TCELL106:IMUX.IMUX.10.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA7_1</td></tr>
<tr><td>TCELL106:IMUX.IMUX.13.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER7_2</td></tr>
<tr><td>TCELL106:IMUX.IMUX.16.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA7_2</td></tr>
<tr><td>TCELL106:IMUX.IMUX.19.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER7_3</td></tr>
<tr><td>TCELL106:IMUX.IMUX.22.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA7_3</td></tr>
<tr><td>TCELL106:IMUX.IMUX.25.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER7_4</td></tr>
<tr><td>TCELL106:IMUX.IMUX.28.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA7_4</td></tr>
<tr><td>TCELL106:IMUX.IMUX.31.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER7_5</td></tr>
<tr><td>TCELL106:IMUX.IMUX.34.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA7_5</td></tr>
<tr><td>TCELL106:IMUX.IMUX.37.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER7_6</td></tr>
<tr><td>TCELL106:IMUX.IMUX.40.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA7_6</td></tr>
<tr><td>TCELL106:IMUX.IMUX.43.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER7_7</td></tr>
<tr><td>TCELL106:IMUX.IMUX.46.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA7_7</td></tr>
<tr><td>TCELL107:OUT.1.TMIN</td><td>CMAC.RX_DATAOUT2_24</td></tr>
<tr><td>TCELL107:OUT.2.TMIN</td><td>CMAC.SCAN_OUT_CMAC95</td></tr>
<tr><td>TCELL107:OUT.3.TMIN</td><td>CMAC.RX_DATAOUT2_88</td></tr>
<tr><td>TCELL107:OUT.5.TMIN</td><td>CMAC.RX_DATAOUT2_25</td></tr>
<tr><td>TCELL107:OUT.7.TMIN</td><td>CMAC.RX_DATAOUT2_89</td></tr>
<tr><td>TCELL107:OUT.9.TMIN</td><td>CMAC.RX_DATAOUT2_26</td></tr>
<tr><td>TCELL107:OUT.11.TMIN</td><td>CMAC.RX_DATAOUT2_90</td></tr>
<tr><td>TCELL107:OUT.13.TMIN</td><td>CMAC.RX_DATAOUT2_27</td></tr>
<tr><td>TCELL107:OUT.15.TMIN</td><td>CMAC.RX_DATAOUT2_91</td></tr>
<tr><td>TCELL107:OUT.16.TMIN</td><td>CMAC.RX_ERROUT2</td></tr>
<tr><td>TCELL107:OUT.17.TMIN</td><td>CMAC.RX_DATAOUT2_28</td></tr>
<tr><td>TCELL107:OUT.19.TMIN</td><td>CMAC.RX_DATAOUT2_92</td></tr>
<tr><td>TCELL107:OUT.21.TMIN</td><td>CMAC.RX_DATAOUT2_29</td></tr>
<tr><td>TCELL107:OUT.23.TMIN</td><td>CMAC.RX_DATAOUT2_93</td></tr>
<tr><td>TCELL107:OUT.25.TMIN</td><td>CMAC.RX_DATAOUT2_30</td></tr>
<tr><td>TCELL107:OUT.27.TMIN</td><td>CMAC.RX_DATAOUT2_94</td></tr>
<tr><td>TCELL107:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC94</td></tr>
<tr><td>TCELL107:OUT.29.TMIN</td><td>CMAC.RX_DATAOUT2_31</td></tr>
<tr><td>TCELL107:OUT.31.TMIN</td><td>CMAC.RX_DATAOUT2_95</td></tr>
<tr><td>TCELL107:IMUX.IMUX.1.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER7_8</td></tr>
<tr><td>TCELL107:IMUX.IMUX.4.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA7_8</td></tr>
<tr><td>TCELL107:IMUX.IMUX.7.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER7_9</td></tr>
<tr><td>TCELL107:IMUX.IMUX.10.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA7_9</td></tr>
<tr><td>TCELL107:IMUX.IMUX.13.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER7_10</td></tr>
<tr><td>TCELL107:IMUX.IMUX.16.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA7_10</td></tr>
<tr><td>TCELL107:IMUX.IMUX.19.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER7_11</td></tr>
<tr><td>TCELL107:IMUX.IMUX.22.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA7_11</td></tr>
<tr><td>TCELL107:IMUX.IMUX.25.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER7_12</td></tr>
<tr><td>TCELL107:IMUX.IMUX.28.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA7_12</td></tr>
<tr><td>TCELL107:IMUX.IMUX.31.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER7_13</td></tr>
<tr><td>TCELL107:IMUX.IMUX.34.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA7_13</td></tr>
<tr><td>TCELL107:IMUX.IMUX.37.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER7_14</td></tr>
<tr><td>TCELL107:IMUX.IMUX.40.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA7_14</td></tr>
<tr><td>TCELL107:IMUX.IMUX.43.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER7_15</td></tr>
<tr><td>TCELL107:IMUX.IMUX.46.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA7_15</td></tr>
<tr><td>TCELL108:OUT.1.TMIN</td><td>CMAC.RX_DATAOUT2_32</td></tr>
<tr><td>TCELL108:OUT.2.TMIN</td><td>CMAC.SCAN_OUT_CMAC97</td></tr>
<tr><td>TCELL108:OUT.3.TMIN</td><td>CMAC.RX_DATAOUT2_96</td></tr>
<tr><td>TCELL108:OUT.5.TMIN</td><td>CMAC.RX_DATAOUT2_33</td></tr>
<tr><td>TCELL108:OUT.7.TMIN</td><td>CMAC.RX_DATAOUT2_97</td></tr>
<tr><td>TCELL108:OUT.9.TMIN</td><td>CMAC.RX_DATAOUT2_34</td></tr>
<tr><td>TCELL108:OUT.11.TMIN</td><td>CMAC.RX_DATAOUT2_98</td></tr>
<tr><td>TCELL108:OUT.13.TMIN</td><td>CMAC.RX_DATAOUT2_35</td></tr>
<tr><td>TCELL108:OUT.15.TMIN</td><td>CMAC.RX_DATAOUT2_99</td></tr>
<tr><td>TCELL108:OUT.16.TMIN</td><td>CMAC.RX_MTYOUT2_0</td></tr>
<tr><td>TCELL108:OUT.17.TMIN</td><td>CMAC.RX_DATAOUT2_36</td></tr>
<tr><td>TCELL108:OUT.19.TMIN</td><td>CMAC.RX_DATAOUT2_100</td></tr>
<tr><td>TCELL108:OUT.21.TMIN</td><td>CMAC.RX_DATAOUT2_37</td></tr>
<tr><td>TCELL108:OUT.23.TMIN</td><td>CMAC.RX_DATAOUT2_101</td></tr>
<tr><td>TCELL108:OUT.25.TMIN</td><td>CMAC.RX_DATAOUT2_38</td></tr>
<tr><td>TCELL108:OUT.27.TMIN</td><td>CMAC.RX_DATAOUT2_102</td></tr>
<tr><td>TCELL108:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC96</td></tr>
<tr><td>TCELL108:OUT.29.TMIN</td><td>CMAC.RX_DATAOUT2_39</td></tr>
<tr><td>TCELL108:OUT.31.TMIN</td><td>CMAC.RX_DATAOUT2_103</td></tr>
<tr><td>TCELL108:IMUX.IMUX.1.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER8_0</td></tr>
<tr><td>TCELL108:IMUX.IMUX.4.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA8_0</td></tr>
<tr><td>TCELL108:IMUX.IMUX.7.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER8_1</td></tr>
<tr><td>TCELL108:IMUX.IMUX.10.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA8_1</td></tr>
<tr><td>TCELL108:IMUX.IMUX.13.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER8_2</td></tr>
<tr><td>TCELL108:IMUX.IMUX.16.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA8_2</td></tr>
<tr><td>TCELL108:IMUX.IMUX.19.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER8_3</td></tr>
<tr><td>TCELL108:IMUX.IMUX.22.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA8_3</td></tr>
<tr><td>TCELL108:IMUX.IMUX.25.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER8_4</td></tr>
<tr><td>TCELL108:IMUX.IMUX.28.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA8_4</td></tr>
<tr><td>TCELL108:IMUX.IMUX.31.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER8_5</td></tr>
<tr><td>TCELL108:IMUX.IMUX.34.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA8_5</td></tr>
<tr><td>TCELL108:IMUX.IMUX.37.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER8_6</td></tr>
<tr><td>TCELL108:IMUX.IMUX.40.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA8_6</td></tr>
<tr><td>TCELL108:IMUX.IMUX.43.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER8_7</td></tr>
<tr><td>TCELL108:IMUX.IMUX.46.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA8_7</td></tr>
<tr><td>TCELL109:OUT.1.TMIN</td><td>CMAC.RX_DATAOUT2_40</td></tr>
<tr><td>TCELL109:OUT.2.TMIN</td><td>CMAC.SCAN_OUT_CMAC99</td></tr>
<tr><td>TCELL109:OUT.3.TMIN</td><td>CMAC.RX_DATAOUT2_104</td></tr>
<tr><td>TCELL109:OUT.5.TMIN</td><td>CMAC.RX_DATAOUT2_41</td></tr>
<tr><td>TCELL109:OUT.7.TMIN</td><td>CMAC.RX_DATAOUT2_105</td></tr>
<tr><td>TCELL109:OUT.9.TMIN</td><td>CMAC.RX_DATAOUT2_42</td></tr>
<tr><td>TCELL109:OUT.11.TMIN</td><td>CMAC.RX_DATAOUT2_106</td></tr>
<tr><td>TCELL109:OUT.13.TMIN</td><td>CMAC.RX_DATAOUT2_43</td></tr>
<tr><td>TCELL109:OUT.15.TMIN</td><td>CMAC.RX_DATAOUT2_107</td></tr>
<tr><td>TCELL109:OUT.16.TMIN</td><td>CMAC.RX_MTYOUT2_1</td></tr>
<tr><td>TCELL109:OUT.17.TMIN</td><td>CMAC.RX_DATAOUT2_44</td></tr>
<tr><td>TCELL109:OUT.19.TMIN</td><td>CMAC.RX_DATAOUT2_108</td></tr>
<tr><td>TCELL109:OUT.21.TMIN</td><td>CMAC.RX_DATAOUT2_45</td></tr>
<tr><td>TCELL109:OUT.23.TMIN</td><td>CMAC.RX_DATAOUT2_109</td></tr>
<tr><td>TCELL109:OUT.25.TMIN</td><td>CMAC.RX_DATAOUT2_46</td></tr>
<tr><td>TCELL109:OUT.27.TMIN</td><td>CMAC.RX_DATAOUT2_110</td></tr>
<tr><td>TCELL109:OUT.28.TMIN</td><td>CMAC.SCAN_OUT_CMAC98</td></tr>
<tr><td>TCELL109:OUT.29.TMIN</td><td>CMAC.RX_DATAOUT2_47</td></tr>
<tr><td>TCELL109:OUT.31.TMIN</td><td>CMAC.RX_DATAOUT2_111</td></tr>
<tr><td>TCELL109:IMUX.IMUX.1.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER8_8</td></tr>
<tr><td>TCELL109:IMUX.IMUX.4.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA8_8</td></tr>
<tr><td>TCELL109:IMUX.IMUX.7.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER8_9</td></tr>
<tr><td>TCELL109:IMUX.IMUX.10.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA8_9</td></tr>
<tr><td>TCELL109:IMUX.IMUX.13.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER8_10</td></tr>
<tr><td>TCELL109:IMUX.IMUX.16.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA8_10</td></tr>
<tr><td>TCELL109:IMUX.IMUX.19.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER8_11</td></tr>
<tr><td>TCELL109:IMUX.IMUX.22.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA8_11</td></tr>
<tr><td>TCELL109:IMUX.IMUX.25.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER8_12</td></tr>
<tr><td>TCELL109:IMUX.IMUX.28.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA8_12</td></tr>
<tr><td>TCELL109:IMUX.IMUX.31.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER8_13</td></tr>
<tr><td>TCELL109:IMUX.IMUX.34.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA8_13</td></tr>
<tr><td>TCELL109:IMUX.IMUX.37.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER8_14</td></tr>
<tr><td>TCELL109:IMUX.IMUX.40.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA8_14</td></tr>
<tr><td>TCELL109:IMUX.IMUX.43.DELAY</td><td>CMAC.CTL_TX_PAUSE_REFRESH_TIMER8_15</td></tr>
<tr><td>TCELL109:IMUX.IMUX.46.DELAY</td><td>CMAC.CTL_TX_PAUSE_QUANTA8_15</td></tr>
<tr><td>TCELL110:OUT.1.TMIN</td><td>CMAC.RX_DATAOUT2_48</td></tr>
<tr><td>TCELL110:OUT.3.TMIN</td><td>CMAC.RX_DATAOUT2_112</td></tr>
<tr><td>TCELL110:OUT.5.TMIN</td><td>CMAC.RX_DATAOUT2_49</td></tr>
<tr><td>TCELL110:OUT.7.TMIN</td><td>CMAC.RX_DATAOUT2_113</td></tr>
<tr><td>TCELL110:OUT.9.TMIN</td><td>CMAC.RX_DATAOUT2_50</td></tr>
<tr><td>TCELL110:OUT.11.TMIN</td><td>CMAC.RX_DATAOUT2_114</td></tr>
<tr><td>TCELL110:OUT.13.TMIN</td><td>CMAC.RX_DATAOUT2_51</td></tr>
<tr><td>TCELL110:OUT.15.TMIN</td><td>CMAC.RX_DATAOUT2_115</td></tr>
<tr><td>TCELL110:OUT.16.TMIN</td><td>CMAC.RX_MTYOUT2_2</td></tr>
<tr><td>TCELL110:OUT.17.TMIN</td><td>CMAC.RX_DATAOUT2_52</td></tr>
<tr><td>TCELL110:OUT.19.TMIN</td><td>CMAC.RX_DATAOUT2_116</td></tr>
<tr><td>TCELL110:OUT.21.TMIN</td><td>CMAC.RX_DATAOUT2_53</td></tr>
<tr><td>TCELL110:OUT.23.TMIN</td><td>CMAC.RX_DATAOUT2_117</td></tr>
<tr><td>TCELL110:OUT.25.TMIN</td><td>CMAC.RX_DATAOUT2_54</td></tr>
<tr><td>TCELL110:OUT.27.TMIN</td><td>CMAC.RX_DATAOUT2_118</td></tr>
<tr><td>TCELL110:OUT.29.TMIN</td><td>CMAC.RX_DATAOUT2_55</td></tr>
<tr><td>TCELL110:OUT.31.TMIN</td><td>CMAC.RX_DATAOUT2_119</td></tr>
<tr><td>TCELL110:IMUX.IMUX.1.DELAY</td><td>CMAC.CTL_RX_SYSTEMTIMERIN72</td></tr>
<tr><td>TCELL110:IMUX.IMUX.4.DELAY</td><td>CMAC.CTL_RX_PAUSE_ACK8</td></tr>
<tr><td>TCELL110:IMUX.IMUX.7.DELAY</td><td>CMAC.CTL_RX_SYSTEMTIMERIN73</td></tr>
<tr><td>TCELL110:IMUX.IMUX.10.DELAY</td><td>CMAC.CTL_RX_CHECK_OPCODE_PPP</td></tr>
<tr><td>TCELL110:IMUX.IMUX.13.DELAY</td><td>CMAC.CTL_RX_SYSTEMTIMERIN74</td></tr>
<tr><td>TCELL110:IMUX.IMUX.16.DELAY</td><td>CMAC.CTL_RX_CHECK_OPCODE_PCP</td></tr>
<tr><td>TCELL110:IMUX.IMUX.19.DELAY</td><td>CMAC.CTL_RX_SYSTEMTIMERIN75</td></tr>
<tr><td>TCELL110:IMUX.IMUX.22.DELAY</td><td>CMAC.CTL_RX_CHECK_OPCODE_GPP</td></tr>
<tr><td>TCELL110:IMUX.IMUX.25.DELAY</td><td>CMAC.CTL_RX_SYSTEMTIMERIN76</td></tr>
<tr><td>TCELL110:IMUX.IMUX.28.DELAY</td><td>CMAC.CTL_RX_CHECK_OPCODE_GCP</td></tr>
<tr><td>TCELL110:IMUX.IMUX.31.DELAY</td><td>CMAC.CTL_RX_SYSTEMTIMERIN77</td></tr>
<tr><td>TCELL110:IMUX.IMUX.34.DELAY</td><td>CMAC.CTL_RX_CHECK_MCAST_PPP</td></tr>
<tr><td>TCELL110:IMUX.IMUX.37.DELAY</td><td>CMAC.CTL_RX_SYSTEMTIMERIN78</td></tr>
<tr><td>TCELL110:IMUX.IMUX.40.DELAY</td><td>CMAC.CTL_RX_CHECK_MCAST_PCP</td></tr>
<tr><td>TCELL110:IMUX.IMUX.43.DELAY</td><td>CMAC.CTL_RX_SYSTEMTIMERIN79</td></tr>
<tr><td>TCELL110:IMUX.IMUX.46.DELAY</td><td>CMAC.CTL_RX_CHECK_MCAST_GPP</td></tr>
<tr><td>TCELL111:OUT.1.TMIN</td><td>CMAC.RX_DATAOUT2_56</td></tr>
<tr><td>TCELL111:OUT.3.TMIN</td><td>CMAC.RX_DATAOUT2_120</td></tr>
<tr><td>TCELL111:OUT.5.TMIN</td><td>CMAC.RX_DATAOUT2_57</td></tr>
<tr><td>TCELL111:OUT.7.TMIN</td><td>CMAC.RX_DATAOUT2_121</td></tr>
<tr><td>TCELL111:OUT.9.TMIN</td><td>CMAC.RX_DATAOUT2_58</td></tr>
<tr><td>TCELL111:OUT.11.TMIN</td><td>CMAC.RX_DATAOUT2_122</td></tr>
<tr><td>TCELL111:OUT.13.TMIN</td><td>CMAC.RX_DATAOUT2_59</td></tr>
<tr><td>TCELL111:OUT.15.TMIN</td><td>CMAC.RX_DATAOUT2_123</td></tr>
<tr><td>TCELL111:OUT.16.TMIN</td><td>CMAC.RX_MTYOUT2_3</td></tr>
<tr><td>TCELL111:OUT.17.TMIN</td><td>CMAC.RX_DATAOUT2_60</td></tr>
<tr><td>TCELL111:OUT.19.TMIN</td><td>CMAC.RX_DATAOUT2_124</td></tr>
<tr><td>TCELL111:OUT.21.TMIN</td><td>CMAC.RX_DATAOUT2_61</td></tr>
<tr><td>TCELL111:OUT.23.TMIN</td><td>CMAC.RX_DATAOUT2_125</td></tr>
<tr><td>TCELL111:OUT.25.TMIN</td><td>CMAC.RX_DATAOUT2_62</td></tr>
<tr><td>TCELL111:OUT.27.TMIN</td><td>CMAC.RX_DATAOUT2_126</td></tr>
<tr><td>TCELL111:OUT.29.TMIN</td><td>CMAC.RX_DATAOUT2_63</td></tr>
<tr><td>TCELL111:OUT.31.TMIN</td><td>CMAC.RX_DATAOUT2_127</td></tr>
<tr><td>TCELL111:IMUX.IMUX.1.DELAY</td><td>CMAC.CTL_RX_SYSTEMTIMERIN64</td></tr>
<tr><td>TCELL111:IMUX.IMUX.4.DELAY</td><td>CMAC.CTL_RX_PAUSE_ACK0</td></tr>
<tr><td>TCELL111:IMUX.IMUX.7.DELAY</td><td>CMAC.CTL_RX_SYSTEMTIMERIN65</td></tr>
<tr><td>TCELL111:IMUX.IMUX.10.DELAY</td><td>CMAC.CTL_RX_PAUSE_ACK1</td></tr>
<tr><td>TCELL111:IMUX.IMUX.13.DELAY</td><td>CMAC.CTL_RX_SYSTEMTIMERIN66</td></tr>
<tr><td>TCELL111:IMUX.IMUX.16.DELAY</td><td>CMAC.CTL_RX_PAUSE_ACK2</td></tr>
<tr><td>TCELL111:IMUX.IMUX.19.DELAY</td><td>CMAC.CTL_RX_SYSTEMTIMERIN67</td></tr>
<tr><td>TCELL111:IMUX.IMUX.22.DELAY</td><td>CMAC.CTL_RX_PAUSE_ACK3</td></tr>
<tr><td>TCELL111:IMUX.IMUX.25.DELAY</td><td>CMAC.CTL_RX_SYSTEMTIMERIN68</td></tr>
<tr><td>TCELL111:IMUX.IMUX.28.DELAY</td><td>CMAC.CTL_RX_PAUSE_ACK4</td></tr>
<tr><td>TCELL111:IMUX.IMUX.31.DELAY</td><td>CMAC.CTL_RX_SYSTEMTIMERIN69</td></tr>
<tr><td>TCELL111:IMUX.IMUX.34.DELAY</td><td>CMAC.CTL_RX_PAUSE_ACK5</td></tr>
<tr><td>TCELL111:IMUX.IMUX.37.DELAY</td><td>CMAC.CTL_RX_SYSTEMTIMERIN70</td></tr>
<tr><td>TCELL111:IMUX.IMUX.40.DELAY</td><td>CMAC.CTL_RX_PAUSE_ACK6</td></tr>
<tr><td>TCELL111:IMUX.IMUX.43.DELAY</td><td>CMAC.CTL_RX_SYSTEMTIMERIN71</td></tr>
<tr><td>TCELL111:IMUX.IMUX.46.DELAY</td><td>CMAC.CTL_RX_PAUSE_ACK7</td></tr>
<tr><td>TCELL112:OUT.1.TMIN</td><td>CMAC.RX_DATAOUT3_0</td></tr>
<tr><td>TCELL112:OUT.3.TMIN</td><td>CMAC.RX_DATAOUT3_64</td></tr>
<tr><td>TCELL112:OUT.5.TMIN</td><td>CMAC.RX_DATAOUT3_1</td></tr>
<tr><td>TCELL112:OUT.7.TMIN</td><td>CMAC.RX_DATAOUT3_65</td></tr>
<tr><td>TCELL112:OUT.9.TMIN</td><td>CMAC.RX_DATAOUT3_2</td></tr>
<tr><td>TCELL112:OUT.11.TMIN</td><td>CMAC.RX_DATAOUT3_66</td></tr>
<tr><td>TCELL112:OUT.13.TMIN</td><td>CMAC.RX_DATAOUT3_3</td></tr>
<tr><td>TCELL112:OUT.15.TMIN</td><td>CMAC.RX_DATAOUT3_67</td></tr>
<tr><td>TCELL112:OUT.16.TMIN</td><td>CMAC.RX_ENAOUT3</td></tr>
<tr><td>TCELL112:OUT.17.TMIN</td><td>CMAC.RX_DATAOUT3_4</td></tr>
<tr><td>TCELL112:OUT.19.TMIN</td><td>CMAC.RX_DATAOUT3_68</td></tr>
<tr><td>TCELL112:OUT.21.TMIN</td><td>CMAC.RX_DATAOUT3_5</td></tr>
<tr><td>TCELL112:OUT.23.TMIN</td><td>CMAC.RX_DATAOUT3_69</td></tr>
<tr><td>TCELL112:OUT.25.TMIN</td><td>CMAC.RX_DATAOUT3_6</td></tr>
<tr><td>TCELL112:OUT.27.TMIN</td><td>CMAC.RX_DATAOUT3_70</td></tr>
<tr><td>TCELL112:OUT.29.TMIN</td><td>CMAC.RX_DATAOUT3_7</td></tr>
<tr><td>TCELL112:OUT.31.TMIN</td><td>CMAC.RX_DATAOUT3_71</td></tr>
<tr><td>TCELL112:IMUX.IMUX.1.DELAY</td><td>CMAC.CTL_RX_SYSTEMTIMERIN56</td></tr>
<tr><td>TCELL112:IMUX.IMUX.4.DELAY</td><td>CMAC.CTL_RX_ENABLE_PPP</td></tr>
<tr><td>TCELL112:IMUX.IMUX.7.DELAY</td><td>CMAC.CTL_RX_SYSTEMTIMERIN57</td></tr>
<tr><td>TCELL112:IMUX.IMUX.10.DELAY</td><td>CMAC.CTL_RX_ENABLE_GPP</td></tr>
<tr><td>TCELL112:IMUX.IMUX.13.DELAY</td><td>CMAC.CTL_RX_SYSTEMTIMERIN58</td></tr>
<tr><td>TCELL112:IMUX.IMUX.16.DELAY</td><td>CMAC.CTL_RX_CHECK_UCAST_PPP</td></tr>
<tr><td>TCELL112:IMUX.IMUX.19.DELAY</td><td>CMAC.CTL_RX_SYSTEMTIMERIN59</td></tr>
<tr><td>TCELL112:IMUX.IMUX.22.DELAY</td><td>CMAC.CTL_RX_CHECK_UCAST_PCP</td></tr>
<tr><td>TCELL112:IMUX.IMUX.25.DELAY</td><td>CMAC.CTL_RX_SYSTEMTIMERIN60</td></tr>
<tr><td>TCELL112:IMUX.IMUX.28.DELAY</td><td>CMAC.CTL_RX_CHECK_UCAST_GPP</td></tr>
<tr><td>TCELL112:IMUX.IMUX.31.DELAY</td><td>CMAC.CTL_RX_SYSTEMTIMERIN61</td></tr>
<tr><td>TCELL112:IMUX.IMUX.34.DELAY</td><td>CMAC.CTL_RX_CHECK_UCAST_GCP</td></tr>
<tr><td>TCELL112:IMUX.IMUX.37.DELAY</td><td>CMAC.CTL_RX_SYSTEMTIMERIN62</td></tr>
<tr><td>TCELL112:IMUX.IMUX.40.DELAY</td><td>CMAC.CTL_RX_CHECK_SA_PPP</td></tr>
<tr><td>TCELL112:IMUX.IMUX.43.DELAY</td><td>CMAC.CTL_RX_SYSTEMTIMERIN63</td></tr>
<tr><td>TCELL112:IMUX.IMUX.46.DELAY</td><td>CMAC.CTL_RX_CHECK_MCAST_GCP</td></tr>
<tr><td>TCELL113:OUT.1.TMIN</td><td>CMAC.RX_DATAOUT3_8</td></tr>
<tr><td>TCELL113:OUT.3.TMIN</td><td>CMAC.RX_DATAOUT3_72</td></tr>
<tr><td>TCELL113:OUT.5.TMIN</td><td>CMAC.RX_DATAOUT3_9</td></tr>
<tr><td>TCELL113:OUT.7.TMIN</td><td>CMAC.RX_DATAOUT3_73</td></tr>
<tr><td>TCELL113:OUT.9.TMIN</td><td>CMAC.RX_DATAOUT3_10</td></tr>
<tr><td>TCELL113:OUT.11.TMIN</td><td>CMAC.RX_DATAOUT3_74</td></tr>
<tr><td>TCELL113:OUT.13.TMIN</td><td>CMAC.RX_DATAOUT3_11</td></tr>
<tr><td>TCELL113:OUT.15.TMIN</td><td>CMAC.RX_DATAOUT3_75</td></tr>
<tr><td>TCELL113:OUT.16.TMIN</td><td>CMAC.RX_EOPOUT3</td></tr>
<tr><td>TCELL113:OUT.17.TMIN</td><td>CMAC.RX_DATAOUT3_12</td></tr>
<tr><td>TCELL113:OUT.19.TMIN</td><td>CMAC.RX_DATAOUT3_76</td></tr>
<tr><td>TCELL113:OUT.21.TMIN</td><td>CMAC.RX_DATAOUT3_13</td></tr>
<tr><td>TCELL113:OUT.23.TMIN</td><td>CMAC.RX_DATAOUT3_77</td></tr>
<tr><td>TCELL113:OUT.25.TMIN</td><td>CMAC.RX_DATAOUT3_14</td></tr>
<tr><td>TCELL113:OUT.27.TMIN</td><td>CMAC.RX_DATAOUT3_78</td></tr>
<tr><td>TCELL113:OUT.29.TMIN</td><td>CMAC.RX_DATAOUT3_15</td></tr>
<tr><td>TCELL113:OUT.31.TMIN</td><td>CMAC.RX_DATAOUT3_79</td></tr>
<tr><td>TCELL113:IMUX.IMUX.1.DELAY</td><td>CMAC.CTL_RX_SYSTEMTIMERIN48</td></tr>
<tr><td>TCELL113:IMUX.IMUX.4.DELAY</td><td>CMAC.CTL_RX_ENABLE_PCP</td></tr>
<tr><td>TCELL113:IMUX.IMUX.7.DELAY</td><td>CMAC.CTL_RX_SYSTEMTIMERIN49</td></tr>
<tr><td>TCELL113:IMUX.IMUX.10.DELAY</td><td>CMAC.CTL_RX_ENABLE_GCP</td></tr>
<tr><td>TCELL113:IMUX.IMUX.13.DELAY</td><td>CMAC.CTL_RX_SYSTEMTIMERIN50</td></tr>
<tr><td>TCELL113:IMUX.IMUX.16.DELAY</td><td>CMAC.CTL_RX_TEST_PATTERN</td></tr>
<tr><td>TCELL113:IMUX.IMUX.19.DELAY</td><td>CMAC.CTL_RX_SYSTEMTIMERIN51</td></tr>
<tr><td>TCELL113:IMUX.IMUX.22.DELAY</td><td>CMAC.CTL_RX_FORCE_RESYNC</td></tr>
<tr><td>TCELL113:IMUX.IMUX.25.DELAY</td><td>CMAC.CTL_RX_SYSTEMTIMERIN52</td></tr>
<tr><td>TCELL113:IMUX.IMUX.28.DELAY</td><td>CMAC.CTL_RX_CHECK_SA_GCP</td></tr>
<tr><td>TCELL113:IMUX.IMUX.31.DELAY</td><td>CMAC.CTL_RX_SYSTEMTIMERIN53</td></tr>
<tr><td>TCELL113:IMUX.IMUX.34.DELAY</td><td>CMAC.CTL_RX_CHECK_SA_GPP</td></tr>
<tr><td>TCELL113:IMUX.IMUX.37.DELAY</td><td>CMAC.CTL_RX_SYSTEMTIMERIN54</td></tr>
<tr><td>TCELL113:IMUX.IMUX.40.DELAY</td><td>CMAC.CTL_RX_CHECK_SA_PCP</td></tr>
<tr><td>TCELL113:IMUX.IMUX.43.DELAY</td><td>CMAC.CTL_RX_SYSTEMTIMERIN55</td></tr>
<tr><td>TCELL113:IMUX.IMUX.46.DELAY</td><td>CMAC.CTL_RX_CHECK_ETYPE_GCP</td></tr>
<tr><td>TCELL114:OUT.1.TMIN</td><td>CMAC.RX_DATAOUT3_16</td></tr>
<tr><td>TCELL114:OUT.3.TMIN</td><td>CMAC.RX_DATAOUT3_80</td></tr>
<tr><td>TCELL114:OUT.5.TMIN</td><td>CMAC.RX_DATAOUT3_17</td></tr>
<tr><td>TCELL114:OUT.7.TMIN</td><td>CMAC.RX_DATAOUT3_81</td></tr>
<tr><td>TCELL114:OUT.9.TMIN</td><td>CMAC.RX_DATAOUT3_18</td></tr>
<tr><td>TCELL114:OUT.11.TMIN</td><td>CMAC.RX_DATAOUT3_82</td></tr>
<tr><td>TCELL114:OUT.13.TMIN</td><td>CMAC.RX_DATAOUT3_19</td></tr>
<tr><td>TCELL114:OUT.15.TMIN</td><td>CMAC.RX_DATAOUT3_83</td></tr>
<tr><td>TCELL114:OUT.16.TMIN</td><td>CMAC.RX_SOPOUT3</td></tr>
<tr><td>TCELL114:OUT.17.TMIN</td><td>CMAC.RX_DATAOUT3_20</td></tr>
<tr><td>TCELL114:OUT.19.TMIN</td><td>CMAC.RX_DATAOUT3_84</td></tr>
<tr><td>TCELL114:OUT.21.TMIN</td><td>CMAC.RX_DATAOUT3_21</td></tr>
<tr><td>TCELL114:OUT.23.TMIN</td><td>CMAC.RX_DATAOUT3_85</td></tr>
<tr><td>TCELL114:OUT.25.TMIN</td><td>CMAC.RX_DATAOUT3_22</td></tr>
<tr><td>TCELL114:OUT.27.TMIN</td><td>CMAC.RX_DATAOUT3_86</td></tr>
<tr><td>TCELL114:OUT.29.TMIN</td><td>CMAC.RX_DATAOUT3_23</td></tr>
<tr><td>TCELL114:OUT.31.TMIN</td><td>CMAC.RX_DATAOUT3_87</td></tr>
<tr><td>TCELL114:IMUX.IMUX.1.DELAY</td><td>CMAC.CTL_RX_SYSTEMTIMERIN40</td></tr>
<tr><td>TCELL114:IMUX.IMUX.4.DELAY</td><td>CMAC.CTL_RX_PAUSE_ENABLE0</td></tr>
<tr><td>TCELL114:IMUX.IMUX.7.DELAY</td><td>CMAC.CTL_RX_SYSTEMTIMERIN41</td></tr>
<tr><td>TCELL114:IMUX.IMUX.10.DELAY</td><td>CMAC.CTL_RX_PAUSE_ENABLE1</td></tr>
<tr><td>TCELL114:IMUX.IMUX.13.DELAY</td><td>CMAC.CTL_RX_SYSTEMTIMERIN42</td></tr>
<tr><td>TCELL114:IMUX.IMUX.16.DELAY</td><td>CMAC.CTL_RX_PAUSE_ENABLE2</td></tr>
<tr><td>TCELL114:IMUX.IMUX.19.DELAY</td><td>CMAC.CTL_RX_SYSTEMTIMERIN43</td></tr>
<tr><td>TCELL114:IMUX.IMUX.22.DELAY</td><td>CMAC.CTL_RX_PAUSE_ENABLE3</td></tr>
<tr><td>TCELL114:IMUX.IMUX.25.DELAY</td><td>CMAC.CTL_RX_SYSTEMTIMERIN44</td></tr>
<tr><td>TCELL114:IMUX.IMUX.28.DELAY</td><td>CMAC.CTL_RX_PAUSE_ENABLE4</td></tr>
<tr><td>TCELL114:IMUX.IMUX.31.DELAY</td><td>CMAC.CTL_RX_SYSTEMTIMERIN45</td></tr>
<tr><td>TCELL114:IMUX.IMUX.34.DELAY</td><td>CMAC.CTL_RX_PAUSE_ENABLE5</td></tr>
<tr><td>TCELL114:IMUX.IMUX.37.DELAY</td><td>CMAC.CTL_RX_SYSTEMTIMERIN46</td></tr>
<tr><td>TCELL114:IMUX.IMUX.40.DELAY</td><td>CMAC.CTL_RX_PAUSE_ENABLE6</td></tr>
<tr><td>TCELL114:IMUX.IMUX.43.DELAY</td><td>CMAC.CTL_RX_SYSTEMTIMERIN47</td></tr>
<tr><td>TCELL114:IMUX.IMUX.46.DELAY</td><td>CMAC.CTL_RX_PAUSE_ENABLE7</td></tr>
<tr><td>TCELL115:OUT.1.TMIN</td><td>CMAC.RX_DATAOUT3_24</td></tr>
<tr><td>TCELL115:OUT.3.TMIN</td><td>CMAC.RX_DATAOUT3_88</td></tr>
<tr><td>TCELL115:OUT.5.TMIN</td><td>CMAC.RX_DATAOUT3_25</td></tr>
<tr><td>TCELL115:OUT.7.TMIN</td><td>CMAC.RX_DATAOUT3_89</td></tr>
<tr><td>TCELL115:OUT.9.TMIN</td><td>CMAC.RX_DATAOUT3_26</td></tr>
<tr><td>TCELL115:OUT.11.TMIN</td><td>CMAC.RX_DATAOUT3_90</td></tr>
<tr><td>TCELL115:OUT.13.TMIN</td><td>CMAC.RX_DATAOUT3_27</td></tr>
<tr><td>TCELL115:OUT.15.TMIN</td><td>CMAC.RX_DATAOUT3_91</td></tr>
<tr><td>TCELL115:OUT.16.TMIN</td><td>CMAC.RX_ERROUT3</td></tr>
<tr><td>TCELL115:OUT.17.TMIN</td><td>CMAC.RX_DATAOUT3_28</td></tr>
<tr><td>TCELL115:OUT.19.TMIN</td><td>CMAC.RX_DATAOUT3_92</td></tr>
<tr><td>TCELL115:OUT.21.TMIN</td><td>CMAC.RX_DATAOUT3_29</td></tr>
<tr><td>TCELL115:OUT.23.TMIN</td><td>CMAC.RX_DATAOUT3_93</td></tr>
<tr><td>TCELL115:OUT.25.TMIN</td><td>CMAC.RX_DATAOUT3_30</td></tr>
<tr><td>TCELL115:OUT.27.TMIN</td><td>CMAC.RX_DATAOUT3_94</td></tr>
<tr><td>TCELL115:OUT.29.TMIN</td><td>CMAC.RX_DATAOUT3_31</td></tr>
<tr><td>TCELL115:OUT.31.TMIN</td><td>CMAC.RX_DATAOUT3_95</td></tr>
<tr><td>TCELL115:IMUX.IMUX.1.DELAY</td><td>CMAC.CTL_RX_SYSTEMTIMERIN32</td></tr>
<tr><td>TCELL115:IMUX.IMUX.4.DELAY</td><td>CMAC.CTL_RX_PAUSE_ENABLE8</td></tr>
<tr><td>TCELL115:IMUX.IMUX.7.DELAY</td><td>CMAC.CTL_RX_SYSTEMTIMERIN33</td></tr>
<tr><td>TCELL115:IMUX.IMUX.10.DELAY</td><td>CMAC.CTL_RX_ENABLE</td></tr>
<tr><td>TCELL115:IMUX.IMUX.13.DELAY</td><td>CMAC.CTL_RX_SYSTEMTIMERIN34</td></tr>
<tr><td>TCELL115:IMUX.IMUX.16.DELAY</td><td>CMAC.DRP_EN</td></tr>
<tr><td>TCELL115:IMUX.IMUX.19.DELAY</td><td>CMAC.CTL_RX_SYSTEMTIMERIN35</td></tr>
<tr><td>TCELL115:IMUX.IMUX.22.DELAY</td><td>CMAC.DRP_WE</td></tr>
<tr><td>TCELL115:IMUX.IMUX.25.DELAY</td><td>CMAC.CTL_RX_SYSTEMTIMERIN36</td></tr>
<tr><td>TCELL115:IMUX.IMUX.31.DELAY</td><td>CMAC.CTL_RX_SYSTEMTIMERIN37</td></tr>
<tr><td>TCELL115:IMUX.IMUX.34.DELAY</td><td>CMAC.CTL_RX_CHECK_ETYPE_PPP</td></tr>
<tr><td>TCELL115:IMUX.IMUX.37.DELAY</td><td>CMAC.CTL_RX_SYSTEMTIMERIN38</td></tr>
<tr><td>TCELL115:IMUX.IMUX.40.DELAY</td><td>CMAC.CTL_RX_CHECK_ETYPE_PCP</td></tr>
<tr><td>TCELL115:IMUX.IMUX.43.DELAY</td><td>CMAC.CTL_RX_SYSTEMTIMERIN39</td></tr>
<tr><td>TCELL115:IMUX.IMUX.46.DELAY</td><td>CMAC.CTL_RX_CHECK_ETYPE_GPP</td></tr>
<tr><td>TCELL116:OUT.1.TMIN</td><td>CMAC.RX_DATAOUT3_32</td></tr>
<tr><td>TCELL116:OUT.3.TMIN</td><td>CMAC.RX_DATAOUT3_96</td></tr>
<tr><td>TCELL116:OUT.5.TMIN</td><td>CMAC.RX_DATAOUT3_33</td></tr>
<tr><td>TCELL116:OUT.7.TMIN</td><td>CMAC.RX_DATAOUT3_97</td></tr>
<tr><td>TCELL116:OUT.9.TMIN</td><td>CMAC.RX_DATAOUT3_34</td></tr>
<tr><td>TCELL116:OUT.11.TMIN</td><td>CMAC.RX_DATAOUT3_98</td></tr>
<tr><td>TCELL116:OUT.13.TMIN</td><td>CMAC.RX_DATAOUT3_35</td></tr>
<tr><td>TCELL116:OUT.15.TMIN</td><td>CMAC.RX_DATAOUT3_99</td></tr>
<tr><td>TCELL116:OUT.16.TMIN</td><td>CMAC.RX_MTYOUT3_0</td></tr>
<tr><td>TCELL116:OUT.17.TMIN</td><td>CMAC.RX_DATAOUT3_36</td></tr>
<tr><td>TCELL116:OUT.19.TMIN</td><td>CMAC.RX_DATAOUT3_100</td></tr>
<tr><td>TCELL116:OUT.21.TMIN</td><td>CMAC.RX_DATAOUT3_37</td></tr>
<tr><td>TCELL116:OUT.23.TMIN</td><td>CMAC.RX_DATAOUT3_101</td></tr>
<tr><td>TCELL116:OUT.25.TMIN</td><td>CMAC.RX_DATAOUT3_38</td></tr>
<tr><td>TCELL116:OUT.27.TMIN</td><td>CMAC.RX_DATAOUT3_102</td></tr>
<tr><td>TCELL116:OUT.29.TMIN</td><td>CMAC.RX_DATAOUT3_39</td></tr>
<tr><td>TCELL116:OUT.31.TMIN</td><td>CMAC.RX_DATAOUT3_103</td></tr>
<tr><td>TCELL116:IMUX.IMUX.1.DELAY</td><td>CMAC.CTL_RX_SYSTEMTIMERIN24</td></tr>
<tr><td>TCELL116:IMUX.IMUX.4.DELAY</td><td>CMAC.DRP_DI0</td></tr>
<tr><td>TCELL116:IMUX.IMUX.7.DELAY</td><td>CMAC.CTL_RX_SYSTEMTIMERIN25</td></tr>
<tr><td>TCELL116:IMUX.IMUX.10.DELAY</td><td>CMAC.DRP_DI1</td></tr>
<tr><td>TCELL116:IMUX.IMUX.13.DELAY</td><td>CMAC.CTL_RX_SYSTEMTIMERIN26</td></tr>
<tr><td>TCELL116:IMUX.IMUX.16.DELAY</td><td>CMAC.DRP_DI2</td></tr>
<tr><td>TCELL116:IMUX.IMUX.19.DELAY</td><td>CMAC.CTL_RX_SYSTEMTIMERIN27</td></tr>
<tr><td>TCELL116:IMUX.IMUX.22.DELAY</td><td>CMAC.DRP_DI3</td></tr>
<tr><td>TCELL116:IMUX.IMUX.25.DELAY</td><td>CMAC.CTL_RX_SYSTEMTIMERIN28</td></tr>
<tr><td>TCELL116:IMUX.IMUX.28.DELAY</td><td>CMAC.DRP_DI4</td></tr>
<tr><td>TCELL116:IMUX.IMUX.31.DELAY</td><td>CMAC.CTL_RX_SYSTEMTIMERIN29</td></tr>
<tr><td>TCELL116:IMUX.IMUX.34.DELAY</td><td>CMAC.DRP_DI5</td></tr>
<tr><td>TCELL116:IMUX.IMUX.37.DELAY</td><td>CMAC.CTL_RX_SYSTEMTIMERIN30</td></tr>
<tr><td>TCELL116:IMUX.IMUX.40.DELAY</td><td>CMAC.DRP_DI6</td></tr>
<tr><td>TCELL116:IMUX.IMUX.43.DELAY</td><td>CMAC.CTL_RX_SYSTEMTIMERIN31</td></tr>
<tr><td>TCELL116:IMUX.IMUX.46.DELAY</td><td>CMAC.DRP_DI7</td></tr>
<tr><td>TCELL117:OUT.1.TMIN</td><td>CMAC.RX_DATAOUT3_40</td></tr>
<tr><td>TCELL117:OUT.3.TMIN</td><td>CMAC.RX_DATAOUT3_104</td></tr>
<tr><td>TCELL117:OUT.5.TMIN</td><td>CMAC.RX_DATAOUT3_41</td></tr>
<tr><td>TCELL117:OUT.7.TMIN</td><td>CMAC.RX_DATAOUT3_105</td></tr>
<tr><td>TCELL117:OUT.9.TMIN</td><td>CMAC.RX_DATAOUT3_42</td></tr>
<tr><td>TCELL117:OUT.11.TMIN</td><td>CMAC.RX_DATAOUT3_106</td></tr>
<tr><td>TCELL117:OUT.13.TMIN</td><td>CMAC.RX_DATAOUT3_43</td></tr>
<tr><td>TCELL117:OUT.15.TMIN</td><td>CMAC.RX_DATAOUT3_107</td></tr>
<tr><td>TCELL117:OUT.16.TMIN</td><td>CMAC.RX_MTYOUT3_1</td></tr>
<tr><td>TCELL117:OUT.17.TMIN</td><td>CMAC.RX_DATAOUT3_44</td></tr>
<tr><td>TCELL117:OUT.19.TMIN</td><td>CMAC.RX_DATAOUT3_108</td></tr>
<tr><td>TCELL117:OUT.21.TMIN</td><td>CMAC.RX_DATAOUT3_45</td></tr>
<tr><td>TCELL117:OUT.23.TMIN</td><td>CMAC.RX_DATAOUT3_109</td></tr>
<tr><td>TCELL117:OUT.25.TMIN</td><td>CMAC.RX_DATAOUT3_46</td></tr>
<tr><td>TCELL117:OUT.27.TMIN</td><td>CMAC.RX_DATAOUT3_110</td></tr>
<tr><td>TCELL117:OUT.29.TMIN</td><td>CMAC.RX_DATAOUT3_47</td></tr>
<tr><td>TCELL117:OUT.31.TMIN</td><td>CMAC.RX_DATAOUT3_111</td></tr>
<tr><td>TCELL117:IMUX.IMUX.1.DELAY</td><td>CMAC.CTL_RX_SYSTEMTIMERIN16</td></tr>
<tr><td>TCELL117:IMUX.IMUX.4.DELAY</td><td>CMAC.DRP_DI8</td></tr>
<tr><td>TCELL117:IMUX.IMUX.7.DELAY</td><td>CMAC.CTL_RX_SYSTEMTIMERIN17</td></tr>
<tr><td>TCELL117:IMUX.IMUX.10.DELAY</td><td>CMAC.DRP_DI9</td></tr>
<tr><td>TCELL117:IMUX.IMUX.13.DELAY</td><td>CMAC.CTL_RX_SYSTEMTIMERIN18</td></tr>
<tr><td>TCELL117:IMUX.IMUX.16.DELAY</td><td>CMAC.DRP_DI10</td></tr>
<tr><td>TCELL117:IMUX.IMUX.19.DELAY</td><td>CMAC.CTL_RX_SYSTEMTIMERIN19</td></tr>
<tr><td>TCELL117:IMUX.IMUX.22.DELAY</td><td>CMAC.DRP_DI11</td></tr>
<tr><td>TCELL117:IMUX.IMUX.25.DELAY</td><td>CMAC.CTL_RX_SYSTEMTIMERIN20</td></tr>
<tr><td>TCELL117:IMUX.IMUX.28.DELAY</td><td>CMAC.DRP_DI12</td></tr>
<tr><td>TCELL117:IMUX.IMUX.31.DELAY</td><td>CMAC.CTL_RX_SYSTEMTIMERIN21</td></tr>
<tr><td>TCELL117:IMUX.IMUX.34.DELAY</td><td>CMAC.DRP_DI13</td></tr>
<tr><td>TCELL117:IMUX.IMUX.37.DELAY</td><td>CMAC.CTL_RX_SYSTEMTIMERIN22</td></tr>
<tr><td>TCELL117:IMUX.IMUX.40.DELAY</td><td>CMAC.DRP_DI14</td></tr>
<tr><td>TCELL117:IMUX.IMUX.43.DELAY</td><td>CMAC.CTL_RX_SYSTEMTIMERIN23</td></tr>
<tr><td>TCELL117:IMUX.IMUX.46.DELAY</td><td>CMAC.DRP_DI15</td></tr>
<tr><td>TCELL118:OUT.1.TMIN</td><td>CMAC.RX_DATAOUT3_48</td></tr>
<tr><td>TCELL118:OUT.3.TMIN</td><td>CMAC.RX_DATAOUT3_112</td></tr>
<tr><td>TCELL118:OUT.5.TMIN</td><td>CMAC.RX_DATAOUT3_49</td></tr>
<tr><td>TCELL118:OUT.7.TMIN</td><td>CMAC.RX_DATAOUT3_113</td></tr>
<tr><td>TCELL118:OUT.9.TMIN</td><td>CMAC.RX_DATAOUT3_50</td></tr>
<tr><td>TCELL118:OUT.11.TMIN</td><td>CMAC.RX_DATAOUT3_114</td></tr>
<tr><td>TCELL118:OUT.13.TMIN</td><td>CMAC.RX_DATAOUT3_51</td></tr>
<tr><td>TCELL118:OUT.15.TMIN</td><td>CMAC.RX_DATAOUT3_115</td></tr>
<tr><td>TCELL118:OUT.16.TMIN</td><td>CMAC.RX_MTYOUT3_2</td></tr>
<tr><td>TCELL118:OUT.17.TMIN</td><td>CMAC.RX_DATAOUT3_52</td></tr>
<tr><td>TCELL118:OUT.19.TMIN</td><td>CMAC.RX_DATAOUT3_116</td></tr>
<tr><td>TCELL118:OUT.21.TMIN</td><td>CMAC.RX_DATAOUT3_53</td></tr>
<tr><td>TCELL118:OUT.23.TMIN</td><td>CMAC.RX_DATAOUT3_117</td></tr>
<tr><td>TCELL118:OUT.25.TMIN</td><td>CMAC.RX_DATAOUT3_54</td></tr>
<tr><td>TCELL118:OUT.27.TMIN</td><td>CMAC.RX_DATAOUT3_118</td></tr>
<tr><td>TCELL118:OUT.29.TMIN</td><td>CMAC.RX_DATAOUT3_55</td></tr>
<tr><td>TCELL118:OUT.31.TMIN</td><td>CMAC.RX_DATAOUT3_119</td></tr>
<tr><td>TCELL118:IMUX.IMUX.1.DELAY</td><td>CMAC.CTL_RX_SYSTEMTIMERIN8</td></tr>
<tr><td>TCELL118:IMUX.IMUX.4.DELAY</td><td>CMAC.DRP_ADDR0</td></tr>
<tr><td>TCELL118:IMUX.IMUX.7.DELAY</td><td>CMAC.CTL_RX_SYSTEMTIMERIN9</td></tr>
<tr><td>TCELL118:IMUX.IMUX.10.DELAY</td><td>CMAC.DRP_ADDR1</td></tr>
<tr><td>TCELL118:IMUX.IMUX.13.DELAY</td><td>CMAC.CTL_RX_SYSTEMTIMERIN10</td></tr>
<tr><td>TCELL118:IMUX.IMUX.16.DELAY</td><td>CMAC.DRP_ADDR2</td></tr>
<tr><td>TCELL118:IMUX.IMUX.19.DELAY</td><td>CMAC.CTL_RX_SYSTEMTIMERIN11</td></tr>
<tr><td>TCELL118:IMUX.IMUX.22.DELAY</td><td>CMAC.DRP_ADDR3</td></tr>
<tr><td>TCELL118:IMUX.IMUX.25.DELAY</td><td>CMAC.CTL_RX_SYSTEMTIMERIN12</td></tr>
<tr><td>TCELL118:IMUX.IMUX.28.DELAY</td><td>CMAC.DRP_ADDR4</td></tr>
<tr><td>TCELL118:IMUX.IMUX.31.DELAY</td><td>CMAC.CTL_RX_SYSTEMTIMERIN13</td></tr>
<tr><td>TCELL118:IMUX.IMUX.34.DELAY</td><td>CMAC.DRP_ADDR5</td></tr>
<tr><td>TCELL118:IMUX.IMUX.37.DELAY</td><td>CMAC.CTL_RX_SYSTEMTIMERIN14</td></tr>
<tr><td>TCELL118:IMUX.IMUX.40.DELAY</td><td>CMAC.DRP_ADDR6</td></tr>
<tr><td>TCELL118:IMUX.IMUX.43.DELAY</td><td>CMAC.CTL_RX_SYSTEMTIMERIN15</td></tr>
<tr><td>TCELL118:IMUX.IMUX.46.DELAY</td><td>CMAC.DRP_ADDR7</td></tr>
<tr><td>TCELL119:OUT.1.TMIN</td><td>CMAC.RX_DATAOUT3_56</td></tr>
<tr><td>TCELL119:OUT.3.TMIN</td><td>CMAC.RX_DATAOUT3_120</td></tr>
<tr><td>TCELL119:OUT.5.TMIN</td><td>CMAC.RX_DATAOUT3_57</td></tr>
<tr><td>TCELL119:OUT.7.TMIN</td><td>CMAC.RX_DATAOUT3_121</td></tr>
<tr><td>TCELL119:OUT.9.TMIN</td><td>CMAC.RX_DATAOUT3_58</td></tr>
<tr><td>TCELL119:OUT.11.TMIN</td><td>CMAC.RX_DATAOUT3_122</td></tr>
<tr><td>TCELL119:OUT.13.TMIN</td><td>CMAC.RX_DATAOUT3_59</td></tr>
<tr><td>TCELL119:OUT.15.TMIN</td><td>CMAC.RX_DATAOUT3_123</td></tr>
<tr><td>TCELL119:OUT.16.TMIN</td><td>CMAC.RX_MTYOUT3_3</td></tr>
<tr><td>TCELL119:OUT.17.TMIN</td><td>CMAC.RX_DATAOUT3_60</td></tr>
<tr><td>TCELL119:OUT.19.TMIN</td><td>CMAC.RX_DATAOUT3_124</td></tr>
<tr><td>TCELL119:OUT.21.TMIN</td><td>CMAC.RX_DATAOUT3_61</td></tr>
<tr><td>TCELL119:OUT.23.TMIN</td><td>CMAC.RX_DATAOUT3_125</td></tr>
<tr><td>TCELL119:OUT.25.TMIN</td><td>CMAC.RX_DATAOUT3_62</td></tr>
<tr><td>TCELL119:OUT.27.TMIN</td><td>CMAC.RX_DATAOUT3_126</td></tr>
<tr><td>TCELL119:OUT.29.TMIN</td><td>CMAC.RX_DATAOUT3_63</td></tr>
<tr><td>TCELL119:OUT.31.TMIN</td><td>CMAC.RX_DATAOUT3_127</td></tr>
<tr><td>TCELL119:IMUX.IMUX.1.DELAY</td><td>CMAC.CTL_RX_SYSTEMTIMERIN0</td></tr>
<tr><td>TCELL119:IMUX.IMUX.4.DELAY</td><td>CMAC.DRP_ADDR8</td></tr>
<tr><td>TCELL119:IMUX.IMUX.7.DELAY</td><td>CMAC.CTL_RX_SYSTEMTIMERIN1</td></tr>
<tr><td>TCELL119:IMUX.IMUX.10.DELAY</td><td>CMAC.DRP_ADDR9</td></tr>
<tr><td>TCELL119:IMUX.IMUX.13.DELAY</td><td>CMAC.CTL_RX_SYSTEMTIMERIN2</td></tr>
<tr><td>TCELL119:IMUX.IMUX.19.DELAY</td><td>CMAC.CTL_RX_SYSTEMTIMERIN3</td></tr>
<tr><td>TCELL119:IMUX.IMUX.25.DELAY</td><td>CMAC.CTL_RX_SYSTEMTIMERIN4</td></tr>
<tr><td>TCELL119:IMUX.IMUX.31.DELAY</td><td>CMAC.CTL_RX_SYSTEMTIMERIN5</td></tr>
<tr><td>TCELL119:IMUX.IMUX.37.DELAY</td><td>CMAC.CTL_RX_SYSTEMTIMERIN6</td></tr>
<tr><td>TCELL119:IMUX.IMUX.43.DELAY</td><td>CMAC.CTL_RX_SYSTEMTIMERIN7</td></tr>
</tbody>
</table></div>

                    </main>

                    <nav class="nav-wrapper" aria-label="Page navigation">
                        <!-- Mobile navigation buttons -->
                            <a rel="prev" href="../ultrascale/center.html" class="mobile-nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                                <i class="fa fa-angle-left"></i>
                            </a>

                            <a rel="next prefetch" href="../ultrascale/pcie.html" class="mobile-nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                                <i class="fa fa-angle-right"></i>
                            </a>

                        <div style="clear: both"></div>
                    </nav>
                </div>
            </div>

            <nav class="nav-wide-wrapper" aria-label="Page navigation">
                    <a rel="prev" href="../ultrascale/center.html" class="nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                        <i class="fa fa-angle-left"></i>
                    </a>

                    <a rel="next prefetch" href="../ultrascale/pcie.html" class="nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                        <i class="fa fa-angle-right"></i>
                    </a>
            </nav>

        </div>




        <script>
            window.playground_copyable = true;
        </script>



        <script src="../clipboard.min.js"></script>
        <script src="../highlight.js"></script>
        <script src="../book.js"></script>

        <!-- Custom JS scripts -->



    </div>
    </body>
</html>
