{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1428672036912 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1428672036913 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 10 15:20:36 2015 " "Processing started: Fri Apr 10 15:20:36 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1428672036913 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1428672036913 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off roues_codeuses -c roues_codeuses " "Command: quartus_map --read_settings_files=on --write_settings_files=off roues_codeuses -c roues_codeuses" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1428672036913 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1428672038508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-arch " "Found design unit 1: clk_div-arch" {  } { { "clk_div.vhd" "" { Text "F:/de0/clk_div.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428672039684 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.vhd" "" { Text "F:/de0/clk_div.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428672039684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428672039684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "roue_codeuse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file roue_codeuse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 roue_codeuse-rtl " "Found design unit 1: roue_codeuse-rtl" {  } { { "roue_codeuse.vhd" "" { Text "F:/de0/roue_codeuse.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428672039691 ""} { "Info" "ISGN_ENTITY_NAME" "1 roue_codeuse " "Found entity 1: roue_codeuse" {  } { { "roue_codeuse.vhd" "" { Text "F:/de0/roue_codeuse.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428672039691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428672039691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filtrehall.vhd 2 1 " "Found 2 design units, including 1 entities, in source file filtrehall.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FiltreHall-rtl " "Found design unit 1: FiltreHall-rtl" {  } { { "FiltreHall.vhd" "" { Text "F:/de0/FiltreHall.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428672039697 ""} { "Info" "ISGN_ENTITY_NAME" "1 FiltreHall " "Found entity 1: FiltreHall" {  } { { "FiltreHall.vhd" "" { Text "F:/de0/FiltreHall.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428672039697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428672039697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "roues_codeuses.vhd 2 1 " "Found 2 design units, including 1 entities, in source file roues_codeuses.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 roues_codeuses-behavior " "Found design unit 1: roues_codeuses-behavior" {  } { { "roues_codeuses.vhd" "" { Text "F:/de0/roues_codeuses.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428672039703 ""} { "Info" "ISGN_ENTITY_NAME" "1 roues_codeuses " "Found entity 1: roues_codeuses" {  } { { "roues_codeuses.vhd" "" { Text "F:/de0/roues_codeuses.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428672039703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428672039703 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "roues_codeuses " "Elaborating entity \"roues_codeuses\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1428672039804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "roue_codeuse roue_codeuse:rcD " "Elaborating entity \"roue_codeuse\" for hierarchy \"roue_codeuse:rcD\"" {  } { { "roues_codeuses.vhd" "rcD" { Text "F:/de0/roues_codeuses.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428672039808 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bSens roue_codeuse.vhd(66) " "VHDL Process Statement warning at roue_codeuse.vhd(66): signal \"bSens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "roue_codeuse.vhd" "" { Text "F:/de0/roue_codeuse.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1428672039811 "|roues_codeuses|roue_codeuse:rcD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bSens roue_codeuse.vhd(80) " "VHDL Process Statement warning at roue_codeuse.vhd(80): signal \"bSens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "roue_codeuse.vhd" "" { Text "F:/de0/roue_codeuse.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1428672039811 "|roues_codeuses|roue_codeuse:rcD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bSens roue_codeuse.vhd(94) " "VHDL Process Statement warning at roue_codeuse.vhd(94): signal \"bSens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "roue_codeuse.vhd" "" { Text "F:/de0/roue_codeuse.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1428672039811 "|roues_codeuses|roue_codeuse:rcD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bSens roue_codeuse.vhd(108) " "VHDL Process Statement warning at roue_codeuse.vhd(108): signal \"bSens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "roue_codeuse.vhd" "" { Text "F:/de0/roue_codeuse.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1428672039811 "|roues_codeuses|roue_codeuse:rcD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bImp roue_codeuse.vhd(112) " "VHDL Process Statement warning at roue_codeuse.vhd(112): signal \"bImp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "roue_codeuse.vhd" "" { Text "F:/de0/roue_codeuse.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1428672039811 "|roues_codeuses|roue_codeuse:rcD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bSens roue_codeuse.vhd(113) " "VHDL Process Statement warning at roue_codeuse.vhd(113): signal \"bSens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "roue_codeuse.vhd" "" { Text "F:/de0/roue_codeuse.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1428672039811 "|roues_codeuses|roue_codeuse:rcD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nextstate roue_codeuse.vhd(114) " "VHDL Process Statement warning at roue_codeuse.vhd(114): signal \"nextstate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "roue_codeuse.vhd" "" { Text "F:/de0/roue_codeuse.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1428672039812 "|roues_codeuses|roue_codeuse:rcD"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "bSens roue_codeuse.vhd(46) " "VHDL Process Statement warning at roue_codeuse.vhd(46): inferring latch(es) for signal or variable \"bSens\", which holds its previous value in one or more paths through the process" {  } { { "roue_codeuse.vhd" "" { Text "F:/de0/roue_codeuse.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1428672039812 "|roues_codeuses|roue_codeuse:rcD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oDebug\[0\] roue_codeuse.vhd(124) " "Inferred latch for \"oDebug\[0\]\" at roue_codeuse.vhd(124)" {  } { { "roue_codeuse.vhd" "" { Text "F:/de0/roue_codeuse.vhd" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428672039812 "|roues_codeuses|roue_codeuse:rcD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oDebug\[1\] roue_codeuse.vhd(124) " "Inferred latch for \"oDebug\[1\]\" at roue_codeuse.vhd(124)" {  } { { "roue_codeuse.vhd" "" { Text "F:/de0/roue_codeuse.vhd" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428672039812 "|roues_codeuses|roue_codeuse:rcD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bSens roue_codeuse.vhd(46) " "Inferred latch for \"bSens\" at roue_codeuse.vhd(46)" {  } { { "roue_codeuse.vhd" "" { Text "F:/de0/roue_codeuse.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428672039812 "|roues_codeuses|roue_codeuse:rcD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FiltreHall roue_codeuse:rcD\|FiltreHall:U0 " "Elaborating entity \"FiltreHall\" for hierarchy \"roue_codeuse:rcD\|FiltreHall:U0\"" {  } { { "roue_codeuse.vhd" "U0" { Text "F:/de0/roue_codeuse.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428672039814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:clk_divD " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:clk_divD\"" {  } { { "roues_codeuses.vhd" "clk_divD" { Text "F:/de0/roues_codeuses.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428672039822 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bCount_Next clk_div.vhd(35) " "VHDL Process Statement warning at clk_div.vhd(35): signal \"bCount_Next\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clk_div.vhd" "" { Text "F:/de0/clk_div.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1428672039824 "|roues_codeuses|clk_div:clk_divD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bNew_clk clk_div.vhd(37) " "VHDL Process Statement warning at clk_div.vhd(37): signal \"bNew_clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clk_div.vhd" "" { Text "F:/de0/clk_div.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1428672039825 "|roues_codeuses|clk_div:clk_divD"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "roue_codeuse:rcD\|bSens " "Latch roue_codeuse:rcD\|bSens has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA roue_codeuse:rcD\|state.S3 " "Ports D and ENA on the latch are fed by the same signal roue_codeuse:rcD\|state.S3" {  } { { "roue_codeuse.vhd" "" { Text "F:/de0/roue_codeuse.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428672041107 ""}  } { { "roue_codeuse.vhd" "" { Text "F:/de0/roue_codeuse.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428672041107 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "roue_codeuse:rcG\|bSens " "Latch roue_codeuse:rcG\|bSens has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA roue_codeuse:rcG\|state.S3 " "Ports D and ENA on the latch are fed by the same signal roue_codeuse:rcG\|state.S3" {  } { { "roue_codeuse.vhd" "" { Text "F:/de0/roue_codeuse.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428672041107 ""}  } { { "roue_codeuse.vhd" "" { Text "F:/de0/roue_codeuse.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428672041107 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1428672041422 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1428672042823 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428672042823 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "151 " "Implemented 151 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1428672043152 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1428672043152 ""} { "Info" "ICUT_CUT_TM_LCELLS" "135 " "Implemented 135 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1428672043152 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1428672043152 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "563 " "Peak virtual memory: 563 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1428672043195 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 10 15:20:43 2015 " "Processing ended: Fri Apr 10 15:20:43 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1428672043195 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1428672043195 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1428672043195 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1428672043195 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1428672049276 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1428672049277 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 10 15:20:47 2015 " "Processing started: Fri Apr 10 15:20:47 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1428672049277 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1428672049277 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off roues_codeuses -c roues_codeuses " "Command: quartus_fit --read_settings_files=off --write_settings_files=off roues_codeuses -c roues_codeuses" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1428672049277 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1428672049739 ""}
{ "Info" "0" "" "Project  = roues_codeuses" {  } {  } 0 0 "Project  = roues_codeuses" 0 0 "Fitter" 0 0 1428672049740 ""}
{ "Info" "0" "" "Revision = roues_codeuses" {  } {  } 0 0 "Revision = roues_codeuses" 0 0 "Fitter" 0 0 1428672049740 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1428672049896 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "roues_codeuses EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"roues_codeuses\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1428672049918 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1428672050072 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1428672050073 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1428672050073 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1428672050737 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1428672050767 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1428672051361 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1428672051361 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1428672051361 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1428672051361 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/de0/" { { 0 { 0 ""} 0 350 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1428672051366 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/de0/" { { 0 { 0 ""} 0 352 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1428672051366 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/de0/" { { 0 { 0 ""} 0 354 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1428672051366 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/de0/" { { 0 { 0 ""} 0 356 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1428672051366 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/de0/" { { 0 { 0 ""} 0 358 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1428672051366 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1428672051366 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1428672051368 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "6 " "TimeQuest Timing Analyzer is analyzing 6 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1428672052646 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "roues_codeuses.sdc " "Synopsys Design Constraints File file not found: 'roues_codeuses.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1428672052647 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1428672052648 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rcD\|Selector6~7  from: datad  to: combout " "Cell: rcD\|Selector6~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1428672052652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rcD\|nextstate~0  from: datac  to: combout " "Cell: rcD\|nextstate~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1428672052652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rcD\|oImp  from: datab  to: combout " "Cell: rcD\|oImp  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1428672052652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rcG\|Selector6~7  from: datad  to: combout " "Cell: rcG\|Selector6~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1428672052652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rcG\|nextstate~0  from: datac  to: combout " "Cell: rcG\|nextstate~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1428672052652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rcG\|oImp  from: datab  to: combout " "Cell: rcG\|oImp  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1428672052652 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1428672052652 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1428672052655 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1428672052657 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1428672052658 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "iClk~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node iClk~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1428672052679 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "roue_codeuse:rcG\|FiltreHall:U1\|CodeurFil " "Destination node roue_codeuse:rcG\|FiltreHall:U1\|CodeurFil" {  } { { "FiltreHall.vhd" "" { Text "F:/de0/FiltreHall.vhd" 13 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { roue_codeuse:rcG|FiltreHall:U1|CodeurFil } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/de0/" { { 0 { 0 ""} 0 92 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1428672052679 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "roue_codeuse:rcD\|FiltreHall:U1\|CodeurFil " "Destination node roue_codeuse:rcD\|FiltreHall:U1\|CodeurFil" {  } { { "FiltreHall.vhd" "" { Text "F:/de0/FiltreHall.vhd" 13 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { roue_codeuse:rcD|FiltreHall:U1|CodeurFil } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/de0/" { { 0 { 0 ""} 0 134 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1428672052679 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "roue_codeuse:rcG\|state.S0 " "Destination node roue_codeuse:rcG\|state.S0" {  } { { "roue_codeuse.vhd" "" { Text "F:/de0/roue_codeuse.vhd" 18 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { roue_codeuse:rcG|state.S0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/de0/" { { 0 { 0 ""} 0 118 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1428672052679 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "roue_codeuse:rcG\|state.S1 " "Destination node roue_codeuse:rcG\|state.S1" {  } { { "roue_codeuse.vhd" "" { Text "F:/de0/roue_codeuse.vhd" 18 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { roue_codeuse:rcG|state.S1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/de0/" { { 0 { 0 ""} 0 119 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1428672052679 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "roue_codeuse:rcG\|state.S2 " "Destination node roue_codeuse:rcG\|state.S2" {  } { { "roue_codeuse.vhd" "" { Text "F:/de0/roue_codeuse.vhd" 18 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { roue_codeuse:rcG|state.S2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/de0/" { { 0 { 0 ""} 0 120 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1428672052679 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "roue_codeuse:rcG\|state.S3 " "Destination node roue_codeuse:rcG\|state.S3" {  } { { "roue_codeuse.vhd" "" { Text "F:/de0/roue_codeuse.vhd" 18 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { roue_codeuse:rcG|state.S3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/de0/" { { 0 { 0 ""} 0 122 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1428672052679 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "roue_codeuse:rcD\|state.S0 " "Destination node roue_codeuse:rcD\|state.S0" {  } { { "roue_codeuse.vhd" "" { Text "F:/de0/roue_codeuse.vhd" 18 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { roue_codeuse:rcD|state.S0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/de0/" { { 0 { 0 ""} 0 65 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1428672052679 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "roue_codeuse:rcD\|state.S1 " "Destination node roue_codeuse:rcD\|state.S1" {  } { { "roue_codeuse.vhd" "" { Text "F:/de0/roue_codeuse.vhd" 18 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { roue_codeuse:rcD|state.S1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/de0/" { { 0 { 0 ""} 0 66 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1428672052679 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "roue_codeuse:rcD\|state.S2 " "Destination node roue_codeuse:rcD\|state.S2" {  } { { "roue_codeuse.vhd" "" { Text "F:/de0/roue_codeuse.vhd" 18 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { roue_codeuse:rcD|state.S2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/de0/" { { 0 { 0 ""} 0 67 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1428672052679 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "roue_codeuse:rcD\|state.S3 " "Destination node roue_codeuse:rcD\|state.S3" {  } { { "roue_codeuse.vhd" "" { Text "F:/de0/roue_codeuse.vhd" 18 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { roue_codeuse:rcD|state.S3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/de0/" { { 0 { 0 ""} 0 69 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1428672052679 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1428672052679 ""}  } { { "roues_codeuses.vhd" "" { Text "F:/de0/roues_codeuses.vhd" 9 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iClk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/de0/" { { 0 { 0 ""} 0 341 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1428672052679 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "roue_codeuse:rcD\|oImp  " "Automatically promoted node roue_codeuse:rcD\|oImp " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1428672052680 ""}  } { { "roue_codeuse.vhd" "" { Text "F:/de0/roue_codeuse.vhd" 9 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { roue_codeuse:rcD|oImp } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/de0/" { { 0 { 0 ""} 0 78 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1428672052680 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "roue_codeuse:rcG\|oImp  " "Automatically promoted node roue_codeuse:rcG\|oImp " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1428672052681 ""}  } { { "roue_codeuse.vhd" "" { Text "F:/de0/roue_codeuse.vhd" 9 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { roue_codeuse:rcG|oImp } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/de0/" { { 0 { 0 ""} 0 133 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1428672052681 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1428672053235 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1428672053235 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1428672053236 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1428672053238 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1428672053239 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1428672053241 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1428672053241 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1428672053242 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1428672053271 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1428672053272 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1428672053272 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1428672053309 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1428672053319 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1428672056838 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1428672056976 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1428672057014 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1428672058848 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1428672058848 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1428672059526 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X43_Y23 X53_Y34 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X43_Y23 to location X53_Y34" {  } { { "loc" "" { Generic "F:/de0/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X43_Y23 to location X53_Y34"} { { 11 { 0 ""} 43 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1428672061644 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1428672061644 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1428672063676 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1428672063676 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1428672063676 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.61 " "Total time spent on timing analysis during the Fitter is 0.61 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1428672063703 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1428672063833 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1428672064272 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1428672064392 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1428672064748 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1428672065888 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "5 Cyclone IV E " "5 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iRst 3.3-V LVCMOS D12 " "Pin iRst uses I/O standard 3.3-V LVCMOS at D12" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { iRst } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iRst" } } } } { "roues_codeuses.vhd" "" { Text "F:/de0/roues_codeuses.vhd" 9 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iRst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/de0/" { { 0 { 0 ""} 0 21 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428672066470 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "icodeurBD 3.3-V LVCMOS E11 " "Pin icodeurBD uses I/O standard 3.3-V LVCMOS at E11" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { icodeurBD } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "icodeurBD" } } } } { "roues_codeuses.vhd" "" { Text "F:/de0/roues_codeuses.vhd" 7 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { icodeurBD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/de0/" { { 0 { 0 ""} 0 18 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428672066470 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "icodeurAD 3.3-V LVCMOS C9 " "Pin icodeurAD uses I/O standard 3.3-V LVCMOS at C9" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { icodeurAD } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "icodeurAD" } } } } { "roues_codeuses.vhd" "" { Text "F:/de0/roues_codeuses.vhd" 7 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { icodeurAD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/de0/" { { 0 { 0 ""} 0 17 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428672066470 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "icodeurAG 3.3-V LVCMOS C11 " "Pin icodeurAG uses I/O standard 3.3-V LVCMOS at C11" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { icodeurAG } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "icodeurAG" } } } } { "roues_codeuses.vhd" "" { Text "F:/de0/roues_codeuses.vhd" 8 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { icodeurAG } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/de0/" { { 0 { 0 ""} 0 19 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428672066470 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "icodeurBG 3.3-V LVCMOS A12 " "Pin icodeurBG uses I/O standard 3.3-V LVCMOS at A12" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { icodeurBG } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "icodeurBG" } } } } { "roues_codeuses.vhd" "" { Text "F:/de0/roues_codeuses.vhd" 8 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { icodeurBG } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/de0/" { { 0 { 0 ""} 0 20 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428672066470 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1428672066470 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/de0/output_files/roues_codeuses.fit.smsg " "Generated suppressed messages file F:/de0/output_files/roues_codeuses.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1428672066598 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "764 " "Peak virtual memory: 764 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1428672067149 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 10 15:21:07 2015 " "Processing ended: Fri Apr 10 15:21:07 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1428672067149 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1428672067149 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1428672067149 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1428672067149 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1428672072775 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1428672072776 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 10 15:21:12 2015 " "Processing started: Fri Apr 10 15:21:12 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1428672072776 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1428672072776 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off roues_codeuses -c roues_codeuses " "Command: quartus_asm --read_settings_files=off --write_settings_files=off roues_codeuses -c roues_codeuses" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1428672072776 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1428672075302 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1428672075376 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "479 " "Peak virtual memory: 479 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1428672075993 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 10 15:21:15 2015 " "Processing ended: Fri Apr 10 15:21:15 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1428672075993 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1428672075993 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1428672075993 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1428672075993 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1428672076657 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1428672081733 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1428672081734 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 10 15:21:20 2015 " "Processing started: Fri Apr 10 15:21:20 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1428672081734 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1428672081734 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta roues_codeuses -c roues_codeuses " "Command: quartus_sta roues_codeuses -c roues_codeuses" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1428672081735 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1428672082234 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1428672082842 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1428672082843 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1428672083000 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1428672083000 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "6 " "TimeQuest Timing Analyzer is analyzing 6 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1428672083421 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "roues_codeuses.sdc " "Synopsys Design Constraints File file not found: 'roues_codeuses.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1428672083553 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1428672083556 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name iClk iClk " "create_clock -period 1.000 -name iClk iClk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1428672083562 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name iRst iRst " "create_clock -period 1.000 -name iRst iRst" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1428672083562 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name roue_codeuse:rcG\|FiltreHall:U0\|CodeurFil roue_codeuse:rcG\|FiltreHall:U0\|CodeurFil " "create_clock -period 1.000 -name roue_codeuse:rcG\|FiltreHall:U0\|CodeurFil roue_codeuse:rcG\|FiltreHall:U0\|CodeurFil" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1428672083562 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name roue_codeuse:rcD\|FiltreHall:U0\|CodeurFil roue_codeuse:rcD\|FiltreHall:U0\|CodeurFil " "create_clock -period 1.000 -name roue_codeuse:rcD\|FiltreHall:U0\|CodeurFil roue_codeuse:rcD\|FiltreHall:U0\|CodeurFil" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1428672083562 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1428672083562 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rcD\|Selector6~7  from: datac  to: combout " "Cell: rcD\|Selector6~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1428672083946 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rcD\|nextstate~0  from: datad  to: combout " "Cell: rcD\|nextstate~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1428672083946 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rcD\|oImp  from: datad  to: combout " "Cell: rcD\|oImp  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1428672083946 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rcG\|Selector6~7  from: dataa  to: combout " "Cell: rcG\|Selector6~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1428672083946 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rcG\|nextstate~0  from: datad  to: combout " "Cell: rcG\|nextstate~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1428672083946 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rcG\|oImp  from: datab  to: combout " "Cell: rcG\|oImp  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1428672083946 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1428672083946 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1428672083948 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1428672083951 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1428672083954 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1428672084018 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1428672084080 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1428672084080 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.866 " "Worst-case setup slack is -3.866" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428672084085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428672084085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.866             -33.712 roue_codeuse:rcD\|FiltreHall:U0\|CodeurFil  " "   -3.866             -33.712 roue_codeuse:rcD\|FiltreHall:U0\|CodeurFil " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428672084085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.667             -25.189 roue_codeuse:rcG\|FiltreHall:U0\|CodeurFil  " "   -3.667             -25.189 roue_codeuse:rcG\|FiltreHall:U0\|CodeurFil " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428672084085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.554            -101.390 iClk  " "   -2.554            -101.390 iClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428672084085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.294             -28.615 iRst  " "   -2.294             -28.615 iRst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428672084085 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1428672084085 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.234 " "Worst-case hold slack is -1.234" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428672084095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428672084095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.234              -1.883 iRst  " "   -1.234              -1.883 iRst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428672084095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.526              -1.405 iClk  " "   -0.526              -1.405 iClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428672084095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.088              -0.088 roue_codeuse:rcG\|FiltreHall:U0\|CodeurFil  " "   -0.088              -0.088 roue_codeuse:rcG\|FiltreHall:U0\|CodeurFil " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428672084095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.292               0.000 roue_codeuse:rcD\|FiltreHall:U0\|CodeurFil  " "    0.292               0.000 roue_codeuse:rcD\|FiltreHall:U0\|CodeurFil " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428672084095 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1428672084095 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.009 " "Worst-case recovery slack is -1.009" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428672084102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428672084102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.009              -9.487 roue_codeuse:rcD\|FiltreHall:U0\|CodeurFil  " "   -1.009              -9.487 roue_codeuse:rcD\|FiltreHall:U0\|CodeurFil " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428672084102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.701              -5.576 iClk  " "   -0.701              -5.576 iClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428672084102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.552              -5.056 roue_codeuse:rcG\|FiltreHall:U0\|CodeurFil  " "   -0.552              -5.056 roue_codeuse:rcG\|FiltreHall:U0\|CodeurFil " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428672084102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.294               0.000 iRst  " "    0.294               0.000 iRst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428672084102 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1428672084102 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.890 " "Worst-case removal slack is -0.890" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428672084110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428672084110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.890             -15.129 iRst  " "   -0.890             -15.129 iRst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428672084110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.197              -0.197 roue_codeuse:rcG\|FiltreHall:U0\|CodeurFil  " "   -0.197              -0.197 roue_codeuse:rcG\|FiltreHall:U0\|CodeurFil " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428672084110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.254               0.000 roue_codeuse:rcD\|FiltreHall:U0\|CodeurFil  " "    0.254               0.000 roue_codeuse:rcD\|FiltreHall:U0\|CodeurFil " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428672084110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.337               0.000 iClk  " "    0.337               0.000 iClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428672084110 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1428672084110 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428672084115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428672084115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -55.000 iClk  " "   -3.000             -55.000 iClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428672084115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -21.000 iRst  " "   -3.000             -21.000 iRst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428672084115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -9.000 roue_codeuse:rcD\|FiltreHall:U0\|CodeurFil  " "   -1.000              -9.000 roue_codeuse:rcD\|FiltreHall:U0\|CodeurFil " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428672084115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -9.000 roue_codeuse:rcG\|FiltreHall:U0\|CodeurFil  " "   -1.000              -9.000 roue_codeuse:rcG\|FiltreHall:U0\|CodeurFil " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428672084115 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1428672084115 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1428672084400 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1428672084448 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1428672085679 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rcD\|Selector6~7  from: datac  to: combout " "Cell: rcD\|Selector6~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1428672085766 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rcD\|nextstate~0  from: datad  to: combout " "Cell: rcD\|nextstate~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1428672085766 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rcD\|oImp  from: datad  to: combout " "Cell: rcD\|oImp  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1428672085766 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rcG\|Selector6~7  from: dataa  to: combout " "Cell: rcG\|Selector6~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1428672085766 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rcG\|nextstate~0  from: datad  to: combout " "Cell: rcG\|nextstate~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1428672085766 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rcG\|oImp  from: datab  to: combout " "Cell: rcG\|oImp  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1428672085766 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1428672085766 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1428672085769 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1428672085829 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1428672085829 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.421 " "Worst-case setup slack is -3.421" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428672085840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428672085840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.421             -29.601 roue_codeuse:rcD\|FiltreHall:U0\|CodeurFil  " "   -3.421             -29.601 roue_codeuse:rcD\|FiltreHall:U0\|CodeurFil " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428672085840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.279             -21.807 roue_codeuse:rcG\|FiltreHall:U0\|CodeurFil  " "   -3.279             -21.807 roue_codeuse:rcG\|FiltreHall:U0\|CodeurFil " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428672085840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.261             -87.249 iClk  " "   -2.261             -87.249 iClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428672085840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.926             -23.459 iRst  " "   -1.926             -23.459 iRst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428672085840 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1428672085840 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.168 " "Worst-case hold slack is -1.168" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428672085858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428672085858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.168              -1.922 iRst  " "   -1.168              -1.922 iRst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428672085858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.546              -1.570 iClk  " "   -0.546              -1.570 iClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428672085858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.083              -0.083 roue_codeuse:rcG\|FiltreHall:U0\|CodeurFil  " "   -0.083              -0.083 roue_codeuse:rcG\|FiltreHall:U0\|CodeurFil " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428672085858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.270               0.000 roue_codeuse:rcD\|FiltreHall:U0\|CodeurFil  " "    0.270               0.000 roue_codeuse:rcD\|FiltreHall:U0\|CodeurFil " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428672085858 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1428672085858 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.808 " "Worst-case recovery slack is -0.808" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428672085873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428672085873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.808              -7.653 roue_codeuse:rcD\|FiltreHall:U0\|CodeurFil  " "   -0.808              -7.653 roue_codeuse:rcD\|FiltreHall:U0\|CodeurFil " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428672085873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.595              -4.544 iClk  " "   -0.595              -4.544 iClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428672085873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.379              -3.503 roue_codeuse:rcG\|FiltreHall:U0\|CodeurFil  " "   -0.379              -3.503 roue_codeuse:rcG\|FiltreHall:U0\|CodeurFil " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428672085873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.421               0.000 iRst  " "    0.421               0.000 iRst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428672085873 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1428672085873 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.846 " "Worst-case removal slack is -0.846" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428672085886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428672085886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.846             -14.463 iRst  " "   -0.846             -14.463 iRst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428672085886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.128              -0.128 roue_codeuse:rcG\|FiltreHall:U0\|CodeurFil  " "   -0.128              -0.128 roue_codeuse:rcG\|FiltreHall:U0\|CodeurFil " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428672085886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.276               0.000 roue_codeuse:rcD\|FiltreHall:U0\|CodeurFil  " "    0.276               0.000 roue_codeuse:rcD\|FiltreHall:U0\|CodeurFil " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428672085886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.330               0.000 iClk  " "    0.330               0.000 iClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428672085886 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1428672085886 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428672085897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428672085897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -55.000 iClk  " "   -3.000             -55.000 iClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428672085897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -21.000 iRst  " "   -3.000             -21.000 iRst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428672085897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -9.000 roue_codeuse:rcD\|FiltreHall:U0\|CodeurFil  " "   -1.000              -9.000 roue_codeuse:rcD\|FiltreHall:U0\|CodeurFil " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428672085897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -9.000 roue_codeuse:rcG\|FiltreHall:U0\|CodeurFil  " "   -1.000              -9.000 roue_codeuse:rcG\|FiltreHall:U0\|CodeurFil " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428672085897 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1428672085897 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1428672086330 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rcD\|Selector6~7  from: datac  to: combout " "Cell: rcD\|Selector6~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1428672086677 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rcD\|nextstate~0  from: datad  to: combout " "Cell: rcD\|nextstate~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1428672086677 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rcD\|oImp  from: datad  to: combout " "Cell: rcD\|oImp  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1428672086677 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rcG\|Selector6~7  from: dataa  to: combout " "Cell: rcG\|Selector6~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1428672086677 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rcG\|nextstate~0  from: datad  to: combout " "Cell: rcG\|nextstate~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1428672086677 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rcG\|oImp  from: datab  to: combout " "Cell: rcG\|oImp  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1428672086677 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1428672086677 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1428672086679 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1428672086685 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1428672086685 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.006 " "Worst-case setup slack is -2.006" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428672086703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428672086703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.006             -14.279 roue_codeuse:rcD\|FiltreHall:U0\|CodeurFil  " "   -2.006             -14.279 roue_codeuse:rcD\|FiltreHall:U0\|CodeurFil " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428672086703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.911              -9.312 roue_codeuse:rcG\|FiltreHall:U0\|CodeurFil  " "   -1.911              -9.312 roue_codeuse:rcG\|FiltreHall:U0\|CodeurFil " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428672086703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.057             -34.306 iClk  " "   -1.057             -34.306 iClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428672086703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.912              -8.955 iRst  " "   -0.912              -8.955 iRst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428672086703 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1428672086703 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.600 " "Worst-case hold slack is -0.600" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428672086729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428672086729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.600              -0.858 iRst  " "   -0.600              -0.858 iRst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428672086729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.484              -1.763 iClk  " "   -0.484              -1.763 iClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428672086729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.045              -0.045 roue_codeuse:rcG\|FiltreHall:U0\|CodeurFil  " "   -0.045              -0.045 roue_codeuse:rcG\|FiltreHall:U0\|CodeurFil " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428672086729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 roue_codeuse:rcD\|FiltreHall:U0\|CodeurFil  " "    0.149               0.000 roue_codeuse:rcD\|FiltreHall:U0\|CodeurFil " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428672086729 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1428672086729 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.780 " "Worst-case recovery slack is -0.780" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428672086752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428672086752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.780              -7.020 roue_codeuse:rcD\|FiltreHall:U0\|CodeurFil  " "   -0.780              -7.020 roue_codeuse:rcD\|FiltreHall:U0\|CodeurFil " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428672086752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.577              -4.520 iClk  " "   -0.577              -4.520 iClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428672086752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.497              -4.473 roue_codeuse:rcG\|FiltreHall:U0\|CodeurFil  " "   -0.497              -4.473 roue_codeuse:rcG\|FiltreHall:U0\|CodeurFil " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428672086752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.136              -2.304 iRst  " "   -0.136              -2.304 iRst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428672086752 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1428672086752 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.516 " "Worst-case removal slack is -0.516" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428672086777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428672086777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.516              -8.649 iRst  " "   -0.516              -8.649 iRst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428672086777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.118              -1.062 roue_codeuse:rcG\|FiltreHall:U0\|CodeurFil  " "   -0.118              -1.062 roue_codeuse:rcG\|FiltreHall:U0\|CodeurFil " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428672086777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.022              -0.088 iClk  " "   -0.022              -0.088 iClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428672086777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.164               0.000 roue_codeuse:rcD\|FiltreHall:U0\|CodeurFil  " "    0.164               0.000 roue_codeuse:rcD\|FiltreHall:U0\|CodeurFil " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428672086777 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1428672086777 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428672086802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428672086802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -57.268 iClk  " "   -3.000             -57.268 iClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428672086802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -31.427 iRst  " "   -3.000             -31.427 iRst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428672086802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -9.000 roue_codeuse:rcD\|FiltreHall:U0\|CodeurFil  " "   -1.000              -9.000 roue_codeuse:rcD\|FiltreHall:U0\|CodeurFil " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428672086802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -9.000 roue_codeuse:rcG\|FiltreHall:U0\|CodeurFil  " "   -1.000              -9.000 roue_codeuse:rcG\|FiltreHall:U0\|CodeurFil " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428672086802 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1428672086802 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1428672088115 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1428672088116 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "530 " "Peak virtual memory: 530 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1428672088391 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 10 15:21:28 2015 " "Processing ended: Fri Apr 10 15:21:28 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1428672088391 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1428672088391 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1428672088391 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1428672088391 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1428672093995 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1428672093996 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 10 15:21:33 2015 " "Processing started: Fri Apr 10 15:21:33 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1428672093996 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1428672093996 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off roues_codeuses -c roues_codeuses " "Command: quartus_eda --read_settings_files=off --write_settings_files=off roues_codeuses -c roues_codeuses" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1428672093996 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "roues_codeuses_6_1200mv_85c_slow.vho F:/de0/simulation/modelsim/ simulation " "Generated file roues_codeuses_6_1200mv_85c_slow.vho in folder \"F:/de0/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1428672095237 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "roues_codeuses_6_1200mv_0c_slow.vho F:/de0/simulation/modelsim/ simulation " "Generated file roues_codeuses_6_1200mv_0c_slow.vho in folder \"F:/de0/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1428672095320 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "roues_codeuses_min_1200mv_0c_fast.vho F:/de0/simulation/modelsim/ simulation " "Generated file roues_codeuses_min_1200mv_0c_fast.vho in folder \"F:/de0/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1428672095401 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "roues_codeuses.vho F:/de0/simulation/modelsim/ simulation " "Generated file roues_codeuses.vho in folder \"F:/de0/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1428672095487 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "roues_codeuses_6_1200mv_85c_vhd_slow.sdo F:/de0/simulation/modelsim/ simulation " "Generated file roues_codeuses_6_1200mv_85c_vhd_slow.sdo in folder \"F:/de0/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1428672095555 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "roues_codeuses_6_1200mv_0c_vhd_slow.sdo F:/de0/simulation/modelsim/ simulation " "Generated file roues_codeuses_6_1200mv_0c_vhd_slow.sdo in folder \"F:/de0/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1428672095628 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "roues_codeuses_min_1200mv_0c_vhd_fast.sdo F:/de0/simulation/modelsim/ simulation " "Generated file roues_codeuses_min_1200mv_0c_vhd_fast.sdo in folder \"F:/de0/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1428672095700 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "roues_codeuses_vhd.sdo F:/de0/simulation/modelsim/ simulation " "Generated file roues_codeuses_vhd.sdo in folder \"F:/de0/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1428672095765 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "440 " "Peak virtual memory: 440 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1428672095865 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 10 15:21:35 2015 " "Processing ended: Fri Apr 10 15:21:35 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1428672095865 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1428672095865 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1428672095865 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1428672095865 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 27 s " "Quartus II Full Compilation was successful. 0 errors, 27 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1428672096618 ""}
